<stg><name>Compute</name>


<trans_list>

<trans id="3634" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3635" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3678" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3679" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3680" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3681" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3682" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3683" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3684" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3685" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3686" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3687" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3688" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3689" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3690" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3691" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3692" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3693" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3694" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3695" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3696" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3697" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3698" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3699" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3700" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3701" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3702" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3703" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3704" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3705" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3706" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3707" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3708" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3709" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3710" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3711" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3712" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3713" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3714" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_521" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3715" from="39" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_521" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3674" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3675" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3676" from="42" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:0 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %input_buffer

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_buffer, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %weight_buffer, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_buffer, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln99 = br void %for.body.split

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.body.split:0 %i198 = phi i5 0, void %entry, i5 %i, void %for.end

]]></Node>
<StgValue><ssdm name="i198"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:2 %specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_87

]]></Node>
<StgValue><ssdm name="specloopname_ln99"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:3 %i = add i5 %i198, i5 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
for.body.split:4 %br_ln103 = br void %fpga_resource_hint.for.body4.63

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1 %j195 = phi i7 0, void %for.body.split, i7 %trunc_ln101, void %fpga_resource_hint.for.body4.63

]]></Node>
<StgValue><ssdm name="j195"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body4.63:2 %j195_cast = zext i7 %j195

]]></Node>
<StgValue><ssdm name="j195_cast"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:6 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j195, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:7 %zext_ln106 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:8 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:9 %zext_ln107 = zext i10 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:10 %weight_buffer_addr = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="weight_buffer_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:11 %input_buffer_addr = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="input_buffer_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:12 %input_buffer_load = load i5 %input_buffer_addr

]]></Node>
<StgValue><ssdm name="input_buffer_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:14 %weight_buffer_load = load i10 %weight_buffer_addr

]]></Node>
<StgValue><ssdm name="weight_buffer_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:214 %or_ln106 = or i5 %lshr_ln, i5 1

]]></Node>
<StgValue><ssdm name="or_ln106"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:215 %zext_ln106_1 = zext i5 %or_ln106

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:216 %tmp_203 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:217 %zext_ln107_1 = zext i10 %tmp_203

]]></Node>
<StgValue><ssdm name="zext_ln107_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:218 %weight_buffer_addr_128 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_1

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_128"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:219 %input_buffer_addr_2 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_1

]]></Node>
<StgValue><ssdm name="input_buffer_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:220 %input_buffer_load_1 = load i5 %input_buffer_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_load_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:222 %weight_buffer_load_1 = load i10 %weight_buffer_addr_128

]]></Node>
<StgValue><ssdm name="weight_buffer_load_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body4.63:3334 %j = add i8 %j195_cast, i8 64

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="7" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body4.63:3335 %trunc_ln101 = trunc i8 %j

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3336 %tmp_521 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %j, i32 7

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:3337 %br_ln103 = br i1 %tmp_521, void %fpga_resource_hint.for.body4.63, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:12 %input_buffer_load = load i5 %input_buffer_addr

]]></Node>
<StgValue><ssdm name="input_buffer_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:13 %di_V = trunc i64 %input_buffer_load

]]></Node>
<StgValue><ssdm name="di_V"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:14 %weight_buffer_load = load i10 %weight_buffer_addr

]]></Node>
<StgValue><ssdm name="weight_buffer_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:15 %wi_V = trunc i64 %weight_buffer_load

]]></Node>
<StgValue><ssdm name="wi_V"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:17 %sext_ln1317 = sext i16 %di_V

]]></Node>
<StgValue><ssdm name="sext_ln1317"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:18 %sext_ln1319 = sext i16 %wi_V

]]></Node>
<StgValue><ssdm name="sext_ln1319"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:19 %r_V_130 = mul i32 %sext_ln1319, i32 %sext_ln1317

]]></Node>
<StgValue><ssdm name="r_V_130"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:64 %di_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:65 %wi_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:67 %sext_ln1317_1 = sext i16 %di_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1317_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:68 %sext_ln1319_1 = sext i16 %wi_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1319_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:69 %r_V_131 = mul i32 %sext_ln1319_1, i32 %sext_ln1317_1

]]></Node>
<StgValue><ssdm name="r_V_131"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:114 %di_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:115 %wi_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_2"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:164 %di_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_3"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:165 %wi_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_3"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:220 %input_buffer_load_1 = load i5 %input_buffer_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_load_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:221 %di_V_4 = trunc i64 %input_buffer_load_1

]]></Node>
<StgValue><ssdm name="di_V_4"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:222 %weight_buffer_load_1 = load i10 %weight_buffer_addr_128

]]></Node>
<StgValue><ssdm name="weight_buffer_load_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:223 %wi_V_4 = trunc i64 %weight_buffer_load_1

]]></Node>
<StgValue><ssdm name="wi_V_4"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:272 %di_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_5"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:273 %wi_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_5"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:322 %di_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_1, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_6"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:323 %wi_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_1, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_6"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:372 %di_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_1, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_7"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:373 %wi_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_1, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_7"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:422 %or_ln106_1 = or i5 %lshr_ln, i5 2

]]></Node>
<StgValue><ssdm name="or_ln106_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:423 %zext_ln106_2 = zext i5 %or_ln106_1

]]></Node>
<StgValue><ssdm name="zext_ln106_2"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:424 %tmp_212 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_1

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:425 %zext_ln107_2 = zext i10 %tmp_212

]]></Node>
<StgValue><ssdm name="zext_ln107_2"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:426 %weight_buffer_addr_129 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_2

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_129"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:427 %input_buffer_addr_3 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_2

]]></Node>
<StgValue><ssdm name="input_buffer_addr_3"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:428 %input_buffer_load_2 = load i5 %input_buffer_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_load_2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:430 %weight_buffer_load_2 = load i10 %weight_buffer_addr_129

]]></Node>
<StgValue><ssdm name="weight_buffer_load_2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:630 %or_ln106_2 = or i5 %lshr_ln, i5 3

]]></Node>
<StgValue><ssdm name="or_ln106_2"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:631 %zext_ln106_3 = zext i5 %or_ln106_2

]]></Node>
<StgValue><ssdm name="zext_ln106_3"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:632 %tmp_221 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_2

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:633 %zext_ln107_3 = zext i10 %tmp_221

]]></Node>
<StgValue><ssdm name="zext_ln107_3"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:634 %weight_buffer_addr_130 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_3

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_130"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:635 %input_buffer_addr_4 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_3

]]></Node>
<StgValue><ssdm name="input_buffer_addr_4"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:636 %input_buffer_load_3 = load i5 %input_buffer_addr_4

]]></Node>
<StgValue><ssdm name="input_buffer_load_3"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:638 %weight_buffer_load_3 = load i10 %weight_buffer_addr_130

]]></Node>
<StgValue><ssdm name="weight_buffer_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="117" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:19 %r_V_130 = mul i32 %sext_ln1319, i32 %sext_ln1317

]]></Node>
<StgValue><ssdm name="r_V_130"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:69 %r_V_131 = mul i32 %sext_ln1319_1, i32 %sext_ln1317_1

]]></Node>
<StgValue><ssdm name="r_V_131"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:117 %sext_ln1317_2 = sext i16 %di_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1317_2"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:118 %sext_ln1319_2 = sext i16 %wi_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1319_2"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:119 %r_V = mul i32 %sext_ln1319_2, i32 %sext_ln1317_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:167 %sext_ln1317_3 = sext i16 %di_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1317_3"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:168 %sext_ln1319_3 = sext i16 %wi_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1319_3"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:169 %r_V_132 = mul i32 %sext_ln1319_3, i32 %sext_ln1317_3

]]></Node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:428 %input_buffer_load_2 = load i5 %input_buffer_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_load_2"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:429 %di_V_8 = trunc i64 %input_buffer_load_2

]]></Node>
<StgValue><ssdm name="di_V_8"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:430 %weight_buffer_load_2 = load i10 %weight_buffer_addr_129

]]></Node>
<StgValue><ssdm name="weight_buffer_load_2"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:431 %wi_V_8 = trunc i64 %weight_buffer_load_2

]]></Node>
<StgValue><ssdm name="wi_V_8"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:480 %di_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_9"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:481 %wi_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_9"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:530 %di_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_2, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_10"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:531 %wi_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_2, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_10"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:580 %di_V_11 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_2, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_11"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:581 %wi_V_11 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_2, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_11"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:636 %input_buffer_load_3 = load i5 %input_buffer_addr_4

]]></Node>
<StgValue><ssdm name="input_buffer_load_3"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:637 %di_V_12 = trunc i64 %input_buffer_load_3

]]></Node>
<StgValue><ssdm name="di_V_12"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:638 %weight_buffer_load_3 = load i10 %weight_buffer_addr_130

]]></Node>
<StgValue><ssdm name="weight_buffer_load_3"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:639 %wi_V_12 = trunc i64 %weight_buffer_load_3

]]></Node>
<StgValue><ssdm name="wi_V_12"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:688 %di_V_13 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_3, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_13"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:689 %wi_V_13 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_3, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_13"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:738 %di_V_14 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_3, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_14"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:739 %wi_V_14 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_3, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_14"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:788 %di_V_15 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_3, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_15"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:789 %wi_V_15 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_3, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_15"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:838 %or_ln106_3 = or i5 %lshr_ln, i5 4

]]></Node>
<StgValue><ssdm name="or_ln106_3"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:839 %zext_ln106_4 = zext i5 %or_ln106_3

]]></Node>
<StgValue><ssdm name="zext_ln106_4"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:840 %tmp_230 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_3

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:841 %zext_ln107_4 = zext i10 %tmp_230

]]></Node>
<StgValue><ssdm name="zext_ln107_4"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:842 %weight_buffer_addr_131 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_4

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_131"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:843 %input_buffer_addr_5 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_4

]]></Node>
<StgValue><ssdm name="input_buffer_addr_5"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:844 %input_buffer_load_4 = load i5 %input_buffer_addr_5

]]></Node>
<StgValue><ssdm name="input_buffer_load_4"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:846 %weight_buffer_load_4 = load i10 %weight_buffer_addr_131

]]></Node>
<StgValue><ssdm name="weight_buffer_load_4"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1046 %or_ln106_4 = or i5 %lshr_ln, i5 5

]]></Node>
<StgValue><ssdm name="or_ln106_4"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1047 %zext_ln106_5 = zext i5 %or_ln106_4

]]></Node>
<StgValue><ssdm name="zext_ln106_5"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1048 %tmp_239 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_4

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1049 %zext_ln107_5 = zext i10 %tmp_239

]]></Node>
<StgValue><ssdm name="zext_ln107_5"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1050 %weight_buffer_addr_132 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_5

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_132"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1051 %input_buffer_addr_6 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_5

]]></Node>
<StgValue><ssdm name="input_buffer_addr_6"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1052 %input_buffer_load_5 = load i5 %input_buffer_addr_6

]]></Node>
<StgValue><ssdm name="input_buffer_load_5"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1054 %weight_buffer_load_5 = load i10 %weight_buffer_addr_132

]]></Node>
<StgValue><ssdm name="weight_buffer_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="161" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:19 %r_V_130 = mul i32 %sext_ln1319, i32 %sext_ln1317

]]></Node>
<StgValue><ssdm name="r_V_130"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:69 %r_V_131 = mul i32 %sext_ln1319_1, i32 %sext_ln1317_1

]]></Node>
<StgValue><ssdm name="r_V_131"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:119 %r_V = mul i32 %sext_ln1319_2, i32 %sext_ln1317_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:169 %r_V_132 = mul i32 %sext_ln1319_3, i32 %sext_ln1317_3

]]></Node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:225 %sext_ln1317_4 = sext i16 %di_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1317_4"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:226 %sext_ln1319_4 = sext i16 %wi_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1319_4"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:227 %r_V_133 = mul i32 %sext_ln1319_4, i32 %sext_ln1317_4

]]></Node>
<StgValue><ssdm name="r_V_133"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:275 %sext_ln1317_5 = sext i16 %di_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1317_5"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:276 %sext_ln1319_5 = sext i16 %wi_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1319_5"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:277 %r_V_134 = mul i32 %sext_ln1319_5, i32 %sext_ln1317_5

]]></Node>
<StgValue><ssdm name="r_V_134"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:844 %input_buffer_load_4 = load i5 %input_buffer_addr_5

]]></Node>
<StgValue><ssdm name="input_buffer_load_4"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:845 %di_V_16 = trunc i64 %input_buffer_load_4

]]></Node>
<StgValue><ssdm name="di_V_16"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:846 %weight_buffer_load_4 = load i10 %weight_buffer_addr_131

]]></Node>
<StgValue><ssdm name="weight_buffer_load_4"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:847 %wi_V_16 = trunc i64 %weight_buffer_load_4

]]></Node>
<StgValue><ssdm name="wi_V_16"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:896 %di_V_17 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_4, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_17"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:897 %wi_V_17 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_4, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_17"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:946 %di_V_18 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_4, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_18"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:947 %wi_V_18 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_4, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_18"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:996 %di_V_19 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_4, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_19"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:997 %wi_V_19 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_4, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_19"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1052 %input_buffer_load_5 = load i5 %input_buffer_addr_6

]]></Node>
<StgValue><ssdm name="input_buffer_load_5"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1053 %di_V_20 = trunc i64 %input_buffer_load_5

]]></Node>
<StgValue><ssdm name="di_V_20"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1054 %weight_buffer_load_5 = load i10 %weight_buffer_addr_132

]]></Node>
<StgValue><ssdm name="weight_buffer_load_5"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1055 %wi_V_20 = trunc i64 %weight_buffer_load_5

]]></Node>
<StgValue><ssdm name="wi_V_20"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1104 %di_V_21 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_5, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_21"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1105 %wi_V_21 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_5, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_21"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1154 %di_V_22 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_5, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_22"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1155 %wi_V_22 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_5, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_22"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1204 %di_V_23 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_5, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_23"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1205 %wi_V_23 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_5, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_23"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1254 %or_ln106_5 = or i5 %lshr_ln, i5 6

]]></Node>
<StgValue><ssdm name="or_ln106_5"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1255 %zext_ln106_6 = zext i5 %or_ln106_5

]]></Node>
<StgValue><ssdm name="zext_ln106_6"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1256 %tmp_248 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_5

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1257 %zext_ln107_6 = zext i10 %tmp_248

]]></Node>
<StgValue><ssdm name="zext_ln107_6"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1258 %weight_buffer_addr_133 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_6

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_133"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1259 %input_buffer_addr_7 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_6

]]></Node>
<StgValue><ssdm name="input_buffer_addr_7"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1260 %input_buffer_load_6 = load i5 %input_buffer_addr_7

]]></Node>
<StgValue><ssdm name="input_buffer_load_6"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1262 %weight_buffer_load_6 = load i10 %weight_buffer_addr_133

]]></Node>
<StgValue><ssdm name="weight_buffer_load_6"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1462 %or_ln106_6 = or i5 %lshr_ln, i5 7

]]></Node>
<StgValue><ssdm name="or_ln106_6"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1463 %zext_ln106_7 = zext i5 %or_ln106_6

]]></Node>
<StgValue><ssdm name="zext_ln106_7"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1464 %tmp_259 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_6

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1465 %zext_ln107_7 = zext i10 %tmp_259

]]></Node>
<StgValue><ssdm name="zext_ln107_7"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1466 %weight_buffer_addr_134 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_7

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_134"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1467 %input_buffer_addr_8 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_7

]]></Node>
<StgValue><ssdm name="input_buffer_addr_8"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1468 %input_buffer_load_7 = load i5 %input_buffer_addr_8

]]></Node>
<StgValue><ssdm name="input_buffer_load_7"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1470 %weight_buffer_load_7 = load i10 %weight_buffer_addr_134

]]></Node>
<StgValue><ssdm name="weight_buffer_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="207" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:19 %r_V_130 = mul i32 %sext_ln1319, i32 %sext_ln1317

]]></Node>
<StgValue><ssdm name="r_V_130"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:20 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_130, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:21 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_130, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:22 %tp_V = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_130, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:23 %p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_130, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:24 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_130, i32 9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:25 %zext_ln423 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln423"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:26 %tp_V_1 = add i16 %zext_ln423, i16 %tp_V

]]></Node>
<StgValue><ssdm name="tp_V_1"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:27 %p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_1, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:28 %xor_ln942 = xor i1 %p_Result_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:29 %carry_1 = and i1 %p_Result_12, i1 %xor_ln942

]]></Node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:30 %tmp8 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_130, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:31 %Range2_all_ones = icmp_eq  i5 %tmp8, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:32 %tmp_196 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_130, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:33 %Range1_all_ones = icmp_eq  i6 %tmp_196, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:34 %Range1_all_zeros = icmp_eq  i6 %tmp_196, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:35 %deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:36 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_130, i32 26

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:37 %xor_ln936 = xor i1 %tmp_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:38 %and_ln936 = and i1 %Range2_all_ones, i1 %xor_ln936

]]></Node>
<StgValue><ssdm name="and_ln936"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:39 %deleted_ones = select i1 %carry_1, i1 %and_ln936, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:40 %and_ln937 = and i1 %carry_1, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="and_ln937"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:41 %xor_ln941_1 = xor i1 %deleted_zeros, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_1"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:42 %or_ln941 = or i1 %p_Result_13, i1 %xor_ln941_1

]]></Node>
<StgValue><ssdm name="or_ln941"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:43 %xor_ln941_2 = xor i1 %p_Result_s, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_2"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:44 %overflow_1 = and i1 %or_ln941, i1 %xor_ln941_2

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:45 %xor_ln942_1 = xor i1 %deleted_ones, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_1"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:46 %or_ln942 = or i1 %xor_ln942, i1 %xor_ln942_1

]]></Node>
<StgValue><ssdm name="or_ln942"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:47 %xor_ln942_128 = xor i1 %and_ln937, i1 %or_ln942

]]></Node>
<StgValue><ssdm name="xor_ln942_128"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:48 %underflow = and i1 %xor_ln942_128, i1 %p_Result_s

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:50 %or_ln392 = or i1 %overflow_1, i1 %underflow

]]></Node>
<StgValue><ssdm name="or_ln392"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:69 %r_V_131 = mul i32 %sext_ln1319_1, i32 %sext_ln1317_1

]]></Node>
<StgValue><ssdm name="r_V_131"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:70 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_131, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:71 %p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_131, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:72 %tp_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_131, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_3"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:73 %p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_131, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:74 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_131, i32 9

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:75 %zext_ln423_1 = zext i1 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln423_1"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:76 %tp_V_4 = add i16 %zext_ln423_1, i16 %tp_V_3

]]></Node>
<StgValue><ssdm name="tp_V_4"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:77 %p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_4, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:78 %xor_ln942_2 = xor i1 %p_Result_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_2"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:79 %carry_3 = and i1 %p_Result_17, i1 %xor_ln942_2

]]></Node>
<StgValue><ssdm name="carry_3"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:80 %tmp_197 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_131, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:81 %Range2_all_ones_1 = icmp_eq  i5 %tmp_197, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:82 %tmp_198 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_131, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:83 %Range1_all_ones_2 = icmp_eq  i6 %tmp_198, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:84 %Range1_all_zeros_1 = icmp_eq  i6 %tmp_198, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:85 %deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:86 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_131, i32 26

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:87 %xor_ln936_1 = xor i1 %tmp_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_1"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:88 %and_ln936_1 = and i1 %Range2_all_ones_1, i1 %xor_ln936_1

]]></Node>
<StgValue><ssdm name="and_ln936_1"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:89 %deleted_ones_2 = select i1 %carry_3, i1 %and_ln936_1, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:90 %and_ln937_1 = and i1 %carry_3, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="and_ln937_1"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:91 %xor_ln941_4 = xor i1 %deleted_zeros_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_4"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:92 %or_ln941_1 = or i1 %p_Result_18, i1 %xor_ln941_4

]]></Node>
<StgValue><ssdm name="or_ln941_1"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:93 %xor_ln941_5 = xor i1 %p_Result_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_5"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:94 %overflow_3 = and i1 %or_ln941_1, i1 %xor_ln941_5

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:95 %xor_ln942_3 = xor i1 %deleted_ones_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_3"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:96 %or_ln942_1 = or i1 %xor_ln942_2, i1 %xor_ln942_3

]]></Node>
<StgValue><ssdm name="or_ln942_1"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:97 %xor_ln942_129 = xor i1 %and_ln937_1, i1 %or_ln942_1

]]></Node>
<StgValue><ssdm name="xor_ln942_129"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:98 %underflow_1 = and i1 %xor_ln942_129, i1 %p_Result_16

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:100 %or_ln392_1 = or i1 %overflow_3, i1 %underflow_1

]]></Node>
<StgValue><ssdm name="or_ln392_1"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:119 %r_V = mul i32 %sext_ln1319_2, i32 %sext_ln1317_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:169 %r_V_132 = mul i32 %sext_ln1319_3, i32 %sext_ln1317_3

]]></Node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:227 %r_V_133 = mul i32 %sext_ln1319_4, i32 %sext_ln1317_4

]]></Node>
<StgValue><ssdm name="r_V_133"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:277 %r_V_134 = mul i32 %sext_ln1319_5, i32 %sext_ln1317_5

]]></Node>
<StgValue><ssdm name="r_V_134"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:325 %sext_ln1317_6 = sext i16 %di_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1317_6"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:326 %sext_ln1319_6 = sext i16 %wi_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1319_6"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:327 %r_V_135 = mul i32 %sext_ln1319_6, i32 %sext_ln1317_6

]]></Node>
<StgValue><ssdm name="r_V_135"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:375 %sext_ln1317_7 = sext i16 %di_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1317_7"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:376 %sext_ln1319_7 = sext i16 %wi_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1319_7"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:377 %r_V_136 = mul i32 %sext_ln1319_7, i32 %sext_ln1317_7

]]></Node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1260 %input_buffer_load_6 = load i5 %input_buffer_addr_7

]]></Node>
<StgValue><ssdm name="input_buffer_load_6"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1261 %di_V_24 = trunc i64 %input_buffer_load_6

]]></Node>
<StgValue><ssdm name="di_V_24"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1262 %weight_buffer_load_6 = load i10 %weight_buffer_addr_133

]]></Node>
<StgValue><ssdm name="weight_buffer_load_6"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1263 %wi_V_24 = trunc i64 %weight_buffer_load_6

]]></Node>
<StgValue><ssdm name="wi_V_24"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1312 %di_V_25 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_6, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_25"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1313 %wi_V_25 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_6, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_25"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1362 %di_V_26 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_6, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_26"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1363 %wi_V_26 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_6, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_26"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1412 %di_V_27 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_6, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_27"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1413 %wi_V_27 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_6, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_27"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1468 %input_buffer_load_7 = load i5 %input_buffer_addr_8

]]></Node>
<StgValue><ssdm name="input_buffer_load_7"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1469 %di_V_28 = trunc i64 %input_buffer_load_7

]]></Node>
<StgValue><ssdm name="di_V_28"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1470 %weight_buffer_load_7 = load i10 %weight_buffer_addr_134

]]></Node>
<StgValue><ssdm name="weight_buffer_load_7"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1471 %wi_V_28 = trunc i64 %weight_buffer_load_7

]]></Node>
<StgValue><ssdm name="wi_V_28"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1520 %di_V_29 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_7, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_29"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1521 %wi_V_29 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_7, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_29"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1570 %di_V_30 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_7, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_30"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1571 %wi_V_30 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_7, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_30"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1620 %di_V_31 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_7, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_31"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1621 %wi_V_31 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_7, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_31"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1670 %or_ln106_7 = or i5 %lshr_ln, i5 8

]]></Node>
<StgValue><ssdm name="or_ln106_7"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1671 %zext_ln106_8 = zext i5 %or_ln106_7

]]></Node>
<StgValue><ssdm name="zext_ln106_8"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1672 %tmp_271 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_7

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1673 %zext_ln107_8 = zext i10 %tmp_271

]]></Node>
<StgValue><ssdm name="zext_ln107_8"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1674 %weight_buffer_addr_135 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_8

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_135"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1675 %input_buffer_addr_9 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_8

]]></Node>
<StgValue><ssdm name="input_buffer_addr_9"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1676 %input_buffer_load_8 = load i5 %input_buffer_addr_9

]]></Node>
<StgValue><ssdm name="input_buffer_load_8"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1678 %weight_buffer_load_8 = load i10 %weight_buffer_addr_135

]]></Node>
<StgValue><ssdm name="weight_buffer_load_8"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1878 %or_ln106_8 = or i5 %lshr_ln, i5 9

]]></Node>
<StgValue><ssdm name="or_ln106_8"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1879 %zext_ln106_9 = zext i5 %or_ln106_8

]]></Node>
<StgValue><ssdm name="zext_ln106_9"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1880 %tmp_276 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_8

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1881 %zext_ln107_9 = zext i10 %tmp_276

]]></Node>
<StgValue><ssdm name="zext_ln107_9"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1882 %weight_buffer_addr_136 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_9

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_136"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1883 %input_buffer_addr_10 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="input_buffer_addr_10"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1884 %input_buffer_load_9 = load i5 %input_buffer_addr_10

]]></Node>
<StgValue><ssdm name="input_buffer_load_9"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1886 %weight_buffer_load_9 = load i10 %weight_buffer_addr_136

]]></Node>
<StgValue><ssdm name="weight_buffer_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:0 %sum_V_129197 = phi i16 0, void %for.body.split, i16 %sum_V, void %fpga_resource_hint.for.body4.63

]]></Node>
<StgValue><ssdm name="sum_V_129197"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:49 %select_ln392_1 = select i1 %overflow_1, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_1"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:51 %tp_V_2 = select i1 %or_ln392, i16 %select_ln392_1, i16 %tp_V_1

]]></Node>
<StgValue><ssdm name="tp_V_2"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:53 %sext_ln859 = sext i16 %sum_V_129197

]]></Node>
<StgValue><ssdm name="sext_ln859"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:54 %sext_ln859_1 = sext i16 %tp_V_2

]]></Node>
<StgValue><ssdm name="sext_ln859_1"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:55 %ret_V = add i17 %sext_ln859_1, i17 %sext_ln859

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:56 %p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:57 %sum_V_1 = add i16 %tp_V_2, i16 %sum_V_129197

]]></Node>
<StgValue><ssdm name="sum_V_1"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:58 %p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_1, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:59 %xor_ln941_3 = xor i1 %p_Result_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_3"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:60 %overflow_2 = and i1 %p_Result_15, i1 %xor_ln941_3

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:61 %xor_ln348_1 = xor i1 %p_Result_14, i1 %p_Result_15

]]></Node>
<StgValue><ssdm name="xor_ln348_1"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:62 %select_ln392_3 = select i1 %overflow_2, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_3"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:63 %sum_V_2 = select i1 %xor_ln348_1, i16 %select_ln392_3, i16 %sum_V_1

]]></Node>
<StgValue><ssdm name="sum_V_2"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:99 %select_ln392_4 = select i1 %overflow_3, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_4"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:101 %tp_V_5 = select i1 %or_ln392_1, i16 %select_ln392_4, i16 %tp_V_4

]]></Node>
<StgValue><ssdm name="tp_V_5"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:103 %sext_ln859_2 = sext i16 %sum_V_2

]]></Node>
<StgValue><ssdm name="sext_ln859_2"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:104 %sext_ln859_3 = sext i16 %tp_V_5

]]></Node>
<StgValue><ssdm name="sext_ln859_3"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:105 %ret_V_1 = add i17 %sext_ln859_3, i17 %sext_ln859_2

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:106 %p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:107 %sum_V_3 = add i16 %tp_V_5, i16 %sum_V_2

]]></Node>
<StgValue><ssdm name="sum_V_3"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:108 %p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_3, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:109 %xor_ln941_6 = xor i1 %p_Result_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_6"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:110 %overflow_4 = and i1 %p_Result_20, i1 %xor_ln941_6

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:111 %xor_ln348_2 = xor i1 %p_Result_19, i1 %p_Result_20

]]></Node>
<StgValue><ssdm name="xor_ln348_2"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:112 %select_ln392_6 = select i1 %overflow_4, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_6"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:113 %sum_V_4 = select i1 %xor_ln348_2, i16 %select_ln392_6, i16 %sum_V_3

]]></Node>
<StgValue><ssdm name="sum_V_4"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:119 %r_V = mul i32 %sext_ln1319_2, i32 %sext_ln1317_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:120 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:121 %p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:122 %tp_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_6"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:123 %p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:124 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V, i32 9

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:125 %zext_ln423_2 = zext i1 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln423_2"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:126 %tp_V_7 = add i16 %zext_ln423_2, i16 %tp_V_6

]]></Node>
<StgValue><ssdm name="tp_V_7"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:127 %p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_7, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:128 %xor_ln942_4 = xor i1 %p_Result_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_4"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:129 %carry_5 = and i1 %p_Result_22, i1 %xor_ln942_4

]]></Node>
<StgValue><ssdm name="carry_5"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:130 %tmp_199 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:131 %Range2_all_ones_2 = icmp_eq  i5 %tmp_199, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:132 %tmp_200 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:133 %Range1_all_ones_4 = icmp_eq  i6 %tmp_200, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:134 %Range1_all_zeros_2 = icmp_eq  i6 %tmp_200, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:135 %deleted_zeros_2 = select i1 %carry_5, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:136 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V, i32 26

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:137 %xor_ln936_2 = xor i1 %tmp_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_2"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:138 %and_ln936_2 = and i1 %Range2_all_ones_2, i1 %xor_ln936_2

]]></Node>
<StgValue><ssdm name="and_ln936_2"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:139 %deleted_ones_4 = select i1 %carry_5, i1 %and_ln936_2, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:140 %and_ln937_2 = and i1 %carry_5, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="and_ln937_2"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:141 %xor_ln941_7 = xor i1 %deleted_zeros_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_7"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:142 %or_ln941_2 = or i1 %p_Result_23, i1 %xor_ln941_7

]]></Node>
<StgValue><ssdm name="or_ln941_2"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:143 %xor_ln941_8 = xor i1 %p_Result_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_8"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:144 %overflow_5 = and i1 %or_ln941_2, i1 %xor_ln941_8

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:145 %xor_ln942_5 = xor i1 %deleted_ones_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_5"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:146 %or_ln942_2 = or i1 %xor_ln942_4, i1 %xor_ln942_5

]]></Node>
<StgValue><ssdm name="or_ln942_2"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:147 %xor_ln942_130 = xor i1 %and_ln937_2, i1 %or_ln942_2

]]></Node>
<StgValue><ssdm name="xor_ln942_130"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:148 %underflow_2 = and i1 %xor_ln942_130, i1 %p_Result_21

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:150 %or_ln392_2 = or i1 %overflow_5, i1 %underflow_2

]]></Node>
<StgValue><ssdm name="or_ln392_2"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:169 %r_V_132 = mul i32 %sext_ln1319_3, i32 %sext_ln1317_3

]]></Node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:170 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_132, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:171 %p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_132, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:172 %tp_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_132, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_9"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:173 %p_Result_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_132, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:174 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_132, i32 9

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:175 %zext_ln423_3 = zext i1 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln423_3"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:176 %tp_V_10 = add i16 %zext_ln423_3, i16 %tp_V_9

]]></Node>
<StgValue><ssdm name="tp_V_10"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:177 %p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_10, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:178 %xor_ln942_6 = xor i1 %p_Result_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_6"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:179 %carry_7 = and i1 %p_Result_27, i1 %xor_ln942_6

]]></Node>
<StgValue><ssdm name="carry_7"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:180 %tmp_201 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_132, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:181 %Range2_all_ones_3 = icmp_eq  i5 %tmp_201, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:182 %tmp_202 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_132, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:183 %Range1_all_ones_6 = icmp_eq  i6 %tmp_202, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:184 %Range1_all_zeros_3 = icmp_eq  i6 %tmp_202, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:185 %deleted_zeros_3 = select i1 %carry_7, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:186 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_132, i32 26

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:187 %xor_ln936_3 = xor i1 %tmp_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_3"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:188 %and_ln936_3 = and i1 %Range2_all_ones_3, i1 %xor_ln936_3

]]></Node>
<StgValue><ssdm name="and_ln936_3"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:189 %deleted_ones_6 = select i1 %carry_7, i1 %and_ln936_3, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="deleted_ones_6"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:190 %and_ln937_3 = and i1 %carry_7, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="and_ln937_3"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:191 %xor_ln941_10 = xor i1 %deleted_zeros_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_10"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:192 %or_ln941_3 = or i1 %p_Result_28, i1 %xor_ln941_10

]]></Node>
<StgValue><ssdm name="or_ln941_3"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:193 %xor_ln941_11 = xor i1 %p_Result_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_11"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:194 %overflow_7 = and i1 %or_ln941_3, i1 %xor_ln941_11

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:195 %xor_ln942_7 = xor i1 %deleted_ones_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_7"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:196 %or_ln942_3 = or i1 %xor_ln942_6, i1 %xor_ln942_7

]]></Node>
<StgValue><ssdm name="or_ln942_3"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:197 %xor_ln942_131 = xor i1 %and_ln937_3, i1 %or_ln942_3

]]></Node>
<StgValue><ssdm name="xor_ln942_131"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:198 %underflow_3 = and i1 %xor_ln942_131, i1 %p_Result_26

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:200 %or_ln392_3 = or i1 %overflow_7, i1 %underflow_3

]]></Node>
<StgValue><ssdm name="or_ln392_3"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:227 %r_V_133 = mul i32 %sext_ln1319_4, i32 %sext_ln1317_4

]]></Node>
<StgValue><ssdm name="r_V_133"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:277 %r_V_134 = mul i32 %sext_ln1319_5, i32 %sext_ln1317_5

]]></Node>
<StgValue><ssdm name="r_V_134"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:327 %r_V_135 = mul i32 %sext_ln1319_6, i32 %sext_ln1317_6

]]></Node>
<StgValue><ssdm name="r_V_135"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:377 %r_V_136 = mul i32 %sext_ln1319_7, i32 %sext_ln1317_7

]]></Node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:433 %sext_ln1317_8 = sext i16 %di_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1317_8"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:434 %sext_ln1319_8 = sext i16 %wi_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1319_8"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:435 %r_V_137 = mul i32 %sext_ln1319_8, i32 %sext_ln1317_8

]]></Node>
<StgValue><ssdm name="r_V_137"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:483 %sext_ln1317_9 = sext i16 %di_V_9

]]></Node>
<StgValue><ssdm name="sext_ln1317_9"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:484 %sext_ln1319_9 = sext i16 %wi_V_9

]]></Node>
<StgValue><ssdm name="sext_ln1319_9"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:485 %r_V_138 = mul i32 %sext_ln1319_9, i32 %sext_ln1317_9

]]></Node>
<StgValue><ssdm name="r_V_138"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1676 %input_buffer_load_8 = load i5 %input_buffer_addr_9

]]></Node>
<StgValue><ssdm name="input_buffer_load_8"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1677 %di_V_32 = trunc i64 %input_buffer_load_8

]]></Node>
<StgValue><ssdm name="di_V_32"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1678 %weight_buffer_load_8 = load i10 %weight_buffer_addr_135

]]></Node>
<StgValue><ssdm name="weight_buffer_load_8"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1679 %wi_V_32 = trunc i64 %weight_buffer_load_8

]]></Node>
<StgValue><ssdm name="wi_V_32"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1728 %di_V_33 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_8, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_33"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1729 %wi_V_33 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_8, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_33"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1778 %di_V_34 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_8, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_34"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1779 %wi_V_34 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_8, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_34"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1828 %di_V_35 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_8, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_35"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1829 %wi_V_35 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_8, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_35"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1884 %input_buffer_load_9 = load i5 %input_buffer_addr_10

]]></Node>
<StgValue><ssdm name="input_buffer_load_9"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1885 %di_V_36 = trunc i64 %input_buffer_load_9

]]></Node>
<StgValue><ssdm name="di_V_36"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:1886 %weight_buffer_load_9 = load i10 %weight_buffer_addr_136

]]></Node>
<StgValue><ssdm name="weight_buffer_load_9"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1887 %wi_V_36 = trunc i64 %weight_buffer_load_9

]]></Node>
<StgValue><ssdm name="wi_V_36"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1936 %di_V_37 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_9, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_37"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1937 %wi_V_37 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_9, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_37"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1986 %di_V_38 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_9, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_38"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1987 %wi_V_38 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_9, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_38"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2036 %di_V_39 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_9, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_39"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2037 %wi_V_39 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_9, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_39"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2086 %or_ln106_9 = or i5 %lshr_ln, i5 10

]]></Node>
<StgValue><ssdm name="or_ln106_9"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2087 %zext_ln106_10 = zext i5 %or_ln106_9

]]></Node>
<StgValue><ssdm name="zext_ln106_10"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2088 %tmp_277 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_9

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2089 %zext_ln107_10 = zext i10 %tmp_277

]]></Node>
<StgValue><ssdm name="zext_ln107_10"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2090 %weight_buffer_addr_137 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_10

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_137"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2091 %input_buffer_addr_11 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_10

]]></Node>
<StgValue><ssdm name="input_buffer_addr_11"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2092 %input_buffer_load_10 = load i5 %input_buffer_addr_11

]]></Node>
<StgValue><ssdm name="input_buffer_load_10"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2094 %weight_buffer_load_10 = load i10 %weight_buffer_addr_137

]]></Node>
<StgValue><ssdm name="weight_buffer_load_10"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2294 %or_ln106_10 = or i5 %lshr_ln, i5 11

]]></Node>
<StgValue><ssdm name="or_ln106_10"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2295 %zext_ln106_11 = zext i5 %or_ln106_10

]]></Node>
<StgValue><ssdm name="zext_ln106_11"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2296 %tmp_278 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_10

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2297 %zext_ln107_11 = zext i10 %tmp_278

]]></Node>
<StgValue><ssdm name="zext_ln107_11"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2298 %weight_buffer_addr_138 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_11

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_138"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2299 %input_buffer_addr_12 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_11

]]></Node>
<StgValue><ssdm name="input_buffer_addr_12"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2300 %input_buffer_load_11 = load i5 %input_buffer_addr_12

]]></Node>
<StgValue><ssdm name="input_buffer_load_11"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2302 %weight_buffer_load_11 = load i10 %weight_buffer_addr_138

]]></Node>
<StgValue><ssdm name="weight_buffer_load_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="450" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:149 %select_ln392_7 = select i1 %overflow_5, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_7"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:151 %tp_V_8 = select i1 %or_ln392_2, i16 %select_ln392_7, i16 %tp_V_7

]]></Node>
<StgValue><ssdm name="tp_V_8"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:153 %sext_ln859_4 = sext i16 %sum_V_4

]]></Node>
<StgValue><ssdm name="sext_ln859_4"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:154 %sext_ln859_5 = sext i16 %tp_V_8

]]></Node>
<StgValue><ssdm name="sext_ln859_5"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:155 %ret_V_2 = add i17 %sext_ln859_5, i17 %sext_ln859_4

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:156 %p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:157 %sum_V_5 = add i16 %tp_V_8, i16 %sum_V_4

]]></Node>
<StgValue><ssdm name="sum_V_5"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:158 %p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_5, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:159 %xor_ln941_9 = xor i1 %p_Result_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_9"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:160 %overflow_6 = and i1 %p_Result_25, i1 %xor_ln941_9

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:161 %xor_ln348_3 = xor i1 %p_Result_24, i1 %p_Result_25

]]></Node>
<StgValue><ssdm name="xor_ln348_3"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:162 %select_ln392_9 = select i1 %overflow_6, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_9"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:163 %sum_V_6 = select i1 %xor_ln348_3, i16 %select_ln392_9, i16 %sum_V_5

]]></Node>
<StgValue><ssdm name="sum_V_6"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:199 %select_ln392_10 = select i1 %overflow_7, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_10"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:201 %tp_V_11 = select i1 %or_ln392_3, i16 %select_ln392_10, i16 %tp_V_10

]]></Node>
<StgValue><ssdm name="tp_V_11"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:203 %sext_ln859_6 = sext i16 %sum_V_6

]]></Node>
<StgValue><ssdm name="sext_ln859_6"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:204 %sext_ln859_7 = sext i16 %tp_V_11

]]></Node>
<StgValue><ssdm name="sext_ln859_7"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:205 %ret_V_3 = add i17 %sext_ln859_7, i17 %sext_ln859_6

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:206 %p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:207 %sum_V_7 = add i16 %tp_V_11, i16 %sum_V_6

]]></Node>
<StgValue><ssdm name="sum_V_7"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:208 %p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_7, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:209 %xor_ln941_12 = xor i1 %p_Result_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_12"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:210 %overflow_8 = and i1 %p_Result_30, i1 %xor_ln941_12

]]></Node>
<StgValue><ssdm name="overflow_8"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:211 %xor_ln348_4 = xor i1 %p_Result_29, i1 %p_Result_30

]]></Node>
<StgValue><ssdm name="xor_ln348_4"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:212 %select_ln392_12 = select i1 %overflow_8, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_12"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:213 %sum_V_8 = select i1 %xor_ln348_4, i16 %select_ln392_12, i16 %sum_V_7

]]></Node>
<StgValue><ssdm name="sum_V_8"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:227 %r_V_133 = mul i32 %sext_ln1319_4, i32 %sext_ln1317_4

]]></Node>
<StgValue><ssdm name="r_V_133"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:228 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_133, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:229 %p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_133, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:230 %tp_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_133, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_12"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:231 %p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_133, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:232 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_133, i32 9

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:233 %zext_ln423_4 = zext i1 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln423_4"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:234 %tp_V_13 = add i16 %zext_ln423_4, i16 %tp_V_12

]]></Node>
<StgValue><ssdm name="tp_V_13"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:235 %p_Result_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_13, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:236 %xor_ln942_8 = xor i1 %p_Result_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_8"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:237 %carry_9 = and i1 %p_Result_32, i1 %xor_ln942_8

]]></Node>
<StgValue><ssdm name="carry_9"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:238 %tmp_204 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_133, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:239 %Range2_all_ones_4 = icmp_eq  i5 %tmp_204, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:240 %tmp_205 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_133, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:241 %Range1_all_ones_8 = icmp_eq  i6 %tmp_205, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:242 %Range1_all_zeros_4 = icmp_eq  i6 %tmp_205, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:243 %deleted_zeros_4 = select i1 %carry_9, i1 %Range1_all_ones_8, i1 %Range1_all_zeros_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="493" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:244 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_133, i32 26

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="494" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:245 %xor_ln936_4 = xor i1 %tmp_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_4"/></StgValue>
</operation>

<operation id="495" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:246 %and_ln936_4 = and i1 %Range2_all_ones_4, i1 %xor_ln936_4

]]></Node>
<StgValue><ssdm name="and_ln936_4"/></StgValue>
</operation>

<operation id="496" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:247 %deleted_ones_8 = select i1 %carry_9, i1 %and_ln936_4, i1 %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="deleted_ones_8"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:248 %and_ln937_4 = and i1 %carry_9, i1 %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="and_ln937_4"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:249 %xor_ln941_13 = xor i1 %deleted_zeros_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_13"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:250 %or_ln941_4 = or i1 %p_Result_33, i1 %xor_ln941_13

]]></Node>
<StgValue><ssdm name="or_ln941_4"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:251 %xor_ln941_14 = xor i1 %p_Result_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_14"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:252 %overflow_9 = and i1 %or_ln941_4, i1 %xor_ln941_14

]]></Node>
<StgValue><ssdm name="overflow_9"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:253 %xor_ln942_9 = xor i1 %deleted_ones_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_9"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:254 %or_ln942_4 = or i1 %xor_ln942_8, i1 %xor_ln942_9

]]></Node>
<StgValue><ssdm name="or_ln942_4"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:255 %xor_ln942_132 = xor i1 %and_ln937_4, i1 %or_ln942_4

]]></Node>
<StgValue><ssdm name="xor_ln942_132"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:256 %underflow_4 = and i1 %xor_ln942_132, i1 %p_Result_31

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:258 %or_ln392_4 = or i1 %overflow_9, i1 %underflow_4

]]></Node>
<StgValue><ssdm name="or_ln392_4"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:277 %r_V_134 = mul i32 %sext_ln1319_5, i32 %sext_ln1317_5

]]></Node>
<StgValue><ssdm name="r_V_134"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:278 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_134, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:279 %p_Result_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_134, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:280 %tp_V_15 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_134, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_15"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:281 %p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_134, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:282 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_134, i32 9

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="513" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:283 %zext_ln423_5 = zext i1 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln423_5"/></StgValue>
</operation>

<operation id="514" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:284 %tp_V_16 = add i16 %zext_ln423_5, i16 %tp_V_15

]]></Node>
<StgValue><ssdm name="tp_V_16"/></StgValue>
</operation>

<operation id="515" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:285 %p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_16, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_38"/></StgValue>
</operation>

<operation id="516" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:286 %xor_ln942_10 = xor i1 %p_Result_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_10"/></StgValue>
</operation>

<operation id="517" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:287 %carry_11 = and i1 %p_Result_37, i1 %xor_ln942_10

]]></Node>
<StgValue><ssdm name="carry_11"/></StgValue>
</operation>

<operation id="518" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:288 %tmp_206 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_134, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="519" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:289 %Range2_all_ones_5 = icmp_eq  i5 %tmp_206, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5"/></StgValue>
</operation>

<operation id="520" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:290 %tmp_207 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_134, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="521" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:291 %Range1_all_ones_10 = icmp_eq  i6 %tmp_207, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10"/></StgValue>
</operation>

<operation id="522" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:292 %Range1_all_zeros_5 = icmp_eq  i6 %tmp_207, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5"/></StgValue>
</operation>

<operation id="523" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:293 %deleted_zeros_5 = select i1 %carry_11, i1 %Range1_all_ones_10, i1 %Range1_all_zeros_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="524" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:294 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_134, i32 26

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="525" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:295 %xor_ln936_5 = xor i1 %tmp_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_5"/></StgValue>
</operation>

<operation id="526" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:296 %and_ln936_5 = and i1 %Range2_all_ones_5, i1 %xor_ln936_5

]]></Node>
<StgValue><ssdm name="and_ln936_5"/></StgValue>
</operation>

<operation id="527" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:297 %deleted_ones_10 = select i1 %carry_11, i1 %and_ln936_5, i1 %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="deleted_ones_10"/></StgValue>
</operation>

<operation id="528" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:298 %and_ln937_5 = and i1 %carry_11, i1 %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="and_ln937_5"/></StgValue>
</operation>

<operation id="529" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:299 %xor_ln941_16 = xor i1 %deleted_zeros_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_16"/></StgValue>
</operation>

<operation id="530" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:300 %or_ln941_5 = or i1 %p_Result_38, i1 %xor_ln941_16

]]></Node>
<StgValue><ssdm name="or_ln941_5"/></StgValue>
</operation>

<operation id="531" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:301 %xor_ln941_17 = xor i1 %p_Result_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_17"/></StgValue>
</operation>

<operation id="532" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:302 %overflow_11 = and i1 %or_ln941_5, i1 %xor_ln941_17

]]></Node>
<StgValue><ssdm name="overflow_11"/></StgValue>
</operation>

<operation id="533" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:303 %xor_ln942_11 = xor i1 %deleted_ones_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_11"/></StgValue>
</operation>

<operation id="534" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:304 %or_ln942_5 = or i1 %xor_ln942_10, i1 %xor_ln942_11

]]></Node>
<StgValue><ssdm name="or_ln942_5"/></StgValue>
</operation>

<operation id="535" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:305 %xor_ln942_133 = xor i1 %and_ln937_5, i1 %or_ln942_5

]]></Node>
<StgValue><ssdm name="xor_ln942_133"/></StgValue>
</operation>

<operation id="536" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:306 %underflow_5 = and i1 %xor_ln942_133, i1 %p_Result_36

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="537" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:308 %or_ln392_5 = or i1 %overflow_11, i1 %underflow_5

]]></Node>
<StgValue><ssdm name="or_ln392_5"/></StgValue>
</operation>

<operation id="538" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:327 %r_V_135 = mul i32 %sext_ln1319_6, i32 %sext_ln1317_6

]]></Node>
<StgValue><ssdm name="r_V_135"/></StgValue>
</operation>

<operation id="539" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:377 %r_V_136 = mul i32 %sext_ln1319_7, i32 %sext_ln1317_7

]]></Node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="540" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:435 %r_V_137 = mul i32 %sext_ln1319_8, i32 %sext_ln1317_8

]]></Node>
<StgValue><ssdm name="r_V_137"/></StgValue>
</operation>

<operation id="541" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:485 %r_V_138 = mul i32 %sext_ln1319_9, i32 %sext_ln1317_9

]]></Node>
<StgValue><ssdm name="r_V_138"/></StgValue>
</operation>

<operation id="542" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:533 %sext_ln1317_10 = sext i16 %di_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1317_10"/></StgValue>
</operation>

<operation id="543" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:534 %sext_ln1319_10 = sext i16 %wi_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1319_10"/></StgValue>
</operation>

<operation id="544" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:535 %r_V_139 = mul i32 %sext_ln1319_10, i32 %sext_ln1317_10

]]></Node>
<StgValue><ssdm name="r_V_139"/></StgValue>
</operation>

<operation id="545" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:583 %sext_ln1317_11 = sext i16 %di_V_11

]]></Node>
<StgValue><ssdm name="sext_ln1317_11"/></StgValue>
</operation>

<operation id="546" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:584 %sext_ln1319_11 = sext i16 %wi_V_11

]]></Node>
<StgValue><ssdm name="sext_ln1319_11"/></StgValue>
</operation>

<operation id="547" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:585 %r_V_140 = mul i32 %sext_ln1319_11, i32 %sext_ln1317_11

]]></Node>
<StgValue><ssdm name="r_V_140"/></StgValue>
</operation>

<operation id="548" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2092 %input_buffer_load_10 = load i5 %input_buffer_addr_11

]]></Node>
<StgValue><ssdm name="input_buffer_load_10"/></StgValue>
</operation>

<operation id="549" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2093 %di_V_40 = trunc i64 %input_buffer_load_10

]]></Node>
<StgValue><ssdm name="di_V_40"/></StgValue>
</operation>

<operation id="550" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2094 %weight_buffer_load_10 = load i10 %weight_buffer_addr_137

]]></Node>
<StgValue><ssdm name="weight_buffer_load_10"/></StgValue>
</operation>

<operation id="551" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2095 %wi_V_40 = trunc i64 %weight_buffer_load_10

]]></Node>
<StgValue><ssdm name="wi_V_40"/></StgValue>
</operation>

<operation id="552" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2144 %di_V_41 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_10, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_41"/></StgValue>
</operation>

<operation id="553" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2145 %wi_V_41 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_10, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_41"/></StgValue>
</operation>

<operation id="554" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2194 %di_V_42 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_10, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_42"/></StgValue>
</operation>

<operation id="555" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2195 %wi_V_42 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_10, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_42"/></StgValue>
</operation>

<operation id="556" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2244 %di_V_43 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_10, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_43"/></StgValue>
</operation>

<operation id="557" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2245 %wi_V_43 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_10, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_43"/></StgValue>
</operation>

<operation id="558" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2300 %input_buffer_load_11 = load i5 %input_buffer_addr_12

]]></Node>
<StgValue><ssdm name="input_buffer_load_11"/></StgValue>
</operation>

<operation id="559" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2301 %di_V_44 = trunc i64 %input_buffer_load_11

]]></Node>
<StgValue><ssdm name="di_V_44"/></StgValue>
</operation>

<operation id="560" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2302 %weight_buffer_load_11 = load i10 %weight_buffer_addr_138

]]></Node>
<StgValue><ssdm name="weight_buffer_load_11"/></StgValue>
</operation>

<operation id="561" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2303 %wi_V_44 = trunc i64 %weight_buffer_load_11

]]></Node>
<StgValue><ssdm name="wi_V_44"/></StgValue>
</operation>

<operation id="562" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2352 %di_V_45 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_11, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_45"/></StgValue>
</operation>

<operation id="563" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2353 %wi_V_45 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_11, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_45"/></StgValue>
</operation>

<operation id="564" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2402 %di_V_46 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_11, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_46"/></StgValue>
</operation>

<operation id="565" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2403 %wi_V_46 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_11, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_46"/></StgValue>
</operation>

<operation id="566" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2452 %di_V_47 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_11, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_47"/></StgValue>
</operation>

<operation id="567" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2453 %wi_V_47 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_11, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_47"/></StgValue>
</operation>

<operation id="568" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2502 %or_ln106_11 = or i5 %lshr_ln, i5 12

]]></Node>
<StgValue><ssdm name="or_ln106_11"/></StgValue>
</operation>

<operation id="569" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2503 %zext_ln106_12 = zext i5 %or_ln106_11

]]></Node>
<StgValue><ssdm name="zext_ln106_12"/></StgValue>
</operation>

<operation id="570" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2504 %tmp_279 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_11

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="571" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2505 %zext_ln107_12 = zext i10 %tmp_279

]]></Node>
<StgValue><ssdm name="zext_ln107_12"/></StgValue>
</operation>

<operation id="572" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2506 %weight_buffer_addr_139 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_12

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_139"/></StgValue>
</operation>

<operation id="573" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2507 %input_buffer_addr_13 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_12

]]></Node>
<StgValue><ssdm name="input_buffer_addr_13"/></StgValue>
</operation>

<operation id="574" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2508 %input_buffer_load_12 = load i5 %input_buffer_addr_13

]]></Node>
<StgValue><ssdm name="input_buffer_load_12"/></StgValue>
</operation>

<operation id="575" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2510 %weight_buffer_load_12 = load i10 %weight_buffer_addr_139

]]></Node>
<StgValue><ssdm name="weight_buffer_load_12"/></StgValue>
</operation>

<operation id="576" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2710 %or_ln106_12 = or i5 %lshr_ln, i5 13

]]></Node>
<StgValue><ssdm name="or_ln106_12"/></StgValue>
</operation>

<operation id="577" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2711 %zext_ln106_13 = zext i5 %or_ln106_12

]]></Node>
<StgValue><ssdm name="zext_ln106_13"/></StgValue>
</operation>

<operation id="578" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2712 %tmp_280 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_12

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="579" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2713 %zext_ln107_13 = zext i10 %tmp_280

]]></Node>
<StgValue><ssdm name="zext_ln107_13"/></StgValue>
</operation>

<operation id="580" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2714 %weight_buffer_addr_140 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_13

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_140"/></StgValue>
</operation>

<operation id="581" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2715 %input_buffer_addr_14 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_13

]]></Node>
<StgValue><ssdm name="input_buffer_addr_14"/></StgValue>
</operation>

<operation id="582" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2716 %input_buffer_load_13 = load i5 %input_buffer_addr_14

]]></Node>
<StgValue><ssdm name="input_buffer_load_13"/></StgValue>
</operation>

<operation id="583" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2718 %weight_buffer_load_13 = load i10 %weight_buffer_addr_140

]]></Node>
<StgValue><ssdm name="weight_buffer_load_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="584" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:257 %select_ln392_13 = select i1 %overflow_9, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_13"/></StgValue>
</operation>

<operation id="585" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:259 %tp_V_14 = select i1 %or_ln392_4, i16 %select_ln392_13, i16 %tp_V_13

]]></Node>
<StgValue><ssdm name="tp_V_14"/></StgValue>
</operation>

<operation id="586" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:261 %sext_ln859_8 = sext i16 %sum_V_8

]]></Node>
<StgValue><ssdm name="sext_ln859_8"/></StgValue>
</operation>

<operation id="587" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:262 %sext_ln859_9 = sext i16 %tp_V_14

]]></Node>
<StgValue><ssdm name="sext_ln859_9"/></StgValue>
</operation>

<operation id="588" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:263 %ret_V_4 = add i17 %sext_ln859_9, i17 %sext_ln859_8

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="589" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:264 %p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="590" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:265 %sum_V_9 = add i16 %tp_V_14, i16 %sum_V_8

]]></Node>
<StgValue><ssdm name="sum_V_9"/></StgValue>
</operation>

<operation id="591" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:266 %p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_9, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="592" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:267 %xor_ln941_15 = xor i1 %p_Result_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_15"/></StgValue>
</operation>

<operation id="593" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:268 %overflow_10 = and i1 %p_Result_35, i1 %xor_ln941_15

]]></Node>
<StgValue><ssdm name="overflow_10"/></StgValue>
</operation>

<operation id="594" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:269 %xor_ln348_5 = xor i1 %p_Result_34, i1 %p_Result_35

]]></Node>
<StgValue><ssdm name="xor_ln348_5"/></StgValue>
</operation>

<operation id="595" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:270 %select_ln392_15 = select i1 %overflow_10, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_15"/></StgValue>
</operation>

<operation id="596" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:271 %sum_V_10 = select i1 %xor_ln348_5, i16 %select_ln392_15, i16 %sum_V_9

]]></Node>
<StgValue><ssdm name="sum_V_10"/></StgValue>
</operation>

<operation id="597" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:307 %select_ln392_16 = select i1 %overflow_11, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_16"/></StgValue>
</operation>

<operation id="598" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:309 %tp_V_17 = select i1 %or_ln392_5, i16 %select_ln392_16, i16 %tp_V_16

]]></Node>
<StgValue><ssdm name="tp_V_17"/></StgValue>
</operation>

<operation id="599" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:311 %sext_ln859_10 = sext i16 %sum_V_10

]]></Node>
<StgValue><ssdm name="sext_ln859_10"/></StgValue>
</operation>

<operation id="600" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:312 %sext_ln859_11 = sext i16 %tp_V_17

]]></Node>
<StgValue><ssdm name="sext_ln859_11"/></StgValue>
</operation>

<operation id="601" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:313 %ret_V_5 = add i17 %sext_ln859_11, i17 %sext_ln859_10

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="602" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:314 %p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_5, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="603" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:315 %sum_V_11 = add i16 %tp_V_17, i16 %sum_V_10

]]></Node>
<StgValue><ssdm name="sum_V_11"/></StgValue>
</operation>

<operation id="604" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:316 %p_Result_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_11, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_40"/></StgValue>
</operation>

<operation id="605" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:317 %xor_ln941_18 = xor i1 %p_Result_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_18"/></StgValue>
</operation>

<operation id="606" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:318 %overflow_12 = and i1 %p_Result_40, i1 %xor_ln941_18

]]></Node>
<StgValue><ssdm name="overflow_12"/></StgValue>
</operation>

<operation id="607" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:319 %xor_ln348_6 = xor i1 %p_Result_39, i1 %p_Result_40

]]></Node>
<StgValue><ssdm name="xor_ln348_6"/></StgValue>
</operation>

<operation id="608" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:320 %select_ln392_18 = select i1 %overflow_12, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_18"/></StgValue>
</operation>

<operation id="609" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:321 %sum_V_12 = select i1 %xor_ln348_6, i16 %select_ln392_18, i16 %sum_V_11

]]></Node>
<StgValue><ssdm name="sum_V_12"/></StgValue>
</operation>

<operation id="610" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:327 %r_V_135 = mul i32 %sext_ln1319_6, i32 %sext_ln1317_6

]]></Node>
<StgValue><ssdm name="r_V_135"/></StgValue>
</operation>

<operation id="611" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:328 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_135, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="612" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:329 %p_Result_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_135, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="613" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:330 %tp_V_18 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_135, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_18"/></StgValue>
</operation>

<operation id="614" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:331 %p_Result_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_135, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="615" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:332 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_135, i32 9

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="616" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:333 %zext_ln423_6 = zext i1 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln423_6"/></StgValue>
</operation>

<operation id="617" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:334 %tp_V_19 = add i16 %zext_ln423_6, i16 %tp_V_18

]]></Node>
<StgValue><ssdm name="tp_V_19"/></StgValue>
</operation>

<operation id="618" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:335 %p_Result_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_19, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_43"/></StgValue>
</operation>

<operation id="619" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:336 %xor_ln942_12 = xor i1 %p_Result_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_12"/></StgValue>
</operation>

<operation id="620" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:337 %carry_13 = and i1 %p_Result_42, i1 %xor_ln942_12

]]></Node>
<StgValue><ssdm name="carry_13"/></StgValue>
</operation>

<operation id="621" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:338 %tmp_208 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_135, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="622" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:339 %Range2_all_ones_6 = icmp_eq  i5 %tmp_208, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6"/></StgValue>
</operation>

<operation id="623" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:340 %tmp_209 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_135, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="624" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:341 %Range1_all_ones_12 = icmp_eq  i6 %tmp_209, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12"/></StgValue>
</operation>

<operation id="625" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:342 %Range1_all_zeros_6 = icmp_eq  i6 %tmp_209, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6"/></StgValue>
</operation>

<operation id="626" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:343 %deleted_zeros_6 = select i1 %carry_13, i1 %Range1_all_ones_12, i1 %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_6"/></StgValue>
</operation>

<operation id="627" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:344 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_135, i32 26

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="628" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:345 %xor_ln936_6 = xor i1 %tmp_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_6"/></StgValue>
</operation>

<operation id="629" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:346 %and_ln936_6 = and i1 %Range2_all_ones_6, i1 %xor_ln936_6

]]></Node>
<StgValue><ssdm name="and_ln936_6"/></StgValue>
</operation>

<operation id="630" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:347 %deleted_ones_12 = select i1 %carry_13, i1 %and_ln936_6, i1 %Range1_all_ones_12

]]></Node>
<StgValue><ssdm name="deleted_ones_12"/></StgValue>
</operation>

<operation id="631" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:348 %and_ln937_6 = and i1 %carry_13, i1 %Range1_all_ones_12

]]></Node>
<StgValue><ssdm name="and_ln937_6"/></StgValue>
</operation>

<operation id="632" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:349 %xor_ln941_19 = xor i1 %deleted_zeros_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_19"/></StgValue>
</operation>

<operation id="633" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:350 %or_ln941_6 = or i1 %p_Result_43, i1 %xor_ln941_19

]]></Node>
<StgValue><ssdm name="or_ln941_6"/></StgValue>
</operation>

<operation id="634" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:351 %xor_ln941_20 = xor i1 %p_Result_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_20"/></StgValue>
</operation>

<operation id="635" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:352 %overflow_13 = and i1 %or_ln941_6, i1 %xor_ln941_20

]]></Node>
<StgValue><ssdm name="overflow_13"/></StgValue>
</operation>

<operation id="636" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:353 %xor_ln942_13 = xor i1 %deleted_ones_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_13"/></StgValue>
</operation>

<operation id="637" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:354 %or_ln942_6 = or i1 %xor_ln942_12, i1 %xor_ln942_13

]]></Node>
<StgValue><ssdm name="or_ln942_6"/></StgValue>
</operation>

<operation id="638" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:355 %xor_ln942_134 = xor i1 %and_ln937_6, i1 %or_ln942_6

]]></Node>
<StgValue><ssdm name="xor_ln942_134"/></StgValue>
</operation>

<operation id="639" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:356 %underflow_6 = and i1 %xor_ln942_134, i1 %p_Result_41

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="640" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:358 %or_ln392_6 = or i1 %overflow_13, i1 %underflow_6

]]></Node>
<StgValue><ssdm name="or_ln392_6"/></StgValue>
</operation>

<operation id="641" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:377 %r_V_136 = mul i32 %sext_ln1319_7, i32 %sext_ln1317_7

]]></Node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="642" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:378 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_136, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="643" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:379 %p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_136, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_46"/></StgValue>
</operation>

<operation id="644" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:380 %tp_V_21 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_136, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_21"/></StgValue>
</operation>

<operation id="645" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:381 %p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_136, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_47"/></StgValue>
</operation>

<operation id="646" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:382 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_136, i32 9

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="647" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:383 %zext_ln423_7 = zext i1 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln423_7"/></StgValue>
</operation>

<operation id="648" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:384 %tp_V_22 = add i16 %zext_ln423_7, i16 %tp_V_21

]]></Node>
<StgValue><ssdm name="tp_V_22"/></StgValue>
</operation>

<operation id="649" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:385 %p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_22, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_48"/></StgValue>
</operation>

<operation id="650" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:386 %xor_ln942_14 = xor i1 %p_Result_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_14"/></StgValue>
</operation>

<operation id="651" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:387 %carry_15 = and i1 %p_Result_47, i1 %xor_ln942_14

]]></Node>
<StgValue><ssdm name="carry_15"/></StgValue>
</operation>

<operation id="652" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:388 %tmp_210 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_136, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="653" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:389 %Range2_all_ones_7 = icmp_eq  i5 %tmp_210, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7"/></StgValue>
</operation>

<operation id="654" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:390 %tmp_211 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_136, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="655" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:391 %Range1_all_ones_14 = icmp_eq  i6 %tmp_211, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_14"/></StgValue>
</operation>

<operation id="656" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:392 %Range1_all_zeros_7 = icmp_eq  i6 %tmp_211, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7"/></StgValue>
</operation>

<operation id="657" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:393 %deleted_zeros_7 = select i1 %carry_15, i1 %Range1_all_ones_14, i1 %Range1_all_zeros_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_7"/></StgValue>
</operation>

<operation id="658" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:394 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_136, i32 26

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="659" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:395 %xor_ln936_7 = xor i1 %tmp_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_7"/></StgValue>
</operation>

<operation id="660" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:396 %and_ln936_7 = and i1 %Range2_all_ones_7, i1 %xor_ln936_7

]]></Node>
<StgValue><ssdm name="and_ln936_7"/></StgValue>
</operation>

<operation id="661" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:397 %deleted_ones_14 = select i1 %carry_15, i1 %and_ln936_7, i1 %Range1_all_ones_14

]]></Node>
<StgValue><ssdm name="deleted_ones_14"/></StgValue>
</operation>

<operation id="662" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:398 %and_ln937_7 = and i1 %carry_15, i1 %Range1_all_ones_14

]]></Node>
<StgValue><ssdm name="and_ln937_7"/></StgValue>
</operation>

<operation id="663" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:399 %xor_ln941_22 = xor i1 %deleted_zeros_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_22"/></StgValue>
</operation>

<operation id="664" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:400 %or_ln941_7 = or i1 %p_Result_48, i1 %xor_ln941_22

]]></Node>
<StgValue><ssdm name="or_ln941_7"/></StgValue>
</operation>

<operation id="665" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:401 %xor_ln941_23 = xor i1 %p_Result_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_23"/></StgValue>
</operation>

<operation id="666" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:402 %overflow_15 = and i1 %or_ln941_7, i1 %xor_ln941_23

]]></Node>
<StgValue><ssdm name="overflow_15"/></StgValue>
</operation>

<operation id="667" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:403 %xor_ln942_15 = xor i1 %deleted_ones_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_15"/></StgValue>
</operation>

<operation id="668" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:404 %or_ln942_7 = or i1 %xor_ln942_14, i1 %xor_ln942_15

]]></Node>
<StgValue><ssdm name="or_ln942_7"/></StgValue>
</operation>

<operation id="669" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:405 %xor_ln942_135 = xor i1 %and_ln937_7, i1 %or_ln942_7

]]></Node>
<StgValue><ssdm name="xor_ln942_135"/></StgValue>
</operation>

<operation id="670" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:406 %underflow_7 = and i1 %xor_ln942_135, i1 %p_Result_46

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="671" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:408 %or_ln392_7 = or i1 %overflow_15, i1 %underflow_7

]]></Node>
<StgValue><ssdm name="or_ln392_7"/></StgValue>
</operation>

<operation id="672" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:435 %r_V_137 = mul i32 %sext_ln1319_8, i32 %sext_ln1317_8

]]></Node>
<StgValue><ssdm name="r_V_137"/></StgValue>
</operation>

<operation id="673" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:485 %r_V_138 = mul i32 %sext_ln1319_9, i32 %sext_ln1317_9

]]></Node>
<StgValue><ssdm name="r_V_138"/></StgValue>
</operation>

<operation id="674" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:535 %r_V_139 = mul i32 %sext_ln1319_10, i32 %sext_ln1317_10

]]></Node>
<StgValue><ssdm name="r_V_139"/></StgValue>
</operation>

<operation id="675" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:585 %r_V_140 = mul i32 %sext_ln1319_11, i32 %sext_ln1317_11

]]></Node>
<StgValue><ssdm name="r_V_140"/></StgValue>
</operation>

<operation id="676" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:641 %sext_ln1317_12 = sext i16 %di_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1317_12"/></StgValue>
</operation>

<operation id="677" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:642 %sext_ln1319_12 = sext i16 %wi_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1319_12"/></StgValue>
</operation>

<operation id="678" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:643 %r_V_141 = mul i32 %sext_ln1319_12, i32 %sext_ln1317_12

]]></Node>
<StgValue><ssdm name="r_V_141"/></StgValue>
</operation>

<operation id="679" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:691 %sext_ln1317_13 = sext i16 %di_V_13

]]></Node>
<StgValue><ssdm name="sext_ln1317_13"/></StgValue>
</operation>

<operation id="680" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:692 %sext_ln1319_13 = sext i16 %wi_V_13

]]></Node>
<StgValue><ssdm name="sext_ln1319_13"/></StgValue>
</operation>

<operation id="681" st_id="10" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:693 %r_V_142 = mul i32 %sext_ln1319_13, i32 %sext_ln1317_13

]]></Node>
<StgValue><ssdm name="r_V_142"/></StgValue>
</operation>

<operation id="682" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2508 %input_buffer_load_12 = load i5 %input_buffer_addr_13

]]></Node>
<StgValue><ssdm name="input_buffer_load_12"/></StgValue>
</operation>

<operation id="683" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2509 %di_V_48 = trunc i64 %input_buffer_load_12

]]></Node>
<StgValue><ssdm name="di_V_48"/></StgValue>
</operation>

<operation id="684" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2510 %weight_buffer_load_12 = load i10 %weight_buffer_addr_139

]]></Node>
<StgValue><ssdm name="weight_buffer_load_12"/></StgValue>
</operation>

<operation id="685" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2511 %wi_V_48 = trunc i64 %weight_buffer_load_12

]]></Node>
<StgValue><ssdm name="wi_V_48"/></StgValue>
</operation>

<operation id="686" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2560 %di_V_49 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_12, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_49"/></StgValue>
</operation>

<operation id="687" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2561 %wi_V_49 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_12, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_49"/></StgValue>
</operation>

<operation id="688" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2610 %di_V_50 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_12, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_50"/></StgValue>
</operation>

<operation id="689" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2611 %wi_V_50 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_12, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_50"/></StgValue>
</operation>

<operation id="690" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2660 %di_V_51 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_12, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_51"/></StgValue>
</operation>

<operation id="691" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2661 %wi_V_51 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_12, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_51"/></StgValue>
</operation>

<operation id="692" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2716 %input_buffer_load_13 = load i5 %input_buffer_addr_14

]]></Node>
<StgValue><ssdm name="input_buffer_load_13"/></StgValue>
</operation>

<operation id="693" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2717 %di_V_52 = trunc i64 %input_buffer_load_13

]]></Node>
<StgValue><ssdm name="di_V_52"/></StgValue>
</operation>

<operation id="694" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2718 %weight_buffer_load_13 = load i10 %weight_buffer_addr_140

]]></Node>
<StgValue><ssdm name="weight_buffer_load_13"/></StgValue>
</operation>

<operation id="695" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2719 %wi_V_52 = trunc i64 %weight_buffer_load_13

]]></Node>
<StgValue><ssdm name="wi_V_52"/></StgValue>
</operation>

<operation id="696" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2768 %di_V_53 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_13, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_53"/></StgValue>
</operation>

<operation id="697" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2769 %wi_V_53 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_13, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_53"/></StgValue>
</operation>

<operation id="698" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2818 %di_V_54 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_13, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_54"/></StgValue>
</operation>

<operation id="699" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2819 %wi_V_54 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_13, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_54"/></StgValue>
</operation>

<operation id="700" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2868 %di_V_55 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_13, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_55"/></StgValue>
</operation>

<operation id="701" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2869 %wi_V_55 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_13, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_55"/></StgValue>
</operation>

<operation id="702" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2918 %or_ln106_13 = or i5 %lshr_ln, i5 14

]]></Node>
<StgValue><ssdm name="or_ln106_13"/></StgValue>
</operation>

<operation id="703" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2919 %zext_ln106_14 = zext i5 %or_ln106_13

]]></Node>
<StgValue><ssdm name="zext_ln106_14"/></StgValue>
</operation>

<operation id="704" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2920 %tmp_281 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_13

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="705" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2921 %zext_ln107_14 = zext i10 %tmp_281

]]></Node>
<StgValue><ssdm name="zext_ln107_14"/></StgValue>
</operation>

<operation id="706" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2922 %weight_buffer_addr_141 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_14

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_141"/></StgValue>
</operation>

<operation id="707" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2923 %input_buffer_addr_15 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_14

]]></Node>
<StgValue><ssdm name="input_buffer_addr_15"/></StgValue>
</operation>

<operation id="708" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2924 %input_buffer_load_14 = load i5 %input_buffer_addr_15

]]></Node>
<StgValue><ssdm name="input_buffer_load_14"/></StgValue>
</operation>

<operation id="709" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2926 %weight_buffer_load_14 = load i10 %weight_buffer_addr_141

]]></Node>
<StgValue><ssdm name="weight_buffer_load_14"/></StgValue>
</operation>

<operation id="710" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3126 %or_ln106_14 = or i5 %lshr_ln, i5 15

]]></Node>
<StgValue><ssdm name="or_ln106_14"/></StgValue>
</operation>

<operation id="711" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3127 %zext_ln106_15 = zext i5 %or_ln106_14

]]></Node>
<StgValue><ssdm name="zext_ln106_15"/></StgValue>
</operation>

<operation id="712" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3128 %tmp_282 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i198, i5 %or_ln106_14

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="713" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:3129 %zext_ln107_15 = zext i10 %tmp_282

]]></Node>
<StgValue><ssdm name="zext_ln107_15"/></StgValue>
</operation>

<operation id="714" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3130 %weight_buffer_addr_142 = getelementptr i64 %weight_buffer, i64 0, i64 %zext_ln107_15

]]></Node>
<StgValue><ssdm name="weight_buffer_addr_142"/></StgValue>
</operation>

<operation id="715" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3131 %input_buffer_addr_16 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln106_15

]]></Node>
<StgValue><ssdm name="input_buffer_addr_16"/></StgValue>
</operation>

<operation id="716" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3132 %input_buffer_load_15 = load i5 %input_buffer_addr_16

]]></Node>
<StgValue><ssdm name="input_buffer_load_15"/></StgValue>
</operation>

<operation id="717" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:3134 %weight_buffer_load_15 = load i10 %weight_buffer_addr_142

]]></Node>
<StgValue><ssdm name="weight_buffer_load_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="718" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:357 %select_ln392_19 = select i1 %overflow_13, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_19"/></StgValue>
</operation>

<operation id="719" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:359 %tp_V_20 = select i1 %or_ln392_6, i16 %select_ln392_19, i16 %tp_V_19

]]></Node>
<StgValue><ssdm name="tp_V_20"/></StgValue>
</operation>

<operation id="720" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:361 %sext_ln859_12 = sext i16 %sum_V_12

]]></Node>
<StgValue><ssdm name="sext_ln859_12"/></StgValue>
</operation>

<operation id="721" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:362 %sext_ln859_13 = sext i16 %tp_V_20

]]></Node>
<StgValue><ssdm name="sext_ln859_13"/></StgValue>
</operation>

<operation id="722" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:363 %ret_V_6 = add i17 %sext_ln859_13, i17 %sext_ln859_12

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="723" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:364 %p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_6, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_44"/></StgValue>
</operation>

<operation id="724" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:365 %sum_V_13 = add i16 %tp_V_20, i16 %sum_V_12

]]></Node>
<StgValue><ssdm name="sum_V_13"/></StgValue>
</operation>

<operation id="725" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:366 %p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_13, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_45"/></StgValue>
</operation>

<operation id="726" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:367 %xor_ln941_21 = xor i1 %p_Result_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_21"/></StgValue>
</operation>

<operation id="727" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:368 %overflow_14 = and i1 %p_Result_45, i1 %xor_ln941_21

]]></Node>
<StgValue><ssdm name="overflow_14"/></StgValue>
</operation>

<operation id="728" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:369 %xor_ln348_7 = xor i1 %p_Result_44, i1 %p_Result_45

]]></Node>
<StgValue><ssdm name="xor_ln348_7"/></StgValue>
</operation>

<operation id="729" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:370 %select_ln392_21 = select i1 %overflow_14, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_21"/></StgValue>
</operation>

<operation id="730" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:371 %sum_V_14 = select i1 %xor_ln348_7, i16 %select_ln392_21, i16 %sum_V_13

]]></Node>
<StgValue><ssdm name="sum_V_14"/></StgValue>
</operation>

<operation id="731" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:407 %select_ln392_22 = select i1 %overflow_15, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_22"/></StgValue>
</operation>

<operation id="732" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:409 %tp_V_23 = select i1 %or_ln392_7, i16 %select_ln392_22, i16 %tp_V_22

]]></Node>
<StgValue><ssdm name="tp_V_23"/></StgValue>
</operation>

<operation id="733" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:411 %sext_ln859_14 = sext i16 %sum_V_14

]]></Node>
<StgValue><ssdm name="sext_ln859_14"/></StgValue>
</operation>

<operation id="734" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:412 %sext_ln859_15 = sext i16 %tp_V_23

]]></Node>
<StgValue><ssdm name="sext_ln859_15"/></StgValue>
</operation>

<operation id="735" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:413 %ret_V_7 = add i17 %sext_ln859_15, i17 %sext_ln859_14

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="736" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:414 %p_Result_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_7, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_49"/></StgValue>
</operation>

<operation id="737" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:415 %sum_V_15 = add i16 %tp_V_23, i16 %sum_V_14

]]></Node>
<StgValue><ssdm name="sum_V_15"/></StgValue>
</operation>

<operation id="738" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:416 %p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_15, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_50"/></StgValue>
</operation>

<operation id="739" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:417 %xor_ln941_24 = xor i1 %p_Result_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_24"/></StgValue>
</operation>

<operation id="740" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:418 %overflow_16 = and i1 %p_Result_50, i1 %xor_ln941_24

]]></Node>
<StgValue><ssdm name="overflow_16"/></StgValue>
</operation>

<operation id="741" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:419 %xor_ln348_8 = xor i1 %p_Result_49, i1 %p_Result_50

]]></Node>
<StgValue><ssdm name="xor_ln348_8"/></StgValue>
</operation>

<operation id="742" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:420 %select_ln392_24 = select i1 %overflow_16, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_24"/></StgValue>
</operation>

<operation id="743" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:421 %sum_V_16 = select i1 %xor_ln348_8, i16 %select_ln392_24, i16 %sum_V_15

]]></Node>
<StgValue><ssdm name="sum_V_16"/></StgValue>
</operation>

<operation id="744" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:435 %r_V_137 = mul i32 %sext_ln1319_8, i32 %sext_ln1317_8

]]></Node>
<StgValue><ssdm name="r_V_137"/></StgValue>
</operation>

<operation id="745" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:436 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_137, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="746" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:437 %p_Result_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_137, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_51"/></StgValue>
</operation>

<operation id="747" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:438 %tp_V_24 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_137, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_24"/></StgValue>
</operation>

<operation id="748" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:439 %p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_137, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_52"/></StgValue>
</operation>

<operation id="749" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:440 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_137, i32 9

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="750" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:441 %zext_ln423_8 = zext i1 %tmp_63

]]></Node>
<StgValue><ssdm name="zext_ln423_8"/></StgValue>
</operation>

<operation id="751" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:442 %tp_V_25 = add i16 %zext_ln423_8, i16 %tp_V_24

]]></Node>
<StgValue><ssdm name="tp_V_25"/></StgValue>
</operation>

<operation id="752" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:443 %p_Result_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_25, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_53"/></StgValue>
</operation>

<operation id="753" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:444 %xor_ln942_16 = xor i1 %p_Result_53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_16"/></StgValue>
</operation>

<operation id="754" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:445 %carry_17 = and i1 %p_Result_52, i1 %xor_ln942_16

]]></Node>
<StgValue><ssdm name="carry_17"/></StgValue>
</operation>

<operation id="755" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:446 %tmp_213 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_137, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="756" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:447 %Range2_all_ones_8 = icmp_eq  i5 %tmp_213, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8"/></StgValue>
</operation>

<operation id="757" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:448 %tmp_214 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_137, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="758" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:449 %Range1_all_ones_16 = icmp_eq  i6 %tmp_214, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_16"/></StgValue>
</operation>

<operation id="759" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:450 %Range1_all_zeros_8 = icmp_eq  i6 %tmp_214, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8"/></StgValue>
</operation>

<operation id="760" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:451 %deleted_zeros_8 = select i1 %carry_17, i1 %Range1_all_ones_16, i1 %Range1_all_zeros_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_8"/></StgValue>
</operation>

<operation id="761" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:452 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_137, i32 26

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="762" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:453 %xor_ln936_8 = xor i1 %tmp_65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_8"/></StgValue>
</operation>

<operation id="763" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:454 %and_ln936_8 = and i1 %Range2_all_ones_8, i1 %xor_ln936_8

]]></Node>
<StgValue><ssdm name="and_ln936_8"/></StgValue>
</operation>

<operation id="764" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:455 %deleted_ones_16 = select i1 %carry_17, i1 %and_ln936_8, i1 %Range1_all_ones_16

]]></Node>
<StgValue><ssdm name="deleted_ones_16"/></StgValue>
</operation>

<operation id="765" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:456 %and_ln937_8 = and i1 %carry_17, i1 %Range1_all_ones_16

]]></Node>
<StgValue><ssdm name="and_ln937_8"/></StgValue>
</operation>

<operation id="766" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:457 %xor_ln941_25 = xor i1 %deleted_zeros_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_25"/></StgValue>
</operation>

<operation id="767" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:458 %or_ln941_8 = or i1 %p_Result_53, i1 %xor_ln941_25

]]></Node>
<StgValue><ssdm name="or_ln941_8"/></StgValue>
</operation>

<operation id="768" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:459 %xor_ln941_26 = xor i1 %p_Result_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_26"/></StgValue>
</operation>

<operation id="769" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:460 %overflow_17 = and i1 %or_ln941_8, i1 %xor_ln941_26

]]></Node>
<StgValue><ssdm name="overflow_17"/></StgValue>
</operation>

<operation id="770" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:461 %xor_ln942_17 = xor i1 %deleted_ones_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_17"/></StgValue>
</operation>

<operation id="771" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:462 %or_ln942_8 = or i1 %xor_ln942_16, i1 %xor_ln942_17

]]></Node>
<StgValue><ssdm name="or_ln942_8"/></StgValue>
</operation>

<operation id="772" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:463 %xor_ln942_136 = xor i1 %and_ln937_8, i1 %or_ln942_8

]]></Node>
<StgValue><ssdm name="xor_ln942_136"/></StgValue>
</operation>

<operation id="773" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:464 %underflow_8 = and i1 %xor_ln942_136, i1 %p_Result_51

]]></Node>
<StgValue><ssdm name="underflow_8"/></StgValue>
</operation>

<operation id="774" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:466 %or_ln392_8 = or i1 %overflow_17, i1 %underflow_8

]]></Node>
<StgValue><ssdm name="or_ln392_8"/></StgValue>
</operation>

<operation id="775" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:485 %r_V_138 = mul i32 %sext_ln1319_9, i32 %sext_ln1317_9

]]></Node>
<StgValue><ssdm name="r_V_138"/></StgValue>
</operation>

<operation id="776" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:486 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_138, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="777" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:487 %p_Result_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_138, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_56"/></StgValue>
</operation>

<operation id="778" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:488 %tp_V_27 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_138, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_27"/></StgValue>
</operation>

<operation id="779" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:489 %p_Result_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_138, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_57"/></StgValue>
</operation>

<operation id="780" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:490 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_138, i32 9

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="781" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:491 %zext_ln423_9 = zext i1 %tmp_70

]]></Node>
<StgValue><ssdm name="zext_ln423_9"/></StgValue>
</operation>

<operation id="782" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:492 %tp_V_28 = add i16 %zext_ln423_9, i16 %tp_V_27

]]></Node>
<StgValue><ssdm name="tp_V_28"/></StgValue>
</operation>

<operation id="783" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:493 %p_Result_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_28, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_58"/></StgValue>
</operation>

<operation id="784" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:494 %xor_ln942_18 = xor i1 %p_Result_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_18"/></StgValue>
</operation>

<operation id="785" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:495 %carry_19 = and i1 %p_Result_57, i1 %xor_ln942_18

]]></Node>
<StgValue><ssdm name="carry_19"/></StgValue>
</operation>

<operation id="786" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:496 %tmp_215 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_138, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="787" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:497 %Range2_all_ones_9 = icmp_eq  i5 %tmp_215, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9"/></StgValue>
</operation>

<operation id="788" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:498 %tmp_216 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_138, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="789" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:499 %Range1_all_ones_18 = icmp_eq  i6 %tmp_216, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_18"/></StgValue>
</operation>

<operation id="790" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:500 %Range1_all_zeros_9 = icmp_eq  i6 %tmp_216, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9"/></StgValue>
</operation>

<operation id="791" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:501 %deleted_zeros_9 = select i1 %carry_19, i1 %Range1_all_ones_18, i1 %Range1_all_zeros_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_9"/></StgValue>
</operation>

<operation id="792" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:502 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_138, i32 26

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="793" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:503 %xor_ln936_9 = xor i1 %tmp_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_9"/></StgValue>
</operation>

<operation id="794" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:504 %and_ln936_9 = and i1 %Range2_all_ones_9, i1 %xor_ln936_9

]]></Node>
<StgValue><ssdm name="and_ln936_9"/></StgValue>
</operation>

<operation id="795" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:505 %deleted_ones_18 = select i1 %carry_19, i1 %and_ln936_9, i1 %Range1_all_ones_18

]]></Node>
<StgValue><ssdm name="deleted_ones_18"/></StgValue>
</operation>

<operation id="796" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:506 %and_ln937_9 = and i1 %carry_19, i1 %Range1_all_ones_18

]]></Node>
<StgValue><ssdm name="and_ln937_9"/></StgValue>
</operation>

<operation id="797" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:507 %xor_ln941_28 = xor i1 %deleted_zeros_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_28"/></StgValue>
</operation>

<operation id="798" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:508 %or_ln941_9 = or i1 %p_Result_58, i1 %xor_ln941_28

]]></Node>
<StgValue><ssdm name="or_ln941_9"/></StgValue>
</operation>

<operation id="799" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:509 %xor_ln941_29 = xor i1 %p_Result_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_29"/></StgValue>
</operation>

<operation id="800" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:510 %overflow_19 = and i1 %or_ln941_9, i1 %xor_ln941_29

]]></Node>
<StgValue><ssdm name="overflow_19"/></StgValue>
</operation>

<operation id="801" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:511 %xor_ln942_19 = xor i1 %deleted_ones_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_19"/></StgValue>
</operation>

<operation id="802" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:512 %or_ln942_9 = or i1 %xor_ln942_18, i1 %xor_ln942_19

]]></Node>
<StgValue><ssdm name="or_ln942_9"/></StgValue>
</operation>

<operation id="803" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:513 %xor_ln942_137 = xor i1 %and_ln937_9, i1 %or_ln942_9

]]></Node>
<StgValue><ssdm name="xor_ln942_137"/></StgValue>
</operation>

<operation id="804" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:514 %underflow_9 = and i1 %xor_ln942_137, i1 %p_Result_56

]]></Node>
<StgValue><ssdm name="underflow_9"/></StgValue>
</operation>

<operation id="805" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:516 %or_ln392_9 = or i1 %overflow_19, i1 %underflow_9

]]></Node>
<StgValue><ssdm name="or_ln392_9"/></StgValue>
</operation>

<operation id="806" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:535 %r_V_139 = mul i32 %sext_ln1319_10, i32 %sext_ln1317_10

]]></Node>
<StgValue><ssdm name="r_V_139"/></StgValue>
</operation>

<operation id="807" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:585 %r_V_140 = mul i32 %sext_ln1319_11, i32 %sext_ln1317_11

]]></Node>
<StgValue><ssdm name="r_V_140"/></StgValue>
</operation>

<operation id="808" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:643 %r_V_141 = mul i32 %sext_ln1319_12, i32 %sext_ln1317_12

]]></Node>
<StgValue><ssdm name="r_V_141"/></StgValue>
</operation>

<operation id="809" st_id="11" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:693 %r_V_142 = mul i32 %sext_ln1319_13, i32 %sext_ln1317_13

]]></Node>
<StgValue><ssdm name="r_V_142"/></StgValue>
</operation>

<operation id="810" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:741 %sext_ln1317_14 = sext i16 %di_V_14

]]></Node>
<StgValue><ssdm name="sext_ln1317_14"/></StgValue>
</operation>

<operation id="811" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:742 %sext_ln1319_14 = sext i16 %wi_V_14

]]></Node>
<StgValue><ssdm name="sext_ln1319_14"/></StgValue>
</operation>

<operation id="812" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:743 %r_V_143 = mul i32 %sext_ln1319_14, i32 %sext_ln1317_14

]]></Node>
<StgValue><ssdm name="r_V_143"/></StgValue>
</operation>

<operation id="813" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:791 %sext_ln1317_15 = sext i16 %di_V_15

]]></Node>
<StgValue><ssdm name="sext_ln1317_15"/></StgValue>
</operation>

<operation id="814" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:792 %sext_ln1319_15 = sext i16 %wi_V_15

]]></Node>
<StgValue><ssdm name="sext_ln1319_15"/></StgValue>
</operation>

<operation id="815" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:793 %r_V_144 = mul i32 %sext_ln1319_15, i32 %sext_ln1317_15

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="816" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2924 %input_buffer_load_14 = load i5 %input_buffer_addr_15

]]></Node>
<StgValue><ssdm name="input_buffer_load_14"/></StgValue>
</operation>

<operation id="817" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2925 %di_V_56 = trunc i64 %input_buffer_load_14

]]></Node>
<StgValue><ssdm name="di_V_56"/></StgValue>
</operation>

<operation id="818" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:2926 %weight_buffer_load_14 = load i10 %weight_buffer_addr_141

]]></Node>
<StgValue><ssdm name="weight_buffer_load_14"/></StgValue>
</operation>

<operation id="819" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2927 %wi_V_56 = trunc i64 %weight_buffer_load_14

]]></Node>
<StgValue><ssdm name="wi_V_56"/></StgValue>
</operation>

<operation id="820" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2976 %di_V_57 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_14, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_57"/></StgValue>
</operation>

<operation id="821" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2977 %wi_V_57 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_14, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_57"/></StgValue>
</operation>

<operation id="822" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3026 %di_V_58 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_14, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_58"/></StgValue>
</operation>

<operation id="823" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3027 %wi_V_58 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_14, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_58"/></StgValue>
</operation>

<operation id="824" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3076 %di_V_59 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_14, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_59"/></StgValue>
</operation>

<operation id="825" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3077 %wi_V_59 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_14, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_59"/></StgValue>
</operation>

<operation id="826" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3132 %input_buffer_load_15 = load i5 %input_buffer_addr_16

]]></Node>
<StgValue><ssdm name="input_buffer_load_15"/></StgValue>
</operation>

<operation id="827" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3133 %di_V_60 = trunc i64 %input_buffer_load_15

]]></Node>
<StgValue><ssdm name="di_V_60"/></StgValue>
</operation>

<operation id="828" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body4.63:3134 %weight_buffer_load_15 = load i10 %weight_buffer_addr_142

]]></Node>
<StgValue><ssdm name="weight_buffer_load_15"/></StgValue>
</operation>

<operation id="829" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="16" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3135 %wi_V_60 = trunc i64 %weight_buffer_load_15

]]></Node>
<StgValue><ssdm name="wi_V_60"/></StgValue>
</operation>

<operation id="830" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3184 %di_V_61 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_15, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="di_V_61"/></StgValue>
</operation>

<operation id="831" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3185 %wi_V_61 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_15, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="wi_V_61"/></StgValue>
</operation>

<operation id="832" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3234 %di_V_62 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_15, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="di_V_62"/></StgValue>
</operation>

<operation id="833" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3235 %wi_V_62 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_15, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="wi_V_62"/></StgValue>
</operation>

<operation id="834" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3284 %di_V_63 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %input_buffer_load_15, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="di_V_63"/></StgValue>
</operation>

<operation id="835" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3285 %wi_V_63 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %weight_buffer_load_15, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="wi_V_63"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="836" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:465 %select_ln392_25 = select i1 %overflow_17, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_25"/></StgValue>
</operation>

<operation id="837" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:467 %tp_V_26 = select i1 %or_ln392_8, i16 %select_ln392_25, i16 %tp_V_25

]]></Node>
<StgValue><ssdm name="tp_V_26"/></StgValue>
</operation>

<operation id="838" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:469 %sext_ln859_16 = sext i16 %sum_V_16

]]></Node>
<StgValue><ssdm name="sext_ln859_16"/></StgValue>
</operation>

<operation id="839" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:470 %sext_ln859_17 = sext i16 %tp_V_26

]]></Node>
<StgValue><ssdm name="sext_ln859_17"/></StgValue>
</operation>

<operation id="840" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:471 %ret_V_8 = add i17 %sext_ln859_17, i17 %sext_ln859_16

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="841" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:472 %p_Result_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_8, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_54"/></StgValue>
</operation>

<operation id="842" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:473 %sum_V_17 = add i16 %tp_V_26, i16 %sum_V_16

]]></Node>
<StgValue><ssdm name="sum_V_17"/></StgValue>
</operation>

<operation id="843" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:474 %p_Result_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_17, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_55"/></StgValue>
</operation>

<operation id="844" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:475 %xor_ln941_27 = xor i1 %p_Result_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_27"/></StgValue>
</operation>

<operation id="845" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:476 %overflow_18 = and i1 %p_Result_55, i1 %xor_ln941_27

]]></Node>
<StgValue><ssdm name="overflow_18"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:477 %xor_ln348_9 = xor i1 %p_Result_54, i1 %p_Result_55

]]></Node>
<StgValue><ssdm name="xor_ln348_9"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:478 %select_ln392_27 = select i1 %overflow_18, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_27"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:479 %sum_V_18 = select i1 %xor_ln348_9, i16 %select_ln392_27, i16 %sum_V_17

]]></Node>
<StgValue><ssdm name="sum_V_18"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:515 %select_ln392_28 = select i1 %overflow_19, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_28"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:517 %tp_V_29 = select i1 %or_ln392_9, i16 %select_ln392_28, i16 %tp_V_28

]]></Node>
<StgValue><ssdm name="tp_V_29"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:519 %sext_ln859_18 = sext i16 %sum_V_18

]]></Node>
<StgValue><ssdm name="sext_ln859_18"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:520 %sext_ln859_19 = sext i16 %tp_V_29

]]></Node>
<StgValue><ssdm name="sext_ln859_19"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:521 %ret_V_9 = add i17 %sext_ln859_19, i17 %sext_ln859_18

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:522 %p_Result_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_9, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_59"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:523 %sum_V_19 = add i16 %tp_V_29, i16 %sum_V_18

]]></Node>
<StgValue><ssdm name="sum_V_19"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:524 %p_Result_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_19, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_60"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:525 %xor_ln941_30 = xor i1 %p_Result_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_30"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:526 %overflow_20 = and i1 %p_Result_60, i1 %xor_ln941_30

]]></Node>
<StgValue><ssdm name="overflow_20"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:527 %xor_ln348_10 = xor i1 %p_Result_59, i1 %p_Result_60

]]></Node>
<StgValue><ssdm name="xor_ln348_10"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:528 %select_ln392_30 = select i1 %overflow_20, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_30"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:529 %sum_V_20 = select i1 %xor_ln348_10, i16 %select_ln392_30, i16 %sum_V_19

]]></Node>
<StgValue><ssdm name="sum_V_20"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:535 %r_V_139 = mul i32 %sext_ln1319_10, i32 %sext_ln1317_10

]]></Node>
<StgValue><ssdm name="r_V_139"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:536 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_139, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:537 %p_Result_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_139, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_61"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:538 %tp_V_30 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_139, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_30"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:539 %p_Result_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_139, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_62"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:540 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_139, i32 9

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:541 %zext_ln423_10 = zext i1 %tmp_77

]]></Node>
<StgValue><ssdm name="zext_ln423_10"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:542 %tp_V_31 = add i16 %zext_ln423_10, i16 %tp_V_30

]]></Node>
<StgValue><ssdm name="tp_V_31"/></StgValue>
</operation>

<operation id="870" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:543 %p_Result_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_31, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_63"/></StgValue>
</operation>

<operation id="871" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:544 %xor_ln942_20 = xor i1 %p_Result_63, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_20"/></StgValue>
</operation>

<operation id="872" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:545 %carry_21 = and i1 %p_Result_62, i1 %xor_ln942_20

]]></Node>
<StgValue><ssdm name="carry_21"/></StgValue>
</operation>

<operation id="873" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:546 %tmp_217 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_139, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="874" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:547 %Range2_all_ones_10 = icmp_eq  i5 %tmp_217, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10"/></StgValue>
</operation>

<operation id="875" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:548 %tmp_218 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_139, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="876" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:549 %Range1_all_ones_20 = icmp_eq  i6 %tmp_218, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_20"/></StgValue>
</operation>

<operation id="877" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:550 %Range1_all_zeros_10 = icmp_eq  i6 %tmp_218, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10"/></StgValue>
</operation>

<operation id="878" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:551 %deleted_zeros_10 = select i1 %carry_21, i1 %Range1_all_ones_20, i1 %Range1_all_zeros_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_10"/></StgValue>
</operation>

<operation id="879" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:552 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_139, i32 26

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="880" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:553 %xor_ln936_10 = xor i1 %tmp_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_10"/></StgValue>
</operation>

<operation id="881" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:554 %and_ln936_10 = and i1 %Range2_all_ones_10, i1 %xor_ln936_10

]]></Node>
<StgValue><ssdm name="and_ln936_10"/></StgValue>
</operation>

<operation id="882" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:555 %deleted_ones_20 = select i1 %carry_21, i1 %and_ln936_10, i1 %Range1_all_ones_20

]]></Node>
<StgValue><ssdm name="deleted_ones_20"/></StgValue>
</operation>

<operation id="883" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:556 %and_ln937_10 = and i1 %carry_21, i1 %Range1_all_ones_20

]]></Node>
<StgValue><ssdm name="and_ln937_10"/></StgValue>
</operation>

<operation id="884" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:557 %xor_ln941_31 = xor i1 %deleted_zeros_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_31"/></StgValue>
</operation>

<operation id="885" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:558 %or_ln941_10 = or i1 %p_Result_63, i1 %xor_ln941_31

]]></Node>
<StgValue><ssdm name="or_ln941_10"/></StgValue>
</operation>

<operation id="886" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:559 %xor_ln941_32 = xor i1 %p_Result_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_32"/></StgValue>
</operation>

<operation id="887" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:560 %overflow_21 = and i1 %or_ln941_10, i1 %xor_ln941_32

]]></Node>
<StgValue><ssdm name="overflow_21"/></StgValue>
</operation>

<operation id="888" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:561 %xor_ln942_21 = xor i1 %deleted_ones_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_21"/></StgValue>
</operation>

<operation id="889" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:562 %or_ln942_10 = or i1 %xor_ln942_20, i1 %xor_ln942_21

]]></Node>
<StgValue><ssdm name="or_ln942_10"/></StgValue>
</operation>

<operation id="890" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:563 %xor_ln942_138 = xor i1 %and_ln937_10, i1 %or_ln942_10

]]></Node>
<StgValue><ssdm name="xor_ln942_138"/></StgValue>
</operation>

<operation id="891" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:564 %underflow_10 = and i1 %xor_ln942_138, i1 %p_Result_61

]]></Node>
<StgValue><ssdm name="underflow_10"/></StgValue>
</operation>

<operation id="892" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:566 %or_ln392_10 = or i1 %overflow_21, i1 %underflow_10

]]></Node>
<StgValue><ssdm name="or_ln392_10"/></StgValue>
</operation>

<operation id="893" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:585 %r_V_140 = mul i32 %sext_ln1319_11, i32 %sext_ln1317_11

]]></Node>
<StgValue><ssdm name="r_V_140"/></StgValue>
</operation>

<operation id="894" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:586 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_140, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="895" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:587 %p_Result_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_140, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_66"/></StgValue>
</operation>

<operation id="896" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:588 %tp_V_33 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_140, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_33"/></StgValue>
</operation>

<operation id="897" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:589 %p_Result_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_140, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_67"/></StgValue>
</operation>

<operation id="898" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:590 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_140, i32 9

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="899" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:591 %zext_ln423_11 = zext i1 %tmp_84

]]></Node>
<StgValue><ssdm name="zext_ln423_11"/></StgValue>
</operation>

<operation id="900" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:592 %tp_V_34 = add i16 %zext_ln423_11, i16 %tp_V_33

]]></Node>
<StgValue><ssdm name="tp_V_34"/></StgValue>
</operation>

<operation id="901" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:593 %p_Result_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_34, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_68"/></StgValue>
</operation>

<operation id="902" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:594 %xor_ln942_22 = xor i1 %p_Result_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_22"/></StgValue>
</operation>

<operation id="903" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:595 %carry_23 = and i1 %p_Result_67, i1 %xor_ln942_22

]]></Node>
<StgValue><ssdm name="carry_23"/></StgValue>
</operation>

<operation id="904" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:596 %tmp_219 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_140, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="905" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:597 %Range2_all_ones_11 = icmp_eq  i5 %tmp_219, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11"/></StgValue>
</operation>

<operation id="906" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:598 %tmp_220 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_140, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="907" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:599 %Range1_all_ones_22 = icmp_eq  i6 %tmp_220, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_22"/></StgValue>
</operation>

<operation id="908" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:600 %Range1_all_zeros_11 = icmp_eq  i6 %tmp_220, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11"/></StgValue>
</operation>

<operation id="909" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:601 %deleted_zeros_11 = select i1 %carry_23, i1 %Range1_all_ones_22, i1 %Range1_all_zeros_11

]]></Node>
<StgValue><ssdm name="deleted_zeros_11"/></StgValue>
</operation>

<operation id="910" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:602 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_140, i32 26

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="911" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:603 %xor_ln936_11 = xor i1 %tmp_86, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_11"/></StgValue>
</operation>

<operation id="912" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:604 %and_ln936_11 = and i1 %Range2_all_ones_11, i1 %xor_ln936_11

]]></Node>
<StgValue><ssdm name="and_ln936_11"/></StgValue>
</operation>

<operation id="913" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:605 %deleted_ones_22 = select i1 %carry_23, i1 %and_ln936_11, i1 %Range1_all_ones_22

]]></Node>
<StgValue><ssdm name="deleted_ones_22"/></StgValue>
</operation>

<operation id="914" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:606 %and_ln937_11 = and i1 %carry_23, i1 %Range1_all_ones_22

]]></Node>
<StgValue><ssdm name="and_ln937_11"/></StgValue>
</operation>

<operation id="915" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:607 %xor_ln941_34 = xor i1 %deleted_zeros_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_34"/></StgValue>
</operation>

<operation id="916" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:608 %or_ln941_11 = or i1 %p_Result_68, i1 %xor_ln941_34

]]></Node>
<StgValue><ssdm name="or_ln941_11"/></StgValue>
</operation>

<operation id="917" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:609 %xor_ln941_35 = xor i1 %p_Result_66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_35"/></StgValue>
</operation>

<operation id="918" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:610 %overflow_23 = and i1 %or_ln941_11, i1 %xor_ln941_35

]]></Node>
<StgValue><ssdm name="overflow_23"/></StgValue>
</operation>

<operation id="919" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:611 %xor_ln942_23 = xor i1 %deleted_ones_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_23"/></StgValue>
</operation>

<operation id="920" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:612 %or_ln942_11 = or i1 %xor_ln942_22, i1 %xor_ln942_23

]]></Node>
<StgValue><ssdm name="or_ln942_11"/></StgValue>
</operation>

<operation id="921" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:613 %xor_ln942_139 = xor i1 %and_ln937_11, i1 %or_ln942_11

]]></Node>
<StgValue><ssdm name="xor_ln942_139"/></StgValue>
</operation>

<operation id="922" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:614 %underflow_11 = and i1 %xor_ln942_139, i1 %p_Result_66

]]></Node>
<StgValue><ssdm name="underflow_11"/></StgValue>
</operation>

<operation id="923" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:616 %or_ln392_11 = or i1 %overflow_23, i1 %underflow_11

]]></Node>
<StgValue><ssdm name="or_ln392_11"/></StgValue>
</operation>

<operation id="924" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:643 %r_V_141 = mul i32 %sext_ln1319_12, i32 %sext_ln1317_12

]]></Node>
<StgValue><ssdm name="r_V_141"/></StgValue>
</operation>

<operation id="925" st_id="12" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:693 %r_V_142 = mul i32 %sext_ln1319_13, i32 %sext_ln1317_13

]]></Node>
<StgValue><ssdm name="r_V_142"/></StgValue>
</operation>

<operation id="926" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:743 %r_V_143 = mul i32 %sext_ln1319_14, i32 %sext_ln1317_14

]]></Node>
<StgValue><ssdm name="r_V_143"/></StgValue>
</operation>

<operation id="927" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:793 %r_V_144 = mul i32 %sext_ln1319_15, i32 %sext_ln1317_15

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="928" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:849 %sext_ln1317_16 = sext i16 %di_V_16

]]></Node>
<StgValue><ssdm name="sext_ln1317_16"/></StgValue>
</operation>

<operation id="929" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:850 %sext_ln1319_16 = sext i16 %wi_V_16

]]></Node>
<StgValue><ssdm name="sext_ln1319_16"/></StgValue>
</operation>

<operation id="930" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:851 %r_V_145 = mul i32 %sext_ln1319_16, i32 %sext_ln1317_16

]]></Node>
<StgValue><ssdm name="r_V_145"/></StgValue>
</operation>

<operation id="931" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:899 %sext_ln1317_17 = sext i16 %di_V_17

]]></Node>
<StgValue><ssdm name="sext_ln1317_17"/></StgValue>
</operation>

<operation id="932" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:900 %sext_ln1319_17 = sext i16 %wi_V_17

]]></Node>
<StgValue><ssdm name="sext_ln1319_17"/></StgValue>
</operation>

<operation id="933" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:901 %r_V_146 = mul i32 %sext_ln1319_17, i32 %sext_ln1317_17

]]></Node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="934" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:565 %select_ln392_31 = select i1 %overflow_21, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_31"/></StgValue>
</operation>

<operation id="935" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:567 %tp_V_32 = select i1 %or_ln392_10, i16 %select_ln392_31, i16 %tp_V_31

]]></Node>
<StgValue><ssdm name="tp_V_32"/></StgValue>
</operation>

<operation id="936" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:569 %sext_ln859_20 = sext i16 %sum_V_20

]]></Node>
<StgValue><ssdm name="sext_ln859_20"/></StgValue>
</operation>

<operation id="937" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:570 %sext_ln859_21 = sext i16 %tp_V_32

]]></Node>
<StgValue><ssdm name="sext_ln859_21"/></StgValue>
</operation>

<operation id="938" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:571 %ret_V_10 = add i17 %sext_ln859_21, i17 %sext_ln859_20

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="939" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:572 %p_Result_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_10, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_64"/></StgValue>
</operation>

<operation id="940" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:573 %sum_V_21 = add i16 %tp_V_32, i16 %sum_V_20

]]></Node>
<StgValue><ssdm name="sum_V_21"/></StgValue>
</operation>

<operation id="941" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:574 %p_Result_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_21, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_65"/></StgValue>
</operation>

<operation id="942" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:575 %xor_ln941_33 = xor i1 %p_Result_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_33"/></StgValue>
</operation>

<operation id="943" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:576 %overflow_22 = and i1 %p_Result_65, i1 %xor_ln941_33

]]></Node>
<StgValue><ssdm name="overflow_22"/></StgValue>
</operation>

<operation id="944" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:577 %xor_ln348_11 = xor i1 %p_Result_64, i1 %p_Result_65

]]></Node>
<StgValue><ssdm name="xor_ln348_11"/></StgValue>
</operation>

<operation id="945" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:578 %select_ln392_33 = select i1 %overflow_22, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_33"/></StgValue>
</operation>

<operation id="946" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:579 %sum_V_22 = select i1 %xor_ln348_11, i16 %select_ln392_33, i16 %sum_V_21

]]></Node>
<StgValue><ssdm name="sum_V_22"/></StgValue>
</operation>

<operation id="947" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:615 %select_ln392_34 = select i1 %overflow_23, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_34"/></StgValue>
</operation>

<operation id="948" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:617 %tp_V_35 = select i1 %or_ln392_11, i16 %select_ln392_34, i16 %tp_V_34

]]></Node>
<StgValue><ssdm name="tp_V_35"/></StgValue>
</operation>

<operation id="949" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:619 %sext_ln859_22 = sext i16 %sum_V_22

]]></Node>
<StgValue><ssdm name="sext_ln859_22"/></StgValue>
</operation>

<operation id="950" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:620 %sext_ln859_23 = sext i16 %tp_V_35

]]></Node>
<StgValue><ssdm name="sext_ln859_23"/></StgValue>
</operation>

<operation id="951" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:621 %ret_V_11 = add i17 %sext_ln859_23, i17 %sext_ln859_22

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="952" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:622 %p_Result_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_11, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_69"/></StgValue>
</operation>

<operation id="953" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:623 %sum_V_23 = add i16 %tp_V_35, i16 %sum_V_22

]]></Node>
<StgValue><ssdm name="sum_V_23"/></StgValue>
</operation>

<operation id="954" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:624 %p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_23, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_70"/></StgValue>
</operation>

<operation id="955" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:625 %xor_ln941_36 = xor i1 %p_Result_69, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_36"/></StgValue>
</operation>

<operation id="956" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:626 %overflow_24 = and i1 %p_Result_70, i1 %xor_ln941_36

]]></Node>
<StgValue><ssdm name="overflow_24"/></StgValue>
</operation>

<operation id="957" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:627 %xor_ln348_12 = xor i1 %p_Result_69, i1 %p_Result_70

]]></Node>
<StgValue><ssdm name="xor_ln348_12"/></StgValue>
</operation>

<operation id="958" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:628 %select_ln392_36 = select i1 %overflow_24, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_36"/></StgValue>
</operation>

<operation id="959" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:629 %sum_V_24 = select i1 %xor_ln348_12, i16 %select_ln392_36, i16 %sum_V_23

]]></Node>
<StgValue><ssdm name="sum_V_24"/></StgValue>
</operation>

<operation id="960" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:643 %r_V_141 = mul i32 %sext_ln1319_12, i32 %sext_ln1317_12

]]></Node>
<StgValue><ssdm name="r_V_141"/></StgValue>
</operation>

<operation id="961" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:644 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_141, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="962" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:645 %p_Result_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_141, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_71"/></StgValue>
</operation>

<operation id="963" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:646 %tp_V_36 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_141, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_36"/></StgValue>
</operation>

<operation id="964" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:647 %p_Result_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_141, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_72"/></StgValue>
</operation>

<operation id="965" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:648 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_141, i32 9

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="966" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:649 %zext_ln423_12 = zext i1 %tmp_91

]]></Node>
<StgValue><ssdm name="zext_ln423_12"/></StgValue>
</operation>

<operation id="967" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:650 %tp_V_37 = add i16 %zext_ln423_12, i16 %tp_V_36

]]></Node>
<StgValue><ssdm name="tp_V_37"/></StgValue>
</operation>

<operation id="968" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:651 %p_Result_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_37, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_73"/></StgValue>
</operation>

<operation id="969" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:652 %xor_ln942_24 = xor i1 %p_Result_73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_24"/></StgValue>
</operation>

<operation id="970" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:653 %carry_25 = and i1 %p_Result_72, i1 %xor_ln942_24

]]></Node>
<StgValue><ssdm name="carry_25"/></StgValue>
</operation>

<operation id="971" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:654 %tmp_222 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_141, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="972" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:655 %Range2_all_ones_12 = icmp_eq  i5 %tmp_222, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12"/></StgValue>
</operation>

<operation id="973" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:656 %tmp_223 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_141, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="974" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:657 %Range1_all_ones_24 = icmp_eq  i6 %tmp_223, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_24"/></StgValue>
</operation>

<operation id="975" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:658 %Range1_all_zeros_12 = icmp_eq  i6 %tmp_223, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12"/></StgValue>
</operation>

<operation id="976" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:659 %deleted_zeros_12 = select i1 %carry_25, i1 %Range1_all_ones_24, i1 %Range1_all_zeros_12

]]></Node>
<StgValue><ssdm name="deleted_zeros_12"/></StgValue>
</operation>

<operation id="977" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:660 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_141, i32 26

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="978" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:661 %xor_ln936_12 = xor i1 %tmp_93, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_12"/></StgValue>
</operation>

<operation id="979" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:662 %and_ln936_12 = and i1 %Range2_all_ones_12, i1 %xor_ln936_12

]]></Node>
<StgValue><ssdm name="and_ln936_12"/></StgValue>
</operation>

<operation id="980" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:663 %deleted_ones_24 = select i1 %carry_25, i1 %and_ln936_12, i1 %Range1_all_ones_24

]]></Node>
<StgValue><ssdm name="deleted_ones_24"/></StgValue>
</operation>

<operation id="981" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:664 %and_ln937_12 = and i1 %carry_25, i1 %Range1_all_ones_24

]]></Node>
<StgValue><ssdm name="and_ln937_12"/></StgValue>
</operation>

<operation id="982" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:665 %xor_ln941_37 = xor i1 %deleted_zeros_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_37"/></StgValue>
</operation>

<operation id="983" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:666 %or_ln941_12 = or i1 %p_Result_73, i1 %xor_ln941_37

]]></Node>
<StgValue><ssdm name="or_ln941_12"/></StgValue>
</operation>

<operation id="984" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:667 %xor_ln941_38 = xor i1 %p_Result_71, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_38"/></StgValue>
</operation>

<operation id="985" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:668 %overflow_25 = and i1 %or_ln941_12, i1 %xor_ln941_38

]]></Node>
<StgValue><ssdm name="overflow_25"/></StgValue>
</operation>

<operation id="986" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:669 %xor_ln942_25 = xor i1 %deleted_ones_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_25"/></StgValue>
</operation>

<operation id="987" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:670 %or_ln942_12 = or i1 %xor_ln942_24, i1 %xor_ln942_25

]]></Node>
<StgValue><ssdm name="or_ln942_12"/></StgValue>
</operation>

<operation id="988" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:671 %xor_ln942_140 = xor i1 %and_ln937_12, i1 %or_ln942_12

]]></Node>
<StgValue><ssdm name="xor_ln942_140"/></StgValue>
</operation>

<operation id="989" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:672 %underflow_12 = and i1 %xor_ln942_140, i1 %p_Result_71

]]></Node>
<StgValue><ssdm name="underflow_12"/></StgValue>
</operation>

<operation id="990" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:674 %or_ln392_12 = or i1 %overflow_25, i1 %underflow_12

]]></Node>
<StgValue><ssdm name="or_ln392_12"/></StgValue>
</operation>

<operation id="991" st_id="13" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:693 %r_V_142 = mul i32 %sext_ln1319_13, i32 %sext_ln1317_13

]]></Node>
<StgValue><ssdm name="r_V_142"/></StgValue>
</operation>

<operation id="992" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:694 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_142, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="993" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:695 %p_Result_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_142, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_76"/></StgValue>
</operation>

<operation id="994" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:696 %tp_V_39 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_142, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_39"/></StgValue>
</operation>

<operation id="995" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:697 %p_Result_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_142, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_77"/></StgValue>
</operation>

<operation id="996" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:698 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_142, i32 9

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="997" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:699 %zext_ln423_13 = zext i1 %tmp_98

]]></Node>
<StgValue><ssdm name="zext_ln423_13"/></StgValue>
</operation>

<operation id="998" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:700 %tp_V_40 = add i16 %zext_ln423_13, i16 %tp_V_39

]]></Node>
<StgValue><ssdm name="tp_V_40"/></StgValue>
</operation>

<operation id="999" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:701 %p_Result_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_40, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_78"/></StgValue>
</operation>

<operation id="1000" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:702 %xor_ln942_26 = xor i1 %p_Result_78, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_26"/></StgValue>
</operation>

<operation id="1001" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:703 %carry_27 = and i1 %p_Result_77, i1 %xor_ln942_26

]]></Node>
<StgValue><ssdm name="carry_27"/></StgValue>
</operation>

<operation id="1002" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:704 %tmp_224 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_142, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1003" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:705 %Range2_all_ones_13 = icmp_eq  i5 %tmp_224, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_13"/></StgValue>
</operation>

<operation id="1004" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:706 %tmp_225 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_142, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1005" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:707 %Range1_all_ones_26 = icmp_eq  i6 %tmp_225, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_26"/></StgValue>
</operation>

<operation id="1006" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:708 %Range1_all_zeros_13 = icmp_eq  i6 %tmp_225, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_13"/></StgValue>
</operation>

<operation id="1007" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:709 %deleted_zeros_13 = select i1 %carry_27, i1 %Range1_all_ones_26, i1 %Range1_all_zeros_13

]]></Node>
<StgValue><ssdm name="deleted_zeros_13"/></StgValue>
</operation>

<operation id="1008" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:710 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_142, i32 26

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1009" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:711 %xor_ln936_13 = xor i1 %tmp_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_13"/></StgValue>
</operation>

<operation id="1010" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:712 %and_ln936_13 = and i1 %Range2_all_ones_13, i1 %xor_ln936_13

]]></Node>
<StgValue><ssdm name="and_ln936_13"/></StgValue>
</operation>

<operation id="1011" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:713 %deleted_ones_26 = select i1 %carry_27, i1 %and_ln936_13, i1 %Range1_all_ones_26

]]></Node>
<StgValue><ssdm name="deleted_ones_26"/></StgValue>
</operation>

<operation id="1012" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:714 %and_ln937_13 = and i1 %carry_27, i1 %Range1_all_ones_26

]]></Node>
<StgValue><ssdm name="and_ln937_13"/></StgValue>
</operation>

<operation id="1013" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:715 %xor_ln941_40 = xor i1 %deleted_zeros_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_40"/></StgValue>
</operation>

<operation id="1014" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:716 %or_ln941_13 = or i1 %p_Result_78, i1 %xor_ln941_40

]]></Node>
<StgValue><ssdm name="or_ln941_13"/></StgValue>
</operation>

<operation id="1015" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:717 %xor_ln941_41 = xor i1 %p_Result_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_41"/></StgValue>
</operation>

<operation id="1016" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:718 %overflow_27 = and i1 %or_ln941_13, i1 %xor_ln941_41

]]></Node>
<StgValue><ssdm name="overflow_27"/></StgValue>
</operation>

<operation id="1017" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:719 %xor_ln942_27 = xor i1 %deleted_ones_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_27"/></StgValue>
</operation>

<operation id="1018" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:720 %or_ln942_13 = or i1 %xor_ln942_26, i1 %xor_ln942_27

]]></Node>
<StgValue><ssdm name="or_ln942_13"/></StgValue>
</operation>

<operation id="1019" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:721 %xor_ln942_141 = xor i1 %and_ln937_13, i1 %or_ln942_13

]]></Node>
<StgValue><ssdm name="xor_ln942_141"/></StgValue>
</operation>

<operation id="1020" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:722 %underflow_13 = and i1 %xor_ln942_141, i1 %p_Result_76

]]></Node>
<StgValue><ssdm name="underflow_13"/></StgValue>
</operation>

<operation id="1021" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:724 %or_ln392_13 = or i1 %overflow_27, i1 %underflow_13

]]></Node>
<StgValue><ssdm name="or_ln392_13"/></StgValue>
</operation>

<operation id="1022" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:743 %r_V_143 = mul i32 %sext_ln1319_14, i32 %sext_ln1317_14

]]></Node>
<StgValue><ssdm name="r_V_143"/></StgValue>
</operation>

<operation id="1023" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:793 %r_V_144 = mul i32 %sext_ln1319_15, i32 %sext_ln1317_15

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="1024" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:851 %r_V_145 = mul i32 %sext_ln1319_16, i32 %sext_ln1317_16

]]></Node>
<StgValue><ssdm name="r_V_145"/></StgValue>
</operation>

<operation id="1025" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:901 %r_V_146 = mul i32 %sext_ln1319_17, i32 %sext_ln1317_17

]]></Node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>

<operation id="1026" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:949 %sext_ln1317_18 = sext i16 %di_V_18

]]></Node>
<StgValue><ssdm name="sext_ln1317_18"/></StgValue>
</operation>

<operation id="1027" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:950 %sext_ln1319_18 = sext i16 %wi_V_18

]]></Node>
<StgValue><ssdm name="sext_ln1319_18"/></StgValue>
</operation>

<operation id="1028" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:951 %r_V_147 = mul i32 %sext_ln1319_18, i32 %sext_ln1317_18

]]></Node>
<StgValue><ssdm name="r_V_147"/></StgValue>
</operation>

<operation id="1029" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:999 %sext_ln1317_19 = sext i16 %di_V_19

]]></Node>
<StgValue><ssdm name="sext_ln1317_19"/></StgValue>
</operation>

<operation id="1030" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1000 %sext_ln1319_19 = sext i16 %wi_V_19

]]></Node>
<StgValue><ssdm name="sext_ln1319_19"/></StgValue>
</operation>

<operation id="1031" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1001 %r_V_148 = mul i32 %sext_ln1319_19, i32 %sext_ln1317_19

]]></Node>
<StgValue><ssdm name="r_V_148"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1032" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:673 %select_ln392_37 = select i1 %overflow_25, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_37"/></StgValue>
</operation>

<operation id="1033" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:675 %tp_V_38 = select i1 %or_ln392_12, i16 %select_ln392_37, i16 %tp_V_37

]]></Node>
<StgValue><ssdm name="tp_V_38"/></StgValue>
</operation>

<operation id="1034" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:677 %sext_ln859_24 = sext i16 %sum_V_24

]]></Node>
<StgValue><ssdm name="sext_ln859_24"/></StgValue>
</operation>

<operation id="1035" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:678 %sext_ln859_25 = sext i16 %tp_V_38

]]></Node>
<StgValue><ssdm name="sext_ln859_25"/></StgValue>
</operation>

<operation id="1036" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:679 %ret_V_12 = add i17 %sext_ln859_25, i17 %sext_ln859_24

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="1037" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:680 %p_Result_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_12, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_74"/></StgValue>
</operation>

<operation id="1038" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:681 %sum_V_25 = add i16 %tp_V_38, i16 %sum_V_24

]]></Node>
<StgValue><ssdm name="sum_V_25"/></StgValue>
</operation>

<operation id="1039" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:682 %p_Result_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_25, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_75"/></StgValue>
</operation>

<operation id="1040" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:683 %xor_ln941_39 = xor i1 %p_Result_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_39"/></StgValue>
</operation>

<operation id="1041" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:684 %overflow_26 = and i1 %p_Result_75, i1 %xor_ln941_39

]]></Node>
<StgValue><ssdm name="overflow_26"/></StgValue>
</operation>

<operation id="1042" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:685 %xor_ln348_13 = xor i1 %p_Result_74, i1 %p_Result_75

]]></Node>
<StgValue><ssdm name="xor_ln348_13"/></StgValue>
</operation>

<operation id="1043" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:686 %select_ln392_39 = select i1 %overflow_26, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_39"/></StgValue>
</operation>

<operation id="1044" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:687 %sum_V_26 = select i1 %xor_ln348_13, i16 %select_ln392_39, i16 %sum_V_25

]]></Node>
<StgValue><ssdm name="sum_V_26"/></StgValue>
</operation>

<operation id="1045" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:723 %select_ln392_40 = select i1 %overflow_27, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_40"/></StgValue>
</operation>

<operation id="1046" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:725 %tp_V_41 = select i1 %or_ln392_13, i16 %select_ln392_40, i16 %tp_V_40

]]></Node>
<StgValue><ssdm name="tp_V_41"/></StgValue>
</operation>

<operation id="1047" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:727 %sext_ln859_26 = sext i16 %sum_V_26

]]></Node>
<StgValue><ssdm name="sext_ln859_26"/></StgValue>
</operation>

<operation id="1048" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:728 %sext_ln859_27 = sext i16 %tp_V_41

]]></Node>
<StgValue><ssdm name="sext_ln859_27"/></StgValue>
</operation>

<operation id="1049" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:729 %ret_V_13 = add i17 %sext_ln859_27, i17 %sext_ln859_26

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="1050" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:730 %p_Result_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_13, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_79"/></StgValue>
</operation>

<operation id="1051" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:731 %sum_V_27 = add i16 %tp_V_41, i16 %sum_V_26

]]></Node>
<StgValue><ssdm name="sum_V_27"/></StgValue>
</operation>

<operation id="1052" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:732 %p_Result_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_27, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_80"/></StgValue>
</operation>

<operation id="1053" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:733 %xor_ln941_42 = xor i1 %p_Result_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_42"/></StgValue>
</operation>

<operation id="1054" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:734 %overflow_28 = and i1 %p_Result_80, i1 %xor_ln941_42

]]></Node>
<StgValue><ssdm name="overflow_28"/></StgValue>
</operation>

<operation id="1055" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:735 %xor_ln348_14 = xor i1 %p_Result_79, i1 %p_Result_80

]]></Node>
<StgValue><ssdm name="xor_ln348_14"/></StgValue>
</operation>

<operation id="1056" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:736 %select_ln392_42 = select i1 %overflow_28, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_42"/></StgValue>
</operation>

<operation id="1057" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:737 %sum_V_28 = select i1 %xor_ln348_14, i16 %select_ln392_42, i16 %sum_V_27

]]></Node>
<StgValue><ssdm name="sum_V_28"/></StgValue>
</operation>

<operation id="1058" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:743 %r_V_143 = mul i32 %sext_ln1319_14, i32 %sext_ln1317_14

]]></Node>
<StgValue><ssdm name="r_V_143"/></StgValue>
</operation>

<operation id="1059" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:744 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_143, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1060" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:745 %p_Result_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_143, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_81"/></StgValue>
</operation>

<operation id="1061" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:746 %tp_V_42 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_143, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_42"/></StgValue>
</operation>

<operation id="1062" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:747 %p_Result_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_143, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_82"/></StgValue>
</operation>

<operation id="1063" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:748 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_143, i32 9

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1064" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:749 %zext_ln423_14 = zext i1 %tmp_105

]]></Node>
<StgValue><ssdm name="zext_ln423_14"/></StgValue>
</operation>

<operation id="1065" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:750 %tp_V_43 = add i16 %zext_ln423_14, i16 %tp_V_42

]]></Node>
<StgValue><ssdm name="tp_V_43"/></StgValue>
</operation>

<operation id="1066" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:751 %p_Result_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_43, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_83"/></StgValue>
</operation>

<operation id="1067" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:752 %xor_ln942_28 = xor i1 %p_Result_83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_28"/></StgValue>
</operation>

<operation id="1068" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:753 %carry_29 = and i1 %p_Result_82, i1 %xor_ln942_28

]]></Node>
<StgValue><ssdm name="carry_29"/></StgValue>
</operation>

<operation id="1069" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:754 %tmp_226 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_143, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1070" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:755 %Range2_all_ones_14 = icmp_eq  i5 %tmp_226, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_14"/></StgValue>
</operation>

<operation id="1071" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:756 %tmp_227 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_143, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1072" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:757 %Range1_all_ones_28 = icmp_eq  i6 %tmp_227, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_28"/></StgValue>
</operation>

<operation id="1073" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:758 %Range1_all_zeros_14 = icmp_eq  i6 %tmp_227, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_14"/></StgValue>
</operation>

<operation id="1074" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:759 %deleted_zeros_14 = select i1 %carry_29, i1 %Range1_all_ones_28, i1 %Range1_all_zeros_14

]]></Node>
<StgValue><ssdm name="deleted_zeros_14"/></StgValue>
</operation>

<operation id="1075" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:760 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_143, i32 26

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1076" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:761 %xor_ln936_14 = xor i1 %tmp_107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_14"/></StgValue>
</operation>

<operation id="1077" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:762 %and_ln936_14 = and i1 %Range2_all_ones_14, i1 %xor_ln936_14

]]></Node>
<StgValue><ssdm name="and_ln936_14"/></StgValue>
</operation>

<operation id="1078" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:763 %deleted_ones_28 = select i1 %carry_29, i1 %and_ln936_14, i1 %Range1_all_ones_28

]]></Node>
<StgValue><ssdm name="deleted_ones_28"/></StgValue>
</operation>

<operation id="1079" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:764 %and_ln937_14 = and i1 %carry_29, i1 %Range1_all_ones_28

]]></Node>
<StgValue><ssdm name="and_ln937_14"/></StgValue>
</operation>

<operation id="1080" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:765 %xor_ln941_43 = xor i1 %deleted_zeros_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_43"/></StgValue>
</operation>

<operation id="1081" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:766 %or_ln941_14 = or i1 %p_Result_83, i1 %xor_ln941_43

]]></Node>
<StgValue><ssdm name="or_ln941_14"/></StgValue>
</operation>

<operation id="1082" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:767 %xor_ln941_44 = xor i1 %p_Result_81, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_44"/></StgValue>
</operation>

<operation id="1083" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:768 %overflow_29 = and i1 %or_ln941_14, i1 %xor_ln941_44

]]></Node>
<StgValue><ssdm name="overflow_29"/></StgValue>
</operation>

<operation id="1084" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:769 %xor_ln942_29 = xor i1 %deleted_ones_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_29"/></StgValue>
</operation>

<operation id="1085" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:770 %or_ln942_14 = or i1 %xor_ln942_28, i1 %xor_ln942_29

]]></Node>
<StgValue><ssdm name="or_ln942_14"/></StgValue>
</operation>

<operation id="1086" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:771 %xor_ln942_142 = xor i1 %and_ln937_14, i1 %or_ln942_14

]]></Node>
<StgValue><ssdm name="xor_ln942_142"/></StgValue>
</operation>

<operation id="1087" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:772 %underflow_14 = and i1 %xor_ln942_142, i1 %p_Result_81

]]></Node>
<StgValue><ssdm name="underflow_14"/></StgValue>
</operation>

<operation id="1088" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:774 %or_ln392_14 = or i1 %overflow_29, i1 %underflow_14

]]></Node>
<StgValue><ssdm name="or_ln392_14"/></StgValue>
</operation>

<operation id="1089" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:793 %r_V_144 = mul i32 %sext_ln1319_15, i32 %sext_ln1317_15

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="1090" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:794 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_144, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1091" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:795 %p_Result_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_144, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_86"/></StgValue>
</operation>

<operation id="1092" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:796 %tp_V_45 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_144, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_45"/></StgValue>
</operation>

<operation id="1093" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:797 %p_Result_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_144, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_87"/></StgValue>
</operation>

<operation id="1094" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:798 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_144, i32 9

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1095" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:799 %zext_ln423_15 = zext i1 %tmp_112

]]></Node>
<StgValue><ssdm name="zext_ln423_15"/></StgValue>
</operation>

<operation id="1096" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:800 %tp_V_46 = add i16 %zext_ln423_15, i16 %tp_V_45

]]></Node>
<StgValue><ssdm name="tp_V_46"/></StgValue>
</operation>

<operation id="1097" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:801 %p_Result_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_46, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_88"/></StgValue>
</operation>

<operation id="1098" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:802 %xor_ln942_30 = xor i1 %p_Result_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_30"/></StgValue>
</operation>

<operation id="1099" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:803 %carry_31 = and i1 %p_Result_87, i1 %xor_ln942_30

]]></Node>
<StgValue><ssdm name="carry_31"/></StgValue>
</operation>

<operation id="1100" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:804 %tmp_228 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_144, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1101" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:805 %Range2_all_ones_15 = icmp_eq  i5 %tmp_228, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_15"/></StgValue>
</operation>

<operation id="1102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:806 %tmp_229 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_144, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1103" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:807 %Range1_all_ones_30 = icmp_eq  i6 %tmp_229, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_30"/></StgValue>
</operation>

<operation id="1104" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:808 %Range1_all_zeros_15 = icmp_eq  i6 %tmp_229, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_15"/></StgValue>
</operation>

<operation id="1105" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:809 %deleted_zeros_15 = select i1 %carry_31, i1 %Range1_all_ones_30, i1 %Range1_all_zeros_15

]]></Node>
<StgValue><ssdm name="deleted_zeros_15"/></StgValue>
</operation>

<operation id="1106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:810 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_144, i32 26

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1107" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:811 %xor_ln936_15 = xor i1 %tmp_114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_15"/></StgValue>
</operation>

<operation id="1108" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:812 %and_ln936_15 = and i1 %Range2_all_ones_15, i1 %xor_ln936_15

]]></Node>
<StgValue><ssdm name="and_ln936_15"/></StgValue>
</operation>

<operation id="1109" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:813 %deleted_ones_30 = select i1 %carry_31, i1 %and_ln936_15, i1 %Range1_all_ones_30

]]></Node>
<StgValue><ssdm name="deleted_ones_30"/></StgValue>
</operation>

<operation id="1110" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:814 %and_ln937_15 = and i1 %carry_31, i1 %Range1_all_ones_30

]]></Node>
<StgValue><ssdm name="and_ln937_15"/></StgValue>
</operation>

<operation id="1111" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:815 %xor_ln941_46 = xor i1 %deleted_zeros_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_46"/></StgValue>
</operation>

<operation id="1112" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:816 %or_ln941_15 = or i1 %p_Result_88, i1 %xor_ln941_46

]]></Node>
<StgValue><ssdm name="or_ln941_15"/></StgValue>
</operation>

<operation id="1113" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:817 %xor_ln941_47 = xor i1 %p_Result_86, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_47"/></StgValue>
</operation>

<operation id="1114" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:818 %overflow_31 = and i1 %or_ln941_15, i1 %xor_ln941_47

]]></Node>
<StgValue><ssdm name="overflow_31"/></StgValue>
</operation>

<operation id="1115" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:819 %xor_ln942_31 = xor i1 %deleted_ones_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_31"/></StgValue>
</operation>

<operation id="1116" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:820 %or_ln942_15 = or i1 %xor_ln942_30, i1 %xor_ln942_31

]]></Node>
<StgValue><ssdm name="or_ln942_15"/></StgValue>
</operation>

<operation id="1117" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:821 %xor_ln942_143 = xor i1 %and_ln937_15, i1 %or_ln942_15

]]></Node>
<StgValue><ssdm name="xor_ln942_143"/></StgValue>
</operation>

<operation id="1118" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:822 %underflow_15 = and i1 %xor_ln942_143, i1 %p_Result_86

]]></Node>
<StgValue><ssdm name="underflow_15"/></StgValue>
</operation>

<operation id="1119" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:824 %or_ln392_15 = or i1 %overflow_31, i1 %underflow_15

]]></Node>
<StgValue><ssdm name="or_ln392_15"/></StgValue>
</operation>

<operation id="1120" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:851 %r_V_145 = mul i32 %sext_ln1319_16, i32 %sext_ln1317_16

]]></Node>
<StgValue><ssdm name="r_V_145"/></StgValue>
</operation>

<operation id="1121" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:901 %r_V_146 = mul i32 %sext_ln1319_17, i32 %sext_ln1317_17

]]></Node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>

<operation id="1122" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:951 %r_V_147 = mul i32 %sext_ln1319_18, i32 %sext_ln1317_18

]]></Node>
<StgValue><ssdm name="r_V_147"/></StgValue>
</operation>

<operation id="1123" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1001 %r_V_148 = mul i32 %sext_ln1319_19, i32 %sext_ln1317_19

]]></Node>
<StgValue><ssdm name="r_V_148"/></StgValue>
</operation>

<operation id="1124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1057 %sext_ln1317_20 = sext i16 %di_V_20

]]></Node>
<StgValue><ssdm name="sext_ln1317_20"/></StgValue>
</operation>

<operation id="1125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1058 %sext_ln1319_20 = sext i16 %wi_V_20

]]></Node>
<StgValue><ssdm name="sext_ln1319_20"/></StgValue>
</operation>

<operation id="1126" st_id="14" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1059 %r_V_149 = mul i32 %sext_ln1319_20, i32 %sext_ln1317_20

]]></Node>
<StgValue><ssdm name="r_V_149"/></StgValue>
</operation>

<operation id="1127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1107 %sext_ln1317_21 = sext i16 %di_V_21

]]></Node>
<StgValue><ssdm name="sext_ln1317_21"/></StgValue>
</operation>

<operation id="1128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1108 %sext_ln1319_21 = sext i16 %wi_V_21

]]></Node>
<StgValue><ssdm name="sext_ln1319_21"/></StgValue>
</operation>

<operation id="1129" st_id="14" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1109 %r_V_150 = mul i32 %sext_ln1319_21, i32 %sext_ln1317_21

]]></Node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1130" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:773 %select_ln392_43 = select i1 %overflow_29, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_43"/></StgValue>
</operation>

<operation id="1131" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:775 %tp_V_44 = select i1 %or_ln392_14, i16 %select_ln392_43, i16 %tp_V_43

]]></Node>
<StgValue><ssdm name="tp_V_44"/></StgValue>
</operation>

<operation id="1132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:777 %sext_ln859_28 = sext i16 %sum_V_28

]]></Node>
<StgValue><ssdm name="sext_ln859_28"/></StgValue>
</operation>

<operation id="1133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:778 %sext_ln859_29 = sext i16 %tp_V_44

]]></Node>
<StgValue><ssdm name="sext_ln859_29"/></StgValue>
</operation>

<operation id="1134" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:779 %ret_V_14 = add i17 %sext_ln859_29, i17 %sext_ln859_28

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="1135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:780 %p_Result_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_14, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_84"/></StgValue>
</operation>

<operation id="1136" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:781 %sum_V_29 = add i16 %tp_V_44, i16 %sum_V_28

]]></Node>
<StgValue><ssdm name="sum_V_29"/></StgValue>
</operation>

<operation id="1137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:782 %p_Result_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_29, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_85"/></StgValue>
</operation>

<operation id="1138" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:783 %xor_ln941_45 = xor i1 %p_Result_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_45"/></StgValue>
</operation>

<operation id="1139" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:784 %overflow_30 = and i1 %p_Result_85, i1 %xor_ln941_45

]]></Node>
<StgValue><ssdm name="overflow_30"/></StgValue>
</operation>

<operation id="1140" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:785 %xor_ln348_15 = xor i1 %p_Result_84, i1 %p_Result_85

]]></Node>
<StgValue><ssdm name="xor_ln348_15"/></StgValue>
</operation>

<operation id="1141" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:786 %select_ln392_45 = select i1 %overflow_30, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_45"/></StgValue>
</operation>

<operation id="1142" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:787 %sum_V_30 = select i1 %xor_ln348_15, i16 %select_ln392_45, i16 %sum_V_29

]]></Node>
<StgValue><ssdm name="sum_V_30"/></StgValue>
</operation>

<operation id="1143" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:823 %select_ln392_46 = select i1 %overflow_31, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_46"/></StgValue>
</operation>

<operation id="1144" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:825 %tp_V_47 = select i1 %or_ln392_15, i16 %select_ln392_46, i16 %tp_V_46

]]></Node>
<StgValue><ssdm name="tp_V_47"/></StgValue>
</operation>

<operation id="1145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:827 %sext_ln859_30 = sext i16 %sum_V_30

]]></Node>
<StgValue><ssdm name="sext_ln859_30"/></StgValue>
</operation>

<operation id="1146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:828 %sext_ln859_31 = sext i16 %tp_V_47

]]></Node>
<StgValue><ssdm name="sext_ln859_31"/></StgValue>
</operation>

<operation id="1147" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:829 %ret_V_15 = add i17 %sext_ln859_31, i17 %sext_ln859_30

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="1148" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:830 %p_Result_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_15, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_89"/></StgValue>
</operation>

<operation id="1149" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:831 %sum_V_31 = add i16 %tp_V_47, i16 %sum_V_30

]]></Node>
<StgValue><ssdm name="sum_V_31"/></StgValue>
</operation>

<operation id="1150" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:832 %p_Result_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_31, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_90"/></StgValue>
</operation>

<operation id="1151" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:833 %xor_ln941_48 = xor i1 %p_Result_89, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_48"/></StgValue>
</operation>

<operation id="1152" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:834 %overflow_32 = and i1 %p_Result_90, i1 %xor_ln941_48

]]></Node>
<StgValue><ssdm name="overflow_32"/></StgValue>
</operation>

<operation id="1153" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:835 %xor_ln348_16 = xor i1 %p_Result_89, i1 %p_Result_90

]]></Node>
<StgValue><ssdm name="xor_ln348_16"/></StgValue>
</operation>

<operation id="1154" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:836 %select_ln392_48 = select i1 %overflow_32, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_48"/></StgValue>
</operation>

<operation id="1155" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:837 %sum_V_32 = select i1 %xor_ln348_16, i16 %select_ln392_48, i16 %sum_V_31

]]></Node>
<StgValue><ssdm name="sum_V_32"/></StgValue>
</operation>

<operation id="1156" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:851 %r_V_145 = mul i32 %sext_ln1319_16, i32 %sext_ln1317_16

]]></Node>
<StgValue><ssdm name="r_V_145"/></StgValue>
</operation>

<operation id="1157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:852 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_145, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1158" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:853 %p_Result_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_145, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_91"/></StgValue>
</operation>

<operation id="1159" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:854 %tp_V_48 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_145, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_48"/></StgValue>
</operation>

<operation id="1160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:855 %p_Result_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_145, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_92"/></StgValue>
</operation>

<operation id="1161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:856 %tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_145, i32 9

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:857 %zext_ln423_16 = zext i1 %tmp_119

]]></Node>
<StgValue><ssdm name="zext_ln423_16"/></StgValue>
</operation>

<operation id="1163" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:858 %tp_V_49 = add i16 %zext_ln423_16, i16 %tp_V_48

]]></Node>
<StgValue><ssdm name="tp_V_49"/></StgValue>
</operation>

<operation id="1164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:859 %p_Result_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_49, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_93"/></StgValue>
</operation>

<operation id="1165" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:860 %xor_ln942_32 = xor i1 %p_Result_93, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_32"/></StgValue>
</operation>

<operation id="1166" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:861 %carry_33 = and i1 %p_Result_92, i1 %xor_ln942_32

]]></Node>
<StgValue><ssdm name="carry_33"/></StgValue>
</operation>

<operation id="1167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:862 %tmp_231 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_145, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1168" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:863 %Range2_all_ones_16 = icmp_eq  i5 %tmp_231, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_16"/></StgValue>
</operation>

<operation id="1169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:864 %tmp_232 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_145, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1170" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:865 %Range1_all_ones_32 = icmp_eq  i6 %tmp_232, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_32"/></StgValue>
</operation>

<operation id="1171" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:866 %Range1_all_zeros_16 = icmp_eq  i6 %tmp_232, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_16"/></StgValue>
</operation>

<operation id="1172" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:867 %deleted_zeros_16 = select i1 %carry_33, i1 %Range1_all_ones_32, i1 %Range1_all_zeros_16

]]></Node>
<StgValue><ssdm name="deleted_zeros_16"/></StgValue>
</operation>

<operation id="1173" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:868 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_145, i32 26

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1174" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:869 %xor_ln936_16 = xor i1 %tmp_121, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_16"/></StgValue>
</operation>

<operation id="1175" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:870 %and_ln936_16 = and i1 %Range2_all_ones_16, i1 %xor_ln936_16

]]></Node>
<StgValue><ssdm name="and_ln936_16"/></StgValue>
</operation>

<operation id="1176" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:871 %deleted_ones_32 = select i1 %carry_33, i1 %and_ln936_16, i1 %Range1_all_ones_32

]]></Node>
<StgValue><ssdm name="deleted_ones_32"/></StgValue>
</operation>

<operation id="1177" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:872 %and_ln937_16 = and i1 %carry_33, i1 %Range1_all_ones_32

]]></Node>
<StgValue><ssdm name="and_ln937_16"/></StgValue>
</operation>

<operation id="1178" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:873 %xor_ln941_49 = xor i1 %deleted_zeros_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_49"/></StgValue>
</operation>

<operation id="1179" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:874 %or_ln941_16 = or i1 %p_Result_93, i1 %xor_ln941_49

]]></Node>
<StgValue><ssdm name="or_ln941_16"/></StgValue>
</operation>

<operation id="1180" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:875 %xor_ln941_50 = xor i1 %p_Result_91, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_50"/></StgValue>
</operation>

<operation id="1181" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:876 %overflow_33 = and i1 %or_ln941_16, i1 %xor_ln941_50

]]></Node>
<StgValue><ssdm name="overflow_33"/></StgValue>
</operation>

<operation id="1182" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:877 %xor_ln942_33 = xor i1 %deleted_ones_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_33"/></StgValue>
</operation>

<operation id="1183" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:878 %or_ln942_16 = or i1 %xor_ln942_32, i1 %xor_ln942_33

]]></Node>
<StgValue><ssdm name="or_ln942_16"/></StgValue>
</operation>

<operation id="1184" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:879 %xor_ln942_144 = xor i1 %and_ln937_16, i1 %or_ln942_16

]]></Node>
<StgValue><ssdm name="xor_ln942_144"/></StgValue>
</operation>

<operation id="1185" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:880 %underflow_16 = and i1 %xor_ln942_144, i1 %p_Result_91

]]></Node>
<StgValue><ssdm name="underflow_16"/></StgValue>
</operation>

<operation id="1186" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:882 %or_ln392_16 = or i1 %overflow_33, i1 %underflow_16

]]></Node>
<StgValue><ssdm name="or_ln392_16"/></StgValue>
</operation>

<operation id="1187" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:901 %r_V_146 = mul i32 %sext_ln1319_17, i32 %sext_ln1317_17

]]></Node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>

<operation id="1188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:902 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_146, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:903 %p_Result_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_146, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_96"/></StgValue>
</operation>

<operation id="1190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:904 %tp_V_51 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_146, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_51"/></StgValue>
</operation>

<operation id="1191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:905 %p_Result_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_146, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_97"/></StgValue>
</operation>

<operation id="1192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:906 %tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_146, i32 9

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:907 %zext_ln423_17 = zext i1 %tmp_126

]]></Node>
<StgValue><ssdm name="zext_ln423_17"/></StgValue>
</operation>

<operation id="1194" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:908 %tp_V_52 = add i16 %zext_ln423_17, i16 %tp_V_51

]]></Node>
<StgValue><ssdm name="tp_V_52"/></StgValue>
</operation>

<operation id="1195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:909 %p_Result_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_52, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_98"/></StgValue>
</operation>

<operation id="1196" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:910 %xor_ln942_34 = xor i1 %p_Result_98, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_34"/></StgValue>
</operation>

<operation id="1197" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:911 %carry_35 = and i1 %p_Result_97, i1 %xor_ln942_34

]]></Node>
<StgValue><ssdm name="carry_35"/></StgValue>
</operation>

<operation id="1198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:912 %tmp_233 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_146, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1199" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:913 %Range2_all_ones_17 = icmp_eq  i5 %tmp_233, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_17"/></StgValue>
</operation>

<operation id="1200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:914 %tmp_234 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_146, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="1201" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:915 %Range1_all_ones_34 = icmp_eq  i6 %tmp_234, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_34"/></StgValue>
</operation>

<operation id="1202" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:916 %Range1_all_zeros_17 = icmp_eq  i6 %tmp_234, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_17"/></StgValue>
</operation>

<operation id="1203" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:917 %deleted_zeros_17 = select i1 %carry_35, i1 %Range1_all_ones_34, i1 %Range1_all_zeros_17

]]></Node>
<StgValue><ssdm name="deleted_zeros_17"/></StgValue>
</operation>

<operation id="1204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:918 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_146, i32 26

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1205" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:919 %xor_ln936_17 = xor i1 %tmp_128, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_17"/></StgValue>
</operation>

<operation id="1206" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:920 %and_ln936_17 = and i1 %Range2_all_ones_17, i1 %xor_ln936_17

]]></Node>
<StgValue><ssdm name="and_ln936_17"/></StgValue>
</operation>

<operation id="1207" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:921 %deleted_ones_34 = select i1 %carry_35, i1 %and_ln936_17, i1 %Range1_all_ones_34

]]></Node>
<StgValue><ssdm name="deleted_ones_34"/></StgValue>
</operation>

<operation id="1208" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:922 %and_ln937_17 = and i1 %carry_35, i1 %Range1_all_ones_34

]]></Node>
<StgValue><ssdm name="and_ln937_17"/></StgValue>
</operation>

<operation id="1209" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:923 %xor_ln941_52 = xor i1 %deleted_zeros_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_52"/></StgValue>
</operation>

<operation id="1210" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:924 %or_ln941_17 = or i1 %p_Result_98, i1 %xor_ln941_52

]]></Node>
<StgValue><ssdm name="or_ln941_17"/></StgValue>
</operation>

<operation id="1211" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:925 %xor_ln941_53 = xor i1 %p_Result_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_53"/></StgValue>
</operation>

<operation id="1212" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:926 %overflow_35 = and i1 %or_ln941_17, i1 %xor_ln941_53

]]></Node>
<StgValue><ssdm name="overflow_35"/></StgValue>
</operation>

<operation id="1213" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:927 %xor_ln942_35 = xor i1 %deleted_ones_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_35"/></StgValue>
</operation>

<operation id="1214" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:928 %or_ln942_17 = or i1 %xor_ln942_34, i1 %xor_ln942_35

]]></Node>
<StgValue><ssdm name="or_ln942_17"/></StgValue>
</operation>

<operation id="1215" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:929 %xor_ln942_145 = xor i1 %and_ln937_17, i1 %or_ln942_17

]]></Node>
<StgValue><ssdm name="xor_ln942_145"/></StgValue>
</operation>

<operation id="1216" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:930 %underflow_17 = and i1 %xor_ln942_145, i1 %p_Result_96

]]></Node>
<StgValue><ssdm name="underflow_17"/></StgValue>
</operation>

<operation id="1217" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:932 %or_ln392_17 = or i1 %overflow_35, i1 %underflow_17

]]></Node>
<StgValue><ssdm name="or_ln392_17"/></StgValue>
</operation>

<operation id="1218" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:951 %r_V_147 = mul i32 %sext_ln1319_18, i32 %sext_ln1317_18

]]></Node>
<StgValue><ssdm name="r_V_147"/></StgValue>
</operation>

<operation id="1219" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1001 %r_V_148 = mul i32 %sext_ln1319_19, i32 %sext_ln1317_19

]]></Node>
<StgValue><ssdm name="r_V_148"/></StgValue>
</operation>

<operation id="1220" st_id="15" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1059 %r_V_149 = mul i32 %sext_ln1319_20, i32 %sext_ln1317_20

]]></Node>
<StgValue><ssdm name="r_V_149"/></StgValue>
</operation>

<operation id="1221" st_id="15" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1109 %r_V_150 = mul i32 %sext_ln1319_21, i32 %sext_ln1317_21

]]></Node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>

<operation id="1222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1157 %sext_ln1317_22 = sext i16 %di_V_22

]]></Node>
<StgValue><ssdm name="sext_ln1317_22"/></StgValue>
</operation>

<operation id="1223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1158 %sext_ln1319_22 = sext i16 %wi_V_22

]]></Node>
<StgValue><ssdm name="sext_ln1319_22"/></StgValue>
</operation>

<operation id="1224" st_id="15" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1159 %r_V_151 = mul i32 %sext_ln1319_22, i32 %sext_ln1317_22

]]></Node>
<StgValue><ssdm name="r_V_151"/></StgValue>
</operation>

<operation id="1225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1207 %sext_ln1317_23 = sext i16 %di_V_23

]]></Node>
<StgValue><ssdm name="sext_ln1317_23"/></StgValue>
</operation>

<operation id="1226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1208 %sext_ln1319_23 = sext i16 %wi_V_23

]]></Node>
<StgValue><ssdm name="sext_ln1319_23"/></StgValue>
</operation>

<operation id="1227" st_id="15" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1209 %r_V_152 = mul i32 %sext_ln1319_23, i32 %sext_ln1317_23

]]></Node>
<StgValue><ssdm name="r_V_152"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1228" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:881 %select_ln392_49 = select i1 %overflow_33, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_49"/></StgValue>
</operation>

<operation id="1229" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:883 %tp_V_50 = select i1 %or_ln392_16, i16 %select_ln392_49, i16 %tp_V_49

]]></Node>
<StgValue><ssdm name="tp_V_50"/></StgValue>
</operation>

<operation id="1230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:885 %sext_ln859_32 = sext i16 %sum_V_32

]]></Node>
<StgValue><ssdm name="sext_ln859_32"/></StgValue>
</operation>

<operation id="1231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:886 %sext_ln859_33 = sext i16 %tp_V_50

]]></Node>
<StgValue><ssdm name="sext_ln859_33"/></StgValue>
</operation>

<operation id="1232" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:887 %ret_V_16 = add i17 %sext_ln859_33, i17 %sext_ln859_32

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="1233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:888 %p_Result_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_16, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_94"/></StgValue>
</operation>

<operation id="1234" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:889 %sum_V_33 = add i16 %tp_V_50, i16 %sum_V_32

]]></Node>
<StgValue><ssdm name="sum_V_33"/></StgValue>
</operation>

<operation id="1235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:890 %p_Result_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_33, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_95"/></StgValue>
</operation>

<operation id="1236" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:891 %xor_ln941_51 = xor i1 %p_Result_94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_51"/></StgValue>
</operation>

<operation id="1237" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:892 %overflow_34 = and i1 %p_Result_95, i1 %xor_ln941_51

]]></Node>
<StgValue><ssdm name="overflow_34"/></StgValue>
</operation>

<operation id="1238" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:893 %xor_ln348_17 = xor i1 %p_Result_94, i1 %p_Result_95

]]></Node>
<StgValue><ssdm name="xor_ln348_17"/></StgValue>
</operation>

<operation id="1239" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:894 %select_ln392_51 = select i1 %overflow_34, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_51"/></StgValue>
</operation>

<operation id="1240" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:895 %sum_V_34 = select i1 %xor_ln348_17, i16 %select_ln392_51, i16 %sum_V_33

]]></Node>
<StgValue><ssdm name="sum_V_34"/></StgValue>
</operation>

<operation id="1241" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:931 %select_ln392_52 = select i1 %overflow_35, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_52"/></StgValue>
</operation>

<operation id="1242" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:933 %tp_V_53 = select i1 %or_ln392_17, i16 %select_ln392_52, i16 %tp_V_52

]]></Node>
<StgValue><ssdm name="tp_V_53"/></StgValue>
</operation>

<operation id="1243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:935 %sext_ln859_34 = sext i16 %sum_V_34

]]></Node>
<StgValue><ssdm name="sext_ln859_34"/></StgValue>
</operation>

<operation id="1244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:936 %sext_ln859_35 = sext i16 %tp_V_53

]]></Node>
<StgValue><ssdm name="sext_ln859_35"/></StgValue>
</operation>

<operation id="1245" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:937 %ret_V_17 = add i17 %sext_ln859_35, i17 %sext_ln859_34

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="1246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:938 %p_Result_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_17, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_99"/></StgValue>
</operation>

<operation id="1247" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:939 %sum_V_35 = add i16 %tp_V_53, i16 %sum_V_34

]]></Node>
<StgValue><ssdm name="sum_V_35"/></StgValue>
</operation>

<operation id="1248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:940 %p_Result_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_35, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_100"/></StgValue>
</operation>

<operation id="1249" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:941 %xor_ln941_54 = xor i1 %p_Result_99, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_54"/></StgValue>
</operation>

<operation id="1250" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:942 %overflow_36 = and i1 %p_Result_100, i1 %xor_ln941_54

]]></Node>
<StgValue><ssdm name="overflow_36"/></StgValue>
</operation>

<operation id="1251" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:943 %xor_ln348_18 = xor i1 %p_Result_99, i1 %p_Result_100

]]></Node>
<StgValue><ssdm name="xor_ln348_18"/></StgValue>
</operation>

<operation id="1252" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:944 %select_ln392_54 = select i1 %overflow_36, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_54"/></StgValue>
</operation>

<operation id="1253" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:945 %sum_V_36 = select i1 %xor_ln348_18, i16 %select_ln392_54, i16 %sum_V_35

]]></Node>
<StgValue><ssdm name="sum_V_36"/></StgValue>
</operation>

<operation id="1254" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:951 %r_V_147 = mul i32 %sext_ln1319_18, i32 %sext_ln1317_18

]]></Node>
<StgValue><ssdm name="r_V_147"/></StgValue>
</operation>

<operation id="1255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:952 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_147, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1256" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:953 %p_Result_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_147, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_101"/></StgValue>
</operation>

<operation id="1257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:954 %tp_V_54 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_147, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_54"/></StgValue>
</operation>

<operation id="1258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:955 %p_Result_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_147, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_102"/></StgValue>
</operation>

<operation id="1259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:956 %tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_147, i32 9

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:957 %zext_ln423_18 = zext i1 %tmp_133

]]></Node>
<StgValue><ssdm name="zext_ln423_18"/></StgValue>
</operation>

<operation id="1261" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:958 %tp_V_55 = add i16 %zext_ln423_18, i16 %tp_V_54

]]></Node>
<StgValue><ssdm name="tp_V_55"/></StgValue>
</operation>

<operation id="1262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:959 %p_Result_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_55, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_103"/></StgValue>
</operation>

<operation id="1263" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:960 %xor_ln942_36 = xor i1 %p_Result_103, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_36"/></StgValue>
</operation>

<operation id="1264" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:961 %carry_37 = and i1 %p_Result_102, i1 %xor_ln942_36

]]></Node>
<StgValue><ssdm name="carry_37"/></StgValue>
</operation>

<operation id="1265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:962 %tmp_235 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_147, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1266" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:963 %Range2_all_ones_18 = icmp_eq  i5 %tmp_235, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_18"/></StgValue>
</operation>

<operation id="1267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:964 %tmp_236 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_147, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1268" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:965 %Range1_all_ones_36 = icmp_eq  i6 %tmp_236, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_36"/></StgValue>
</operation>

<operation id="1269" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:966 %Range1_all_zeros_18 = icmp_eq  i6 %tmp_236, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_18"/></StgValue>
</operation>

<operation id="1270" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:967 %deleted_zeros_18 = select i1 %carry_37, i1 %Range1_all_ones_36, i1 %Range1_all_zeros_18

]]></Node>
<StgValue><ssdm name="deleted_zeros_18"/></StgValue>
</operation>

<operation id="1271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:968 %tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_147, i32 26

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1272" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:969 %xor_ln936_18 = xor i1 %tmp_135, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_18"/></StgValue>
</operation>

<operation id="1273" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:970 %and_ln936_18 = and i1 %Range2_all_ones_18, i1 %xor_ln936_18

]]></Node>
<StgValue><ssdm name="and_ln936_18"/></StgValue>
</operation>

<operation id="1274" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:971 %deleted_ones_36 = select i1 %carry_37, i1 %and_ln936_18, i1 %Range1_all_ones_36

]]></Node>
<StgValue><ssdm name="deleted_ones_36"/></StgValue>
</operation>

<operation id="1275" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:972 %and_ln937_18 = and i1 %carry_37, i1 %Range1_all_ones_36

]]></Node>
<StgValue><ssdm name="and_ln937_18"/></StgValue>
</operation>

<operation id="1276" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:973 %xor_ln941_55 = xor i1 %deleted_zeros_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_55"/></StgValue>
</operation>

<operation id="1277" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:974 %or_ln941_18 = or i1 %p_Result_103, i1 %xor_ln941_55

]]></Node>
<StgValue><ssdm name="or_ln941_18"/></StgValue>
</operation>

<operation id="1278" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:975 %xor_ln941_56 = xor i1 %p_Result_101, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_56"/></StgValue>
</operation>

<operation id="1279" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:976 %overflow_37 = and i1 %or_ln941_18, i1 %xor_ln941_56

]]></Node>
<StgValue><ssdm name="overflow_37"/></StgValue>
</operation>

<operation id="1280" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:977 %xor_ln942_37 = xor i1 %deleted_ones_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_37"/></StgValue>
</operation>

<operation id="1281" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:978 %or_ln942_18 = or i1 %xor_ln942_36, i1 %xor_ln942_37

]]></Node>
<StgValue><ssdm name="or_ln942_18"/></StgValue>
</operation>

<operation id="1282" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:979 %xor_ln942_146 = xor i1 %and_ln937_18, i1 %or_ln942_18

]]></Node>
<StgValue><ssdm name="xor_ln942_146"/></StgValue>
</operation>

<operation id="1283" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:980 %underflow_18 = and i1 %xor_ln942_146, i1 %p_Result_101

]]></Node>
<StgValue><ssdm name="underflow_18"/></StgValue>
</operation>

<operation id="1284" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:982 %or_ln392_18 = or i1 %overflow_37, i1 %underflow_18

]]></Node>
<StgValue><ssdm name="or_ln392_18"/></StgValue>
</operation>

<operation id="1285" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1001 %r_V_148 = mul i32 %sext_ln1319_19, i32 %sext_ln1317_19

]]></Node>
<StgValue><ssdm name="r_V_148"/></StgValue>
</operation>

<operation id="1286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1002 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_148, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1287" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1003 %p_Result_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_148, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_106"/></StgValue>
</operation>

<operation id="1288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1004 %tp_V_57 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_148, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_57"/></StgValue>
</operation>

<operation id="1289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1005 %p_Result_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_148, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_107"/></StgValue>
</operation>

<operation id="1290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1006 %tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_148, i32 9

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1007 %zext_ln423_19 = zext i1 %tmp_140

]]></Node>
<StgValue><ssdm name="zext_ln423_19"/></StgValue>
</operation>

<operation id="1292" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1008 %tp_V_58 = add i16 %zext_ln423_19, i16 %tp_V_57

]]></Node>
<StgValue><ssdm name="tp_V_58"/></StgValue>
</operation>

<operation id="1293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1009 %p_Result_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_58, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_108"/></StgValue>
</operation>

<operation id="1294" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1010 %xor_ln942_38 = xor i1 %p_Result_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_38"/></StgValue>
</operation>

<operation id="1295" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1011 %carry_39 = and i1 %p_Result_107, i1 %xor_ln942_38

]]></Node>
<StgValue><ssdm name="carry_39"/></StgValue>
</operation>

<operation id="1296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1012 %tmp_237 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_148, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1297" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1013 %Range2_all_ones_19 = icmp_eq  i5 %tmp_237, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_19"/></StgValue>
</operation>

<operation id="1298" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1014 %tmp_238 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_148, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1299" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1015 %Range1_all_ones_38 = icmp_eq  i6 %tmp_238, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_38"/></StgValue>
</operation>

<operation id="1300" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1016 %Range1_all_zeros_19 = icmp_eq  i6 %tmp_238, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_19"/></StgValue>
</operation>

<operation id="1301" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1017 %deleted_zeros_19 = select i1 %carry_39, i1 %Range1_all_ones_38, i1 %Range1_all_zeros_19

]]></Node>
<StgValue><ssdm name="deleted_zeros_19"/></StgValue>
</operation>

<operation id="1302" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1018 %tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_148, i32 26

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1303" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1019 %xor_ln936_19 = xor i1 %tmp_142, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_19"/></StgValue>
</operation>

<operation id="1304" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1020 %and_ln936_19 = and i1 %Range2_all_ones_19, i1 %xor_ln936_19

]]></Node>
<StgValue><ssdm name="and_ln936_19"/></StgValue>
</operation>

<operation id="1305" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1021 %deleted_ones_38 = select i1 %carry_39, i1 %and_ln936_19, i1 %Range1_all_ones_38

]]></Node>
<StgValue><ssdm name="deleted_ones_38"/></StgValue>
</operation>

<operation id="1306" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1022 %and_ln937_19 = and i1 %carry_39, i1 %Range1_all_ones_38

]]></Node>
<StgValue><ssdm name="and_ln937_19"/></StgValue>
</operation>

<operation id="1307" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1023 %xor_ln941_58 = xor i1 %deleted_zeros_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_58"/></StgValue>
</operation>

<operation id="1308" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1024 %or_ln941_19 = or i1 %p_Result_108, i1 %xor_ln941_58

]]></Node>
<StgValue><ssdm name="or_ln941_19"/></StgValue>
</operation>

<operation id="1309" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1025 %xor_ln941_59 = xor i1 %p_Result_106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_59"/></StgValue>
</operation>

<operation id="1310" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1026 %overflow_39 = and i1 %or_ln941_19, i1 %xor_ln941_59

]]></Node>
<StgValue><ssdm name="overflow_39"/></StgValue>
</operation>

<operation id="1311" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1027 %xor_ln942_39 = xor i1 %deleted_ones_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_39"/></StgValue>
</operation>

<operation id="1312" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1028 %or_ln942_19 = or i1 %xor_ln942_38, i1 %xor_ln942_39

]]></Node>
<StgValue><ssdm name="or_ln942_19"/></StgValue>
</operation>

<operation id="1313" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1029 %xor_ln942_147 = xor i1 %and_ln937_19, i1 %or_ln942_19

]]></Node>
<StgValue><ssdm name="xor_ln942_147"/></StgValue>
</operation>

<operation id="1314" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1030 %underflow_19 = and i1 %xor_ln942_147, i1 %p_Result_106

]]></Node>
<StgValue><ssdm name="underflow_19"/></StgValue>
</operation>

<operation id="1315" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1032 %or_ln392_19 = or i1 %overflow_39, i1 %underflow_19

]]></Node>
<StgValue><ssdm name="or_ln392_19"/></StgValue>
</operation>

<operation id="1316" st_id="16" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1059 %r_V_149 = mul i32 %sext_ln1319_20, i32 %sext_ln1317_20

]]></Node>
<StgValue><ssdm name="r_V_149"/></StgValue>
</operation>

<operation id="1317" st_id="16" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1109 %r_V_150 = mul i32 %sext_ln1319_21, i32 %sext_ln1317_21

]]></Node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>

<operation id="1318" st_id="16" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1159 %r_V_151 = mul i32 %sext_ln1319_22, i32 %sext_ln1317_22

]]></Node>
<StgValue><ssdm name="r_V_151"/></StgValue>
</operation>

<operation id="1319" st_id="16" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1209 %r_V_152 = mul i32 %sext_ln1319_23, i32 %sext_ln1317_23

]]></Node>
<StgValue><ssdm name="r_V_152"/></StgValue>
</operation>

<operation id="1320" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1265 %sext_ln1317_24 = sext i16 %di_V_24

]]></Node>
<StgValue><ssdm name="sext_ln1317_24"/></StgValue>
</operation>

<operation id="1321" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1266 %sext_ln1319_24 = sext i16 %wi_V_24

]]></Node>
<StgValue><ssdm name="sext_ln1319_24"/></StgValue>
</operation>

<operation id="1322" st_id="16" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1267 %r_V_153 = mul i32 %sext_ln1319_24, i32 %sext_ln1317_24

]]></Node>
<StgValue><ssdm name="r_V_153"/></StgValue>
</operation>

<operation id="1323" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1315 %sext_ln1317_25 = sext i16 %di_V_25

]]></Node>
<StgValue><ssdm name="sext_ln1317_25"/></StgValue>
</operation>

<operation id="1324" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1316 %sext_ln1319_25 = sext i16 %wi_V_25

]]></Node>
<StgValue><ssdm name="sext_ln1319_25"/></StgValue>
</operation>

<operation id="1325" st_id="16" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1317 %r_V_154 = mul i32 %sext_ln1319_25, i32 %sext_ln1317_25

]]></Node>
<StgValue><ssdm name="r_V_154"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1326" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:981 %select_ln392_55 = select i1 %overflow_37, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_55"/></StgValue>
</operation>

<operation id="1327" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:983 %tp_V_56 = select i1 %or_ln392_18, i16 %select_ln392_55, i16 %tp_V_55

]]></Node>
<StgValue><ssdm name="tp_V_56"/></StgValue>
</operation>

<operation id="1328" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:985 %sext_ln859_36 = sext i16 %sum_V_36

]]></Node>
<StgValue><ssdm name="sext_ln859_36"/></StgValue>
</operation>

<operation id="1329" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:986 %sext_ln859_37 = sext i16 %tp_V_56

]]></Node>
<StgValue><ssdm name="sext_ln859_37"/></StgValue>
</operation>

<operation id="1330" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:987 %ret_V_18 = add i17 %sext_ln859_37, i17 %sext_ln859_36

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="1331" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:988 %p_Result_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_18, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_104"/></StgValue>
</operation>

<operation id="1332" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:989 %sum_V_37 = add i16 %tp_V_56, i16 %sum_V_36

]]></Node>
<StgValue><ssdm name="sum_V_37"/></StgValue>
</operation>

<operation id="1333" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:990 %p_Result_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_37, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_105"/></StgValue>
</operation>

<operation id="1334" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:991 %xor_ln941_57 = xor i1 %p_Result_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_57"/></StgValue>
</operation>

<operation id="1335" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:992 %overflow_38 = and i1 %p_Result_105, i1 %xor_ln941_57

]]></Node>
<StgValue><ssdm name="overflow_38"/></StgValue>
</operation>

<operation id="1336" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:993 %xor_ln348_19 = xor i1 %p_Result_104, i1 %p_Result_105

]]></Node>
<StgValue><ssdm name="xor_ln348_19"/></StgValue>
</operation>

<operation id="1337" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:994 %select_ln392_57 = select i1 %overflow_38, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_57"/></StgValue>
</operation>

<operation id="1338" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:995 %sum_V_38 = select i1 %xor_ln348_19, i16 %select_ln392_57, i16 %sum_V_37

]]></Node>
<StgValue><ssdm name="sum_V_38"/></StgValue>
</operation>

<operation id="1339" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1031 %select_ln392_58 = select i1 %overflow_39, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_58"/></StgValue>
</operation>

<operation id="1340" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1033 %tp_V_59 = select i1 %or_ln392_19, i16 %select_ln392_58, i16 %tp_V_58

]]></Node>
<StgValue><ssdm name="tp_V_59"/></StgValue>
</operation>

<operation id="1341" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1035 %sext_ln859_38 = sext i16 %sum_V_38

]]></Node>
<StgValue><ssdm name="sext_ln859_38"/></StgValue>
</operation>

<operation id="1342" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1036 %sext_ln859_39 = sext i16 %tp_V_59

]]></Node>
<StgValue><ssdm name="sext_ln859_39"/></StgValue>
</operation>

<operation id="1343" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1037 %ret_V_19 = add i17 %sext_ln859_39, i17 %sext_ln859_38

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="1344" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1038 %p_Result_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_19, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_109"/></StgValue>
</operation>

<operation id="1345" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1039 %sum_V_39 = add i16 %tp_V_59, i16 %sum_V_38

]]></Node>
<StgValue><ssdm name="sum_V_39"/></StgValue>
</operation>

<operation id="1346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1040 %p_Result_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_39, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_110"/></StgValue>
</operation>

<operation id="1347" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1041 %xor_ln941_60 = xor i1 %p_Result_109, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_60"/></StgValue>
</operation>

<operation id="1348" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1042 %overflow_40 = and i1 %p_Result_110, i1 %xor_ln941_60

]]></Node>
<StgValue><ssdm name="overflow_40"/></StgValue>
</operation>

<operation id="1349" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1043 %xor_ln348_20 = xor i1 %p_Result_109, i1 %p_Result_110

]]></Node>
<StgValue><ssdm name="xor_ln348_20"/></StgValue>
</operation>

<operation id="1350" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1044 %select_ln392_60 = select i1 %overflow_40, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_60"/></StgValue>
</operation>

<operation id="1351" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1045 %sum_V_40 = select i1 %xor_ln348_20, i16 %select_ln392_60, i16 %sum_V_39

]]></Node>
<StgValue><ssdm name="sum_V_40"/></StgValue>
</operation>

<operation id="1352" st_id="17" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1059 %r_V_149 = mul i32 %sext_ln1319_20, i32 %sext_ln1317_20

]]></Node>
<StgValue><ssdm name="r_V_149"/></StgValue>
</operation>

<operation id="1353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1060 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_149, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1061 %p_Result_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_149, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_111"/></StgValue>
</operation>

<operation id="1355" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1062 %tp_V_60 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_149, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_60"/></StgValue>
</operation>

<operation id="1356" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1063 %p_Result_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_149, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_112"/></StgValue>
</operation>

<operation id="1357" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1064 %tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_149, i32 9

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1358" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1065 %zext_ln423_20 = zext i1 %tmp_147

]]></Node>
<StgValue><ssdm name="zext_ln423_20"/></StgValue>
</operation>

<operation id="1359" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1066 %tp_V_61 = add i16 %zext_ln423_20, i16 %tp_V_60

]]></Node>
<StgValue><ssdm name="tp_V_61"/></StgValue>
</operation>

<operation id="1360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1067 %p_Result_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_61, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_113"/></StgValue>
</operation>

<operation id="1361" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1068 %xor_ln942_40 = xor i1 %p_Result_113, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_40"/></StgValue>
</operation>

<operation id="1362" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1069 %carry_41 = and i1 %p_Result_112, i1 %xor_ln942_40

]]></Node>
<StgValue><ssdm name="carry_41"/></StgValue>
</operation>

<operation id="1363" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1070 %tmp_240 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_149, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1364" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1071 %Range2_all_ones_20 = icmp_eq  i5 %tmp_240, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_20"/></StgValue>
</operation>

<operation id="1365" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1072 %tmp_241 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_149, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1366" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1073 %Range1_all_ones_40 = icmp_eq  i6 %tmp_241, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_40"/></StgValue>
</operation>

<operation id="1367" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1074 %Range1_all_zeros_20 = icmp_eq  i6 %tmp_241, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_20"/></StgValue>
</operation>

<operation id="1368" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1075 %deleted_zeros_20 = select i1 %carry_41, i1 %Range1_all_ones_40, i1 %Range1_all_zeros_20

]]></Node>
<StgValue><ssdm name="deleted_zeros_20"/></StgValue>
</operation>

<operation id="1369" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1076 %tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_149, i32 26

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1370" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1077 %xor_ln936_20 = xor i1 %tmp_149, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_20"/></StgValue>
</operation>

<operation id="1371" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1078 %and_ln936_20 = and i1 %Range2_all_ones_20, i1 %xor_ln936_20

]]></Node>
<StgValue><ssdm name="and_ln936_20"/></StgValue>
</operation>

<operation id="1372" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1079 %deleted_ones_40 = select i1 %carry_41, i1 %and_ln936_20, i1 %Range1_all_ones_40

]]></Node>
<StgValue><ssdm name="deleted_ones_40"/></StgValue>
</operation>

<operation id="1373" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1080 %and_ln937_20 = and i1 %carry_41, i1 %Range1_all_ones_40

]]></Node>
<StgValue><ssdm name="and_ln937_20"/></StgValue>
</operation>

<operation id="1374" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1081 %xor_ln941_61 = xor i1 %deleted_zeros_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_61"/></StgValue>
</operation>

<operation id="1375" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1082 %or_ln941_20 = or i1 %p_Result_113, i1 %xor_ln941_61

]]></Node>
<StgValue><ssdm name="or_ln941_20"/></StgValue>
</operation>

<operation id="1376" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1083 %xor_ln941_62 = xor i1 %p_Result_111, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_62"/></StgValue>
</operation>

<operation id="1377" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1084 %overflow_41 = and i1 %or_ln941_20, i1 %xor_ln941_62

]]></Node>
<StgValue><ssdm name="overflow_41"/></StgValue>
</operation>

<operation id="1378" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1085 %xor_ln942_41 = xor i1 %deleted_ones_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_41"/></StgValue>
</operation>

<operation id="1379" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1086 %or_ln942_20 = or i1 %xor_ln942_40, i1 %xor_ln942_41

]]></Node>
<StgValue><ssdm name="or_ln942_20"/></StgValue>
</operation>

<operation id="1380" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1087 %xor_ln942_148 = xor i1 %and_ln937_20, i1 %or_ln942_20

]]></Node>
<StgValue><ssdm name="xor_ln942_148"/></StgValue>
</operation>

<operation id="1381" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1088 %underflow_20 = and i1 %xor_ln942_148, i1 %p_Result_111

]]></Node>
<StgValue><ssdm name="underflow_20"/></StgValue>
</operation>

<operation id="1382" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1090 %or_ln392_20 = or i1 %overflow_41, i1 %underflow_20

]]></Node>
<StgValue><ssdm name="or_ln392_20"/></StgValue>
</operation>

<operation id="1383" st_id="17" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1109 %r_V_150 = mul i32 %sext_ln1319_21, i32 %sext_ln1317_21

]]></Node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>

<operation id="1384" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1110 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_150, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1385" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1111 %p_Result_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_150, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_116"/></StgValue>
</operation>

<operation id="1386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1112 %tp_V_63 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_150, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_63"/></StgValue>
</operation>

<operation id="1387" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1113 %p_Result_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_150, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_117"/></StgValue>
</operation>

<operation id="1388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1114 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_150, i32 9

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1389" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1115 %zext_ln423_21 = zext i1 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln423_21"/></StgValue>
</operation>

<operation id="1390" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1116 %tp_V_64 = add i16 %zext_ln423_21, i16 %tp_V_63

]]></Node>
<StgValue><ssdm name="tp_V_64"/></StgValue>
</operation>

<operation id="1391" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1117 %p_Result_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_64, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_118"/></StgValue>
</operation>

<operation id="1392" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1118 %xor_ln942_42 = xor i1 %p_Result_118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_42"/></StgValue>
</operation>

<operation id="1393" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1119 %carry_43 = and i1 %p_Result_117, i1 %xor_ln942_42

]]></Node>
<StgValue><ssdm name="carry_43"/></StgValue>
</operation>

<operation id="1394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1120 %tmp_242 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_150, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1395" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1121 %Range2_all_ones_21 = icmp_eq  i5 %tmp_242, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_21"/></StgValue>
</operation>

<operation id="1396" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1122 %tmp_243 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_150, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="1397" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1123 %Range1_all_ones_42 = icmp_eq  i6 %tmp_243, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_42"/></StgValue>
</operation>

<operation id="1398" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1124 %Range1_all_zeros_21 = icmp_eq  i6 %tmp_243, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_21"/></StgValue>
</operation>

<operation id="1399" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1125 %deleted_zeros_21 = select i1 %carry_43, i1 %Range1_all_ones_42, i1 %Range1_all_zeros_21

]]></Node>
<StgValue><ssdm name="deleted_zeros_21"/></StgValue>
</operation>

<operation id="1400" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1126 %tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_150, i32 26

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1401" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1127 %xor_ln936_21 = xor i1 %tmp_156, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_21"/></StgValue>
</operation>

<operation id="1402" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1128 %and_ln936_21 = and i1 %Range2_all_ones_21, i1 %xor_ln936_21

]]></Node>
<StgValue><ssdm name="and_ln936_21"/></StgValue>
</operation>

<operation id="1403" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1129 %deleted_ones_42 = select i1 %carry_43, i1 %and_ln936_21, i1 %Range1_all_ones_42

]]></Node>
<StgValue><ssdm name="deleted_ones_42"/></StgValue>
</operation>

<operation id="1404" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1130 %and_ln937_21 = and i1 %carry_43, i1 %Range1_all_ones_42

]]></Node>
<StgValue><ssdm name="and_ln937_21"/></StgValue>
</operation>

<operation id="1405" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1131 %xor_ln941_64 = xor i1 %deleted_zeros_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_64"/></StgValue>
</operation>

<operation id="1406" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1132 %or_ln941_21 = or i1 %p_Result_118, i1 %xor_ln941_64

]]></Node>
<StgValue><ssdm name="or_ln941_21"/></StgValue>
</operation>

<operation id="1407" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1133 %xor_ln941_65 = xor i1 %p_Result_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_65"/></StgValue>
</operation>

<operation id="1408" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1134 %overflow_43 = and i1 %or_ln941_21, i1 %xor_ln941_65

]]></Node>
<StgValue><ssdm name="overflow_43"/></StgValue>
</operation>

<operation id="1409" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1135 %xor_ln942_43 = xor i1 %deleted_ones_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_43"/></StgValue>
</operation>

<operation id="1410" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1136 %or_ln942_21 = or i1 %xor_ln942_42, i1 %xor_ln942_43

]]></Node>
<StgValue><ssdm name="or_ln942_21"/></StgValue>
</operation>

<operation id="1411" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1137 %xor_ln942_149 = xor i1 %and_ln937_21, i1 %or_ln942_21

]]></Node>
<StgValue><ssdm name="xor_ln942_149"/></StgValue>
</operation>

<operation id="1412" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1138 %underflow_21 = and i1 %xor_ln942_149, i1 %p_Result_116

]]></Node>
<StgValue><ssdm name="underflow_21"/></StgValue>
</operation>

<operation id="1413" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1140 %or_ln392_21 = or i1 %overflow_43, i1 %underflow_21

]]></Node>
<StgValue><ssdm name="or_ln392_21"/></StgValue>
</operation>

<operation id="1414" st_id="17" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1159 %r_V_151 = mul i32 %sext_ln1319_22, i32 %sext_ln1317_22

]]></Node>
<StgValue><ssdm name="r_V_151"/></StgValue>
</operation>

<operation id="1415" st_id="17" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1209 %r_V_152 = mul i32 %sext_ln1319_23, i32 %sext_ln1317_23

]]></Node>
<StgValue><ssdm name="r_V_152"/></StgValue>
</operation>

<operation id="1416" st_id="17" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1267 %r_V_153 = mul i32 %sext_ln1319_24, i32 %sext_ln1317_24

]]></Node>
<StgValue><ssdm name="r_V_153"/></StgValue>
</operation>

<operation id="1417" st_id="17" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1317 %r_V_154 = mul i32 %sext_ln1319_25, i32 %sext_ln1317_25

]]></Node>
<StgValue><ssdm name="r_V_154"/></StgValue>
</operation>

<operation id="1418" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1365 %sext_ln1317_26 = sext i16 %di_V_26

]]></Node>
<StgValue><ssdm name="sext_ln1317_26"/></StgValue>
</operation>

<operation id="1419" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1366 %sext_ln1319_26 = sext i16 %wi_V_26

]]></Node>
<StgValue><ssdm name="sext_ln1319_26"/></StgValue>
</operation>

<operation id="1420" st_id="17" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1367 %r_V_155 = mul i32 %sext_ln1319_26, i32 %sext_ln1317_26

]]></Node>
<StgValue><ssdm name="r_V_155"/></StgValue>
</operation>

<operation id="1421" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1415 %sext_ln1317_27 = sext i16 %di_V_27

]]></Node>
<StgValue><ssdm name="sext_ln1317_27"/></StgValue>
</operation>

<operation id="1422" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1416 %sext_ln1319_27 = sext i16 %wi_V_27

]]></Node>
<StgValue><ssdm name="sext_ln1319_27"/></StgValue>
</operation>

<operation id="1423" st_id="17" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1417 %r_V_156 = mul i32 %sext_ln1319_27, i32 %sext_ln1317_27

]]></Node>
<StgValue><ssdm name="r_V_156"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1424" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1089 %select_ln392_61 = select i1 %overflow_41, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_61"/></StgValue>
</operation>

<operation id="1425" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1091 %tp_V_62 = select i1 %or_ln392_20, i16 %select_ln392_61, i16 %tp_V_61

]]></Node>
<StgValue><ssdm name="tp_V_62"/></StgValue>
</operation>

<operation id="1426" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1093 %sext_ln859_40 = sext i16 %sum_V_40

]]></Node>
<StgValue><ssdm name="sext_ln859_40"/></StgValue>
</operation>

<operation id="1427" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1094 %sext_ln859_41 = sext i16 %tp_V_62

]]></Node>
<StgValue><ssdm name="sext_ln859_41"/></StgValue>
</operation>

<operation id="1428" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1095 %ret_V_20 = add i17 %sext_ln859_41, i17 %sext_ln859_40

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="1429" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1096 %p_Result_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_20, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_114"/></StgValue>
</operation>

<operation id="1430" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1097 %sum_V_41 = add i16 %tp_V_62, i16 %sum_V_40

]]></Node>
<StgValue><ssdm name="sum_V_41"/></StgValue>
</operation>

<operation id="1431" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1098 %p_Result_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_41, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_115"/></StgValue>
</operation>

<operation id="1432" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1099 %xor_ln941_63 = xor i1 %p_Result_114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_63"/></StgValue>
</operation>

<operation id="1433" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1100 %overflow_42 = and i1 %p_Result_115, i1 %xor_ln941_63

]]></Node>
<StgValue><ssdm name="overflow_42"/></StgValue>
</operation>

<operation id="1434" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1101 %xor_ln348_21 = xor i1 %p_Result_114, i1 %p_Result_115

]]></Node>
<StgValue><ssdm name="xor_ln348_21"/></StgValue>
</operation>

<operation id="1435" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1102 %select_ln392_63 = select i1 %overflow_42, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_63"/></StgValue>
</operation>

<operation id="1436" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1103 %sum_V_42 = select i1 %xor_ln348_21, i16 %select_ln392_63, i16 %sum_V_41

]]></Node>
<StgValue><ssdm name="sum_V_42"/></StgValue>
</operation>

<operation id="1437" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1139 %select_ln392_64 = select i1 %overflow_43, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_64"/></StgValue>
</operation>

<operation id="1438" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1141 %tp_V_65 = select i1 %or_ln392_21, i16 %select_ln392_64, i16 %tp_V_64

]]></Node>
<StgValue><ssdm name="tp_V_65"/></StgValue>
</operation>

<operation id="1439" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1143 %sext_ln859_42 = sext i16 %sum_V_42

]]></Node>
<StgValue><ssdm name="sext_ln859_42"/></StgValue>
</operation>

<operation id="1440" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1144 %sext_ln859_43 = sext i16 %tp_V_65

]]></Node>
<StgValue><ssdm name="sext_ln859_43"/></StgValue>
</operation>

<operation id="1441" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1145 %ret_V_21 = add i17 %sext_ln859_43, i17 %sext_ln859_42

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="1442" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1146 %p_Result_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_21, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_119"/></StgValue>
</operation>

<operation id="1443" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1147 %sum_V_43 = add i16 %tp_V_65, i16 %sum_V_42

]]></Node>
<StgValue><ssdm name="sum_V_43"/></StgValue>
</operation>

<operation id="1444" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1148 %p_Result_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_43, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_120"/></StgValue>
</operation>

<operation id="1445" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1149 %xor_ln941_66 = xor i1 %p_Result_119, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_66"/></StgValue>
</operation>

<operation id="1446" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1150 %overflow_44 = and i1 %p_Result_120, i1 %xor_ln941_66

]]></Node>
<StgValue><ssdm name="overflow_44"/></StgValue>
</operation>

<operation id="1447" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1151 %xor_ln348_22 = xor i1 %p_Result_119, i1 %p_Result_120

]]></Node>
<StgValue><ssdm name="xor_ln348_22"/></StgValue>
</operation>

<operation id="1448" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1152 %select_ln392_66 = select i1 %overflow_44, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_66"/></StgValue>
</operation>

<operation id="1449" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1153 %sum_V_44 = select i1 %xor_ln348_22, i16 %select_ln392_66, i16 %sum_V_43

]]></Node>
<StgValue><ssdm name="sum_V_44"/></StgValue>
</operation>

<operation id="1450" st_id="18" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1159 %r_V_151 = mul i32 %sext_ln1319_22, i32 %sext_ln1317_22

]]></Node>
<StgValue><ssdm name="r_V_151"/></StgValue>
</operation>

<operation id="1451" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1160 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_151, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1452" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1161 %p_Result_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_151, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_121"/></StgValue>
</operation>

<operation id="1453" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1162 %tp_V_66 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_151, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_66"/></StgValue>
</operation>

<operation id="1454" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1163 %p_Result_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_151, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_122"/></StgValue>
</operation>

<operation id="1455" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1164 %tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_151, i32 9

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1456" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1165 %zext_ln423_22 = zext i1 %tmp_161

]]></Node>
<StgValue><ssdm name="zext_ln423_22"/></StgValue>
</operation>

<operation id="1457" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1166 %tp_V_67 = add i16 %zext_ln423_22, i16 %tp_V_66

]]></Node>
<StgValue><ssdm name="tp_V_67"/></StgValue>
</operation>

<operation id="1458" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1167 %p_Result_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_67, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_123"/></StgValue>
</operation>

<operation id="1459" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1168 %xor_ln942_44 = xor i1 %p_Result_123, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_44"/></StgValue>
</operation>

<operation id="1460" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1169 %carry_45 = and i1 %p_Result_122, i1 %xor_ln942_44

]]></Node>
<StgValue><ssdm name="carry_45"/></StgValue>
</operation>

<operation id="1461" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1170 %tmp_244 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_151, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1462" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1171 %Range2_all_ones_22 = icmp_eq  i5 %tmp_244, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_22"/></StgValue>
</operation>

<operation id="1463" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1172 %tmp_245 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_151, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1464" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1173 %Range1_all_ones_44 = icmp_eq  i6 %tmp_245, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_44"/></StgValue>
</operation>

<operation id="1465" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1174 %Range1_all_zeros_22 = icmp_eq  i6 %tmp_245, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_22"/></StgValue>
</operation>

<operation id="1466" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1175 %deleted_zeros_22 = select i1 %carry_45, i1 %Range1_all_ones_44, i1 %Range1_all_zeros_22

]]></Node>
<StgValue><ssdm name="deleted_zeros_22"/></StgValue>
</operation>

<operation id="1467" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1176 %tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_151, i32 26

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1468" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1177 %xor_ln936_22 = xor i1 %tmp_163, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_22"/></StgValue>
</operation>

<operation id="1469" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1178 %and_ln936_22 = and i1 %Range2_all_ones_22, i1 %xor_ln936_22

]]></Node>
<StgValue><ssdm name="and_ln936_22"/></StgValue>
</operation>

<operation id="1470" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1179 %deleted_ones_44 = select i1 %carry_45, i1 %and_ln936_22, i1 %Range1_all_ones_44

]]></Node>
<StgValue><ssdm name="deleted_ones_44"/></StgValue>
</operation>

<operation id="1471" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1180 %and_ln937_22 = and i1 %carry_45, i1 %Range1_all_ones_44

]]></Node>
<StgValue><ssdm name="and_ln937_22"/></StgValue>
</operation>

<operation id="1472" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1181 %xor_ln941_67 = xor i1 %deleted_zeros_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_67"/></StgValue>
</operation>

<operation id="1473" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1182 %or_ln941_22 = or i1 %p_Result_123, i1 %xor_ln941_67

]]></Node>
<StgValue><ssdm name="or_ln941_22"/></StgValue>
</operation>

<operation id="1474" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1183 %xor_ln941_68 = xor i1 %p_Result_121, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_68"/></StgValue>
</operation>

<operation id="1475" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1184 %overflow_45 = and i1 %or_ln941_22, i1 %xor_ln941_68

]]></Node>
<StgValue><ssdm name="overflow_45"/></StgValue>
</operation>

<operation id="1476" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1185 %xor_ln942_45 = xor i1 %deleted_ones_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_45"/></StgValue>
</operation>

<operation id="1477" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1186 %or_ln942_22 = or i1 %xor_ln942_44, i1 %xor_ln942_45

]]></Node>
<StgValue><ssdm name="or_ln942_22"/></StgValue>
</operation>

<operation id="1478" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1187 %xor_ln942_150 = xor i1 %and_ln937_22, i1 %or_ln942_22

]]></Node>
<StgValue><ssdm name="xor_ln942_150"/></StgValue>
</operation>

<operation id="1479" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1188 %underflow_22 = and i1 %xor_ln942_150, i1 %p_Result_121

]]></Node>
<StgValue><ssdm name="underflow_22"/></StgValue>
</operation>

<operation id="1480" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1190 %or_ln392_22 = or i1 %overflow_45, i1 %underflow_22

]]></Node>
<StgValue><ssdm name="or_ln392_22"/></StgValue>
</operation>

<operation id="1481" st_id="18" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1209 %r_V_152 = mul i32 %sext_ln1319_23, i32 %sext_ln1317_23

]]></Node>
<StgValue><ssdm name="r_V_152"/></StgValue>
</operation>

<operation id="1482" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1210 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_152, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1483" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1211 %p_Result_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_152, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_126"/></StgValue>
</operation>

<operation id="1484" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1212 %tp_V_69 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_152, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_69"/></StgValue>
</operation>

<operation id="1485" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1213 %p_Result_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_152, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_127"/></StgValue>
</operation>

<operation id="1486" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1214 %tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_152, i32 9

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1487" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1215 %zext_ln423_23 = zext i1 %tmp_168

]]></Node>
<StgValue><ssdm name="zext_ln423_23"/></StgValue>
</operation>

<operation id="1488" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1216 %tp_V_70 = add i16 %zext_ln423_23, i16 %tp_V_69

]]></Node>
<StgValue><ssdm name="tp_V_70"/></StgValue>
</operation>

<operation id="1489" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1217 %p_Result_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_70, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_128"/></StgValue>
</operation>

<operation id="1490" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1218 %xor_ln942_46 = xor i1 %p_Result_128, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_46"/></StgValue>
</operation>

<operation id="1491" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1219 %carry_47 = and i1 %p_Result_127, i1 %xor_ln942_46

]]></Node>
<StgValue><ssdm name="carry_47"/></StgValue>
</operation>

<operation id="1492" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1220 %tmp_246 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_152, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1493" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1221 %Range2_all_ones_23 = icmp_eq  i5 %tmp_246, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_23"/></StgValue>
</operation>

<operation id="1494" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1222 %tmp_247 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_152, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1495" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1223 %Range1_all_ones_46 = icmp_eq  i6 %tmp_247, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_46"/></StgValue>
</operation>

<operation id="1496" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1224 %Range1_all_zeros_23 = icmp_eq  i6 %tmp_247, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_23"/></StgValue>
</operation>

<operation id="1497" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1225 %deleted_zeros_23 = select i1 %carry_47, i1 %Range1_all_ones_46, i1 %Range1_all_zeros_23

]]></Node>
<StgValue><ssdm name="deleted_zeros_23"/></StgValue>
</operation>

<operation id="1498" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1226 %tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_152, i32 26

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1499" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1227 %xor_ln936_23 = xor i1 %tmp_170, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_23"/></StgValue>
</operation>

<operation id="1500" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1228 %and_ln936_23 = and i1 %Range2_all_ones_23, i1 %xor_ln936_23

]]></Node>
<StgValue><ssdm name="and_ln936_23"/></StgValue>
</operation>

<operation id="1501" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1229 %deleted_ones_46 = select i1 %carry_47, i1 %and_ln936_23, i1 %Range1_all_ones_46

]]></Node>
<StgValue><ssdm name="deleted_ones_46"/></StgValue>
</operation>

<operation id="1502" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1230 %and_ln937_23 = and i1 %carry_47, i1 %Range1_all_ones_46

]]></Node>
<StgValue><ssdm name="and_ln937_23"/></StgValue>
</operation>

<operation id="1503" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1231 %xor_ln941_70 = xor i1 %deleted_zeros_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_70"/></StgValue>
</operation>

<operation id="1504" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1232 %or_ln941_23 = or i1 %p_Result_128, i1 %xor_ln941_70

]]></Node>
<StgValue><ssdm name="or_ln941_23"/></StgValue>
</operation>

<operation id="1505" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1233 %xor_ln941_71 = xor i1 %p_Result_126, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_71"/></StgValue>
</operation>

<operation id="1506" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1234 %overflow_47 = and i1 %or_ln941_23, i1 %xor_ln941_71

]]></Node>
<StgValue><ssdm name="overflow_47"/></StgValue>
</operation>

<operation id="1507" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1235 %xor_ln942_47 = xor i1 %deleted_ones_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_47"/></StgValue>
</operation>

<operation id="1508" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1236 %or_ln942_23 = or i1 %xor_ln942_46, i1 %xor_ln942_47

]]></Node>
<StgValue><ssdm name="or_ln942_23"/></StgValue>
</operation>

<operation id="1509" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1237 %xor_ln942_151 = xor i1 %and_ln937_23, i1 %or_ln942_23

]]></Node>
<StgValue><ssdm name="xor_ln942_151"/></StgValue>
</operation>

<operation id="1510" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1238 %underflow_23 = and i1 %xor_ln942_151, i1 %p_Result_126

]]></Node>
<StgValue><ssdm name="underflow_23"/></StgValue>
</operation>

<operation id="1511" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1240 %or_ln392_23 = or i1 %overflow_47, i1 %underflow_23

]]></Node>
<StgValue><ssdm name="or_ln392_23"/></StgValue>
</operation>

<operation id="1512" st_id="18" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1267 %r_V_153 = mul i32 %sext_ln1319_24, i32 %sext_ln1317_24

]]></Node>
<StgValue><ssdm name="r_V_153"/></StgValue>
</operation>

<operation id="1513" st_id="18" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1317 %r_V_154 = mul i32 %sext_ln1319_25, i32 %sext_ln1317_25

]]></Node>
<StgValue><ssdm name="r_V_154"/></StgValue>
</operation>

<operation id="1514" st_id="18" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1367 %r_V_155 = mul i32 %sext_ln1319_26, i32 %sext_ln1317_26

]]></Node>
<StgValue><ssdm name="r_V_155"/></StgValue>
</operation>

<operation id="1515" st_id="18" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1417 %r_V_156 = mul i32 %sext_ln1319_27, i32 %sext_ln1317_27

]]></Node>
<StgValue><ssdm name="r_V_156"/></StgValue>
</operation>

<operation id="1516" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1473 %sext_ln1317_28 = sext i16 %di_V_28

]]></Node>
<StgValue><ssdm name="sext_ln1317_28"/></StgValue>
</operation>

<operation id="1517" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1474 %sext_ln1319_28 = sext i16 %wi_V_28

]]></Node>
<StgValue><ssdm name="sext_ln1319_28"/></StgValue>
</operation>

<operation id="1518" st_id="18" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1475 %r_V_157 = mul i32 %sext_ln1319_28, i32 %sext_ln1317_28

]]></Node>
<StgValue><ssdm name="r_V_157"/></StgValue>
</operation>

<operation id="1519" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1523 %sext_ln1317_29 = sext i16 %di_V_29

]]></Node>
<StgValue><ssdm name="sext_ln1317_29"/></StgValue>
</operation>

<operation id="1520" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1524 %sext_ln1319_29 = sext i16 %wi_V_29

]]></Node>
<StgValue><ssdm name="sext_ln1319_29"/></StgValue>
</operation>

<operation id="1521" st_id="18" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1525 %r_V_158 = mul i32 %sext_ln1319_29, i32 %sext_ln1317_29

]]></Node>
<StgValue><ssdm name="r_V_158"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1522" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1189 %select_ln392_67 = select i1 %overflow_45, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_67"/></StgValue>
</operation>

<operation id="1523" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1191 %tp_V_68 = select i1 %or_ln392_22, i16 %select_ln392_67, i16 %tp_V_67

]]></Node>
<StgValue><ssdm name="tp_V_68"/></StgValue>
</operation>

<operation id="1524" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1193 %sext_ln859_44 = sext i16 %sum_V_44

]]></Node>
<StgValue><ssdm name="sext_ln859_44"/></StgValue>
</operation>

<operation id="1525" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1194 %sext_ln859_45 = sext i16 %tp_V_68

]]></Node>
<StgValue><ssdm name="sext_ln859_45"/></StgValue>
</operation>

<operation id="1526" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1195 %ret_V_22 = add i17 %sext_ln859_45, i17 %sext_ln859_44

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="1527" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1196 %p_Result_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_22, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_124"/></StgValue>
</operation>

<operation id="1528" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1197 %sum_V_45 = add i16 %tp_V_68, i16 %sum_V_44

]]></Node>
<StgValue><ssdm name="sum_V_45"/></StgValue>
</operation>

<operation id="1529" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1198 %p_Result_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_45, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_125"/></StgValue>
</operation>

<operation id="1530" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1199 %xor_ln941_69 = xor i1 %p_Result_124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_69"/></StgValue>
</operation>

<operation id="1531" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1200 %overflow_46 = and i1 %p_Result_125, i1 %xor_ln941_69

]]></Node>
<StgValue><ssdm name="overflow_46"/></StgValue>
</operation>

<operation id="1532" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1201 %xor_ln348_23 = xor i1 %p_Result_124, i1 %p_Result_125

]]></Node>
<StgValue><ssdm name="xor_ln348_23"/></StgValue>
</operation>

<operation id="1533" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1202 %select_ln392_69 = select i1 %overflow_46, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_69"/></StgValue>
</operation>

<operation id="1534" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1203 %sum_V_46 = select i1 %xor_ln348_23, i16 %select_ln392_69, i16 %sum_V_45

]]></Node>
<StgValue><ssdm name="sum_V_46"/></StgValue>
</operation>

<operation id="1535" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1239 %select_ln392_70 = select i1 %overflow_47, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_70"/></StgValue>
</operation>

<operation id="1536" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1241 %tp_V_71 = select i1 %or_ln392_23, i16 %select_ln392_70, i16 %tp_V_70

]]></Node>
<StgValue><ssdm name="tp_V_71"/></StgValue>
</operation>

<operation id="1537" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1243 %sext_ln859_46 = sext i16 %sum_V_46

]]></Node>
<StgValue><ssdm name="sext_ln859_46"/></StgValue>
</operation>

<operation id="1538" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1244 %sext_ln859_47 = sext i16 %tp_V_71

]]></Node>
<StgValue><ssdm name="sext_ln859_47"/></StgValue>
</operation>

<operation id="1539" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1245 %ret_V_23 = add i17 %sext_ln859_47, i17 %sext_ln859_46

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="1540" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1246 %p_Result_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_23, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_129"/></StgValue>
</operation>

<operation id="1541" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1247 %sum_V_47 = add i16 %tp_V_71, i16 %sum_V_46

]]></Node>
<StgValue><ssdm name="sum_V_47"/></StgValue>
</operation>

<operation id="1542" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1248 %p_Result_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_47, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_130"/></StgValue>
</operation>

<operation id="1543" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1249 %xor_ln941_72 = xor i1 %p_Result_129, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_72"/></StgValue>
</operation>

<operation id="1544" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1250 %overflow_48 = and i1 %p_Result_130, i1 %xor_ln941_72

]]></Node>
<StgValue><ssdm name="overflow_48"/></StgValue>
</operation>

<operation id="1545" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1251 %xor_ln348_24 = xor i1 %p_Result_129, i1 %p_Result_130

]]></Node>
<StgValue><ssdm name="xor_ln348_24"/></StgValue>
</operation>

<operation id="1546" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1252 %select_ln392_72 = select i1 %overflow_48, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_72"/></StgValue>
</operation>

<operation id="1547" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1253 %sum_V_48 = select i1 %xor_ln348_24, i16 %select_ln392_72, i16 %sum_V_47

]]></Node>
<StgValue><ssdm name="sum_V_48"/></StgValue>
</operation>

<operation id="1548" st_id="19" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1267 %r_V_153 = mul i32 %sext_ln1319_24, i32 %sext_ln1317_24

]]></Node>
<StgValue><ssdm name="r_V_153"/></StgValue>
</operation>

<operation id="1549" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1268 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_153, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1550" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1269 %p_Result_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_153, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_131"/></StgValue>
</operation>

<operation id="1551" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1270 %tp_V_72 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_153, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_72"/></StgValue>
</operation>

<operation id="1552" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1271 %p_Result_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_153, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_132"/></StgValue>
</operation>

<operation id="1553" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1272 %tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_153, i32 9

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1554" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1273 %zext_ln423_24 = zext i1 %tmp_175

]]></Node>
<StgValue><ssdm name="zext_ln423_24"/></StgValue>
</operation>

<operation id="1555" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1274 %tp_V_73 = add i16 %zext_ln423_24, i16 %tp_V_72

]]></Node>
<StgValue><ssdm name="tp_V_73"/></StgValue>
</operation>

<operation id="1556" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1275 %p_Result_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_73, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_133"/></StgValue>
</operation>

<operation id="1557" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1276 %xor_ln942_48 = xor i1 %p_Result_133, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_48"/></StgValue>
</operation>

<operation id="1558" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1277 %carry_49 = and i1 %p_Result_132, i1 %xor_ln942_48

]]></Node>
<StgValue><ssdm name="carry_49"/></StgValue>
</operation>

<operation id="1559" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1278 %tmp_249 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_153, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1560" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1279 %Range2_all_ones_24 = icmp_eq  i5 %tmp_249, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_24"/></StgValue>
</operation>

<operation id="1561" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1280 %tmp_250 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_153, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1562" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1281 %Range1_all_ones_48 = icmp_eq  i6 %tmp_250, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_48"/></StgValue>
</operation>

<operation id="1563" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1282 %Range1_all_zeros_24 = icmp_eq  i6 %tmp_250, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_24"/></StgValue>
</operation>

<operation id="1564" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1283 %deleted_zeros_24 = select i1 %carry_49, i1 %Range1_all_ones_48, i1 %Range1_all_zeros_24

]]></Node>
<StgValue><ssdm name="deleted_zeros_24"/></StgValue>
</operation>

<operation id="1565" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1284 %tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_153, i32 26

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1566" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1285 %xor_ln936_24 = xor i1 %tmp_177, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_24"/></StgValue>
</operation>

<operation id="1567" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1286 %and_ln936_24 = and i1 %Range2_all_ones_24, i1 %xor_ln936_24

]]></Node>
<StgValue><ssdm name="and_ln936_24"/></StgValue>
</operation>

<operation id="1568" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1287 %deleted_ones_48 = select i1 %carry_49, i1 %and_ln936_24, i1 %Range1_all_ones_48

]]></Node>
<StgValue><ssdm name="deleted_ones_48"/></StgValue>
</operation>

<operation id="1569" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1288 %and_ln937_24 = and i1 %carry_49, i1 %Range1_all_ones_48

]]></Node>
<StgValue><ssdm name="and_ln937_24"/></StgValue>
</operation>

<operation id="1570" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1289 %xor_ln941_73 = xor i1 %deleted_zeros_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_73"/></StgValue>
</operation>

<operation id="1571" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1290 %or_ln941_24 = or i1 %p_Result_133, i1 %xor_ln941_73

]]></Node>
<StgValue><ssdm name="or_ln941_24"/></StgValue>
</operation>

<operation id="1572" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1291 %xor_ln941_74 = xor i1 %p_Result_131, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_74"/></StgValue>
</operation>

<operation id="1573" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1292 %overflow_49 = and i1 %or_ln941_24, i1 %xor_ln941_74

]]></Node>
<StgValue><ssdm name="overflow_49"/></StgValue>
</operation>

<operation id="1574" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1293 %xor_ln942_49 = xor i1 %deleted_ones_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_49"/></StgValue>
</operation>

<operation id="1575" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1294 %or_ln942_24 = or i1 %xor_ln942_48, i1 %xor_ln942_49

]]></Node>
<StgValue><ssdm name="or_ln942_24"/></StgValue>
</operation>

<operation id="1576" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1295 %xor_ln942_152 = xor i1 %and_ln937_24, i1 %or_ln942_24

]]></Node>
<StgValue><ssdm name="xor_ln942_152"/></StgValue>
</operation>

<operation id="1577" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1296 %underflow_24 = and i1 %xor_ln942_152, i1 %p_Result_131

]]></Node>
<StgValue><ssdm name="underflow_24"/></StgValue>
</operation>

<operation id="1578" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1298 %or_ln392_24 = or i1 %overflow_49, i1 %underflow_24

]]></Node>
<StgValue><ssdm name="or_ln392_24"/></StgValue>
</operation>

<operation id="1579" st_id="19" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1317 %r_V_154 = mul i32 %sext_ln1319_25, i32 %sext_ln1317_25

]]></Node>
<StgValue><ssdm name="r_V_154"/></StgValue>
</operation>

<operation id="1580" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1318 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_154, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1581" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1319 %p_Result_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_154, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_136"/></StgValue>
</operation>

<operation id="1582" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1320 %tp_V_75 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_154, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_75"/></StgValue>
</operation>

<operation id="1583" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1321 %p_Result_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_154, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_137"/></StgValue>
</operation>

<operation id="1584" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1322 %tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_154, i32 9

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1585" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1323 %zext_ln423_25 = zext i1 %tmp_182

]]></Node>
<StgValue><ssdm name="zext_ln423_25"/></StgValue>
</operation>

<operation id="1586" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1324 %tp_V_76 = add i16 %zext_ln423_25, i16 %tp_V_75

]]></Node>
<StgValue><ssdm name="tp_V_76"/></StgValue>
</operation>

<operation id="1587" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1325 %p_Result_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_76, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_138"/></StgValue>
</operation>

<operation id="1588" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1326 %xor_ln942_50 = xor i1 %p_Result_138, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_50"/></StgValue>
</operation>

<operation id="1589" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1327 %carry_51 = and i1 %p_Result_137, i1 %xor_ln942_50

]]></Node>
<StgValue><ssdm name="carry_51"/></StgValue>
</operation>

<operation id="1590" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1328 %tmp_251 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_154, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="1591" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1329 %Range2_all_ones_25 = icmp_eq  i5 %tmp_251, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_25"/></StgValue>
</operation>

<operation id="1592" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1330 %tmp_252 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_154, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="1593" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1331 %Range1_all_ones_50 = icmp_eq  i6 %tmp_252, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_50"/></StgValue>
</operation>

<operation id="1594" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1332 %Range1_all_zeros_25 = icmp_eq  i6 %tmp_252, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_25"/></StgValue>
</operation>

<operation id="1595" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1333 %deleted_zeros_25 = select i1 %carry_51, i1 %Range1_all_ones_50, i1 %Range1_all_zeros_25

]]></Node>
<StgValue><ssdm name="deleted_zeros_25"/></StgValue>
</operation>

<operation id="1596" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1334 %tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_154, i32 26

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1597" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1335 %xor_ln936_25 = xor i1 %tmp_184, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_25"/></StgValue>
</operation>

<operation id="1598" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1336 %and_ln936_25 = and i1 %Range2_all_ones_25, i1 %xor_ln936_25

]]></Node>
<StgValue><ssdm name="and_ln936_25"/></StgValue>
</operation>

<operation id="1599" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1337 %deleted_ones_50 = select i1 %carry_51, i1 %and_ln936_25, i1 %Range1_all_ones_50

]]></Node>
<StgValue><ssdm name="deleted_ones_50"/></StgValue>
</operation>

<operation id="1600" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1338 %and_ln937_25 = and i1 %carry_51, i1 %Range1_all_ones_50

]]></Node>
<StgValue><ssdm name="and_ln937_25"/></StgValue>
</operation>

<operation id="1601" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1339 %xor_ln941_76 = xor i1 %deleted_zeros_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_76"/></StgValue>
</operation>

<operation id="1602" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1340 %or_ln941_25 = or i1 %p_Result_138, i1 %xor_ln941_76

]]></Node>
<StgValue><ssdm name="or_ln941_25"/></StgValue>
</operation>

<operation id="1603" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1341 %xor_ln941_77 = xor i1 %p_Result_136, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_77"/></StgValue>
</operation>

<operation id="1604" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1342 %overflow_51 = and i1 %or_ln941_25, i1 %xor_ln941_77

]]></Node>
<StgValue><ssdm name="overflow_51"/></StgValue>
</operation>

<operation id="1605" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1343 %xor_ln942_51 = xor i1 %deleted_ones_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_51"/></StgValue>
</operation>

<operation id="1606" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1344 %or_ln942_25 = or i1 %xor_ln942_50, i1 %xor_ln942_51

]]></Node>
<StgValue><ssdm name="or_ln942_25"/></StgValue>
</operation>

<operation id="1607" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1345 %xor_ln942_153 = xor i1 %and_ln937_25, i1 %or_ln942_25

]]></Node>
<StgValue><ssdm name="xor_ln942_153"/></StgValue>
</operation>

<operation id="1608" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1346 %underflow_25 = and i1 %xor_ln942_153, i1 %p_Result_136

]]></Node>
<StgValue><ssdm name="underflow_25"/></StgValue>
</operation>

<operation id="1609" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1348 %or_ln392_25 = or i1 %overflow_51, i1 %underflow_25

]]></Node>
<StgValue><ssdm name="or_ln392_25"/></StgValue>
</operation>

<operation id="1610" st_id="19" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1367 %r_V_155 = mul i32 %sext_ln1319_26, i32 %sext_ln1317_26

]]></Node>
<StgValue><ssdm name="r_V_155"/></StgValue>
</operation>

<operation id="1611" st_id="19" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1417 %r_V_156 = mul i32 %sext_ln1319_27, i32 %sext_ln1317_27

]]></Node>
<StgValue><ssdm name="r_V_156"/></StgValue>
</operation>

<operation id="1612" st_id="19" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1475 %r_V_157 = mul i32 %sext_ln1319_28, i32 %sext_ln1317_28

]]></Node>
<StgValue><ssdm name="r_V_157"/></StgValue>
</operation>

<operation id="1613" st_id="19" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1525 %r_V_158 = mul i32 %sext_ln1319_29, i32 %sext_ln1317_29

]]></Node>
<StgValue><ssdm name="r_V_158"/></StgValue>
</operation>

<operation id="1614" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1573 %sext_ln1317_30 = sext i16 %di_V_30

]]></Node>
<StgValue><ssdm name="sext_ln1317_30"/></StgValue>
</operation>

<operation id="1615" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1574 %sext_ln1319_30 = sext i16 %wi_V_30

]]></Node>
<StgValue><ssdm name="sext_ln1319_30"/></StgValue>
</operation>

<operation id="1616" st_id="19" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1575 %r_V_159 = mul i32 %sext_ln1319_30, i32 %sext_ln1317_30

]]></Node>
<StgValue><ssdm name="r_V_159"/></StgValue>
</operation>

<operation id="1617" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1623 %sext_ln1317_31 = sext i16 %di_V_31

]]></Node>
<StgValue><ssdm name="sext_ln1317_31"/></StgValue>
</operation>

<operation id="1618" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1624 %sext_ln1319_31 = sext i16 %wi_V_31

]]></Node>
<StgValue><ssdm name="sext_ln1319_31"/></StgValue>
</operation>

<operation id="1619" st_id="19" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1625 %r_V_160 = mul i32 %sext_ln1319_31, i32 %sext_ln1317_31

]]></Node>
<StgValue><ssdm name="r_V_160"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1620" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1297 %select_ln392_73 = select i1 %overflow_49, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_73"/></StgValue>
</operation>

<operation id="1621" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1299 %tp_V_74 = select i1 %or_ln392_24, i16 %select_ln392_73, i16 %tp_V_73

]]></Node>
<StgValue><ssdm name="tp_V_74"/></StgValue>
</operation>

<operation id="1622" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1301 %sext_ln859_48 = sext i16 %sum_V_48

]]></Node>
<StgValue><ssdm name="sext_ln859_48"/></StgValue>
</operation>

<operation id="1623" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1302 %sext_ln859_49 = sext i16 %tp_V_74

]]></Node>
<StgValue><ssdm name="sext_ln859_49"/></StgValue>
</operation>

<operation id="1624" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1303 %ret_V_24 = add i17 %sext_ln859_49, i17 %sext_ln859_48

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="1625" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1304 %p_Result_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_24, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_134"/></StgValue>
</operation>

<operation id="1626" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1305 %sum_V_49 = add i16 %tp_V_74, i16 %sum_V_48

]]></Node>
<StgValue><ssdm name="sum_V_49"/></StgValue>
</operation>

<operation id="1627" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1306 %p_Result_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_49, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_135"/></StgValue>
</operation>

<operation id="1628" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1307 %xor_ln941_75 = xor i1 %p_Result_134, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_75"/></StgValue>
</operation>

<operation id="1629" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1308 %overflow_50 = and i1 %p_Result_135, i1 %xor_ln941_75

]]></Node>
<StgValue><ssdm name="overflow_50"/></StgValue>
</operation>

<operation id="1630" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1309 %xor_ln348_25 = xor i1 %p_Result_134, i1 %p_Result_135

]]></Node>
<StgValue><ssdm name="xor_ln348_25"/></StgValue>
</operation>

<operation id="1631" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1310 %select_ln392_75 = select i1 %overflow_50, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_75"/></StgValue>
</operation>

<operation id="1632" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1311 %sum_V_50 = select i1 %xor_ln348_25, i16 %select_ln392_75, i16 %sum_V_49

]]></Node>
<StgValue><ssdm name="sum_V_50"/></StgValue>
</operation>

<operation id="1633" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1347 %select_ln392_76 = select i1 %overflow_51, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_76"/></StgValue>
</operation>

<operation id="1634" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1349 %tp_V_77 = select i1 %or_ln392_25, i16 %select_ln392_76, i16 %tp_V_76

]]></Node>
<StgValue><ssdm name="tp_V_77"/></StgValue>
</operation>

<operation id="1635" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1351 %sext_ln859_50 = sext i16 %sum_V_50

]]></Node>
<StgValue><ssdm name="sext_ln859_50"/></StgValue>
</operation>

<operation id="1636" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1352 %sext_ln859_51 = sext i16 %tp_V_77

]]></Node>
<StgValue><ssdm name="sext_ln859_51"/></StgValue>
</operation>

<operation id="1637" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1353 %ret_V_25 = add i17 %sext_ln859_51, i17 %sext_ln859_50

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="1638" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1354 %p_Result_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_25, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_139"/></StgValue>
</operation>

<operation id="1639" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1355 %sum_V_51 = add i16 %tp_V_77, i16 %sum_V_50

]]></Node>
<StgValue><ssdm name="sum_V_51"/></StgValue>
</operation>

<operation id="1640" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1356 %p_Result_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_51, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_140"/></StgValue>
</operation>

<operation id="1641" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1357 %xor_ln941_78 = xor i1 %p_Result_139, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_78"/></StgValue>
</operation>

<operation id="1642" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1358 %overflow_52 = and i1 %p_Result_140, i1 %xor_ln941_78

]]></Node>
<StgValue><ssdm name="overflow_52"/></StgValue>
</operation>

<operation id="1643" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1359 %xor_ln348_26 = xor i1 %p_Result_139, i1 %p_Result_140

]]></Node>
<StgValue><ssdm name="xor_ln348_26"/></StgValue>
</operation>

<operation id="1644" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1360 %select_ln392_78 = select i1 %overflow_52, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_78"/></StgValue>
</operation>

<operation id="1645" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1361 %sum_V_52 = select i1 %xor_ln348_26, i16 %select_ln392_78, i16 %sum_V_51

]]></Node>
<StgValue><ssdm name="sum_V_52"/></StgValue>
</operation>

<operation id="1646" st_id="20" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1367 %r_V_155 = mul i32 %sext_ln1319_26, i32 %sext_ln1317_26

]]></Node>
<StgValue><ssdm name="r_V_155"/></StgValue>
</operation>

<operation id="1647" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1368 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_155, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1648" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1369 %p_Result_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_155, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_141"/></StgValue>
</operation>

<operation id="1649" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1370 %tp_V_78 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_155, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_78"/></StgValue>
</operation>

<operation id="1650" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1371 %p_Result_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_155, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_142"/></StgValue>
</operation>

<operation id="1651" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1372 %tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_155, i32 9

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1652" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1373 %zext_ln423_26 = zext i1 %tmp_189

]]></Node>
<StgValue><ssdm name="zext_ln423_26"/></StgValue>
</operation>

<operation id="1653" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1374 %tp_V_79 = add i16 %zext_ln423_26, i16 %tp_V_78

]]></Node>
<StgValue><ssdm name="tp_V_79"/></StgValue>
</operation>

<operation id="1654" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1375 %p_Result_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_79, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_143"/></StgValue>
</operation>

<operation id="1655" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1376 %xor_ln942_52 = xor i1 %p_Result_143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_52"/></StgValue>
</operation>

<operation id="1656" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1377 %carry_53 = and i1 %p_Result_142, i1 %xor_ln942_52

]]></Node>
<StgValue><ssdm name="carry_53"/></StgValue>
</operation>

<operation id="1657" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1378 %tmp_253 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_155, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="1658" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1379 %Range2_all_ones_26 = icmp_eq  i5 %tmp_253, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_26"/></StgValue>
</operation>

<operation id="1659" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1380 %tmp_254 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_155, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="1660" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1381 %Range1_all_ones_52 = icmp_eq  i6 %tmp_254, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_52"/></StgValue>
</operation>

<operation id="1661" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1382 %Range1_all_zeros_26 = icmp_eq  i6 %tmp_254, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_26"/></StgValue>
</operation>

<operation id="1662" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1383 %deleted_zeros_26 = select i1 %carry_53, i1 %Range1_all_ones_52, i1 %Range1_all_zeros_26

]]></Node>
<StgValue><ssdm name="deleted_zeros_26"/></StgValue>
</operation>

<operation id="1663" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1384 %tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_155, i32 26

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1664" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1385 %xor_ln936_26 = xor i1 %tmp_191, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_26"/></StgValue>
</operation>

<operation id="1665" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1386 %and_ln936_26 = and i1 %Range2_all_ones_26, i1 %xor_ln936_26

]]></Node>
<StgValue><ssdm name="and_ln936_26"/></StgValue>
</operation>

<operation id="1666" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1387 %deleted_ones_52 = select i1 %carry_53, i1 %and_ln936_26, i1 %Range1_all_ones_52

]]></Node>
<StgValue><ssdm name="deleted_ones_52"/></StgValue>
</operation>

<operation id="1667" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1388 %and_ln937_26 = and i1 %carry_53, i1 %Range1_all_ones_52

]]></Node>
<StgValue><ssdm name="and_ln937_26"/></StgValue>
</operation>

<operation id="1668" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1389 %xor_ln941_79 = xor i1 %deleted_zeros_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_79"/></StgValue>
</operation>

<operation id="1669" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1390 %or_ln941_26 = or i1 %p_Result_143, i1 %xor_ln941_79

]]></Node>
<StgValue><ssdm name="or_ln941_26"/></StgValue>
</operation>

<operation id="1670" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1391 %xor_ln941_80 = xor i1 %p_Result_141, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_80"/></StgValue>
</operation>

<operation id="1671" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1392 %overflow_53 = and i1 %or_ln941_26, i1 %xor_ln941_80

]]></Node>
<StgValue><ssdm name="overflow_53"/></StgValue>
</operation>

<operation id="1672" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1393 %xor_ln942_53 = xor i1 %deleted_ones_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_53"/></StgValue>
</operation>

<operation id="1673" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1394 %or_ln942_26 = or i1 %xor_ln942_52, i1 %xor_ln942_53

]]></Node>
<StgValue><ssdm name="or_ln942_26"/></StgValue>
</operation>

<operation id="1674" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1395 %xor_ln942_154 = xor i1 %and_ln937_26, i1 %or_ln942_26

]]></Node>
<StgValue><ssdm name="xor_ln942_154"/></StgValue>
</operation>

<operation id="1675" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1396 %underflow_26 = and i1 %xor_ln942_154, i1 %p_Result_141

]]></Node>
<StgValue><ssdm name="underflow_26"/></StgValue>
</operation>

<operation id="1676" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1398 %or_ln392_26 = or i1 %overflow_53, i1 %underflow_26

]]></Node>
<StgValue><ssdm name="or_ln392_26"/></StgValue>
</operation>

<operation id="1677" st_id="20" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1417 %r_V_156 = mul i32 %sext_ln1319_27, i32 %sext_ln1317_27

]]></Node>
<StgValue><ssdm name="r_V_156"/></StgValue>
</operation>

<operation id="1678" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1418 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_156, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1679" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1419 %p_Result_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_156, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_146"/></StgValue>
</operation>

<operation id="1680" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1420 %tp_V_81 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_156, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_81"/></StgValue>
</operation>

<operation id="1681" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1421 %p_Result_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_156, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_147"/></StgValue>
</operation>

<operation id="1682" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1422 %tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_156, i32 9

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="1683" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1423 %zext_ln423_27 = zext i1 %tmp_255

]]></Node>
<StgValue><ssdm name="zext_ln423_27"/></StgValue>
</operation>

<operation id="1684" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1424 %tp_V_82 = add i16 %zext_ln423_27, i16 %tp_V_81

]]></Node>
<StgValue><ssdm name="tp_V_82"/></StgValue>
</operation>

<operation id="1685" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1425 %p_Result_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_82, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_148"/></StgValue>
</operation>

<operation id="1686" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1426 %xor_ln942_54 = xor i1 %p_Result_148, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_54"/></StgValue>
</operation>

<operation id="1687" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1427 %carry_55 = and i1 %p_Result_147, i1 %xor_ln942_54

]]></Node>
<StgValue><ssdm name="carry_55"/></StgValue>
</operation>

<operation id="1688" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1428 %tmp_256 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_156, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="1689" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1429 %Range2_all_ones_27 = icmp_eq  i5 %tmp_256, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_27"/></StgValue>
</operation>

<operation id="1690" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1430 %tmp_257 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_156, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="1691" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1431 %Range1_all_ones_54 = icmp_eq  i6 %tmp_257, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_54"/></StgValue>
</operation>

<operation id="1692" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1432 %Range1_all_zeros_27 = icmp_eq  i6 %tmp_257, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_27"/></StgValue>
</operation>

<operation id="1693" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1433 %deleted_zeros_27 = select i1 %carry_55, i1 %Range1_all_ones_54, i1 %Range1_all_zeros_27

]]></Node>
<StgValue><ssdm name="deleted_zeros_27"/></StgValue>
</operation>

<operation id="1694" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1434 %tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_156, i32 26

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="1695" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1435 %xor_ln936_27 = xor i1 %tmp_258, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_27"/></StgValue>
</operation>

<operation id="1696" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1436 %and_ln936_27 = and i1 %Range2_all_ones_27, i1 %xor_ln936_27

]]></Node>
<StgValue><ssdm name="and_ln936_27"/></StgValue>
</operation>

<operation id="1697" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1437 %deleted_ones_54 = select i1 %carry_55, i1 %and_ln936_27, i1 %Range1_all_ones_54

]]></Node>
<StgValue><ssdm name="deleted_ones_54"/></StgValue>
</operation>

<operation id="1698" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1438 %and_ln937_27 = and i1 %carry_55, i1 %Range1_all_ones_54

]]></Node>
<StgValue><ssdm name="and_ln937_27"/></StgValue>
</operation>

<operation id="1699" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1439 %xor_ln941_82 = xor i1 %deleted_zeros_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_82"/></StgValue>
</operation>

<operation id="1700" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1440 %or_ln941_27 = or i1 %p_Result_148, i1 %xor_ln941_82

]]></Node>
<StgValue><ssdm name="or_ln941_27"/></StgValue>
</operation>

<operation id="1701" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1441 %xor_ln941_83 = xor i1 %p_Result_146, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_83"/></StgValue>
</operation>

<operation id="1702" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1442 %overflow_55 = and i1 %or_ln941_27, i1 %xor_ln941_83

]]></Node>
<StgValue><ssdm name="overflow_55"/></StgValue>
</operation>

<operation id="1703" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1443 %xor_ln942_55 = xor i1 %deleted_ones_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_55"/></StgValue>
</operation>

<operation id="1704" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1444 %or_ln942_27 = or i1 %xor_ln942_54, i1 %xor_ln942_55

]]></Node>
<StgValue><ssdm name="or_ln942_27"/></StgValue>
</operation>

<operation id="1705" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1445 %xor_ln942_155 = xor i1 %and_ln937_27, i1 %or_ln942_27

]]></Node>
<StgValue><ssdm name="xor_ln942_155"/></StgValue>
</operation>

<operation id="1706" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1446 %underflow_27 = and i1 %xor_ln942_155, i1 %p_Result_146

]]></Node>
<StgValue><ssdm name="underflow_27"/></StgValue>
</operation>

<operation id="1707" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1448 %or_ln392_27 = or i1 %overflow_55, i1 %underflow_27

]]></Node>
<StgValue><ssdm name="or_ln392_27"/></StgValue>
</operation>

<operation id="1708" st_id="20" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1475 %r_V_157 = mul i32 %sext_ln1319_28, i32 %sext_ln1317_28

]]></Node>
<StgValue><ssdm name="r_V_157"/></StgValue>
</operation>

<operation id="1709" st_id="20" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1525 %r_V_158 = mul i32 %sext_ln1319_29, i32 %sext_ln1317_29

]]></Node>
<StgValue><ssdm name="r_V_158"/></StgValue>
</operation>

<operation id="1710" st_id="20" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1575 %r_V_159 = mul i32 %sext_ln1319_30, i32 %sext_ln1317_30

]]></Node>
<StgValue><ssdm name="r_V_159"/></StgValue>
</operation>

<operation id="1711" st_id="20" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1625 %r_V_160 = mul i32 %sext_ln1319_31, i32 %sext_ln1317_31

]]></Node>
<StgValue><ssdm name="r_V_160"/></StgValue>
</operation>

<operation id="1712" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1681 %sext_ln1317_32 = sext i16 %di_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1317_32"/></StgValue>
</operation>

<operation id="1713" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1682 %sext_ln1319_32 = sext i16 %wi_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1319_32"/></StgValue>
</operation>

<operation id="1714" st_id="20" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1683 %r_V_161 = mul i32 %sext_ln1319_32, i32 %sext_ln1317_32

]]></Node>
<StgValue><ssdm name="r_V_161"/></StgValue>
</operation>

<operation id="1715" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1731 %sext_ln1317_33 = sext i16 %di_V_33

]]></Node>
<StgValue><ssdm name="sext_ln1317_33"/></StgValue>
</operation>

<operation id="1716" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1732 %sext_ln1319_33 = sext i16 %wi_V_33

]]></Node>
<StgValue><ssdm name="sext_ln1319_33"/></StgValue>
</operation>

<operation id="1717" st_id="20" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1733 %r_V_162 = mul i32 %sext_ln1319_33, i32 %sext_ln1317_33

]]></Node>
<StgValue><ssdm name="r_V_162"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1718" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1397 %select_ln392_79 = select i1 %overflow_53, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_79"/></StgValue>
</operation>

<operation id="1719" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1399 %tp_V_80 = select i1 %or_ln392_26, i16 %select_ln392_79, i16 %tp_V_79

]]></Node>
<StgValue><ssdm name="tp_V_80"/></StgValue>
</operation>

<operation id="1720" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1401 %sext_ln859_52 = sext i16 %sum_V_52

]]></Node>
<StgValue><ssdm name="sext_ln859_52"/></StgValue>
</operation>

<operation id="1721" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1402 %sext_ln859_53 = sext i16 %tp_V_80

]]></Node>
<StgValue><ssdm name="sext_ln859_53"/></StgValue>
</operation>

<operation id="1722" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1403 %ret_V_26 = add i17 %sext_ln859_53, i17 %sext_ln859_52

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="1723" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1404 %p_Result_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_26, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_144"/></StgValue>
</operation>

<operation id="1724" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1405 %sum_V_53 = add i16 %tp_V_80, i16 %sum_V_52

]]></Node>
<StgValue><ssdm name="sum_V_53"/></StgValue>
</operation>

<operation id="1725" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1406 %p_Result_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_53, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_145"/></StgValue>
</operation>

<operation id="1726" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1407 %xor_ln941_81 = xor i1 %p_Result_144, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_81"/></StgValue>
</operation>

<operation id="1727" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1408 %overflow_54 = and i1 %p_Result_145, i1 %xor_ln941_81

]]></Node>
<StgValue><ssdm name="overflow_54"/></StgValue>
</operation>

<operation id="1728" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1409 %xor_ln348_27 = xor i1 %p_Result_144, i1 %p_Result_145

]]></Node>
<StgValue><ssdm name="xor_ln348_27"/></StgValue>
</operation>

<operation id="1729" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1410 %select_ln392_81 = select i1 %overflow_54, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_81"/></StgValue>
</operation>

<operation id="1730" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1411 %sum_V_54 = select i1 %xor_ln348_27, i16 %select_ln392_81, i16 %sum_V_53

]]></Node>
<StgValue><ssdm name="sum_V_54"/></StgValue>
</operation>

<operation id="1731" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1447 %select_ln392_82 = select i1 %overflow_55, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_82"/></StgValue>
</operation>

<operation id="1732" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1449 %tp_V_83 = select i1 %or_ln392_27, i16 %select_ln392_82, i16 %tp_V_82

]]></Node>
<StgValue><ssdm name="tp_V_83"/></StgValue>
</operation>

<operation id="1733" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1451 %sext_ln859_54 = sext i16 %sum_V_54

]]></Node>
<StgValue><ssdm name="sext_ln859_54"/></StgValue>
</operation>

<operation id="1734" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1452 %sext_ln859_55 = sext i16 %tp_V_83

]]></Node>
<StgValue><ssdm name="sext_ln859_55"/></StgValue>
</operation>

<operation id="1735" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1453 %ret_V_27 = add i17 %sext_ln859_55, i17 %sext_ln859_54

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="1736" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1454 %p_Result_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_27, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_149"/></StgValue>
</operation>

<operation id="1737" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1455 %sum_V_55 = add i16 %tp_V_83, i16 %sum_V_54

]]></Node>
<StgValue><ssdm name="sum_V_55"/></StgValue>
</operation>

<operation id="1738" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1456 %p_Result_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_55, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_150"/></StgValue>
</operation>

<operation id="1739" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1457 %xor_ln941_84 = xor i1 %p_Result_149, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_84"/></StgValue>
</operation>

<operation id="1740" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1458 %overflow_56 = and i1 %p_Result_150, i1 %xor_ln941_84

]]></Node>
<StgValue><ssdm name="overflow_56"/></StgValue>
</operation>

<operation id="1741" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1459 %xor_ln348_28 = xor i1 %p_Result_149, i1 %p_Result_150

]]></Node>
<StgValue><ssdm name="xor_ln348_28"/></StgValue>
</operation>

<operation id="1742" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1460 %select_ln392_84 = select i1 %overflow_56, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_84"/></StgValue>
</operation>

<operation id="1743" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1461 %sum_V_56 = select i1 %xor_ln348_28, i16 %select_ln392_84, i16 %sum_V_55

]]></Node>
<StgValue><ssdm name="sum_V_56"/></StgValue>
</operation>

<operation id="1744" st_id="21" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1475 %r_V_157 = mul i32 %sext_ln1319_28, i32 %sext_ln1317_28

]]></Node>
<StgValue><ssdm name="r_V_157"/></StgValue>
</operation>

<operation id="1745" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1476 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_157, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1746" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1477 %p_Result_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_157, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_151"/></StgValue>
</operation>

<operation id="1747" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1478 %tp_V_84 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_157, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_84"/></StgValue>
</operation>

<operation id="1748" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1479 %p_Result_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_157, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_152"/></StgValue>
</operation>

<operation id="1749" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1480 %tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_157, i32 9

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="1750" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1481 %zext_ln423_28 = zext i1 %tmp_263

]]></Node>
<StgValue><ssdm name="zext_ln423_28"/></StgValue>
</operation>

<operation id="1751" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1482 %tp_V_85 = add i16 %zext_ln423_28, i16 %tp_V_84

]]></Node>
<StgValue><ssdm name="tp_V_85"/></StgValue>
</operation>

<operation id="1752" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1483 %p_Result_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_85, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_153"/></StgValue>
</operation>

<operation id="1753" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1484 %xor_ln942_56 = xor i1 %p_Result_153, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_56"/></StgValue>
</operation>

<operation id="1754" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1485 %carry_57 = and i1 %p_Result_152, i1 %xor_ln942_56

]]></Node>
<StgValue><ssdm name="carry_57"/></StgValue>
</operation>

<operation id="1755" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1486 %tmp_260 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_157, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="1756" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1487 %Range2_all_ones_28 = icmp_eq  i5 %tmp_260, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_28"/></StgValue>
</operation>

<operation id="1757" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1488 %tmp_261 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_157, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="1758" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1489 %Range1_all_ones_56 = icmp_eq  i6 %tmp_261, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_56"/></StgValue>
</operation>

<operation id="1759" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1490 %Range1_all_zeros_28 = icmp_eq  i6 %tmp_261, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_28"/></StgValue>
</operation>

<operation id="1760" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1491 %deleted_zeros_28 = select i1 %carry_57, i1 %Range1_all_ones_56, i1 %Range1_all_zeros_28

]]></Node>
<StgValue><ssdm name="deleted_zeros_28"/></StgValue>
</operation>

<operation id="1761" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1492 %tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_157, i32 26

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="1762" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1493 %xor_ln936_28 = xor i1 %tmp_265, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_28"/></StgValue>
</operation>

<operation id="1763" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1494 %and_ln936_28 = and i1 %Range2_all_ones_28, i1 %xor_ln936_28

]]></Node>
<StgValue><ssdm name="and_ln936_28"/></StgValue>
</operation>

<operation id="1764" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1495 %deleted_ones_56 = select i1 %carry_57, i1 %and_ln936_28, i1 %Range1_all_ones_56

]]></Node>
<StgValue><ssdm name="deleted_ones_56"/></StgValue>
</operation>

<operation id="1765" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1496 %and_ln937_28 = and i1 %carry_57, i1 %Range1_all_ones_56

]]></Node>
<StgValue><ssdm name="and_ln937_28"/></StgValue>
</operation>

<operation id="1766" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1497 %xor_ln941_85 = xor i1 %deleted_zeros_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_85"/></StgValue>
</operation>

<operation id="1767" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1498 %or_ln941_28 = or i1 %p_Result_153, i1 %xor_ln941_85

]]></Node>
<StgValue><ssdm name="or_ln941_28"/></StgValue>
</operation>

<operation id="1768" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1499 %xor_ln941_86 = xor i1 %p_Result_151, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_86"/></StgValue>
</operation>

<operation id="1769" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1500 %overflow_57 = and i1 %or_ln941_28, i1 %xor_ln941_86

]]></Node>
<StgValue><ssdm name="overflow_57"/></StgValue>
</operation>

<operation id="1770" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1501 %xor_ln942_57 = xor i1 %deleted_ones_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_57"/></StgValue>
</operation>

<operation id="1771" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1502 %or_ln942_28 = or i1 %xor_ln942_56, i1 %xor_ln942_57

]]></Node>
<StgValue><ssdm name="or_ln942_28"/></StgValue>
</operation>

<operation id="1772" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1503 %xor_ln942_156 = xor i1 %and_ln937_28, i1 %or_ln942_28

]]></Node>
<StgValue><ssdm name="xor_ln942_156"/></StgValue>
</operation>

<operation id="1773" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1504 %underflow_28 = and i1 %xor_ln942_156, i1 %p_Result_151

]]></Node>
<StgValue><ssdm name="underflow_28"/></StgValue>
</operation>

<operation id="1774" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1506 %or_ln392_28 = or i1 %overflow_57, i1 %underflow_28

]]></Node>
<StgValue><ssdm name="or_ln392_28"/></StgValue>
</operation>

<operation id="1775" st_id="21" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1525 %r_V_158 = mul i32 %sext_ln1319_29, i32 %sext_ln1317_29

]]></Node>
<StgValue><ssdm name="r_V_158"/></StgValue>
</operation>

<operation id="1776" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1526 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_158, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1777" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1527 %p_Result_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_158, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_156"/></StgValue>
</operation>

<operation id="1778" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1528 %tp_V_87 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_158, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_87"/></StgValue>
</operation>

<operation id="1779" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1529 %p_Result_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_158, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_157"/></StgValue>
</operation>

<operation id="1780" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1530 %tmp_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_158, i32 9

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1781" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1531 %zext_ln423_29 = zext i1 %tmp_270

]]></Node>
<StgValue><ssdm name="zext_ln423_29"/></StgValue>
</operation>

<operation id="1782" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1532 %tp_V_88 = add i16 %zext_ln423_29, i16 %tp_V_87

]]></Node>
<StgValue><ssdm name="tp_V_88"/></StgValue>
</operation>

<operation id="1783" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1533 %p_Result_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_88, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_158"/></StgValue>
</operation>

<operation id="1784" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1534 %xor_ln942_58 = xor i1 %p_Result_158, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_58"/></StgValue>
</operation>

<operation id="1785" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1535 %carry_59 = and i1 %p_Result_157, i1 %xor_ln942_58

]]></Node>
<StgValue><ssdm name="carry_59"/></StgValue>
</operation>

<operation id="1786" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1536 %tmp_262 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_158, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="1787" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1537 %Range2_all_ones_29 = icmp_eq  i5 %tmp_262, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_29"/></StgValue>
</operation>

<operation id="1788" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1538 %tmp_264 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_158, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="1789" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1539 %Range1_all_ones_58 = icmp_eq  i6 %tmp_264, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_58"/></StgValue>
</operation>

<operation id="1790" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1540 %Range1_all_zeros_29 = icmp_eq  i6 %tmp_264, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_29"/></StgValue>
</operation>

<operation id="1791" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1541 %deleted_zeros_29 = select i1 %carry_59, i1 %Range1_all_ones_58, i1 %Range1_all_zeros_29

]]></Node>
<StgValue><ssdm name="deleted_zeros_29"/></StgValue>
</operation>

<operation id="1792" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1542 %tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_158, i32 26

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1793" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1543 %xor_ln936_29 = xor i1 %tmp_272, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_29"/></StgValue>
</operation>

<operation id="1794" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1544 %and_ln936_29 = and i1 %Range2_all_ones_29, i1 %xor_ln936_29

]]></Node>
<StgValue><ssdm name="and_ln936_29"/></StgValue>
</operation>

<operation id="1795" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1545 %deleted_ones_58 = select i1 %carry_59, i1 %and_ln936_29, i1 %Range1_all_ones_58

]]></Node>
<StgValue><ssdm name="deleted_ones_58"/></StgValue>
</operation>

<operation id="1796" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1546 %and_ln937_29 = and i1 %carry_59, i1 %Range1_all_ones_58

]]></Node>
<StgValue><ssdm name="and_ln937_29"/></StgValue>
</operation>

<operation id="1797" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1547 %xor_ln941_88 = xor i1 %deleted_zeros_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_88"/></StgValue>
</operation>

<operation id="1798" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1548 %or_ln941_29 = or i1 %p_Result_158, i1 %xor_ln941_88

]]></Node>
<StgValue><ssdm name="or_ln941_29"/></StgValue>
</operation>

<operation id="1799" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1549 %xor_ln941_89 = xor i1 %p_Result_156, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_89"/></StgValue>
</operation>

<operation id="1800" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1550 %overflow_59 = and i1 %or_ln941_29, i1 %xor_ln941_89

]]></Node>
<StgValue><ssdm name="overflow_59"/></StgValue>
</operation>

<operation id="1801" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1551 %xor_ln942_59 = xor i1 %deleted_ones_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_59"/></StgValue>
</operation>

<operation id="1802" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1552 %or_ln942_29 = or i1 %xor_ln942_58, i1 %xor_ln942_59

]]></Node>
<StgValue><ssdm name="or_ln942_29"/></StgValue>
</operation>

<operation id="1803" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1553 %xor_ln942_157 = xor i1 %and_ln937_29, i1 %or_ln942_29

]]></Node>
<StgValue><ssdm name="xor_ln942_157"/></StgValue>
</operation>

<operation id="1804" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1554 %underflow_29 = and i1 %xor_ln942_157, i1 %p_Result_156

]]></Node>
<StgValue><ssdm name="underflow_29"/></StgValue>
</operation>

<operation id="1805" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1556 %or_ln392_29 = or i1 %overflow_59, i1 %underflow_29

]]></Node>
<StgValue><ssdm name="or_ln392_29"/></StgValue>
</operation>

<operation id="1806" st_id="21" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1575 %r_V_159 = mul i32 %sext_ln1319_30, i32 %sext_ln1317_30

]]></Node>
<StgValue><ssdm name="r_V_159"/></StgValue>
</operation>

<operation id="1807" st_id="21" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1625 %r_V_160 = mul i32 %sext_ln1319_31, i32 %sext_ln1317_31

]]></Node>
<StgValue><ssdm name="r_V_160"/></StgValue>
</operation>

<operation id="1808" st_id="21" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1683 %r_V_161 = mul i32 %sext_ln1319_32, i32 %sext_ln1317_32

]]></Node>
<StgValue><ssdm name="r_V_161"/></StgValue>
</operation>

<operation id="1809" st_id="21" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1733 %r_V_162 = mul i32 %sext_ln1319_33, i32 %sext_ln1317_33

]]></Node>
<StgValue><ssdm name="r_V_162"/></StgValue>
</operation>

<operation id="1810" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1781 %sext_ln1317_34 = sext i16 %di_V_34

]]></Node>
<StgValue><ssdm name="sext_ln1317_34"/></StgValue>
</operation>

<operation id="1811" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1782 %sext_ln1319_34 = sext i16 %wi_V_34

]]></Node>
<StgValue><ssdm name="sext_ln1319_34"/></StgValue>
</operation>

<operation id="1812" st_id="21" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1783 %r_V_163 = mul i32 %sext_ln1319_34, i32 %sext_ln1317_34

]]></Node>
<StgValue><ssdm name="r_V_163"/></StgValue>
</operation>

<operation id="1813" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1831 %sext_ln1317_35 = sext i16 %di_V_35

]]></Node>
<StgValue><ssdm name="sext_ln1317_35"/></StgValue>
</operation>

<operation id="1814" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1832 %sext_ln1319_35 = sext i16 %wi_V_35

]]></Node>
<StgValue><ssdm name="sext_ln1319_35"/></StgValue>
</operation>

<operation id="1815" st_id="21" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1833 %r_V_164 = mul i32 %sext_ln1319_35, i32 %sext_ln1317_35

]]></Node>
<StgValue><ssdm name="r_V_164"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1816" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1505 %select_ln392_85 = select i1 %overflow_57, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_85"/></StgValue>
</operation>

<operation id="1817" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1507 %tp_V_86 = select i1 %or_ln392_28, i16 %select_ln392_85, i16 %tp_V_85

]]></Node>
<StgValue><ssdm name="tp_V_86"/></StgValue>
</operation>

<operation id="1818" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1509 %sext_ln859_56 = sext i16 %sum_V_56

]]></Node>
<StgValue><ssdm name="sext_ln859_56"/></StgValue>
</operation>

<operation id="1819" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1510 %sext_ln859_57 = sext i16 %tp_V_86

]]></Node>
<StgValue><ssdm name="sext_ln859_57"/></StgValue>
</operation>

<operation id="1820" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1511 %ret_V_28 = add i17 %sext_ln859_57, i17 %sext_ln859_56

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="1821" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1512 %p_Result_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_28, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_154"/></StgValue>
</operation>

<operation id="1822" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1513 %sum_V_57 = add i16 %tp_V_86, i16 %sum_V_56

]]></Node>
<StgValue><ssdm name="sum_V_57"/></StgValue>
</operation>

<operation id="1823" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1514 %p_Result_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_57, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_155"/></StgValue>
</operation>

<operation id="1824" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1515 %xor_ln941_87 = xor i1 %p_Result_154, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_87"/></StgValue>
</operation>

<operation id="1825" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1516 %overflow_58 = and i1 %p_Result_155, i1 %xor_ln941_87

]]></Node>
<StgValue><ssdm name="overflow_58"/></StgValue>
</operation>

<operation id="1826" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1517 %xor_ln348_29 = xor i1 %p_Result_154, i1 %p_Result_155

]]></Node>
<StgValue><ssdm name="xor_ln348_29"/></StgValue>
</operation>

<operation id="1827" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1518 %select_ln392_87 = select i1 %overflow_58, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_87"/></StgValue>
</operation>

<operation id="1828" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1519 %sum_V_58 = select i1 %xor_ln348_29, i16 %select_ln392_87, i16 %sum_V_57

]]></Node>
<StgValue><ssdm name="sum_V_58"/></StgValue>
</operation>

<operation id="1829" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1555 %select_ln392_88 = select i1 %overflow_59, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_88"/></StgValue>
</operation>

<operation id="1830" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1557 %tp_V_89 = select i1 %or_ln392_29, i16 %select_ln392_88, i16 %tp_V_88

]]></Node>
<StgValue><ssdm name="tp_V_89"/></StgValue>
</operation>

<operation id="1831" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1559 %sext_ln859_58 = sext i16 %sum_V_58

]]></Node>
<StgValue><ssdm name="sext_ln859_58"/></StgValue>
</operation>

<operation id="1832" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1560 %sext_ln859_59 = sext i16 %tp_V_89

]]></Node>
<StgValue><ssdm name="sext_ln859_59"/></StgValue>
</operation>

<operation id="1833" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1561 %ret_V_29 = add i17 %sext_ln859_59, i17 %sext_ln859_58

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="1834" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1562 %p_Result_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_29, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_159"/></StgValue>
</operation>

<operation id="1835" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1563 %sum_V_59 = add i16 %tp_V_89, i16 %sum_V_58

]]></Node>
<StgValue><ssdm name="sum_V_59"/></StgValue>
</operation>

<operation id="1836" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1564 %p_Result_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_59, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_160"/></StgValue>
</operation>

<operation id="1837" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1565 %xor_ln941_90 = xor i1 %p_Result_159, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_90"/></StgValue>
</operation>

<operation id="1838" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1566 %overflow_60 = and i1 %p_Result_160, i1 %xor_ln941_90

]]></Node>
<StgValue><ssdm name="overflow_60"/></StgValue>
</operation>

<operation id="1839" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1567 %xor_ln348_30 = xor i1 %p_Result_159, i1 %p_Result_160

]]></Node>
<StgValue><ssdm name="xor_ln348_30"/></StgValue>
</operation>

<operation id="1840" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1568 %select_ln392_90 = select i1 %overflow_60, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_90"/></StgValue>
</operation>

<operation id="1841" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1569 %sum_V_60 = select i1 %xor_ln348_30, i16 %select_ln392_90, i16 %sum_V_59

]]></Node>
<StgValue><ssdm name="sum_V_60"/></StgValue>
</operation>

<operation id="1842" st_id="22" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1575 %r_V_159 = mul i32 %sext_ln1319_30, i32 %sext_ln1317_30

]]></Node>
<StgValue><ssdm name="r_V_159"/></StgValue>
</operation>

<operation id="1843" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1576 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_159, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1844" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1577 %p_Result_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_159, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_161"/></StgValue>
</operation>

<operation id="1845" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1578 %tp_V_90 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_159, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_90"/></StgValue>
</operation>

<operation id="1846" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1579 %p_Result_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_159, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_162"/></StgValue>
</operation>

<operation id="1847" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1580 %tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_159, i32 9

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1848" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1581 %zext_ln423_30 = zext i1 %tmp_285

]]></Node>
<StgValue><ssdm name="zext_ln423_30"/></StgValue>
</operation>

<operation id="1849" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1582 %tp_V_91 = add i16 %zext_ln423_30, i16 %tp_V_90

]]></Node>
<StgValue><ssdm name="tp_V_91"/></StgValue>
</operation>

<operation id="1850" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1583 %p_Result_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_91, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_163"/></StgValue>
</operation>

<operation id="1851" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1584 %xor_ln942_60 = xor i1 %p_Result_163, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_60"/></StgValue>
</operation>

<operation id="1852" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1585 %carry_61 = and i1 %p_Result_162, i1 %xor_ln942_60

]]></Node>
<StgValue><ssdm name="carry_61"/></StgValue>
</operation>

<operation id="1853" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1586 %tmp_266 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_159, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="1854" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1587 %Range2_all_ones_30 = icmp_eq  i5 %tmp_266, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_30"/></StgValue>
</operation>

<operation id="1855" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1588 %tmp_267 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_159, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1856" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1589 %Range1_all_ones_60 = icmp_eq  i6 %tmp_267, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_60"/></StgValue>
</operation>

<operation id="1857" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1590 %Range1_all_zeros_30 = icmp_eq  i6 %tmp_267, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_30"/></StgValue>
</operation>

<operation id="1858" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1591 %deleted_zeros_30 = select i1 %carry_61, i1 %Range1_all_ones_60, i1 %Range1_all_zeros_30

]]></Node>
<StgValue><ssdm name="deleted_zeros_30"/></StgValue>
</operation>

<operation id="1859" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1592 %tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_159, i32 26

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1860" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1593 %xor_ln936_30 = xor i1 %tmp_287, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_30"/></StgValue>
</operation>

<operation id="1861" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1594 %and_ln936_30 = and i1 %Range2_all_ones_30, i1 %xor_ln936_30

]]></Node>
<StgValue><ssdm name="and_ln936_30"/></StgValue>
</operation>

<operation id="1862" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1595 %deleted_ones_60 = select i1 %carry_61, i1 %and_ln936_30, i1 %Range1_all_ones_60

]]></Node>
<StgValue><ssdm name="deleted_ones_60"/></StgValue>
</operation>

<operation id="1863" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1596 %and_ln937_30 = and i1 %carry_61, i1 %Range1_all_ones_60

]]></Node>
<StgValue><ssdm name="and_ln937_30"/></StgValue>
</operation>

<operation id="1864" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1597 %xor_ln941_91 = xor i1 %deleted_zeros_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_91"/></StgValue>
</operation>

<operation id="1865" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1598 %or_ln941_30 = or i1 %p_Result_163, i1 %xor_ln941_91

]]></Node>
<StgValue><ssdm name="or_ln941_30"/></StgValue>
</operation>

<operation id="1866" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1599 %xor_ln941_92 = xor i1 %p_Result_161, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_92"/></StgValue>
</operation>

<operation id="1867" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1600 %overflow_61 = and i1 %or_ln941_30, i1 %xor_ln941_92

]]></Node>
<StgValue><ssdm name="overflow_61"/></StgValue>
</operation>

<operation id="1868" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1601 %xor_ln942_61 = xor i1 %deleted_ones_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_61"/></StgValue>
</operation>

<operation id="1869" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1602 %or_ln942_30 = or i1 %xor_ln942_60, i1 %xor_ln942_61

]]></Node>
<StgValue><ssdm name="or_ln942_30"/></StgValue>
</operation>

<operation id="1870" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1603 %xor_ln942_158 = xor i1 %and_ln937_30, i1 %or_ln942_30

]]></Node>
<StgValue><ssdm name="xor_ln942_158"/></StgValue>
</operation>

<operation id="1871" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1604 %underflow_30 = and i1 %xor_ln942_158, i1 %p_Result_161

]]></Node>
<StgValue><ssdm name="underflow_30"/></StgValue>
</operation>

<operation id="1872" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1606 %or_ln392_30 = or i1 %overflow_61, i1 %underflow_30

]]></Node>
<StgValue><ssdm name="or_ln392_30"/></StgValue>
</operation>

<operation id="1873" st_id="22" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1625 %r_V_160 = mul i32 %sext_ln1319_31, i32 %sext_ln1317_31

]]></Node>
<StgValue><ssdm name="r_V_160"/></StgValue>
</operation>

<operation id="1874" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1626 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_160, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1875" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1627 %p_Result_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_160, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_166"/></StgValue>
</operation>

<operation id="1876" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1628 %tp_V_93 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_160, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_93"/></StgValue>
</operation>

<operation id="1877" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1629 %p_Result_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_160, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_167"/></StgValue>
</operation>

<operation id="1878" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1630 %tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_160, i32 9

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1879" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1631 %zext_ln423_31 = zext i1 %tmp_292

]]></Node>
<StgValue><ssdm name="zext_ln423_31"/></StgValue>
</operation>

<operation id="1880" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1632 %tp_V_94 = add i16 %zext_ln423_31, i16 %tp_V_93

]]></Node>
<StgValue><ssdm name="tp_V_94"/></StgValue>
</operation>

<operation id="1881" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1633 %p_Result_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_94, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_168"/></StgValue>
</operation>

<operation id="1882" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1634 %xor_ln942_62 = xor i1 %p_Result_168, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_62"/></StgValue>
</operation>

<operation id="1883" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1635 %carry_63 = and i1 %p_Result_167, i1 %xor_ln942_62

]]></Node>
<StgValue><ssdm name="carry_63"/></StgValue>
</operation>

<operation id="1884" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1636 %tmp_268 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_160, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1885" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1637 %Range2_all_ones_31 = icmp_eq  i5 %tmp_268, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_31"/></StgValue>
</operation>

<operation id="1886" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1638 %tmp_269 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_160, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1887" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1639 %Range1_all_ones_62 = icmp_eq  i6 %tmp_269, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_62"/></StgValue>
</operation>

<operation id="1888" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1640 %Range1_all_zeros_31 = icmp_eq  i6 %tmp_269, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_31"/></StgValue>
</operation>

<operation id="1889" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1641 %deleted_zeros_31 = select i1 %carry_63, i1 %Range1_all_ones_62, i1 %Range1_all_zeros_31

]]></Node>
<StgValue><ssdm name="deleted_zeros_31"/></StgValue>
</operation>

<operation id="1890" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1642 %tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_160, i32 26

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1891" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1643 %xor_ln936_31 = xor i1 %tmp_294, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_31"/></StgValue>
</operation>

<operation id="1892" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1644 %and_ln936_31 = and i1 %Range2_all_ones_31, i1 %xor_ln936_31

]]></Node>
<StgValue><ssdm name="and_ln936_31"/></StgValue>
</operation>

<operation id="1893" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1645 %deleted_ones_62 = select i1 %carry_63, i1 %and_ln936_31, i1 %Range1_all_ones_62

]]></Node>
<StgValue><ssdm name="deleted_ones_62"/></StgValue>
</operation>

<operation id="1894" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1646 %and_ln937_31 = and i1 %carry_63, i1 %Range1_all_ones_62

]]></Node>
<StgValue><ssdm name="and_ln937_31"/></StgValue>
</operation>

<operation id="1895" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1647 %xor_ln941_94 = xor i1 %deleted_zeros_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_94"/></StgValue>
</operation>

<operation id="1896" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1648 %or_ln941_31 = or i1 %p_Result_168, i1 %xor_ln941_94

]]></Node>
<StgValue><ssdm name="or_ln941_31"/></StgValue>
</operation>

<operation id="1897" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1649 %xor_ln941_95 = xor i1 %p_Result_166, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_95"/></StgValue>
</operation>

<operation id="1898" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1650 %overflow_63 = and i1 %or_ln941_31, i1 %xor_ln941_95

]]></Node>
<StgValue><ssdm name="overflow_63"/></StgValue>
</operation>

<operation id="1899" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1651 %xor_ln942_63 = xor i1 %deleted_ones_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_63"/></StgValue>
</operation>

<operation id="1900" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1652 %or_ln942_31 = or i1 %xor_ln942_62, i1 %xor_ln942_63

]]></Node>
<StgValue><ssdm name="or_ln942_31"/></StgValue>
</operation>

<operation id="1901" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1653 %xor_ln942_159 = xor i1 %and_ln937_31, i1 %or_ln942_31

]]></Node>
<StgValue><ssdm name="xor_ln942_159"/></StgValue>
</operation>

<operation id="1902" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1654 %underflow_31 = and i1 %xor_ln942_159, i1 %p_Result_166

]]></Node>
<StgValue><ssdm name="underflow_31"/></StgValue>
</operation>

<operation id="1903" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1656 %or_ln392_31 = or i1 %overflow_63, i1 %underflow_31

]]></Node>
<StgValue><ssdm name="or_ln392_31"/></StgValue>
</operation>

<operation id="1904" st_id="22" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1683 %r_V_161 = mul i32 %sext_ln1319_32, i32 %sext_ln1317_32

]]></Node>
<StgValue><ssdm name="r_V_161"/></StgValue>
</operation>

<operation id="1905" st_id="22" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1733 %r_V_162 = mul i32 %sext_ln1319_33, i32 %sext_ln1317_33

]]></Node>
<StgValue><ssdm name="r_V_162"/></StgValue>
</operation>

<operation id="1906" st_id="22" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1783 %r_V_163 = mul i32 %sext_ln1319_34, i32 %sext_ln1317_34

]]></Node>
<StgValue><ssdm name="r_V_163"/></StgValue>
</operation>

<operation id="1907" st_id="22" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1833 %r_V_164 = mul i32 %sext_ln1319_35, i32 %sext_ln1317_35

]]></Node>
<StgValue><ssdm name="r_V_164"/></StgValue>
</operation>

<operation id="1908" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1889 %sext_ln1317_36 = sext i16 %di_V_36

]]></Node>
<StgValue><ssdm name="sext_ln1317_36"/></StgValue>
</operation>

<operation id="1909" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1890 %sext_ln1319_36 = sext i16 %wi_V_36

]]></Node>
<StgValue><ssdm name="sext_ln1319_36"/></StgValue>
</operation>

<operation id="1910" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1891 %r_V_165 = mul i32 %sext_ln1319_36, i32 %sext_ln1317_36

]]></Node>
<StgValue><ssdm name="r_V_165"/></StgValue>
</operation>

<operation id="1911" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1939 %sext_ln1317_37 = sext i16 %di_V_37

]]></Node>
<StgValue><ssdm name="sext_ln1317_37"/></StgValue>
</operation>

<operation id="1912" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1940 %sext_ln1319_37 = sext i16 %wi_V_37

]]></Node>
<StgValue><ssdm name="sext_ln1319_37"/></StgValue>
</operation>

<operation id="1913" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1941 %r_V_166 = mul i32 %sext_ln1319_37, i32 %sext_ln1317_37

]]></Node>
<StgValue><ssdm name="r_V_166"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1914" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1605 %select_ln392_91 = select i1 %overflow_61, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_91"/></StgValue>
</operation>

<operation id="1915" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1607 %tp_V_92 = select i1 %or_ln392_30, i16 %select_ln392_91, i16 %tp_V_91

]]></Node>
<StgValue><ssdm name="tp_V_92"/></StgValue>
</operation>

<operation id="1916" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1609 %sext_ln859_60 = sext i16 %sum_V_60

]]></Node>
<StgValue><ssdm name="sext_ln859_60"/></StgValue>
</operation>

<operation id="1917" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1610 %sext_ln859_61 = sext i16 %tp_V_92

]]></Node>
<StgValue><ssdm name="sext_ln859_61"/></StgValue>
</operation>

<operation id="1918" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1611 %ret_V_30 = add i17 %sext_ln859_61, i17 %sext_ln859_60

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="1919" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1612 %p_Result_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_30, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_164"/></StgValue>
</operation>

<operation id="1920" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1613 %sum_V_61 = add i16 %tp_V_92, i16 %sum_V_60

]]></Node>
<StgValue><ssdm name="sum_V_61"/></StgValue>
</operation>

<operation id="1921" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1614 %p_Result_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_61, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_165"/></StgValue>
</operation>

<operation id="1922" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1615 %xor_ln941_93 = xor i1 %p_Result_164, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_93"/></StgValue>
</operation>

<operation id="1923" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1616 %overflow_62 = and i1 %p_Result_165, i1 %xor_ln941_93

]]></Node>
<StgValue><ssdm name="overflow_62"/></StgValue>
</operation>

<operation id="1924" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1617 %xor_ln348_31 = xor i1 %p_Result_164, i1 %p_Result_165

]]></Node>
<StgValue><ssdm name="xor_ln348_31"/></StgValue>
</operation>

<operation id="1925" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1618 %select_ln392_93 = select i1 %overflow_62, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_93"/></StgValue>
</operation>

<operation id="1926" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1619 %sum_V_62 = select i1 %xor_ln348_31, i16 %select_ln392_93, i16 %sum_V_61

]]></Node>
<StgValue><ssdm name="sum_V_62"/></StgValue>
</operation>

<operation id="1927" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1655 %select_ln392_94 = select i1 %overflow_63, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_94"/></StgValue>
</operation>

<operation id="1928" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1657 %tp_V_95 = select i1 %or_ln392_31, i16 %select_ln392_94, i16 %tp_V_94

]]></Node>
<StgValue><ssdm name="tp_V_95"/></StgValue>
</operation>

<operation id="1929" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1659 %sext_ln859_62 = sext i16 %sum_V_62

]]></Node>
<StgValue><ssdm name="sext_ln859_62"/></StgValue>
</operation>

<operation id="1930" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1660 %sext_ln859_63 = sext i16 %tp_V_95

]]></Node>
<StgValue><ssdm name="sext_ln859_63"/></StgValue>
</operation>

<operation id="1931" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1661 %ret_V_31 = add i17 %sext_ln859_63, i17 %sext_ln859_62

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>

<operation id="1932" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1662 %p_Result_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_31, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_169"/></StgValue>
</operation>

<operation id="1933" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1663 %sum_V_63 = add i16 %tp_V_95, i16 %sum_V_62

]]></Node>
<StgValue><ssdm name="sum_V_63"/></StgValue>
</operation>

<operation id="1934" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1664 %p_Result_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_63, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_170"/></StgValue>
</operation>

<operation id="1935" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1665 %xor_ln941_96 = xor i1 %p_Result_169, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_96"/></StgValue>
</operation>

<operation id="1936" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1666 %overflow_64 = and i1 %p_Result_170, i1 %xor_ln941_96

]]></Node>
<StgValue><ssdm name="overflow_64"/></StgValue>
</operation>

<operation id="1937" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1667 %xor_ln348_32 = xor i1 %p_Result_169, i1 %p_Result_170

]]></Node>
<StgValue><ssdm name="xor_ln348_32"/></StgValue>
</operation>

<operation id="1938" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1668 %select_ln392_96 = select i1 %overflow_64, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_96"/></StgValue>
</operation>

<operation id="1939" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1669 %sum_V_64 = select i1 %xor_ln348_32, i16 %select_ln392_96, i16 %sum_V_63

]]></Node>
<StgValue><ssdm name="sum_V_64"/></StgValue>
</operation>

<operation id="1940" st_id="23" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1683 %r_V_161 = mul i32 %sext_ln1319_32, i32 %sext_ln1317_32

]]></Node>
<StgValue><ssdm name="r_V_161"/></StgValue>
</operation>

<operation id="1941" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1684 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_161, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1942" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1685 %p_Result_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_161, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_171"/></StgValue>
</operation>

<operation id="1943" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1686 %tp_V_96 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_161, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_96"/></StgValue>
</operation>

<operation id="1944" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1687 %p_Result_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_161, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_172"/></StgValue>
</operation>

<operation id="1945" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1688 %tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_161, i32 9

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1946" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1689 %zext_ln423_32 = zext i1 %tmp_299

]]></Node>
<StgValue><ssdm name="zext_ln423_32"/></StgValue>
</operation>

<operation id="1947" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1690 %tp_V_97 = add i16 %zext_ln423_32, i16 %tp_V_96

]]></Node>
<StgValue><ssdm name="tp_V_97"/></StgValue>
</operation>

<operation id="1948" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1691 %p_Result_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_97, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_173"/></StgValue>
</operation>

<operation id="1949" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1692 %xor_ln942_64 = xor i1 %p_Result_173, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_64"/></StgValue>
</operation>

<operation id="1950" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1693 %carry_65 = and i1 %p_Result_172, i1 %xor_ln942_64

]]></Node>
<StgValue><ssdm name="carry_65"/></StgValue>
</operation>

<operation id="1951" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1694 %tmp_273 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_161, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="1952" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1695 %Range2_all_ones_32 = icmp_eq  i5 %tmp_273, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_32"/></StgValue>
</operation>

<operation id="1953" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1696 %tmp_274 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_161, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="1954" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1697 %Range1_all_ones_64 = icmp_eq  i6 %tmp_274, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_64"/></StgValue>
</operation>

<operation id="1955" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1698 %Range1_all_zeros_32 = icmp_eq  i6 %tmp_274, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_32"/></StgValue>
</operation>

<operation id="1956" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1699 %deleted_zeros_32 = select i1 %carry_65, i1 %Range1_all_ones_64, i1 %Range1_all_zeros_32

]]></Node>
<StgValue><ssdm name="deleted_zeros_32"/></StgValue>
</operation>

<operation id="1957" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1700 %tmp_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_161, i32 26

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="1958" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1701 %xor_ln936_32 = xor i1 %tmp_301, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_32"/></StgValue>
</operation>

<operation id="1959" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1702 %and_ln936_32 = and i1 %Range2_all_ones_32, i1 %xor_ln936_32

]]></Node>
<StgValue><ssdm name="and_ln936_32"/></StgValue>
</operation>

<operation id="1960" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1703 %deleted_ones_64 = select i1 %carry_65, i1 %and_ln936_32, i1 %Range1_all_ones_64

]]></Node>
<StgValue><ssdm name="deleted_ones_64"/></StgValue>
</operation>

<operation id="1961" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1704 %and_ln937_32 = and i1 %carry_65, i1 %Range1_all_ones_64

]]></Node>
<StgValue><ssdm name="and_ln937_32"/></StgValue>
</operation>

<operation id="1962" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1705 %xor_ln941_97 = xor i1 %deleted_zeros_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_97"/></StgValue>
</operation>

<operation id="1963" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1706 %or_ln941_32 = or i1 %p_Result_173, i1 %xor_ln941_97

]]></Node>
<StgValue><ssdm name="or_ln941_32"/></StgValue>
</operation>

<operation id="1964" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1707 %xor_ln941_98 = xor i1 %p_Result_171, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_98"/></StgValue>
</operation>

<operation id="1965" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1708 %overflow_65 = and i1 %or_ln941_32, i1 %xor_ln941_98

]]></Node>
<StgValue><ssdm name="overflow_65"/></StgValue>
</operation>

<operation id="1966" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1709 %xor_ln942_65 = xor i1 %deleted_ones_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_65"/></StgValue>
</operation>

<operation id="1967" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1710 %or_ln942_32 = or i1 %xor_ln942_64, i1 %xor_ln942_65

]]></Node>
<StgValue><ssdm name="or_ln942_32"/></StgValue>
</operation>

<operation id="1968" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1711 %xor_ln942_160 = xor i1 %and_ln937_32, i1 %or_ln942_32

]]></Node>
<StgValue><ssdm name="xor_ln942_160"/></StgValue>
</operation>

<operation id="1969" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1712 %underflow_32 = and i1 %xor_ln942_160, i1 %p_Result_171

]]></Node>
<StgValue><ssdm name="underflow_32"/></StgValue>
</operation>

<operation id="1970" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1714 %or_ln392_32 = or i1 %overflow_65, i1 %underflow_32

]]></Node>
<StgValue><ssdm name="or_ln392_32"/></StgValue>
</operation>

<operation id="1971" st_id="23" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1733 %r_V_162 = mul i32 %sext_ln1319_33, i32 %sext_ln1317_33

]]></Node>
<StgValue><ssdm name="r_V_162"/></StgValue>
</operation>

<operation id="1972" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1734 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_162, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="1973" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1735 %p_Result_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_162, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_176"/></StgValue>
</operation>

<operation id="1974" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1736 %tp_V_99 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_162, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_99"/></StgValue>
</operation>

<operation id="1975" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1737 %p_Result_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_162, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_177"/></StgValue>
</operation>

<operation id="1976" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1738 %tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_162, i32 9

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1977" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1739 %zext_ln423_33 = zext i1 %tmp_306

]]></Node>
<StgValue><ssdm name="zext_ln423_33"/></StgValue>
</operation>

<operation id="1978" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1740 %tp_V_100 = add i16 %zext_ln423_33, i16 %tp_V_99

]]></Node>
<StgValue><ssdm name="tp_V_100"/></StgValue>
</operation>

<operation id="1979" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1741 %p_Result_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_100, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_178"/></StgValue>
</operation>

<operation id="1980" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1742 %xor_ln942_66 = xor i1 %p_Result_178, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_66"/></StgValue>
</operation>

<operation id="1981" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1743 %carry_67 = and i1 %p_Result_177, i1 %xor_ln942_66

]]></Node>
<StgValue><ssdm name="carry_67"/></StgValue>
</operation>

<operation id="1982" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1744 %tmp_275 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_162, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="1983" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1745 %Range2_all_ones_33 = icmp_eq  i5 %tmp_275, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_33"/></StgValue>
</operation>

<operation id="1984" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1746 %tmp_283 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_162, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="1985" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1747 %Range1_all_ones_66 = icmp_eq  i6 %tmp_283, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_66"/></StgValue>
</operation>

<operation id="1986" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1748 %Range1_all_zeros_33 = icmp_eq  i6 %tmp_283, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_33"/></StgValue>
</operation>

<operation id="1987" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1749 %deleted_zeros_33 = select i1 %carry_67, i1 %Range1_all_ones_66, i1 %Range1_all_zeros_33

]]></Node>
<StgValue><ssdm name="deleted_zeros_33"/></StgValue>
</operation>

<operation id="1988" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1750 %tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_162, i32 26

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="1989" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1751 %xor_ln936_33 = xor i1 %tmp_308, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_33"/></StgValue>
</operation>

<operation id="1990" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1752 %and_ln936_33 = and i1 %Range2_all_ones_33, i1 %xor_ln936_33

]]></Node>
<StgValue><ssdm name="and_ln936_33"/></StgValue>
</operation>

<operation id="1991" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1753 %deleted_ones_66 = select i1 %carry_67, i1 %and_ln936_33, i1 %Range1_all_ones_66

]]></Node>
<StgValue><ssdm name="deleted_ones_66"/></StgValue>
</operation>

<operation id="1992" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1754 %and_ln937_33 = and i1 %carry_67, i1 %Range1_all_ones_66

]]></Node>
<StgValue><ssdm name="and_ln937_33"/></StgValue>
</operation>

<operation id="1993" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1755 %xor_ln941_100 = xor i1 %deleted_zeros_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_100"/></StgValue>
</operation>

<operation id="1994" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1756 %or_ln941_33 = or i1 %p_Result_178, i1 %xor_ln941_100

]]></Node>
<StgValue><ssdm name="or_ln941_33"/></StgValue>
</operation>

<operation id="1995" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1757 %xor_ln941_101 = xor i1 %p_Result_176, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_101"/></StgValue>
</operation>

<operation id="1996" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1758 %overflow_67 = and i1 %or_ln941_33, i1 %xor_ln941_101

]]></Node>
<StgValue><ssdm name="overflow_67"/></StgValue>
</operation>

<operation id="1997" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1759 %xor_ln942_67 = xor i1 %deleted_ones_66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_67"/></StgValue>
</operation>

<operation id="1998" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1760 %or_ln942_33 = or i1 %xor_ln942_66, i1 %xor_ln942_67

]]></Node>
<StgValue><ssdm name="or_ln942_33"/></StgValue>
</operation>

<operation id="1999" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1761 %xor_ln942_161 = xor i1 %and_ln937_33, i1 %or_ln942_33

]]></Node>
<StgValue><ssdm name="xor_ln942_161"/></StgValue>
</operation>

<operation id="2000" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1762 %underflow_33 = and i1 %xor_ln942_161, i1 %p_Result_176

]]></Node>
<StgValue><ssdm name="underflow_33"/></StgValue>
</operation>

<operation id="2001" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1764 %or_ln392_33 = or i1 %overflow_67, i1 %underflow_33

]]></Node>
<StgValue><ssdm name="or_ln392_33"/></StgValue>
</operation>

<operation id="2002" st_id="23" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1783 %r_V_163 = mul i32 %sext_ln1319_34, i32 %sext_ln1317_34

]]></Node>
<StgValue><ssdm name="r_V_163"/></StgValue>
</operation>

<operation id="2003" st_id="23" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1833 %r_V_164 = mul i32 %sext_ln1319_35, i32 %sext_ln1317_35

]]></Node>
<StgValue><ssdm name="r_V_164"/></StgValue>
</operation>

<operation id="2004" st_id="23" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1891 %r_V_165 = mul i32 %sext_ln1319_36, i32 %sext_ln1317_36

]]></Node>
<StgValue><ssdm name="r_V_165"/></StgValue>
</operation>

<operation id="2005" st_id="23" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1941 %r_V_166 = mul i32 %sext_ln1319_37, i32 %sext_ln1317_37

]]></Node>
<StgValue><ssdm name="r_V_166"/></StgValue>
</operation>

<operation id="2006" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1989 %sext_ln1317_38 = sext i16 %di_V_38

]]></Node>
<StgValue><ssdm name="sext_ln1317_38"/></StgValue>
</operation>

<operation id="2007" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1990 %sext_ln1319_38 = sext i16 %wi_V_38

]]></Node>
<StgValue><ssdm name="sext_ln1319_38"/></StgValue>
</operation>

<operation id="2008" st_id="23" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1991 %r_V_167 = mul i32 %sext_ln1319_38, i32 %sext_ln1317_38

]]></Node>
<StgValue><ssdm name="r_V_167"/></StgValue>
</operation>

<operation id="2009" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2039 %sext_ln1317_39 = sext i16 %di_V_39

]]></Node>
<StgValue><ssdm name="sext_ln1317_39"/></StgValue>
</operation>

<operation id="2010" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2040 %sext_ln1319_39 = sext i16 %wi_V_39

]]></Node>
<StgValue><ssdm name="sext_ln1319_39"/></StgValue>
</operation>

<operation id="2011" st_id="23" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2041 %r_V_168 = mul i32 %sext_ln1319_39, i32 %sext_ln1317_39

]]></Node>
<StgValue><ssdm name="r_V_168"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="2012" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1713 %select_ln392_97 = select i1 %overflow_65, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_97"/></StgValue>
</operation>

<operation id="2013" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1715 %tp_V_98 = select i1 %or_ln392_32, i16 %select_ln392_97, i16 %tp_V_97

]]></Node>
<StgValue><ssdm name="tp_V_98"/></StgValue>
</operation>

<operation id="2014" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1717 %sext_ln859_64 = sext i16 %sum_V_64

]]></Node>
<StgValue><ssdm name="sext_ln859_64"/></StgValue>
</operation>

<operation id="2015" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1718 %sext_ln859_65 = sext i16 %tp_V_98

]]></Node>
<StgValue><ssdm name="sext_ln859_65"/></StgValue>
</operation>

<operation id="2016" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1719 %ret_V_32 = add i17 %sext_ln859_65, i17 %sext_ln859_64

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>

<operation id="2017" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1720 %p_Result_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_32, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_174"/></StgValue>
</operation>

<operation id="2018" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1721 %sum_V_65 = add i16 %tp_V_98, i16 %sum_V_64

]]></Node>
<StgValue><ssdm name="sum_V_65"/></StgValue>
</operation>

<operation id="2019" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1722 %p_Result_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_65, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_175"/></StgValue>
</operation>

<operation id="2020" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1723 %xor_ln941_99 = xor i1 %p_Result_174, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_99"/></StgValue>
</operation>

<operation id="2021" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1724 %overflow_66 = and i1 %p_Result_175, i1 %xor_ln941_99

]]></Node>
<StgValue><ssdm name="overflow_66"/></StgValue>
</operation>

<operation id="2022" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1725 %xor_ln348_33 = xor i1 %p_Result_174, i1 %p_Result_175

]]></Node>
<StgValue><ssdm name="xor_ln348_33"/></StgValue>
</operation>

<operation id="2023" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1726 %select_ln392_99 = select i1 %overflow_66, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_99"/></StgValue>
</operation>

<operation id="2024" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1727 %sum_V_66 = select i1 %xor_ln348_33, i16 %select_ln392_99, i16 %sum_V_65

]]></Node>
<StgValue><ssdm name="sum_V_66"/></StgValue>
</operation>

<operation id="2025" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1763 %select_ln392_100 = select i1 %overflow_67, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_100"/></StgValue>
</operation>

<operation id="2026" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1765 %tp_V_101 = select i1 %or_ln392_33, i16 %select_ln392_100, i16 %tp_V_100

]]></Node>
<StgValue><ssdm name="tp_V_101"/></StgValue>
</operation>

<operation id="2027" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1767 %sext_ln859_66 = sext i16 %sum_V_66

]]></Node>
<StgValue><ssdm name="sext_ln859_66"/></StgValue>
</operation>

<operation id="2028" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1768 %sext_ln859_67 = sext i16 %tp_V_101

]]></Node>
<StgValue><ssdm name="sext_ln859_67"/></StgValue>
</operation>

<operation id="2029" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1769 %ret_V_33 = add i17 %sext_ln859_67, i17 %sext_ln859_66

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="2030" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1770 %p_Result_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_33, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_179"/></StgValue>
</operation>

<operation id="2031" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1771 %sum_V_67 = add i16 %tp_V_101, i16 %sum_V_66

]]></Node>
<StgValue><ssdm name="sum_V_67"/></StgValue>
</operation>

<operation id="2032" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1772 %p_Result_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_67, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_180"/></StgValue>
</operation>

<operation id="2033" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1773 %xor_ln941_102 = xor i1 %p_Result_179, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_102"/></StgValue>
</operation>

<operation id="2034" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1774 %overflow_68 = and i1 %p_Result_180, i1 %xor_ln941_102

]]></Node>
<StgValue><ssdm name="overflow_68"/></StgValue>
</operation>

<operation id="2035" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1775 %xor_ln348_34 = xor i1 %p_Result_179, i1 %p_Result_180

]]></Node>
<StgValue><ssdm name="xor_ln348_34"/></StgValue>
</operation>

<operation id="2036" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1776 %select_ln392_102 = select i1 %overflow_68, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_102"/></StgValue>
</operation>

<operation id="2037" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1777 %sum_V_68 = select i1 %xor_ln348_34, i16 %select_ln392_102, i16 %sum_V_67

]]></Node>
<StgValue><ssdm name="sum_V_68"/></StgValue>
</operation>

<operation id="2038" st_id="24" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1783 %r_V_163 = mul i32 %sext_ln1319_34, i32 %sext_ln1317_34

]]></Node>
<StgValue><ssdm name="r_V_163"/></StgValue>
</operation>

<operation id="2039" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1784 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_163, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2040" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1785 %p_Result_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_163, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_181"/></StgValue>
</operation>

<operation id="2041" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1786 %tp_V_102 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_163, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_102"/></StgValue>
</operation>

<operation id="2042" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1787 %p_Result_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_163, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_182"/></StgValue>
</operation>

<operation id="2043" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1788 %tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_163, i32 9

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="2044" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1789 %zext_ln423_34 = zext i1 %tmp_313

]]></Node>
<StgValue><ssdm name="zext_ln423_34"/></StgValue>
</operation>

<operation id="2045" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1790 %tp_V_103 = add i16 %zext_ln423_34, i16 %tp_V_102

]]></Node>
<StgValue><ssdm name="tp_V_103"/></StgValue>
</operation>

<operation id="2046" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1791 %p_Result_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_103, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_183"/></StgValue>
</operation>

<operation id="2047" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1792 %xor_ln942_68 = xor i1 %p_Result_183, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_68"/></StgValue>
</operation>

<operation id="2048" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1793 %carry_69 = and i1 %p_Result_182, i1 %xor_ln942_68

]]></Node>
<StgValue><ssdm name="carry_69"/></StgValue>
</operation>

<operation id="2049" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1794 %tmp_284 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_163, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="2050" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1795 %Range2_all_ones_34 = icmp_eq  i5 %tmp_284, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_34"/></StgValue>
</operation>

<operation id="2051" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1796 %tmp_286 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_163, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="2052" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1797 %Range1_all_ones_68 = icmp_eq  i6 %tmp_286, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_68"/></StgValue>
</operation>

<operation id="2053" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1798 %Range1_all_zeros_34 = icmp_eq  i6 %tmp_286, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_34"/></StgValue>
</operation>

<operation id="2054" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1799 %deleted_zeros_34 = select i1 %carry_69, i1 %Range1_all_ones_68, i1 %Range1_all_zeros_34

]]></Node>
<StgValue><ssdm name="deleted_zeros_34"/></StgValue>
</operation>

<operation id="2055" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1800 %tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_163, i32 26

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="2056" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1801 %xor_ln936_34 = xor i1 %tmp_315, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_34"/></StgValue>
</operation>

<operation id="2057" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1802 %and_ln936_34 = and i1 %Range2_all_ones_34, i1 %xor_ln936_34

]]></Node>
<StgValue><ssdm name="and_ln936_34"/></StgValue>
</operation>

<operation id="2058" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1803 %deleted_ones_68 = select i1 %carry_69, i1 %and_ln936_34, i1 %Range1_all_ones_68

]]></Node>
<StgValue><ssdm name="deleted_ones_68"/></StgValue>
</operation>

<operation id="2059" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1804 %and_ln937_34 = and i1 %carry_69, i1 %Range1_all_ones_68

]]></Node>
<StgValue><ssdm name="and_ln937_34"/></StgValue>
</operation>

<operation id="2060" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1805 %xor_ln941_103 = xor i1 %deleted_zeros_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_103"/></StgValue>
</operation>

<operation id="2061" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1806 %or_ln941_34 = or i1 %p_Result_183, i1 %xor_ln941_103

]]></Node>
<StgValue><ssdm name="or_ln941_34"/></StgValue>
</operation>

<operation id="2062" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1807 %xor_ln941_104 = xor i1 %p_Result_181, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_104"/></StgValue>
</operation>

<operation id="2063" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1808 %overflow_69 = and i1 %or_ln941_34, i1 %xor_ln941_104

]]></Node>
<StgValue><ssdm name="overflow_69"/></StgValue>
</operation>

<operation id="2064" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1809 %xor_ln942_69 = xor i1 %deleted_ones_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_69"/></StgValue>
</operation>

<operation id="2065" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1810 %or_ln942_34 = or i1 %xor_ln942_68, i1 %xor_ln942_69

]]></Node>
<StgValue><ssdm name="or_ln942_34"/></StgValue>
</operation>

<operation id="2066" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1811 %xor_ln942_162 = xor i1 %and_ln937_34, i1 %or_ln942_34

]]></Node>
<StgValue><ssdm name="xor_ln942_162"/></StgValue>
</operation>

<operation id="2067" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1812 %underflow_34 = and i1 %xor_ln942_162, i1 %p_Result_181

]]></Node>
<StgValue><ssdm name="underflow_34"/></StgValue>
</operation>

<operation id="2068" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1814 %or_ln392_34 = or i1 %overflow_69, i1 %underflow_34

]]></Node>
<StgValue><ssdm name="or_ln392_34"/></StgValue>
</operation>

<operation id="2069" st_id="24" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1833 %r_V_164 = mul i32 %sext_ln1319_35, i32 %sext_ln1317_35

]]></Node>
<StgValue><ssdm name="r_V_164"/></StgValue>
</operation>

<operation id="2070" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1834 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_164, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2071" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1835 %p_Result_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_164, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_186"/></StgValue>
</operation>

<operation id="2072" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1836 %tp_V_105 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_164, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_105"/></StgValue>
</operation>

<operation id="2073" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1837 %p_Result_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_164, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_187"/></StgValue>
</operation>

<operation id="2074" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1838 %tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_164, i32 9

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="2075" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1839 %zext_ln423_35 = zext i1 %tmp_320

]]></Node>
<StgValue><ssdm name="zext_ln423_35"/></StgValue>
</operation>

<operation id="2076" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1840 %tp_V_106 = add i16 %zext_ln423_35, i16 %tp_V_105

]]></Node>
<StgValue><ssdm name="tp_V_106"/></StgValue>
</operation>

<operation id="2077" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1841 %p_Result_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_106, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_188"/></StgValue>
</operation>

<operation id="2078" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1842 %xor_ln942_70 = xor i1 %p_Result_188, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_70"/></StgValue>
</operation>

<operation id="2079" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1843 %carry_71 = and i1 %p_Result_187, i1 %xor_ln942_70

]]></Node>
<StgValue><ssdm name="carry_71"/></StgValue>
</operation>

<operation id="2080" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1844 %tmp_288 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_164, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="2081" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1845 %Range2_all_ones_35 = icmp_eq  i5 %tmp_288, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_35"/></StgValue>
</operation>

<operation id="2082" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1846 %tmp_289 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_164, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2083" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1847 %Range1_all_ones_70 = icmp_eq  i6 %tmp_289, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_70"/></StgValue>
</operation>

<operation id="2084" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1848 %Range1_all_zeros_35 = icmp_eq  i6 %tmp_289, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_35"/></StgValue>
</operation>

<operation id="2085" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1849 %deleted_zeros_35 = select i1 %carry_71, i1 %Range1_all_ones_70, i1 %Range1_all_zeros_35

]]></Node>
<StgValue><ssdm name="deleted_zeros_35"/></StgValue>
</operation>

<operation id="2086" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1850 %tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_164, i32 26

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="2087" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1851 %xor_ln936_35 = xor i1 %tmp_322, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_35"/></StgValue>
</operation>

<operation id="2088" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1852 %and_ln936_35 = and i1 %Range2_all_ones_35, i1 %xor_ln936_35

]]></Node>
<StgValue><ssdm name="and_ln936_35"/></StgValue>
</operation>

<operation id="2089" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1853 %deleted_ones_70 = select i1 %carry_71, i1 %and_ln936_35, i1 %Range1_all_ones_70

]]></Node>
<StgValue><ssdm name="deleted_ones_70"/></StgValue>
</operation>

<operation id="2090" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1854 %and_ln937_35 = and i1 %carry_71, i1 %Range1_all_ones_70

]]></Node>
<StgValue><ssdm name="and_ln937_35"/></StgValue>
</operation>

<operation id="2091" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1855 %xor_ln941_106 = xor i1 %deleted_zeros_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_106"/></StgValue>
</operation>

<operation id="2092" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1856 %or_ln941_35 = or i1 %p_Result_188, i1 %xor_ln941_106

]]></Node>
<StgValue><ssdm name="or_ln941_35"/></StgValue>
</operation>

<operation id="2093" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1857 %xor_ln941_107 = xor i1 %p_Result_186, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_107"/></StgValue>
</operation>

<operation id="2094" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1858 %overflow_71 = and i1 %or_ln941_35, i1 %xor_ln941_107

]]></Node>
<StgValue><ssdm name="overflow_71"/></StgValue>
</operation>

<operation id="2095" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1859 %xor_ln942_71 = xor i1 %deleted_ones_70, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_71"/></StgValue>
</operation>

<operation id="2096" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1860 %or_ln942_35 = or i1 %xor_ln942_70, i1 %xor_ln942_71

]]></Node>
<StgValue><ssdm name="or_ln942_35"/></StgValue>
</operation>

<operation id="2097" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1861 %xor_ln942_163 = xor i1 %and_ln937_35, i1 %or_ln942_35

]]></Node>
<StgValue><ssdm name="xor_ln942_163"/></StgValue>
</operation>

<operation id="2098" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1862 %underflow_35 = and i1 %xor_ln942_163, i1 %p_Result_186

]]></Node>
<StgValue><ssdm name="underflow_35"/></StgValue>
</operation>

<operation id="2099" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1864 %or_ln392_35 = or i1 %overflow_71, i1 %underflow_35

]]></Node>
<StgValue><ssdm name="or_ln392_35"/></StgValue>
</operation>

<operation id="2100" st_id="24" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1891 %r_V_165 = mul i32 %sext_ln1319_36, i32 %sext_ln1317_36

]]></Node>
<StgValue><ssdm name="r_V_165"/></StgValue>
</operation>

<operation id="2101" st_id="24" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1941 %r_V_166 = mul i32 %sext_ln1319_37, i32 %sext_ln1317_37

]]></Node>
<StgValue><ssdm name="r_V_166"/></StgValue>
</operation>

<operation id="2102" st_id="24" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1991 %r_V_167 = mul i32 %sext_ln1319_38, i32 %sext_ln1317_38

]]></Node>
<StgValue><ssdm name="r_V_167"/></StgValue>
</operation>

<operation id="2103" st_id="24" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2041 %r_V_168 = mul i32 %sext_ln1319_39, i32 %sext_ln1317_39

]]></Node>
<StgValue><ssdm name="r_V_168"/></StgValue>
</operation>

<operation id="2104" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2097 %sext_ln1317_40 = sext i16 %di_V_40

]]></Node>
<StgValue><ssdm name="sext_ln1317_40"/></StgValue>
</operation>

<operation id="2105" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2098 %sext_ln1319_40 = sext i16 %wi_V_40

]]></Node>
<StgValue><ssdm name="sext_ln1319_40"/></StgValue>
</operation>

<operation id="2106" st_id="24" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2099 %r_V_169 = mul i32 %sext_ln1319_40, i32 %sext_ln1317_40

]]></Node>
<StgValue><ssdm name="r_V_169"/></StgValue>
</operation>

<operation id="2107" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2147 %sext_ln1317_41 = sext i16 %di_V_41

]]></Node>
<StgValue><ssdm name="sext_ln1317_41"/></StgValue>
</operation>

<operation id="2108" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2148 %sext_ln1319_41 = sext i16 %wi_V_41

]]></Node>
<StgValue><ssdm name="sext_ln1319_41"/></StgValue>
</operation>

<operation id="2109" st_id="24" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2149 %r_V_170 = mul i32 %sext_ln1319_41, i32 %sext_ln1317_41

]]></Node>
<StgValue><ssdm name="r_V_170"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="2110" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1813 %select_ln392_103 = select i1 %overflow_69, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_103"/></StgValue>
</operation>

<operation id="2111" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1815 %tp_V_104 = select i1 %or_ln392_34, i16 %select_ln392_103, i16 %tp_V_103

]]></Node>
<StgValue><ssdm name="tp_V_104"/></StgValue>
</operation>

<operation id="2112" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1817 %sext_ln859_68 = sext i16 %sum_V_68

]]></Node>
<StgValue><ssdm name="sext_ln859_68"/></StgValue>
</operation>

<operation id="2113" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1818 %sext_ln859_69 = sext i16 %tp_V_104

]]></Node>
<StgValue><ssdm name="sext_ln859_69"/></StgValue>
</operation>

<operation id="2114" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1819 %ret_V_34 = add i17 %sext_ln859_69, i17 %sext_ln859_68

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="2115" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1820 %p_Result_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_34, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_184"/></StgValue>
</operation>

<operation id="2116" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1821 %sum_V_69 = add i16 %tp_V_104, i16 %sum_V_68

]]></Node>
<StgValue><ssdm name="sum_V_69"/></StgValue>
</operation>

<operation id="2117" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1822 %p_Result_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_69, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_185"/></StgValue>
</operation>

<operation id="2118" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1823 %xor_ln941_105 = xor i1 %p_Result_184, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_105"/></StgValue>
</operation>

<operation id="2119" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1824 %overflow_70 = and i1 %p_Result_185, i1 %xor_ln941_105

]]></Node>
<StgValue><ssdm name="overflow_70"/></StgValue>
</operation>

<operation id="2120" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1825 %xor_ln348_35 = xor i1 %p_Result_184, i1 %p_Result_185

]]></Node>
<StgValue><ssdm name="xor_ln348_35"/></StgValue>
</operation>

<operation id="2121" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1826 %select_ln392_105 = select i1 %overflow_70, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_105"/></StgValue>
</operation>

<operation id="2122" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1827 %sum_V_70 = select i1 %xor_ln348_35, i16 %select_ln392_105, i16 %sum_V_69

]]></Node>
<StgValue><ssdm name="sum_V_70"/></StgValue>
</operation>

<operation id="2123" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1863 %select_ln392_106 = select i1 %overflow_71, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_106"/></StgValue>
</operation>

<operation id="2124" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1865 %tp_V_107 = select i1 %or_ln392_35, i16 %select_ln392_106, i16 %tp_V_106

]]></Node>
<StgValue><ssdm name="tp_V_107"/></StgValue>
</operation>

<operation id="2125" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1867 %sext_ln859_70 = sext i16 %sum_V_70

]]></Node>
<StgValue><ssdm name="sext_ln859_70"/></StgValue>
</operation>

<operation id="2126" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1868 %sext_ln859_71 = sext i16 %tp_V_107

]]></Node>
<StgValue><ssdm name="sext_ln859_71"/></StgValue>
</operation>

<operation id="2127" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1869 %ret_V_35 = add i17 %sext_ln859_71, i17 %sext_ln859_70

]]></Node>
<StgValue><ssdm name="ret_V_35"/></StgValue>
</operation>

<operation id="2128" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1870 %p_Result_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_35, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_189"/></StgValue>
</operation>

<operation id="2129" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1871 %sum_V_71 = add i16 %tp_V_107, i16 %sum_V_70

]]></Node>
<StgValue><ssdm name="sum_V_71"/></StgValue>
</operation>

<operation id="2130" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1872 %p_Result_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_71, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_190"/></StgValue>
</operation>

<operation id="2131" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1873 %xor_ln941_108 = xor i1 %p_Result_189, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_108"/></StgValue>
</operation>

<operation id="2132" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1874 %overflow_72 = and i1 %p_Result_190, i1 %xor_ln941_108

]]></Node>
<StgValue><ssdm name="overflow_72"/></StgValue>
</operation>

<operation id="2133" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1875 %xor_ln348_36 = xor i1 %p_Result_189, i1 %p_Result_190

]]></Node>
<StgValue><ssdm name="xor_ln348_36"/></StgValue>
</operation>

<operation id="2134" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1876 %select_ln392_108 = select i1 %overflow_72, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_108"/></StgValue>
</operation>

<operation id="2135" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1877 %sum_V_72 = select i1 %xor_ln348_36, i16 %select_ln392_108, i16 %sum_V_71

]]></Node>
<StgValue><ssdm name="sum_V_72"/></StgValue>
</operation>

<operation id="2136" st_id="25" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1891 %r_V_165 = mul i32 %sext_ln1319_36, i32 %sext_ln1317_36

]]></Node>
<StgValue><ssdm name="r_V_165"/></StgValue>
</operation>

<operation id="2137" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1892 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_165, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2138" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1893 %p_Result_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_165, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_191"/></StgValue>
</operation>

<operation id="2139" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1894 %tp_V_108 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_165, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_108"/></StgValue>
</operation>

<operation id="2140" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1895 %p_Result_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_165, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_192"/></StgValue>
</operation>

<operation id="2141" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1896 %tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_165, i32 9

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="2142" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1897 %zext_ln423_36 = zext i1 %tmp_327

]]></Node>
<StgValue><ssdm name="zext_ln423_36"/></StgValue>
</operation>

<operation id="2143" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1898 %tp_V_109 = add i16 %zext_ln423_36, i16 %tp_V_108

]]></Node>
<StgValue><ssdm name="tp_V_109"/></StgValue>
</operation>

<operation id="2144" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1899 %p_Result_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_109, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_193"/></StgValue>
</operation>

<operation id="2145" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1900 %xor_ln942_72 = xor i1 %p_Result_193, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_72"/></StgValue>
</operation>

<operation id="2146" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1901 %carry_73 = and i1 %p_Result_192, i1 %xor_ln942_72

]]></Node>
<StgValue><ssdm name="carry_73"/></StgValue>
</operation>

<operation id="2147" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1902 %tmp_290 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_165, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="2148" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1903 %Range2_all_ones_36 = icmp_eq  i5 %tmp_290, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_36"/></StgValue>
</operation>

<operation id="2149" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1904 %tmp_291 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_165, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="2150" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1905 %Range1_all_ones_72 = icmp_eq  i6 %tmp_291, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_72"/></StgValue>
</operation>

<operation id="2151" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1906 %Range1_all_zeros_36 = icmp_eq  i6 %tmp_291, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_36"/></StgValue>
</operation>

<operation id="2152" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1907 %deleted_zeros_36 = select i1 %carry_73, i1 %Range1_all_ones_72, i1 %Range1_all_zeros_36

]]></Node>
<StgValue><ssdm name="deleted_zeros_36"/></StgValue>
</operation>

<operation id="2153" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1908 %tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_165, i32 26

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="2154" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1909 %xor_ln936_36 = xor i1 %tmp_329, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_36"/></StgValue>
</operation>

<operation id="2155" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1910 %and_ln936_36 = and i1 %Range2_all_ones_36, i1 %xor_ln936_36

]]></Node>
<StgValue><ssdm name="and_ln936_36"/></StgValue>
</operation>

<operation id="2156" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1911 %deleted_ones_72 = select i1 %carry_73, i1 %and_ln936_36, i1 %Range1_all_ones_72

]]></Node>
<StgValue><ssdm name="deleted_ones_72"/></StgValue>
</operation>

<operation id="2157" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1912 %and_ln937_36 = and i1 %carry_73, i1 %Range1_all_ones_72

]]></Node>
<StgValue><ssdm name="and_ln937_36"/></StgValue>
</operation>

<operation id="2158" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1913 %xor_ln941_109 = xor i1 %deleted_zeros_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_109"/></StgValue>
</operation>

<operation id="2159" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1914 %or_ln941_36 = or i1 %p_Result_193, i1 %xor_ln941_109

]]></Node>
<StgValue><ssdm name="or_ln941_36"/></StgValue>
</operation>

<operation id="2160" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1915 %xor_ln941_110 = xor i1 %p_Result_191, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_110"/></StgValue>
</operation>

<operation id="2161" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1916 %overflow_73 = and i1 %or_ln941_36, i1 %xor_ln941_110

]]></Node>
<StgValue><ssdm name="overflow_73"/></StgValue>
</operation>

<operation id="2162" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1917 %xor_ln942_73 = xor i1 %deleted_ones_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_73"/></StgValue>
</operation>

<operation id="2163" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1918 %or_ln942_36 = or i1 %xor_ln942_72, i1 %xor_ln942_73

]]></Node>
<StgValue><ssdm name="or_ln942_36"/></StgValue>
</operation>

<operation id="2164" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1919 %xor_ln942_164 = xor i1 %and_ln937_36, i1 %or_ln942_36

]]></Node>
<StgValue><ssdm name="xor_ln942_164"/></StgValue>
</operation>

<operation id="2165" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1920 %underflow_36 = and i1 %xor_ln942_164, i1 %p_Result_191

]]></Node>
<StgValue><ssdm name="underflow_36"/></StgValue>
</operation>

<operation id="2166" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1922 %or_ln392_36 = or i1 %overflow_73, i1 %underflow_36

]]></Node>
<StgValue><ssdm name="or_ln392_36"/></StgValue>
</operation>

<operation id="2167" st_id="25" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1941 %r_V_166 = mul i32 %sext_ln1319_37, i32 %sext_ln1317_37

]]></Node>
<StgValue><ssdm name="r_V_166"/></StgValue>
</operation>

<operation id="2168" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1942 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_166, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2169" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1943 %p_Result_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_166, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_196"/></StgValue>
</operation>

<operation id="2170" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1944 %tp_V_111 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_166, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_111"/></StgValue>
</operation>

<operation id="2171" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1945 %p_Result_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_166, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_197"/></StgValue>
</operation>

<operation id="2172" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1946 %tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_166, i32 9

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="2173" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1947 %zext_ln423_37 = zext i1 %tmp_334

]]></Node>
<StgValue><ssdm name="zext_ln423_37"/></StgValue>
</operation>

<operation id="2174" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1948 %tp_V_112 = add i16 %zext_ln423_37, i16 %tp_V_111

]]></Node>
<StgValue><ssdm name="tp_V_112"/></StgValue>
</operation>

<operation id="2175" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1949 %p_Result_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_112, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_198"/></StgValue>
</operation>

<operation id="2176" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1950 %xor_ln942_74 = xor i1 %p_Result_198, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_74"/></StgValue>
</operation>

<operation id="2177" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1951 %carry_75 = and i1 %p_Result_197, i1 %xor_ln942_74

]]></Node>
<StgValue><ssdm name="carry_75"/></StgValue>
</operation>

<operation id="2178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1952 %tmp_293 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_166, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="2179" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:1953 %Range2_all_ones_37 = icmp_eq  i5 %tmp_293, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_37"/></StgValue>
</operation>

<operation id="2180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1954 %tmp_295 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_166, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="2181" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1955 %Range1_all_ones_74 = icmp_eq  i6 %tmp_295, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_74"/></StgValue>
</operation>

<operation id="2182" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:1956 %Range1_all_zeros_37 = icmp_eq  i6 %tmp_295, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_37"/></StgValue>
</operation>

<operation id="2183" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1957 %deleted_zeros_37 = select i1 %carry_75, i1 %Range1_all_ones_74, i1 %Range1_all_zeros_37

]]></Node>
<StgValue><ssdm name="deleted_zeros_37"/></StgValue>
</operation>

<operation id="2184" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1958 %tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_166, i32 26

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="2185" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1959 %xor_ln936_37 = xor i1 %tmp_336, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_37"/></StgValue>
</operation>

<operation id="2186" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1960 %and_ln936_37 = and i1 %Range2_all_ones_37, i1 %xor_ln936_37

]]></Node>
<StgValue><ssdm name="and_ln936_37"/></StgValue>
</operation>

<operation id="2187" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1961 %deleted_ones_74 = select i1 %carry_75, i1 %and_ln936_37, i1 %Range1_all_ones_74

]]></Node>
<StgValue><ssdm name="deleted_ones_74"/></StgValue>
</operation>

<operation id="2188" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1962 %and_ln937_37 = and i1 %carry_75, i1 %Range1_all_ones_74

]]></Node>
<StgValue><ssdm name="and_ln937_37"/></StgValue>
</operation>

<operation id="2189" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1963 %xor_ln941_112 = xor i1 %deleted_zeros_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_112"/></StgValue>
</operation>

<operation id="2190" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1964 %or_ln941_37 = or i1 %p_Result_198, i1 %xor_ln941_112

]]></Node>
<StgValue><ssdm name="or_ln941_37"/></StgValue>
</operation>

<operation id="2191" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1965 %xor_ln941_113 = xor i1 %p_Result_196, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_113"/></StgValue>
</operation>

<operation id="2192" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1966 %overflow_75 = and i1 %or_ln941_37, i1 %xor_ln941_113

]]></Node>
<StgValue><ssdm name="overflow_75"/></StgValue>
</operation>

<operation id="2193" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1967 %xor_ln942_75 = xor i1 %deleted_ones_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_75"/></StgValue>
</operation>

<operation id="2194" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1968 %or_ln942_37 = or i1 %xor_ln942_74, i1 %xor_ln942_75

]]></Node>
<StgValue><ssdm name="or_ln942_37"/></StgValue>
</operation>

<operation id="2195" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1969 %xor_ln942_165 = xor i1 %and_ln937_37, i1 %or_ln942_37

]]></Node>
<StgValue><ssdm name="xor_ln942_165"/></StgValue>
</operation>

<operation id="2196" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1970 %underflow_37 = and i1 %xor_ln942_165, i1 %p_Result_196

]]></Node>
<StgValue><ssdm name="underflow_37"/></StgValue>
</operation>

<operation id="2197" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1972 %or_ln392_37 = or i1 %overflow_75, i1 %underflow_37

]]></Node>
<StgValue><ssdm name="or_ln392_37"/></StgValue>
</operation>

<operation id="2198" st_id="25" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1991 %r_V_167 = mul i32 %sext_ln1319_38, i32 %sext_ln1317_38

]]></Node>
<StgValue><ssdm name="r_V_167"/></StgValue>
</operation>

<operation id="2199" st_id="25" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2041 %r_V_168 = mul i32 %sext_ln1319_39, i32 %sext_ln1317_39

]]></Node>
<StgValue><ssdm name="r_V_168"/></StgValue>
</operation>

<operation id="2200" st_id="25" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2099 %r_V_169 = mul i32 %sext_ln1319_40, i32 %sext_ln1317_40

]]></Node>
<StgValue><ssdm name="r_V_169"/></StgValue>
</operation>

<operation id="2201" st_id="25" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2149 %r_V_170 = mul i32 %sext_ln1319_41, i32 %sext_ln1317_41

]]></Node>
<StgValue><ssdm name="r_V_170"/></StgValue>
</operation>

<operation id="2202" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2197 %sext_ln1317_42 = sext i16 %di_V_42

]]></Node>
<StgValue><ssdm name="sext_ln1317_42"/></StgValue>
</operation>

<operation id="2203" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2198 %sext_ln1319_42 = sext i16 %wi_V_42

]]></Node>
<StgValue><ssdm name="sext_ln1319_42"/></StgValue>
</operation>

<operation id="2204" st_id="25" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2199 %r_V_171 = mul i32 %sext_ln1319_42, i32 %sext_ln1317_42

]]></Node>
<StgValue><ssdm name="r_V_171"/></StgValue>
</operation>

<operation id="2205" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2247 %sext_ln1317_43 = sext i16 %di_V_43

]]></Node>
<StgValue><ssdm name="sext_ln1317_43"/></StgValue>
</operation>

<operation id="2206" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2248 %sext_ln1319_43 = sext i16 %wi_V_43

]]></Node>
<StgValue><ssdm name="sext_ln1319_43"/></StgValue>
</operation>

<operation id="2207" st_id="25" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2249 %r_V_172 = mul i32 %sext_ln1319_43, i32 %sext_ln1317_43

]]></Node>
<StgValue><ssdm name="r_V_172"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="2208" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1921 %select_ln392_109 = select i1 %overflow_73, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_109"/></StgValue>
</operation>

<operation id="2209" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1923 %tp_V_110 = select i1 %or_ln392_36, i16 %select_ln392_109, i16 %tp_V_109

]]></Node>
<StgValue><ssdm name="tp_V_110"/></StgValue>
</operation>

<operation id="2210" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1925 %sext_ln859_72 = sext i16 %sum_V_72

]]></Node>
<StgValue><ssdm name="sext_ln859_72"/></StgValue>
</operation>

<operation id="2211" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1926 %sext_ln859_73 = sext i16 %tp_V_110

]]></Node>
<StgValue><ssdm name="sext_ln859_73"/></StgValue>
</operation>

<operation id="2212" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1927 %ret_V_36 = add i17 %sext_ln859_73, i17 %sext_ln859_72

]]></Node>
<StgValue><ssdm name="ret_V_36"/></StgValue>
</operation>

<operation id="2213" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1928 %p_Result_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_36, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_194"/></StgValue>
</operation>

<operation id="2214" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1929 %sum_V_73 = add i16 %tp_V_110, i16 %sum_V_72

]]></Node>
<StgValue><ssdm name="sum_V_73"/></StgValue>
</operation>

<operation id="2215" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1930 %p_Result_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_73, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_195"/></StgValue>
</operation>

<operation id="2216" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1931 %xor_ln941_111 = xor i1 %p_Result_194, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_111"/></StgValue>
</operation>

<operation id="2217" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1932 %overflow_74 = and i1 %p_Result_195, i1 %xor_ln941_111

]]></Node>
<StgValue><ssdm name="overflow_74"/></StgValue>
</operation>

<operation id="2218" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1933 %xor_ln348_37 = xor i1 %p_Result_194, i1 %p_Result_195

]]></Node>
<StgValue><ssdm name="xor_ln348_37"/></StgValue>
</operation>

<operation id="2219" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1934 %select_ln392_111 = select i1 %overflow_74, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_111"/></StgValue>
</operation>

<operation id="2220" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1935 %sum_V_74 = select i1 %xor_ln348_37, i16 %select_ln392_111, i16 %sum_V_73

]]></Node>
<StgValue><ssdm name="sum_V_74"/></StgValue>
</operation>

<operation id="2221" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1971 %select_ln392_112 = select i1 %overflow_75, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_112"/></StgValue>
</operation>

<operation id="2222" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1973 %tp_V_113 = select i1 %or_ln392_37, i16 %select_ln392_112, i16 %tp_V_112

]]></Node>
<StgValue><ssdm name="tp_V_113"/></StgValue>
</operation>

<operation id="2223" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1975 %sext_ln859_74 = sext i16 %sum_V_74

]]></Node>
<StgValue><ssdm name="sext_ln859_74"/></StgValue>
</operation>

<operation id="2224" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1976 %sext_ln859_75 = sext i16 %tp_V_113

]]></Node>
<StgValue><ssdm name="sext_ln859_75"/></StgValue>
</operation>

<operation id="2225" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:1977 %ret_V_37 = add i17 %sext_ln859_75, i17 %sext_ln859_74

]]></Node>
<StgValue><ssdm name="ret_V_37"/></StgValue>
</operation>

<operation id="2226" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1978 %p_Result_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_37, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_199"/></StgValue>
</operation>

<operation id="2227" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1979 %sum_V_75 = add i16 %tp_V_113, i16 %sum_V_74

]]></Node>
<StgValue><ssdm name="sum_V_75"/></StgValue>
</operation>

<operation id="2228" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1980 %p_Result_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_75, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_200"/></StgValue>
</operation>

<operation id="2229" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1981 %xor_ln941_114 = xor i1 %p_Result_199, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_114"/></StgValue>
</operation>

<operation id="2230" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1982 %overflow_76 = and i1 %p_Result_200, i1 %xor_ln941_114

]]></Node>
<StgValue><ssdm name="overflow_76"/></StgValue>
</operation>

<operation id="2231" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1983 %xor_ln348_38 = xor i1 %p_Result_199, i1 %p_Result_200

]]></Node>
<StgValue><ssdm name="xor_ln348_38"/></StgValue>
</operation>

<operation id="2232" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1984 %select_ln392_114 = select i1 %overflow_76, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_114"/></StgValue>
</operation>

<operation id="2233" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1985 %sum_V_76 = select i1 %xor_ln348_38, i16 %select_ln392_114, i16 %sum_V_75

]]></Node>
<StgValue><ssdm name="sum_V_76"/></StgValue>
</operation>

<operation id="2234" st_id="26" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1991 %r_V_167 = mul i32 %sext_ln1319_38, i32 %sext_ln1317_38

]]></Node>
<StgValue><ssdm name="r_V_167"/></StgValue>
</operation>

<operation id="2235" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:1992 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_167, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2236" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1993 %p_Result_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_167, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_201"/></StgValue>
</operation>

<operation id="2237" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1994 %tp_V_114 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_167, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_114"/></StgValue>
</operation>

<operation id="2238" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1995 %p_Result_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_167, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_202"/></StgValue>
</operation>

<operation id="2239" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1996 %tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_167, i32 9

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="2240" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:1997 %zext_ln423_38 = zext i1 %tmp_341

]]></Node>
<StgValue><ssdm name="zext_ln423_38"/></StgValue>
</operation>

<operation id="2241" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:1998 %tp_V_115 = add i16 %zext_ln423_38, i16 %tp_V_114

]]></Node>
<StgValue><ssdm name="tp_V_115"/></StgValue>
</operation>

<operation id="2242" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1999 %p_Result_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_115, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_203"/></StgValue>
</operation>

<operation id="2243" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2000 %xor_ln942_76 = xor i1 %p_Result_203, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_76"/></StgValue>
</operation>

<operation id="2244" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2001 %carry_77 = and i1 %p_Result_202, i1 %xor_ln942_76

]]></Node>
<StgValue><ssdm name="carry_77"/></StgValue>
</operation>

<operation id="2245" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2002 %tmp_296 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_167, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="2246" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2003 %Range2_all_ones_38 = icmp_eq  i5 %tmp_296, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_38"/></StgValue>
</operation>

<operation id="2247" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2004 %tmp_297 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_167, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="2248" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2005 %Range1_all_ones_76 = icmp_eq  i6 %tmp_297, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_76"/></StgValue>
</operation>

<operation id="2249" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2006 %Range1_all_zeros_38 = icmp_eq  i6 %tmp_297, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_38"/></StgValue>
</operation>

<operation id="2250" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2007 %deleted_zeros_38 = select i1 %carry_77, i1 %Range1_all_ones_76, i1 %Range1_all_zeros_38

]]></Node>
<StgValue><ssdm name="deleted_zeros_38"/></StgValue>
</operation>

<operation id="2251" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2008 %tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_167, i32 26

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="2252" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2009 %xor_ln936_38 = xor i1 %tmp_343, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_38"/></StgValue>
</operation>

<operation id="2253" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2010 %and_ln936_38 = and i1 %Range2_all_ones_38, i1 %xor_ln936_38

]]></Node>
<StgValue><ssdm name="and_ln936_38"/></StgValue>
</operation>

<operation id="2254" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2011 %deleted_ones_76 = select i1 %carry_77, i1 %and_ln936_38, i1 %Range1_all_ones_76

]]></Node>
<StgValue><ssdm name="deleted_ones_76"/></StgValue>
</operation>

<operation id="2255" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2012 %and_ln937_38 = and i1 %carry_77, i1 %Range1_all_ones_76

]]></Node>
<StgValue><ssdm name="and_ln937_38"/></StgValue>
</operation>

<operation id="2256" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2013 %xor_ln941_115 = xor i1 %deleted_zeros_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_115"/></StgValue>
</operation>

<operation id="2257" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2014 %or_ln941_38 = or i1 %p_Result_203, i1 %xor_ln941_115

]]></Node>
<StgValue><ssdm name="or_ln941_38"/></StgValue>
</operation>

<operation id="2258" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2015 %xor_ln941_116 = xor i1 %p_Result_201, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_116"/></StgValue>
</operation>

<operation id="2259" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2016 %overflow_77 = and i1 %or_ln941_38, i1 %xor_ln941_116

]]></Node>
<StgValue><ssdm name="overflow_77"/></StgValue>
</operation>

<operation id="2260" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2017 %xor_ln942_77 = xor i1 %deleted_ones_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_77"/></StgValue>
</operation>

<operation id="2261" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2018 %or_ln942_38 = or i1 %xor_ln942_76, i1 %xor_ln942_77

]]></Node>
<StgValue><ssdm name="or_ln942_38"/></StgValue>
</operation>

<operation id="2262" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2019 %xor_ln942_166 = xor i1 %and_ln937_38, i1 %or_ln942_38

]]></Node>
<StgValue><ssdm name="xor_ln942_166"/></StgValue>
</operation>

<operation id="2263" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2020 %underflow_38 = and i1 %xor_ln942_166, i1 %p_Result_201

]]></Node>
<StgValue><ssdm name="underflow_38"/></StgValue>
</operation>

<operation id="2264" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2022 %or_ln392_38 = or i1 %overflow_77, i1 %underflow_38

]]></Node>
<StgValue><ssdm name="or_ln392_38"/></StgValue>
</operation>

<operation id="2265" st_id="26" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2041 %r_V_168 = mul i32 %sext_ln1319_39, i32 %sext_ln1317_39

]]></Node>
<StgValue><ssdm name="r_V_168"/></StgValue>
</operation>

<operation id="2266" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2042 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_168, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2267" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2043 %p_Result_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_168, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_206"/></StgValue>
</operation>

<operation id="2268" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2044 %tp_V_117 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_168, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_117"/></StgValue>
</operation>

<operation id="2269" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2045 %p_Result_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_168, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_207"/></StgValue>
</operation>

<operation id="2270" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2046 %tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_168, i32 9

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="2271" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2047 %zext_ln423_39 = zext i1 %tmp_348

]]></Node>
<StgValue><ssdm name="zext_ln423_39"/></StgValue>
</operation>

<operation id="2272" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2048 %tp_V_118 = add i16 %zext_ln423_39, i16 %tp_V_117

]]></Node>
<StgValue><ssdm name="tp_V_118"/></StgValue>
</operation>

<operation id="2273" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2049 %p_Result_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_118, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_208"/></StgValue>
</operation>

<operation id="2274" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2050 %xor_ln942_78 = xor i1 %p_Result_208, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_78"/></StgValue>
</operation>

<operation id="2275" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2051 %carry_79 = and i1 %p_Result_207, i1 %xor_ln942_78

]]></Node>
<StgValue><ssdm name="carry_79"/></StgValue>
</operation>

<operation id="2276" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2052 %tmp_298 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_168, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="2277" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2053 %Range2_all_ones_39 = icmp_eq  i5 %tmp_298, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_39"/></StgValue>
</operation>

<operation id="2278" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2054 %tmp_300 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_168, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="2279" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2055 %Range1_all_ones_78 = icmp_eq  i6 %tmp_300, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_78"/></StgValue>
</operation>

<operation id="2280" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2056 %Range1_all_zeros_39 = icmp_eq  i6 %tmp_300, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_39"/></StgValue>
</operation>

<operation id="2281" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2057 %deleted_zeros_39 = select i1 %carry_79, i1 %Range1_all_ones_78, i1 %Range1_all_zeros_39

]]></Node>
<StgValue><ssdm name="deleted_zeros_39"/></StgValue>
</operation>

<operation id="2282" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2058 %tmp_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_168, i32 26

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="2283" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2059 %xor_ln936_39 = xor i1 %tmp_350, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_39"/></StgValue>
</operation>

<operation id="2284" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2060 %and_ln936_39 = and i1 %Range2_all_ones_39, i1 %xor_ln936_39

]]></Node>
<StgValue><ssdm name="and_ln936_39"/></StgValue>
</operation>

<operation id="2285" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2061 %deleted_ones_78 = select i1 %carry_79, i1 %and_ln936_39, i1 %Range1_all_ones_78

]]></Node>
<StgValue><ssdm name="deleted_ones_78"/></StgValue>
</operation>

<operation id="2286" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2062 %and_ln937_39 = and i1 %carry_79, i1 %Range1_all_ones_78

]]></Node>
<StgValue><ssdm name="and_ln937_39"/></StgValue>
</operation>

<operation id="2287" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2063 %xor_ln941_118 = xor i1 %deleted_zeros_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_118"/></StgValue>
</operation>

<operation id="2288" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2064 %or_ln941_39 = or i1 %p_Result_208, i1 %xor_ln941_118

]]></Node>
<StgValue><ssdm name="or_ln941_39"/></StgValue>
</operation>

<operation id="2289" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2065 %xor_ln941_119 = xor i1 %p_Result_206, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_119"/></StgValue>
</operation>

<operation id="2290" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2066 %overflow_79 = and i1 %or_ln941_39, i1 %xor_ln941_119

]]></Node>
<StgValue><ssdm name="overflow_79"/></StgValue>
</operation>

<operation id="2291" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2067 %xor_ln942_79 = xor i1 %deleted_ones_78, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_79"/></StgValue>
</operation>

<operation id="2292" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2068 %or_ln942_39 = or i1 %xor_ln942_78, i1 %xor_ln942_79

]]></Node>
<StgValue><ssdm name="or_ln942_39"/></StgValue>
</operation>

<operation id="2293" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2069 %xor_ln942_167 = xor i1 %and_ln937_39, i1 %or_ln942_39

]]></Node>
<StgValue><ssdm name="xor_ln942_167"/></StgValue>
</operation>

<operation id="2294" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2070 %underflow_39 = and i1 %xor_ln942_167, i1 %p_Result_206

]]></Node>
<StgValue><ssdm name="underflow_39"/></StgValue>
</operation>

<operation id="2295" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2072 %or_ln392_39 = or i1 %overflow_79, i1 %underflow_39

]]></Node>
<StgValue><ssdm name="or_ln392_39"/></StgValue>
</operation>

<operation id="2296" st_id="26" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2099 %r_V_169 = mul i32 %sext_ln1319_40, i32 %sext_ln1317_40

]]></Node>
<StgValue><ssdm name="r_V_169"/></StgValue>
</operation>

<operation id="2297" st_id="26" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2149 %r_V_170 = mul i32 %sext_ln1319_41, i32 %sext_ln1317_41

]]></Node>
<StgValue><ssdm name="r_V_170"/></StgValue>
</operation>

<operation id="2298" st_id="26" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2199 %r_V_171 = mul i32 %sext_ln1319_42, i32 %sext_ln1317_42

]]></Node>
<StgValue><ssdm name="r_V_171"/></StgValue>
</operation>

<operation id="2299" st_id="26" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2249 %r_V_172 = mul i32 %sext_ln1319_43, i32 %sext_ln1317_43

]]></Node>
<StgValue><ssdm name="r_V_172"/></StgValue>
</operation>

<operation id="2300" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2305 %sext_ln1317_44 = sext i16 %di_V_44

]]></Node>
<StgValue><ssdm name="sext_ln1317_44"/></StgValue>
</operation>

<operation id="2301" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2306 %sext_ln1319_44 = sext i16 %wi_V_44

]]></Node>
<StgValue><ssdm name="sext_ln1319_44"/></StgValue>
</operation>

<operation id="2302" st_id="26" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2307 %r_V_173 = mul i32 %sext_ln1319_44, i32 %sext_ln1317_44

]]></Node>
<StgValue><ssdm name="r_V_173"/></StgValue>
</operation>

<operation id="2303" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2355 %sext_ln1317_45 = sext i16 %di_V_45

]]></Node>
<StgValue><ssdm name="sext_ln1317_45"/></StgValue>
</operation>

<operation id="2304" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2356 %sext_ln1319_45 = sext i16 %wi_V_45

]]></Node>
<StgValue><ssdm name="sext_ln1319_45"/></StgValue>
</operation>

<operation id="2305" st_id="26" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2357 %r_V_174 = mul i32 %sext_ln1319_45, i32 %sext_ln1317_45

]]></Node>
<StgValue><ssdm name="r_V_174"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="2306" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2021 %select_ln392_115 = select i1 %overflow_77, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_115"/></StgValue>
</operation>

<operation id="2307" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2023 %tp_V_116 = select i1 %or_ln392_38, i16 %select_ln392_115, i16 %tp_V_115

]]></Node>
<StgValue><ssdm name="tp_V_116"/></StgValue>
</operation>

<operation id="2308" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2025 %sext_ln859_76 = sext i16 %sum_V_76

]]></Node>
<StgValue><ssdm name="sext_ln859_76"/></StgValue>
</operation>

<operation id="2309" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2026 %sext_ln859_77 = sext i16 %tp_V_116

]]></Node>
<StgValue><ssdm name="sext_ln859_77"/></StgValue>
</operation>

<operation id="2310" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2027 %ret_V_38 = add i17 %sext_ln859_77, i17 %sext_ln859_76

]]></Node>
<StgValue><ssdm name="ret_V_38"/></StgValue>
</operation>

<operation id="2311" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2028 %p_Result_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_38, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_204"/></StgValue>
</operation>

<operation id="2312" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2029 %sum_V_77 = add i16 %tp_V_116, i16 %sum_V_76

]]></Node>
<StgValue><ssdm name="sum_V_77"/></StgValue>
</operation>

<operation id="2313" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2030 %p_Result_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_77, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_205"/></StgValue>
</operation>

<operation id="2314" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2031 %xor_ln941_117 = xor i1 %p_Result_204, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_117"/></StgValue>
</operation>

<operation id="2315" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2032 %overflow_78 = and i1 %p_Result_205, i1 %xor_ln941_117

]]></Node>
<StgValue><ssdm name="overflow_78"/></StgValue>
</operation>

<operation id="2316" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2033 %xor_ln348_39 = xor i1 %p_Result_204, i1 %p_Result_205

]]></Node>
<StgValue><ssdm name="xor_ln348_39"/></StgValue>
</operation>

<operation id="2317" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2034 %select_ln392_117 = select i1 %overflow_78, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_117"/></StgValue>
</operation>

<operation id="2318" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2035 %sum_V_78 = select i1 %xor_ln348_39, i16 %select_ln392_117, i16 %sum_V_77

]]></Node>
<StgValue><ssdm name="sum_V_78"/></StgValue>
</operation>

<operation id="2319" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2071 %select_ln392_118 = select i1 %overflow_79, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_118"/></StgValue>
</operation>

<operation id="2320" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2073 %tp_V_119 = select i1 %or_ln392_39, i16 %select_ln392_118, i16 %tp_V_118

]]></Node>
<StgValue><ssdm name="tp_V_119"/></StgValue>
</operation>

<operation id="2321" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2075 %sext_ln859_78 = sext i16 %sum_V_78

]]></Node>
<StgValue><ssdm name="sext_ln859_78"/></StgValue>
</operation>

<operation id="2322" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2076 %sext_ln859_79 = sext i16 %tp_V_119

]]></Node>
<StgValue><ssdm name="sext_ln859_79"/></StgValue>
</operation>

<operation id="2323" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2077 %ret_V_39 = add i17 %sext_ln859_79, i17 %sext_ln859_78

]]></Node>
<StgValue><ssdm name="ret_V_39"/></StgValue>
</operation>

<operation id="2324" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2078 %p_Result_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_39, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_209"/></StgValue>
</operation>

<operation id="2325" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2079 %sum_V_79 = add i16 %tp_V_119, i16 %sum_V_78

]]></Node>
<StgValue><ssdm name="sum_V_79"/></StgValue>
</operation>

<operation id="2326" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2080 %p_Result_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_79, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_210"/></StgValue>
</operation>

<operation id="2327" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2081 %xor_ln941_120 = xor i1 %p_Result_209, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_120"/></StgValue>
</operation>

<operation id="2328" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2082 %overflow_80 = and i1 %p_Result_210, i1 %xor_ln941_120

]]></Node>
<StgValue><ssdm name="overflow_80"/></StgValue>
</operation>

<operation id="2329" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2083 %xor_ln348_40 = xor i1 %p_Result_209, i1 %p_Result_210

]]></Node>
<StgValue><ssdm name="xor_ln348_40"/></StgValue>
</operation>

<operation id="2330" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2084 %select_ln392_120 = select i1 %overflow_80, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_120"/></StgValue>
</operation>

<operation id="2331" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2085 %sum_V_80 = select i1 %xor_ln348_40, i16 %select_ln392_120, i16 %sum_V_79

]]></Node>
<StgValue><ssdm name="sum_V_80"/></StgValue>
</operation>

<operation id="2332" st_id="27" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2099 %r_V_169 = mul i32 %sext_ln1319_40, i32 %sext_ln1317_40

]]></Node>
<StgValue><ssdm name="r_V_169"/></StgValue>
</operation>

<operation id="2333" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2100 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_169, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2334" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2101 %p_Result_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_169, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_211"/></StgValue>
</operation>

<operation id="2335" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2102 %tp_V_120 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_169, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_120"/></StgValue>
</operation>

<operation id="2336" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2103 %p_Result_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_169, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_212"/></StgValue>
</operation>

<operation id="2337" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2104 %tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_169, i32 9

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="2338" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2105 %zext_ln423_40 = zext i1 %tmp_355

]]></Node>
<StgValue><ssdm name="zext_ln423_40"/></StgValue>
</operation>

<operation id="2339" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2106 %tp_V_121 = add i16 %zext_ln423_40, i16 %tp_V_120

]]></Node>
<StgValue><ssdm name="tp_V_121"/></StgValue>
</operation>

<operation id="2340" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2107 %p_Result_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_121, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_213"/></StgValue>
</operation>

<operation id="2341" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2108 %xor_ln942_80 = xor i1 %p_Result_213, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_80"/></StgValue>
</operation>

<operation id="2342" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2109 %carry_81 = and i1 %p_Result_212, i1 %xor_ln942_80

]]></Node>
<StgValue><ssdm name="carry_81"/></StgValue>
</operation>

<operation id="2343" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2110 %tmp_302 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_169, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="2344" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2111 %Range2_all_ones_40 = icmp_eq  i5 %tmp_302, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_40"/></StgValue>
</operation>

<operation id="2345" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2112 %tmp_303 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_169, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="2346" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2113 %Range1_all_ones_80 = icmp_eq  i6 %tmp_303, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_80"/></StgValue>
</operation>

<operation id="2347" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2114 %Range1_all_zeros_40 = icmp_eq  i6 %tmp_303, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_40"/></StgValue>
</operation>

<operation id="2348" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2115 %deleted_zeros_40 = select i1 %carry_81, i1 %Range1_all_ones_80, i1 %Range1_all_zeros_40

]]></Node>
<StgValue><ssdm name="deleted_zeros_40"/></StgValue>
</operation>

<operation id="2349" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2116 %tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_169, i32 26

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="2350" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2117 %xor_ln936_40 = xor i1 %tmp_357, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_40"/></StgValue>
</operation>

<operation id="2351" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2118 %and_ln936_40 = and i1 %Range2_all_ones_40, i1 %xor_ln936_40

]]></Node>
<StgValue><ssdm name="and_ln936_40"/></StgValue>
</operation>

<operation id="2352" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2119 %deleted_ones_80 = select i1 %carry_81, i1 %and_ln936_40, i1 %Range1_all_ones_80

]]></Node>
<StgValue><ssdm name="deleted_ones_80"/></StgValue>
</operation>

<operation id="2353" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2120 %and_ln937_40 = and i1 %carry_81, i1 %Range1_all_ones_80

]]></Node>
<StgValue><ssdm name="and_ln937_40"/></StgValue>
</operation>

<operation id="2354" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2121 %xor_ln941_121 = xor i1 %deleted_zeros_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_121"/></StgValue>
</operation>

<operation id="2355" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2122 %or_ln941_40 = or i1 %p_Result_213, i1 %xor_ln941_121

]]></Node>
<StgValue><ssdm name="or_ln941_40"/></StgValue>
</operation>

<operation id="2356" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2123 %xor_ln941_122 = xor i1 %p_Result_211, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_122"/></StgValue>
</operation>

<operation id="2357" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2124 %overflow_81 = and i1 %or_ln941_40, i1 %xor_ln941_122

]]></Node>
<StgValue><ssdm name="overflow_81"/></StgValue>
</operation>

<operation id="2358" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2125 %xor_ln942_81 = xor i1 %deleted_ones_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_81"/></StgValue>
</operation>

<operation id="2359" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2126 %or_ln942_40 = or i1 %xor_ln942_80, i1 %xor_ln942_81

]]></Node>
<StgValue><ssdm name="or_ln942_40"/></StgValue>
</operation>

<operation id="2360" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2127 %xor_ln942_168 = xor i1 %and_ln937_40, i1 %or_ln942_40

]]></Node>
<StgValue><ssdm name="xor_ln942_168"/></StgValue>
</operation>

<operation id="2361" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2128 %underflow_40 = and i1 %xor_ln942_168, i1 %p_Result_211

]]></Node>
<StgValue><ssdm name="underflow_40"/></StgValue>
</operation>

<operation id="2362" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2130 %or_ln392_40 = or i1 %overflow_81, i1 %underflow_40

]]></Node>
<StgValue><ssdm name="or_ln392_40"/></StgValue>
</operation>

<operation id="2363" st_id="27" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2149 %r_V_170 = mul i32 %sext_ln1319_41, i32 %sext_ln1317_41

]]></Node>
<StgValue><ssdm name="r_V_170"/></StgValue>
</operation>

<operation id="2364" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2150 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_170, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2365" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2151 %p_Result_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_170, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_216"/></StgValue>
</operation>

<operation id="2366" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2152 %tp_V_123 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_170, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_123"/></StgValue>
</operation>

<operation id="2367" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2153 %p_Result_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_170, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_217"/></StgValue>
</operation>

<operation id="2368" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2154 %tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_170, i32 9

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="2369" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2155 %zext_ln423_41 = zext i1 %tmp_362

]]></Node>
<StgValue><ssdm name="zext_ln423_41"/></StgValue>
</operation>

<operation id="2370" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2156 %tp_V_124 = add i16 %zext_ln423_41, i16 %tp_V_123

]]></Node>
<StgValue><ssdm name="tp_V_124"/></StgValue>
</operation>

<operation id="2371" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2157 %p_Result_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_124, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_218"/></StgValue>
</operation>

<operation id="2372" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2158 %xor_ln942_82 = xor i1 %p_Result_218, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_82"/></StgValue>
</operation>

<operation id="2373" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2159 %carry_83 = and i1 %p_Result_217, i1 %xor_ln942_82

]]></Node>
<StgValue><ssdm name="carry_83"/></StgValue>
</operation>

<operation id="2374" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2160 %tmp_304 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_170, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="2375" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2161 %Range2_all_ones_41 = icmp_eq  i5 %tmp_304, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_41"/></StgValue>
</operation>

<operation id="2376" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2162 %tmp_305 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_170, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="2377" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2163 %Range1_all_ones_82 = icmp_eq  i6 %tmp_305, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_82"/></StgValue>
</operation>

<operation id="2378" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2164 %Range1_all_zeros_41 = icmp_eq  i6 %tmp_305, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_41"/></StgValue>
</operation>

<operation id="2379" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2165 %deleted_zeros_41 = select i1 %carry_83, i1 %Range1_all_ones_82, i1 %Range1_all_zeros_41

]]></Node>
<StgValue><ssdm name="deleted_zeros_41"/></StgValue>
</operation>

<operation id="2380" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2166 %tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_170, i32 26

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="2381" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2167 %xor_ln936_41 = xor i1 %tmp_364, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_41"/></StgValue>
</operation>

<operation id="2382" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2168 %and_ln936_41 = and i1 %Range2_all_ones_41, i1 %xor_ln936_41

]]></Node>
<StgValue><ssdm name="and_ln936_41"/></StgValue>
</operation>

<operation id="2383" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2169 %deleted_ones_82 = select i1 %carry_83, i1 %and_ln936_41, i1 %Range1_all_ones_82

]]></Node>
<StgValue><ssdm name="deleted_ones_82"/></StgValue>
</operation>

<operation id="2384" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2170 %and_ln937_41 = and i1 %carry_83, i1 %Range1_all_ones_82

]]></Node>
<StgValue><ssdm name="and_ln937_41"/></StgValue>
</operation>

<operation id="2385" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2171 %xor_ln941_124 = xor i1 %deleted_zeros_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_124"/></StgValue>
</operation>

<operation id="2386" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2172 %or_ln941_41 = or i1 %p_Result_218, i1 %xor_ln941_124

]]></Node>
<StgValue><ssdm name="or_ln941_41"/></StgValue>
</operation>

<operation id="2387" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2173 %xor_ln941_125 = xor i1 %p_Result_216, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_125"/></StgValue>
</operation>

<operation id="2388" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2174 %overflow_83 = and i1 %or_ln941_41, i1 %xor_ln941_125

]]></Node>
<StgValue><ssdm name="overflow_83"/></StgValue>
</operation>

<operation id="2389" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2175 %xor_ln942_83 = xor i1 %deleted_ones_82, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_83"/></StgValue>
</operation>

<operation id="2390" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2176 %or_ln942_41 = or i1 %xor_ln942_82, i1 %xor_ln942_83

]]></Node>
<StgValue><ssdm name="or_ln942_41"/></StgValue>
</operation>

<operation id="2391" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2177 %xor_ln942_169 = xor i1 %and_ln937_41, i1 %or_ln942_41

]]></Node>
<StgValue><ssdm name="xor_ln942_169"/></StgValue>
</operation>

<operation id="2392" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2178 %underflow_41 = and i1 %xor_ln942_169, i1 %p_Result_216

]]></Node>
<StgValue><ssdm name="underflow_41"/></StgValue>
</operation>

<operation id="2393" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2180 %or_ln392_41 = or i1 %overflow_83, i1 %underflow_41

]]></Node>
<StgValue><ssdm name="or_ln392_41"/></StgValue>
</operation>

<operation id="2394" st_id="27" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2199 %r_V_171 = mul i32 %sext_ln1319_42, i32 %sext_ln1317_42

]]></Node>
<StgValue><ssdm name="r_V_171"/></StgValue>
</operation>

<operation id="2395" st_id="27" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2249 %r_V_172 = mul i32 %sext_ln1319_43, i32 %sext_ln1317_43

]]></Node>
<StgValue><ssdm name="r_V_172"/></StgValue>
</operation>

<operation id="2396" st_id="27" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2307 %r_V_173 = mul i32 %sext_ln1319_44, i32 %sext_ln1317_44

]]></Node>
<StgValue><ssdm name="r_V_173"/></StgValue>
</operation>

<operation id="2397" st_id="27" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2357 %r_V_174 = mul i32 %sext_ln1319_45, i32 %sext_ln1317_45

]]></Node>
<StgValue><ssdm name="r_V_174"/></StgValue>
</operation>

<operation id="2398" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2405 %sext_ln1317_46 = sext i16 %di_V_46

]]></Node>
<StgValue><ssdm name="sext_ln1317_46"/></StgValue>
</operation>

<operation id="2399" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2406 %sext_ln1319_46 = sext i16 %wi_V_46

]]></Node>
<StgValue><ssdm name="sext_ln1319_46"/></StgValue>
</operation>

<operation id="2400" st_id="27" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2407 %r_V_175 = mul i32 %sext_ln1319_46, i32 %sext_ln1317_46

]]></Node>
<StgValue><ssdm name="r_V_175"/></StgValue>
</operation>

<operation id="2401" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2455 %sext_ln1317_47 = sext i16 %di_V_47

]]></Node>
<StgValue><ssdm name="sext_ln1317_47"/></StgValue>
</operation>

<operation id="2402" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2456 %sext_ln1319_47 = sext i16 %wi_V_47

]]></Node>
<StgValue><ssdm name="sext_ln1319_47"/></StgValue>
</operation>

<operation id="2403" st_id="27" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2457 %r_V_176 = mul i32 %sext_ln1319_47, i32 %sext_ln1317_47

]]></Node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="2404" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2129 %select_ln392_121 = select i1 %overflow_81, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_121"/></StgValue>
</operation>

<operation id="2405" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2131 %tp_V_122 = select i1 %or_ln392_40, i16 %select_ln392_121, i16 %tp_V_121

]]></Node>
<StgValue><ssdm name="tp_V_122"/></StgValue>
</operation>

<operation id="2406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2133 %sext_ln859_80 = sext i16 %sum_V_80

]]></Node>
<StgValue><ssdm name="sext_ln859_80"/></StgValue>
</operation>

<operation id="2407" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2134 %sext_ln859_81 = sext i16 %tp_V_122

]]></Node>
<StgValue><ssdm name="sext_ln859_81"/></StgValue>
</operation>

<operation id="2408" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2135 %ret_V_40 = add i17 %sext_ln859_81, i17 %sext_ln859_80

]]></Node>
<StgValue><ssdm name="ret_V_40"/></StgValue>
</operation>

<operation id="2409" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2136 %p_Result_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_40, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_214"/></StgValue>
</operation>

<operation id="2410" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2137 %sum_V_81 = add i16 %tp_V_122, i16 %sum_V_80

]]></Node>
<StgValue><ssdm name="sum_V_81"/></StgValue>
</operation>

<operation id="2411" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2138 %p_Result_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_81, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_215"/></StgValue>
</operation>

<operation id="2412" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2139 %xor_ln941_123 = xor i1 %p_Result_214, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_123"/></StgValue>
</operation>

<operation id="2413" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2140 %overflow_82 = and i1 %p_Result_215, i1 %xor_ln941_123

]]></Node>
<StgValue><ssdm name="overflow_82"/></StgValue>
</operation>

<operation id="2414" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2141 %xor_ln348_41 = xor i1 %p_Result_214, i1 %p_Result_215

]]></Node>
<StgValue><ssdm name="xor_ln348_41"/></StgValue>
</operation>

<operation id="2415" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2142 %select_ln392_123 = select i1 %overflow_82, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_123"/></StgValue>
</operation>

<operation id="2416" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2143 %sum_V_82 = select i1 %xor_ln348_41, i16 %select_ln392_123, i16 %sum_V_81

]]></Node>
<StgValue><ssdm name="sum_V_82"/></StgValue>
</operation>

<operation id="2417" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2179 %select_ln392_124 = select i1 %overflow_83, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_124"/></StgValue>
</operation>

<operation id="2418" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2181 %tp_V_125 = select i1 %or_ln392_41, i16 %select_ln392_124, i16 %tp_V_124

]]></Node>
<StgValue><ssdm name="tp_V_125"/></StgValue>
</operation>

<operation id="2419" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2183 %sext_ln859_82 = sext i16 %sum_V_82

]]></Node>
<StgValue><ssdm name="sext_ln859_82"/></StgValue>
</operation>

<operation id="2420" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2184 %sext_ln859_83 = sext i16 %tp_V_125

]]></Node>
<StgValue><ssdm name="sext_ln859_83"/></StgValue>
</operation>

<operation id="2421" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2185 %ret_V_41 = add i17 %sext_ln859_83, i17 %sext_ln859_82

]]></Node>
<StgValue><ssdm name="ret_V_41"/></StgValue>
</operation>

<operation id="2422" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2186 %p_Result_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_41, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_219"/></StgValue>
</operation>

<operation id="2423" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2187 %sum_V_83 = add i16 %tp_V_125, i16 %sum_V_82

]]></Node>
<StgValue><ssdm name="sum_V_83"/></StgValue>
</operation>

<operation id="2424" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2188 %p_Result_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_83, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_220"/></StgValue>
</operation>

<operation id="2425" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2189 %xor_ln941_126 = xor i1 %p_Result_219, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_126"/></StgValue>
</operation>

<operation id="2426" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2190 %overflow_84 = and i1 %p_Result_220, i1 %xor_ln941_126

]]></Node>
<StgValue><ssdm name="overflow_84"/></StgValue>
</operation>

<operation id="2427" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2191 %xor_ln348_42 = xor i1 %p_Result_219, i1 %p_Result_220

]]></Node>
<StgValue><ssdm name="xor_ln348_42"/></StgValue>
</operation>

<operation id="2428" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2192 %select_ln392_126 = select i1 %overflow_84, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_126"/></StgValue>
</operation>

<operation id="2429" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2193 %sum_V_84 = select i1 %xor_ln348_42, i16 %select_ln392_126, i16 %sum_V_83

]]></Node>
<StgValue><ssdm name="sum_V_84"/></StgValue>
</operation>

<operation id="2430" st_id="28" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2199 %r_V_171 = mul i32 %sext_ln1319_42, i32 %sext_ln1317_42

]]></Node>
<StgValue><ssdm name="r_V_171"/></StgValue>
</operation>

<operation id="2431" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2200 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_171, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2432" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2201 %p_Result_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_171, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_221"/></StgValue>
</operation>

<operation id="2433" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2202 %tp_V_126 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_171, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_126"/></StgValue>
</operation>

<operation id="2434" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2203 %p_Result_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_171, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_222"/></StgValue>
</operation>

<operation id="2435" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2204 %tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_171, i32 9

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="2436" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2205 %zext_ln423_42 = zext i1 %tmp_369

]]></Node>
<StgValue><ssdm name="zext_ln423_42"/></StgValue>
</operation>

<operation id="2437" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2206 %tp_V_127 = add i16 %zext_ln423_42, i16 %tp_V_126

]]></Node>
<StgValue><ssdm name="tp_V_127"/></StgValue>
</operation>

<operation id="2438" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2207 %p_Result_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_127, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_223"/></StgValue>
</operation>

<operation id="2439" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2208 %xor_ln942_84 = xor i1 %p_Result_223, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_84"/></StgValue>
</operation>

<operation id="2440" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2209 %carry_85 = and i1 %p_Result_222, i1 %xor_ln942_84

]]></Node>
<StgValue><ssdm name="carry_85"/></StgValue>
</operation>

<operation id="2441" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2210 %tmp_307 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_171, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="2442" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2211 %Range2_all_ones_42 = icmp_eq  i5 %tmp_307, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_42"/></StgValue>
</operation>

<operation id="2443" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2212 %tmp_309 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_171, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="2444" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2213 %Range1_all_ones_84 = icmp_eq  i6 %tmp_309, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_84"/></StgValue>
</operation>

<operation id="2445" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2214 %Range1_all_zeros_42 = icmp_eq  i6 %tmp_309, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_42"/></StgValue>
</operation>

<operation id="2446" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2215 %deleted_zeros_42 = select i1 %carry_85, i1 %Range1_all_ones_84, i1 %Range1_all_zeros_42

]]></Node>
<StgValue><ssdm name="deleted_zeros_42"/></StgValue>
</operation>

<operation id="2447" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2216 %tmp_371 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_171, i32 26

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="2448" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2217 %xor_ln936_42 = xor i1 %tmp_371, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_42"/></StgValue>
</operation>

<operation id="2449" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2218 %and_ln936_42 = and i1 %Range2_all_ones_42, i1 %xor_ln936_42

]]></Node>
<StgValue><ssdm name="and_ln936_42"/></StgValue>
</operation>

<operation id="2450" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2219 %deleted_ones_84 = select i1 %carry_85, i1 %and_ln936_42, i1 %Range1_all_ones_84

]]></Node>
<StgValue><ssdm name="deleted_ones_84"/></StgValue>
</operation>

<operation id="2451" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2220 %and_ln937_42 = and i1 %carry_85, i1 %Range1_all_ones_84

]]></Node>
<StgValue><ssdm name="and_ln937_42"/></StgValue>
</operation>

<operation id="2452" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2221 %xor_ln941_127 = xor i1 %deleted_zeros_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_127"/></StgValue>
</operation>

<operation id="2453" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2222 %or_ln941_42 = or i1 %p_Result_223, i1 %xor_ln941_127

]]></Node>
<StgValue><ssdm name="or_ln941_42"/></StgValue>
</operation>

<operation id="2454" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2223 %xor_ln941_128 = xor i1 %p_Result_221, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_128"/></StgValue>
</operation>

<operation id="2455" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2224 %overflow_85 = and i1 %or_ln941_42, i1 %xor_ln941_128

]]></Node>
<StgValue><ssdm name="overflow_85"/></StgValue>
</operation>

<operation id="2456" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2225 %xor_ln942_85 = xor i1 %deleted_ones_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_85"/></StgValue>
</operation>

<operation id="2457" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2226 %or_ln942_42 = or i1 %xor_ln942_84, i1 %xor_ln942_85

]]></Node>
<StgValue><ssdm name="or_ln942_42"/></StgValue>
</operation>

<operation id="2458" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2227 %xor_ln942_170 = xor i1 %and_ln937_42, i1 %or_ln942_42

]]></Node>
<StgValue><ssdm name="xor_ln942_170"/></StgValue>
</operation>

<operation id="2459" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2228 %underflow_42 = and i1 %xor_ln942_170, i1 %p_Result_221

]]></Node>
<StgValue><ssdm name="underflow_42"/></StgValue>
</operation>

<operation id="2460" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2230 %or_ln392_42 = or i1 %overflow_85, i1 %underflow_42

]]></Node>
<StgValue><ssdm name="or_ln392_42"/></StgValue>
</operation>

<operation id="2461" st_id="28" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2249 %r_V_172 = mul i32 %sext_ln1319_43, i32 %sext_ln1317_43

]]></Node>
<StgValue><ssdm name="r_V_172"/></StgValue>
</operation>

<operation id="2462" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2250 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_172, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2463" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2251 %p_Result_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_172, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_226"/></StgValue>
</operation>

<operation id="2464" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2252 %tp_V_129 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_172, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_129"/></StgValue>
</operation>

<operation id="2465" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2253 %p_Result_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_172, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_227"/></StgValue>
</operation>

<operation id="2466" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2254 %tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_172, i32 9

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="2467" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2255 %zext_ln423_43 = zext i1 %tmp_376

]]></Node>
<StgValue><ssdm name="zext_ln423_43"/></StgValue>
</operation>

<operation id="2468" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2256 %tp_V_130 = add i16 %zext_ln423_43, i16 %tp_V_129

]]></Node>
<StgValue><ssdm name="tp_V_130"/></StgValue>
</operation>

<operation id="2469" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2257 %p_Result_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_130, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_228"/></StgValue>
</operation>

<operation id="2470" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2258 %xor_ln942_86 = xor i1 %p_Result_228, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_86"/></StgValue>
</operation>

<operation id="2471" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2259 %carry_87 = and i1 %p_Result_227, i1 %xor_ln942_86

]]></Node>
<StgValue><ssdm name="carry_87"/></StgValue>
</operation>

<operation id="2472" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2260 %tmp_310 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_172, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="2473" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2261 %Range2_all_ones_43 = icmp_eq  i5 %tmp_310, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_43"/></StgValue>
</operation>

<operation id="2474" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2262 %tmp_311 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_172, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="2475" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2263 %Range1_all_ones_86 = icmp_eq  i6 %tmp_311, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_86"/></StgValue>
</operation>

<operation id="2476" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2264 %Range1_all_zeros_43 = icmp_eq  i6 %tmp_311, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_43"/></StgValue>
</operation>

<operation id="2477" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2265 %deleted_zeros_43 = select i1 %carry_87, i1 %Range1_all_ones_86, i1 %Range1_all_zeros_43

]]></Node>
<StgValue><ssdm name="deleted_zeros_43"/></StgValue>
</operation>

<operation id="2478" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2266 %tmp_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_172, i32 26

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="2479" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2267 %xor_ln936_43 = xor i1 %tmp_378, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_43"/></StgValue>
</operation>

<operation id="2480" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2268 %and_ln936_43 = and i1 %Range2_all_ones_43, i1 %xor_ln936_43

]]></Node>
<StgValue><ssdm name="and_ln936_43"/></StgValue>
</operation>

<operation id="2481" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2269 %deleted_ones_86 = select i1 %carry_87, i1 %and_ln936_43, i1 %Range1_all_ones_86

]]></Node>
<StgValue><ssdm name="deleted_ones_86"/></StgValue>
</operation>

<operation id="2482" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2270 %and_ln937_43 = and i1 %carry_87, i1 %Range1_all_ones_86

]]></Node>
<StgValue><ssdm name="and_ln937_43"/></StgValue>
</operation>

<operation id="2483" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2271 %xor_ln941_130 = xor i1 %deleted_zeros_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_130"/></StgValue>
</operation>

<operation id="2484" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2272 %or_ln941_43 = or i1 %p_Result_228, i1 %xor_ln941_130

]]></Node>
<StgValue><ssdm name="or_ln941_43"/></StgValue>
</operation>

<operation id="2485" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2273 %xor_ln941_131 = xor i1 %p_Result_226, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_131"/></StgValue>
</operation>

<operation id="2486" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2274 %overflow_87 = and i1 %or_ln941_43, i1 %xor_ln941_131

]]></Node>
<StgValue><ssdm name="overflow_87"/></StgValue>
</operation>

<operation id="2487" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2275 %xor_ln942_87 = xor i1 %deleted_ones_86, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_87"/></StgValue>
</operation>

<operation id="2488" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2276 %or_ln942_43 = or i1 %xor_ln942_86, i1 %xor_ln942_87

]]></Node>
<StgValue><ssdm name="or_ln942_43"/></StgValue>
</operation>

<operation id="2489" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2277 %xor_ln942_171 = xor i1 %and_ln937_43, i1 %or_ln942_43

]]></Node>
<StgValue><ssdm name="xor_ln942_171"/></StgValue>
</operation>

<operation id="2490" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2278 %underflow_43 = and i1 %xor_ln942_171, i1 %p_Result_226

]]></Node>
<StgValue><ssdm name="underflow_43"/></StgValue>
</operation>

<operation id="2491" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2280 %or_ln392_43 = or i1 %overflow_87, i1 %underflow_43

]]></Node>
<StgValue><ssdm name="or_ln392_43"/></StgValue>
</operation>

<operation id="2492" st_id="28" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2307 %r_V_173 = mul i32 %sext_ln1319_44, i32 %sext_ln1317_44

]]></Node>
<StgValue><ssdm name="r_V_173"/></StgValue>
</operation>

<operation id="2493" st_id="28" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2357 %r_V_174 = mul i32 %sext_ln1319_45, i32 %sext_ln1317_45

]]></Node>
<StgValue><ssdm name="r_V_174"/></StgValue>
</operation>

<operation id="2494" st_id="28" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2407 %r_V_175 = mul i32 %sext_ln1319_46, i32 %sext_ln1317_46

]]></Node>
<StgValue><ssdm name="r_V_175"/></StgValue>
</operation>

<operation id="2495" st_id="28" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2457 %r_V_176 = mul i32 %sext_ln1319_47, i32 %sext_ln1317_47

]]></Node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>

<operation id="2496" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2513 %sext_ln1317_48 = sext i16 %di_V_48

]]></Node>
<StgValue><ssdm name="sext_ln1317_48"/></StgValue>
</operation>

<operation id="2497" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2514 %sext_ln1319_48 = sext i16 %wi_V_48

]]></Node>
<StgValue><ssdm name="sext_ln1319_48"/></StgValue>
</operation>

<operation id="2498" st_id="28" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2515 %r_V_177 = mul i32 %sext_ln1319_48, i32 %sext_ln1317_48

]]></Node>
<StgValue><ssdm name="r_V_177"/></StgValue>
</operation>

<operation id="2499" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2563 %sext_ln1317_49 = sext i16 %di_V_49

]]></Node>
<StgValue><ssdm name="sext_ln1317_49"/></StgValue>
</operation>

<operation id="2500" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2564 %sext_ln1319_49 = sext i16 %wi_V_49

]]></Node>
<StgValue><ssdm name="sext_ln1319_49"/></StgValue>
</operation>

<operation id="2501" st_id="28" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2565 %r_V_178 = mul i32 %sext_ln1319_49, i32 %sext_ln1317_49

]]></Node>
<StgValue><ssdm name="r_V_178"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="2502" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2229 %select_ln392_127 = select i1 %overflow_85, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_127"/></StgValue>
</operation>

<operation id="2503" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2231 %tp_V_128 = select i1 %or_ln392_42, i16 %select_ln392_127, i16 %tp_V_127

]]></Node>
<StgValue><ssdm name="tp_V_128"/></StgValue>
</operation>

<operation id="2504" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2233 %sext_ln859_84 = sext i16 %sum_V_84

]]></Node>
<StgValue><ssdm name="sext_ln859_84"/></StgValue>
</operation>

<operation id="2505" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2234 %sext_ln859_85 = sext i16 %tp_V_128

]]></Node>
<StgValue><ssdm name="sext_ln859_85"/></StgValue>
</operation>

<operation id="2506" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2235 %ret_V_42 = add i17 %sext_ln859_85, i17 %sext_ln859_84

]]></Node>
<StgValue><ssdm name="ret_V_42"/></StgValue>
</operation>

<operation id="2507" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2236 %p_Result_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_42, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_224"/></StgValue>
</operation>

<operation id="2508" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2237 %sum_V_85 = add i16 %tp_V_128, i16 %sum_V_84

]]></Node>
<StgValue><ssdm name="sum_V_85"/></StgValue>
</operation>

<operation id="2509" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2238 %p_Result_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_85, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_225"/></StgValue>
</operation>

<operation id="2510" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2239 %xor_ln941_129 = xor i1 %p_Result_224, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_129"/></StgValue>
</operation>

<operation id="2511" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2240 %overflow_86 = and i1 %p_Result_225, i1 %xor_ln941_129

]]></Node>
<StgValue><ssdm name="overflow_86"/></StgValue>
</operation>

<operation id="2512" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2241 %xor_ln348_43 = xor i1 %p_Result_224, i1 %p_Result_225

]]></Node>
<StgValue><ssdm name="xor_ln348_43"/></StgValue>
</operation>

<operation id="2513" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2242 %select_ln392_129 = select i1 %overflow_86, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_129"/></StgValue>
</operation>

<operation id="2514" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2243 %sum_V_86 = select i1 %xor_ln348_43, i16 %select_ln392_129, i16 %sum_V_85

]]></Node>
<StgValue><ssdm name="sum_V_86"/></StgValue>
</operation>

<operation id="2515" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2279 %select_ln392_130 = select i1 %overflow_87, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_130"/></StgValue>
</operation>

<operation id="2516" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2281 %tp_V_131 = select i1 %or_ln392_43, i16 %select_ln392_130, i16 %tp_V_130

]]></Node>
<StgValue><ssdm name="tp_V_131"/></StgValue>
</operation>

<operation id="2517" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2283 %sext_ln859_86 = sext i16 %sum_V_86

]]></Node>
<StgValue><ssdm name="sext_ln859_86"/></StgValue>
</operation>

<operation id="2518" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2284 %sext_ln859_87 = sext i16 %tp_V_131

]]></Node>
<StgValue><ssdm name="sext_ln859_87"/></StgValue>
</operation>

<operation id="2519" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2285 %ret_V_43 = add i17 %sext_ln859_87, i17 %sext_ln859_86

]]></Node>
<StgValue><ssdm name="ret_V_43"/></StgValue>
</operation>

<operation id="2520" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2286 %p_Result_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_43, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_229"/></StgValue>
</operation>

<operation id="2521" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2287 %sum_V_87 = add i16 %tp_V_131, i16 %sum_V_86

]]></Node>
<StgValue><ssdm name="sum_V_87"/></StgValue>
</operation>

<operation id="2522" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2288 %p_Result_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_87, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_230"/></StgValue>
</operation>

<operation id="2523" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2289 %xor_ln941_132 = xor i1 %p_Result_229, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_132"/></StgValue>
</operation>

<operation id="2524" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2290 %overflow_88 = and i1 %p_Result_230, i1 %xor_ln941_132

]]></Node>
<StgValue><ssdm name="overflow_88"/></StgValue>
</operation>

<operation id="2525" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2291 %xor_ln348_44 = xor i1 %p_Result_229, i1 %p_Result_230

]]></Node>
<StgValue><ssdm name="xor_ln348_44"/></StgValue>
</operation>

<operation id="2526" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2292 %select_ln392_132 = select i1 %overflow_88, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_132"/></StgValue>
</operation>

<operation id="2527" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2293 %sum_V_88 = select i1 %xor_ln348_44, i16 %select_ln392_132, i16 %sum_V_87

]]></Node>
<StgValue><ssdm name="sum_V_88"/></StgValue>
</operation>

<operation id="2528" st_id="29" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2307 %r_V_173 = mul i32 %sext_ln1319_44, i32 %sext_ln1317_44

]]></Node>
<StgValue><ssdm name="r_V_173"/></StgValue>
</operation>

<operation id="2529" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2308 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_173, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2530" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2309 %p_Result_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_173, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_231"/></StgValue>
</operation>

<operation id="2531" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2310 %tp_V_132 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_173, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_132"/></StgValue>
</operation>

<operation id="2532" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2311 %p_Result_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_173, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_232"/></StgValue>
</operation>

<operation id="2533" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2312 %tmp_383 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_173, i32 9

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="2534" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2313 %zext_ln423_44 = zext i1 %tmp_383

]]></Node>
<StgValue><ssdm name="zext_ln423_44"/></StgValue>
</operation>

<operation id="2535" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2314 %tp_V_133 = add i16 %zext_ln423_44, i16 %tp_V_132

]]></Node>
<StgValue><ssdm name="tp_V_133"/></StgValue>
</operation>

<operation id="2536" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2315 %p_Result_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_133, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_233"/></StgValue>
</operation>

<operation id="2537" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2316 %xor_ln942_88 = xor i1 %p_Result_233, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_88"/></StgValue>
</operation>

<operation id="2538" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2317 %carry_89 = and i1 %p_Result_232, i1 %xor_ln942_88

]]></Node>
<StgValue><ssdm name="carry_89"/></StgValue>
</operation>

<operation id="2539" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2318 %tmp_312 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_173, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="2540" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2319 %Range2_all_ones_44 = icmp_eq  i5 %tmp_312, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_44"/></StgValue>
</operation>

<operation id="2541" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2320 %tmp_314 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_173, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="2542" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2321 %Range1_all_ones_88 = icmp_eq  i6 %tmp_314, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_88"/></StgValue>
</operation>

<operation id="2543" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2322 %Range1_all_zeros_44 = icmp_eq  i6 %tmp_314, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_44"/></StgValue>
</operation>

<operation id="2544" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2323 %deleted_zeros_44 = select i1 %carry_89, i1 %Range1_all_ones_88, i1 %Range1_all_zeros_44

]]></Node>
<StgValue><ssdm name="deleted_zeros_44"/></StgValue>
</operation>

<operation id="2545" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2324 %tmp_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_173, i32 26

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="2546" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2325 %xor_ln936_44 = xor i1 %tmp_385, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_44"/></StgValue>
</operation>

<operation id="2547" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2326 %and_ln936_44 = and i1 %Range2_all_ones_44, i1 %xor_ln936_44

]]></Node>
<StgValue><ssdm name="and_ln936_44"/></StgValue>
</operation>

<operation id="2548" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2327 %deleted_ones_88 = select i1 %carry_89, i1 %and_ln936_44, i1 %Range1_all_ones_88

]]></Node>
<StgValue><ssdm name="deleted_ones_88"/></StgValue>
</operation>

<operation id="2549" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2328 %and_ln937_44 = and i1 %carry_89, i1 %Range1_all_ones_88

]]></Node>
<StgValue><ssdm name="and_ln937_44"/></StgValue>
</operation>

<operation id="2550" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2329 %xor_ln941_133 = xor i1 %deleted_zeros_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_133"/></StgValue>
</operation>

<operation id="2551" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2330 %or_ln941_44 = or i1 %p_Result_233, i1 %xor_ln941_133

]]></Node>
<StgValue><ssdm name="or_ln941_44"/></StgValue>
</operation>

<operation id="2552" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2331 %xor_ln941_134 = xor i1 %p_Result_231, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_134"/></StgValue>
</operation>

<operation id="2553" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2332 %overflow_89 = and i1 %or_ln941_44, i1 %xor_ln941_134

]]></Node>
<StgValue><ssdm name="overflow_89"/></StgValue>
</operation>

<operation id="2554" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2333 %xor_ln942_89 = xor i1 %deleted_ones_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_89"/></StgValue>
</operation>

<operation id="2555" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2334 %or_ln942_44 = or i1 %xor_ln942_88, i1 %xor_ln942_89

]]></Node>
<StgValue><ssdm name="or_ln942_44"/></StgValue>
</operation>

<operation id="2556" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2335 %xor_ln942_172 = xor i1 %and_ln937_44, i1 %or_ln942_44

]]></Node>
<StgValue><ssdm name="xor_ln942_172"/></StgValue>
</operation>

<operation id="2557" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2336 %underflow_44 = and i1 %xor_ln942_172, i1 %p_Result_231

]]></Node>
<StgValue><ssdm name="underflow_44"/></StgValue>
</operation>

<operation id="2558" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2338 %or_ln392_44 = or i1 %overflow_89, i1 %underflow_44

]]></Node>
<StgValue><ssdm name="or_ln392_44"/></StgValue>
</operation>

<operation id="2559" st_id="29" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2357 %r_V_174 = mul i32 %sext_ln1319_45, i32 %sext_ln1317_45

]]></Node>
<StgValue><ssdm name="r_V_174"/></StgValue>
</operation>

<operation id="2560" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2358 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_174, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2561" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2359 %p_Result_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_174, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_236"/></StgValue>
</operation>

<operation id="2562" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2360 %tp_V_135 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_174, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_135"/></StgValue>
</operation>

<operation id="2563" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2361 %p_Result_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_174, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_237"/></StgValue>
</operation>

<operation id="2564" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2362 %tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_174, i32 9

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="2565" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2363 %zext_ln423_45 = zext i1 %tmp_390

]]></Node>
<StgValue><ssdm name="zext_ln423_45"/></StgValue>
</operation>

<operation id="2566" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2364 %tp_V_136 = add i16 %zext_ln423_45, i16 %tp_V_135

]]></Node>
<StgValue><ssdm name="tp_V_136"/></StgValue>
</operation>

<operation id="2567" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2365 %p_Result_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_136, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_238"/></StgValue>
</operation>

<operation id="2568" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2366 %xor_ln942_90 = xor i1 %p_Result_238, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_90"/></StgValue>
</operation>

<operation id="2569" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2367 %carry_91 = and i1 %p_Result_237, i1 %xor_ln942_90

]]></Node>
<StgValue><ssdm name="carry_91"/></StgValue>
</operation>

<operation id="2570" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2368 %tmp_316 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_174, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="2571" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2369 %Range2_all_ones_45 = icmp_eq  i5 %tmp_316, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_45"/></StgValue>
</operation>

<operation id="2572" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2370 %tmp_317 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_174, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="2573" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2371 %Range1_all_ones_90 = icmp_eq  i6 %tmp_317, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_90"/></StgValue>
</operation>

<operation id="2574" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2372 %Range1_all_zeros_45 = icmp_eq  i6 %tmp_317, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_45"/></StgValue>
</operation>

<operation id="2575" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2373 %deleted_zeros_45 = select i1 %carry_91, i1 %Range1_all_ones_90, i1 %Range1_all_zeros_45

]]></Node>
<StgValue><ssdm name="deleted_zeros_45"/></StgValue>
</operation>

<operation id="2576" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2374 %tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_174, i32 26

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="2577" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2375 %xor_ln936_45 = xor i1 %tmp_392, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_45"/></StgValue>
</operation>

<operation id="2578" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2376 %and_ln936_45 = and i1 %Range2_all_ones_45, i1 %xor_ln936_45

]]></Node>
<StgValue><ssdm name="and_ln936_45"/></StgValue>
</operation>

<operation id="2579" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2377 %deleted_ones_90 = select i1 %carry_91, i1 %and_ln936_45, i1 %Range1_all_ones_90

]]></Node>
<StgValue><ssdm name="deleted_ones_90"/></StgValue>
</operation>

<operation id="2580" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2378 %and_ln937_45 = and i1 %carry_91, i1 %Range1_all_ones_90

]]></Node>
<StgValue><ssdm name="and_ln937_45"/></StgValue>
</operation>

<operation id="2581" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2379 %xor_ln941_136 = xor i1 %deleted_zeros_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_136"/></StgValue>
</operation>

<operation id="2582" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2380 %or_ln941_45 = or i1 %p_Result_238, i1 %xor_ln941_136

]]></Node>
<StgValue><ssdm name="or_ln941_45"/></StgValue>
</operation>

<operation id="2583" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2381 %xor_ln941_137 = xor i1 %p_Result_236, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_137"/></StgValue>
</operation>

<operation id="2584" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2382 %overflow_91 = and i1 %or_ln941_45, i1 %xor_ln941_137

]]></Node>
<StgValue><ssdm name="overflow_91"/></StgValue>
</operation>

<operation id="2585" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2383 %xor_ln942_91 = xor i1 %deleted_ones_90, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_91"/></StgValue>
</operation>

<operation id="2586" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2384 %or_ln942_45 = or i1 %xor_ln942_90, i1 %xor_ln942_91

]]></Node>
<StgValue><ssdm name="or_ln942_45"/></StgValue>
</operation>

<operation id="2587" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2385 %xor_ln942_173 = xor i1 %and_ln937_45, i1 %or_ln942_45

]]></Node>
<StgValue><ssdm name="xor_ln942_173"/></StgValue>
</operation>

<operation id="2588" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2386 %underflow_45 = and i1 %xor_ln942_173, i1 %p_Result_236

]]></Node>
<StgValue><ssdm name="underflow_45"/></StgValue>
</operation>

<operation id="2589" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2388 %or_ln392_45 = or i1 %overflow_91, i1 %underflow_45

]]></Node>
<StgValue><ssdm name="or_ln392_45"/></StgValue>
</operation>

<operation id="2590" st_id="29" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2407 %r_V_175 = mul i32 %sext_ln1319_46, i32 %sext_ln1317_46

]]></Node>
<StgValue><ssdm name="r_V_175"/></StgValue>
</operation>

<operation id="2591" st_id="29" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2457 %r_V_176 = mul i32 %sext_ln1319_47, i32 %sext_ln1317_47

]]></Node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>

<operation id="2592" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2515 %r_V_177 = mul i32 %sext_ln1319_48, i32 %sext_ln1317_48

]]></Node>
<StgValue><ssdm name="r_V_177"/></StgValue>
</operation>

<operation id="2593" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2565 %r_V_178 = mul i32 %sext_ln1319_49, i32 %sext_ln1317_49

]]></Node>
<StgValue><ssdm name="r_V_178"/></StgValue>
</operation>

<operation id="2594" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2613 %sext_ln1317_50 = sext i16 %di_V_50

]]></Node>
<StgValue><ssdm name="sext_ln1317_50"/></StgValue>
</operation>

<operation id="2595" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2614 %sext_ln1319_50 = sext i16 %wi_V_50

]]></Node>
<StgValue><ssdm name="sext_ln1319_50"/></StgValue>
</operation>

<operation id="2596" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2615 %r_V_179 = mul i32 %sext_ln1319_50, i32 %sext_ln1317_50

]]></Node>
<StgValue><ssdm name="r_V_179"/></StgValue>
</operation>

<operation id="2597" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2663 %sext_ln1317_51 = sext i16 %di_V_51

]]></Node>
<StgValue><ssdm name="sext_ln1317_51"/></StgValue>
</operation>

<operation id="2598" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2664 %sext_ln1319_51 = sext i16 %wi_V_51

]]></Node>
<StgValue><ssdm name="sext_ln1319_51"/></StgValue>
</operation>

<operation id="2599" st_id="29" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2665 %r_V_180 = mul i32 %sext_ln1319_51, i32 %sext_ln1317_51

]]></Node>
<StgValue><ssdm name="r_V_180"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="2600" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2337 %select_ln392_133 = select i1 %overflow_89, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_133"/></StgValue>
</operation>

<operation id="2601" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2339 %tp_V_134 = select i1 %or_ln392_44, i16 %select_ln392_133, i16 %tp_V_133

]]></Node>
<StgValue><ssdm name="tp_V_134"/></StgValue>
</operation>

<operation id="2602" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2341 %sext_ln859_88 = sext i16 %sum_V_88

]]></Node>
<StgValue><ssdm name="sext_ln859_88"/></StgValue>
</operation>

<operation id="2603" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2342 %sext_ln859_89 = sext i16 %tp_V_134

]]></Node>
<StgValue><ssdm name="sext_ln859_89"/></StgValue>
</operation>

<operation id="2604" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2343 %ret_V_44 = add i17 %sext_ln859_89, i17 %sext_ln859_88

]]></Node>
<StgValue><ssdm name="ret_V_44"/></StgValue>
</operation>

<operation id="2605" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2344 %p_Result_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_44, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_234"/></StgValue>
</operation>

<operation id="2606" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2345 %sum_V_89 = add i16 %tp_V_134, i16 %sum_V_88

]]></Node>
<StgValue><ssdm name="sum_V_89"/></StgValue>
</operation>

<operation id="2607" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2346 %p_Result_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_89, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_235"/></StgValue>
</operation>

<operation id="2608" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2347 %xor_ln941_135 = xor i1 %p_Result_234, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_135"/></StgValue>
</operation>

<operation id="2609" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2348 %overflow_90 = and i1 %p_Result_235, i1 %xor_ln941_135

]]></Node>
<StgValue><ssdm name="overflow_90"/></StgValue>
</operation>

<operation id="2610" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2349 %xor_ln348_45 = xor i1 %p_Result_234, i1 %p_Result_235

]]></Node>
<StgValue><ssdm name="xor_ln348_45"/></StgValue>
</operation>

<operation id="2611" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2350 %select_ln392_135 = select i1 %overflow_90, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_135"/></StgValue>
</operation>

<operation id="2612" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2351 %sum_V_90 = select i1 %xor_ln348_45, i16 %select_ln392_135, i16 %sum_V_89

]]></Node>
<StgValue><ssdm name="sum_V_90"/></StgValue>
</operation>

<operation id="2613" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2387 %select_ln392_136 = select i1 %overflow_91, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_136"/></StgValue>
</operation>

<operation id="2614" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2389 %tp_V_137 = select i1 %or_ln392_45, i16 %select_ln392_136, i16 %tp_V_136

]]></Node>
<StgValue><ssdm name="tp_V_137"/></StgValue>
</operation>

<operation id="2615" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2391 %sext_ln859_90 = sext i16 %sum_V_90

]]></Node>
<StgValue><ssdm name="sext_ln859_90"/></StgValue>
</operation>

<operation id="2616" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2392 %sext_ln859_91 = sext i16 %tp_V_137

]]></Node>
<StgValue><ssdm name="sext_ln859_91"/></StgValue>
</operation>

<operation id="2617" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2393 %ret_V_45 = add i17 %sext_ln859_91, i17 %sext_ln859_90

]]></Node>
<StgValue><ssdm name="ret_V_45"/></StgValue>
</operation>

<operation id="2618" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2394 %p_Result_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_45, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_239"/></StgValue>
</operation>

<operation id="2619" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2395 %sum_V_91 = add i16 %tp_V_137, i16 %sum_V_90

]]></Node>
<StgValue><ssdm name="sum_V_91"/></StgValue>
</operation>

<operation id="2620" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2396 %p_Result_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_91, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_240"/></StgValue>
</operation>

<operation id="2621" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2397 %xor_ln941_138 = xor i1 %p_Result_239, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_138"/></StgValue>
</operation>

<operation id="2622" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2398 %overflow_92 = and i1 %p_Result_240, i1 %xor_ln941_138

]]></Node>
<StgValue><ssdm name="overflow_92"/></StgValue>
</operation>

<operation id="2623" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2399 %xor_ln348_46 = xor i1 %p_Result_239, i1 %p_Result_240

]]></Node>
<StgValue><ssdm name="xor_ln348_46"/></StgValue>
</operation>

<operation id="2624" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2400 %select_ln392_138 = select i1 %overflow_92, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_138"/></StgValue>
</operation>

<operation id="2625" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2401 %sum_V_92 = select i1 %xor_ln348_46, i16 %select_ln392_138, i16 %sum_V_91

]]></Node>
<StgValue><ssdm name="sum_V_92"/></StgValue>
</operation>

<operation id="2626" st_id="30" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2407 %r_V_175 = mul i32 %sext_ln1319_46, i32 %sext_ln1317_46

]]></Node>
<StgValue><ssdm name="r_V_175"/></StgValue>
</operation>

<operation id="2627" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2408 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_175, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2628" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2409 %p_Result_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_175, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_241"/></StgValue>
</operation>

<operation id="2629" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2410 %tp_V_138 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_175, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_138"/></StgValue>
</operation>

<operation id="2630" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2411 %p_Result_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_175, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_242"/></StgValue>
</operation>

<operation id="2631" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2412 %tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_175, i32 9

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="2632" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2413 %zext_ln423_46 = zext i1 %tmp_397

]]></Node>
<StgValue><ssdm name="zext_ln423_46"/></StgValue>
</operation>

<operation id="2633" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2414 %tp_V_139 = add i16 %zext_ln423_46, i16 %tp_V_138

]]></Node>
<StgValue><ssdm name="tp_V_139"/></StgValue>
</operation>

<operation id="2634" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2415 %p_Result_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_139, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_243"/></StgValue>
</operation>

<operation id="2635" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2416 %xor_ln942_92 = xor i1 %p_Result_243, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_92"/></StgValue>
</operation>

<operation id="2636" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2417 %carry_93 = and i1 %p_Result_242, i1 %xor_ln942_92

]]></Node>
<StgValue><ssdm name="carry_93"/></StgValue>
</operation>

<operation id="2637" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2418 %tmp_318 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_175, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="2638" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2419 %Range2_all_ones_46 = icmp_eq  i5 %tmp_318, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_46"/></StgValue>
</operation>

<operation id="2639" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2420 %tmp_319 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_175, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="2640" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2421 %Range1_all_ones_92 = icmp_eq  i6 %tmp_319, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_92"/></StgValue>
</operation>

<operation id="2641" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2422 %Range1_all_zeros_46 = icmp_eq  i6 %tmp_319, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_46"/></StgValue>
</operation>

<operation id="2642" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2423 %deleted_zeros_46 = select i1 %carry_93, i1 %Range1_all_ones_92, i1 %Range1_all_zeros_46

]]></Node>
<StgValue><ssdm name="deleted_zeros_46"/></StgValue>
</operation>

<operation id="2643" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2424 %tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_175, i32 26

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="2644" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2425 %xor_ln936_46 = xor i1 %tmp_399, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_46"/></StgValue>
</operation>

<operation id="2645" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2426 %and_ln936_46 = and i1 %Range2_all_ones_46, i1 %xor_ln936_46

]]></Node>
<StgValue><ssdm name="and_ln936_46"/></StgValue>
</operation>

<operation id="2646" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2427 %deleted_ones_92 = select i1 %carry_93, i1 %and_ln936_46, i1 %Range1_all_ones_92

]]></Node>
<StgValue><ssdm name="deleted_ones_92"/></StgValue>
</operation>

<operation id="2647" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2428 %and_ln937_46 = and i1 %carry_93, i1 %Range1_all_ones_92

]]></Node>
<StgValue><ssdm name="and_ln937_46"/></StgValue>
</operation>

<operation id="2648" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2429 %xor_ln941_139 = xor i1 %deleted_zeros_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_139"/></StgValue>
</operation>

<operation id="2649" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2430 %or_ln941_46 = or i1 %p_Result_243, i1 %xor_ln941_139

]]></Node>
<StgValue><ssdm name="or_ln941_46"/></StgValue>
</operation>

<operation id="2650" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2431 %xor_ln941_140 = xor i1 %p_Result_241, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_140"/></StgValue>
</operation>

<operation id="2651" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2432 %overflow_93 = and i1 %or_ln941_46, i1 %xor_ln941_140

]]></Node>
<StgValue><ssdm name="overflow_93"/></StgValue>
</operation>

<operation id="2652" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2433 %xor_ln942_93 = xor i1 %deleted_ones_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_93"/></StgValue>
</operation>

<operation id="2653" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2434 %or_ln942_46 = or i1 %xor_ln942_92, i1 %xor_ln942_93

]]></Node>
<StgValue><ssdm name="or_ln942_46"/></StgValue>
</operation>

<operation id="2654" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2435 %xor_ln942_174 = xor i1 %and_ln937_46, i1 %or_ln942_46

]]></Node>
<StgValue><ssdm name="xor_ln942_174"/></StgValue>
</operation>

<operation id="2655" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2436 %underflow_46 = and i1 %xor_ln942_174, i1 %p_Result_241

]]></Node>
<StgValue><ssdm name="underflow_46"/></StgValue>
</operation>

<operation id="2656" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2438 %or_ln392_46 = or i1 %overflow_93, i1 %underflow_46

]]></Node>
<StgValue><ssdm name="or_ln392_46"/></StgValue>
</operation>

<operation id="2657" st_id="30" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2457 %r_V_176 = mul i32 %sext_ln1319_47, i32 %sext_ln1317_47

]]></Node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>

<operation id="2658" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2458 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_176, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2659" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2459 %p_Result_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_176, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_246"/></StgValue>
</operation>

<operation id="2660" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2460 %tp_V_141 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_176, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_141"/></StgValue>
</operation>

<operation id="2661" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2461 %p_Result_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_176, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_247"/></StgValue>
</operation>

<operation id="2662" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2462 %tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_176, i32 9

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="2663" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2463 %zext_ln423_47 = zext i1 %tmp_404

]]></Node>
<StgValue><ssdm name="zext_ln423_47"/></StgValue>
</operation>

<operation id="2664" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2464 %tp_V_142 = add i16 %zext_ln423_47, i16 %tp_V_141

]]></Node>
<StgValue><ssdm name="tp_V_142"/></StgValue>
</operation>

<operation id="2665" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2465 %p_Result_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_142, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_248"/></StgValue>
</operation>

<operation id="2666" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2466 %xor_ln942_94 = xor i1 %p_Result_248, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_94"/></StgValue>
</operation>

<operation id="2667" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2467 %carry_95 = and i1 %p_Result_247, i1 %xor_ln942_94

]]></Node>
<StgValue><ssdm name="carry_95"/></StgValue>
</operation>

<operation id="2668" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2468 %tmp_321 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_176, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="2669" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2469 %Range2_all_ones_47 = icmp_eq  i5 %tmp_321, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_47"/></StgValue>
</operation>

<operation id="2670" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2470 %tmp_323 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_176, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="2671" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2471 %Range1_all_ones_94 = icmp_eq  i6 %tmp_323, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_94"/></StgValue>
</operation>

<operation id="2672" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2472 %Range1_all_zeros_47 = icmp_eq  i6 %tmp_323, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_47"/></StgValue>
</operation>

<operation id="2673" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2473 %deleted_zeros_47 = select i1 %carry_95, i1 %Range1_all_ones_94, i1 %Range1_all_zeros_47

]]></Node>
<StgValue><ssdm name="deleted_zeros_47"/></StgValue>
</operation>

<operation id="2674" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2474 %tmp_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_176, i32 26

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="2675" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2475 %xor_ln936_47 = xor i1 %tmp_406, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_47"/></StgValue>
</operation>

<operation id="2676" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2476 %and_ln936_47 = and i1 %Range2_all_ones_47, i1 %xor_ln936_47

]]></Node>
<StgValue><ssdm name="and_ln936_47"/></StgValue>
</operation>

<operation id="2677" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2477 %deleted_ones_94 = select i1 %carry_95, i1 %and_ln936_47, i1 %Range1_all_ones_94

]]></Node>
<StgValue><ssdm name="deleted_ones_94"/></StgValue>
</operation>

<operation id="2678" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2478 %and_ln937_47 = and i1 %carry_95, i1 %Range1_all_ones_94

]]></Node>
<StgValue><ssdm name="and_ln937_47"/></StgValue>
</operation>

<operation id="2679" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2479 %xor_ln941_142 = xor i1 %deleted_zeros_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_142"/></StgValue>
</operation>

<operation id="2680" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2480 %or_ln941_47 = or i1 %p_Result_248, i1 %xor_ln941_142

]]></Node>
<StgValue><ssdm name="or_ln941_47"/></StgValue>
</operation>

<operation id="2681" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2481 %xor_ln941_143 = xor i1 %p_Result_246, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_143"/></StgValue>
</operation>

<operation id="2682" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2482 %overflow_95 = and i1 %or_ln941_47, i1 %xor_ln941_143

]]></Node>
<StgValue><ssdm name="overflow_95"/></StgValue>
</operation>

<operation id="2683" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2483 %xor_ln942_95 = xor i1 %deleted_ones_94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_95"/></StgValue>
</operation>

<operation id="2684" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2484 %or_ln942_47 = or i1 %xor_ln942_94, i1 %xor_ln942_95

]]></Node>
<StgValue><ssdm name="or_ln942_47"/></StgValue>
</operation>

<operation id="2685" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2485 %xor_ln942_175 = xor i1 %and_ln937_47, i1 %or_ln942_47

]]></Node>
<StgValue><ssdm name="xor_ln942_175"/></StgValue>
</operation>

<operation id="2686" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2486 %underflow_47 = and i1 %xor_ln942_175, i1 %p_Result_246

]]></Node>
<StgValue><ssdm name="underflow_47"/></StgValue>
</operation>

<operation id="2687" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2488 %or_ln392_47 = or i1 %overflow_95, i1 %underflow_47

]]></Node>
<StgValue><ssdm name="or_ln392_47"/></StgValue>
</operation>

<operation id="2688" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2515 %r_V_177 = mul i32 %sext_ln1319_48, i32 %sext_ln1317_48

]]></Node>
<StgValue><ssdm name="r_V_177"/></StgValue>
</operation>

<operation id="2689" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2565 %r_V_178 = mul i32 %sext_ln1319_49, i32 %sext_ln1317_49

]]></Node>
<StgValue><ssdm name="r_V_178"/></StgValue>
</operation>

<operation id="2690" st_id="30" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2615 %r_V_179 = mul i32 %sext_ln1319_50, i32 %sext_ln1317_50

]]></Node>
<StgValue><ssdm name="r_V_179"/></StgValue>
</operation>

<operation id="2691" st_id="30" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2665 %r_V_180 = mul i32 %sext_ln1319_51, i32 %sext_ln1317_51

]]></Node>
<StgValue><ssdm name="r_V_180"/></StgValue>
</operation>

<operation id="2692" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2721 %sext_ln1317_52 = sext i16 %di_V_52

]]></Node>
<StgValue><ssdm name="sext_ln1317_52"/></StgValue>
</operation>

<operation id="2693" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2722 %sext_ln1319_52 = sext i16 %wi_V_52

]]></Node>
<StgValue><ssdm name="sext_ln1319_52"/></StgValue>
</operation>

<operation id="2694" st_id="30" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2723 %r_V_181 = mul i32 %sext_ln1319_52, i32 %sext_ln1317_52

]]></Node>
<StgValue><ssdm name="r_V_181"/></StgValue>
</operation>

<operation id="2695" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2771 %sext_ln1317_53 = sext i16 %di_V_53

]]></Node>
<StgValue><ssdm name="sext_ln1317_53"/></StgValue>
</operation>

<operation id="2696" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2772 %sext_ln1319_53 = sext i16 %wi_V_53

]]></Node>
<StgValue><ssdm name="sext_ln1319_53"/></StgValue>
</operation>

<operation id="2697" st_id="30" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2773 %r_V_182 = mul i32 %sext_ln1319_53, i32 %sext_ln1317_53

]]></Node>
<StgValue><ssdm name="r_V_182"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="2698" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2437 %select_ln392_139 = select i1 %overflow_93, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_139"/></StgValue>
</operation>

<operation id="2699" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2439 %tp_V_140 = select i1 %or_ln392_46, i16 %select_ln392_139, i16 %tp_V_139

]]></Node>
<StgValue><ssdm name="tp_V_140"/></StgValue>
</operation>

<operation id="2700" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2441 %sext_ln859_92 = sext i16 %sum_V_92

]]></Node>
<StgValue><ssdm name="sext_ln859_92"/></StgValue>
</operation>

<operation id="2701" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2442 %sext_ln859_93 = sext i16 %tp_V_140

]]></Node>
<StgValue><ssdm name="sext_ln859_93"/></StgValue>
</operation>

<operation id="2702" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2443 %ret_V_46 = add i17 %sext_ln859_93, i17 %sext_ln859_92

]]></Node>
<StgValue><ssdm name="ret_V_46"/></StgValue>
</operation>

<operation id="2703" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2444 %p_Result_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_46, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_244"/></StgValue>
</operation>

<operation id="2704" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2445 %sum_V_93 = add i16 %tp_V_140, i16 %sum_V_92

]]></Node>
<StgValue><ssdm name="sum_V_93"/></StgValue>
</operation>

<operation id="2705" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2446 %p_Result_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_93, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_245"/></StgValue>
</operation>

<operation id="2706" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2447 %xor_ln941_141 = xor i1 %p_Result_244, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_141"/></StgValue>
</operation>

<operation id="2707" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2448 %overflow_94 = and i1 %p_Result_245, i1 %xor_ln941_141

]]></Node>
<StgValue><ssdm name="overflow_94"/></StgValue>
</operation>

<operation id="2708" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2449 %xor_ln348_47 = xor i1 %p_Result_244, i1 %p_Result_245

]]></Node>
<StgValue><ssdm name="xor_ln348_47"/></StgValue>
</operation>

<operation id="2709" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2450 %select_ln392_141 = select i1 %overflow_94, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_141"/></StgValue>
</operation>

<operation id="2710" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2451 %sum_V_94 = select i1 %xor_ln348_47, i16 %select_ln392_141, i16 %sum_V_93

]]></Node>
<StgValue><ssdm name="sum_V_94"/></StgValue>
</operation>

<operation id="2711" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2487 %select_ln392_142 = select i1 %overflow_95, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_142"/></StgValue>
</operation>

<operation id="2712" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2489 %tp_V_143 = select i1 %or_ln392_47, i16 %select_ln392_142, i16 %tp_V_142

]]></Node>
<StgValue><ssdm name="tp_V_143"/></StgValue>
</operation>

<operation id="2713" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2491 %sext_ln859_94 = sext i16 %sum_V_94

]]></Node>
<StgValue><ssdm name="sext_ln859_94"/></StgValue>
</operation>

<operation id="2714" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2492 %sext_ln859_95 = sext i16 %tp_V_143

]]></Node>
<StgValue><ssdm name="sext_ln859_95"/></StgValue>
</operation>

<operation id="2715" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2493 %ret_V_47 = add i17 %sext_ln859_95, i17 %sext_ln859_94

]]></Node>
<StgValue><ssdm name="ret_V_47"/></StgValue>
</operation>

<operation id="2716" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2494 %p_Result_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_47, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_249"/></StgValue>
</operation>

<operation id="2717" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2495 %sum_V_95 = add i16 %tp_V_143, i16 %sum_V_94

]]></Node>
<StgValue><ssdm name="sum_V_95"/></StgValue>
</operation>

<operation id="2718" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2496 %p_Result_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_95, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_250"/></StgValue>
</operation>

<operation id="2719" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2497 %xor_ln941_144 = xor i1 %p_Result_249, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_144"/></StgValue>
</operation>

<operation id="2720" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2498 %overflow_96 = and i1 %p_Result_250, i1 %xor_ln941_144

]]></Node>
<StgValue><ssdm name="overflow_96"/></StgValue>
</operation>

<operation id="2721" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2499 %xor_ln348_48 = xor i1 %p_Result_249, i1 %p_Result_250

]]></Node>
<StgValue><ssdm name="xor_ln348_48"/></StgValue>
</operation>

<operation id="2722" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2500 %select_ln392_144 = select i1 %overflow_96, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_144"/></StgValue>
</operation>

<operation id="2723" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2501 %sum_V_96 = select i1 %xor_ln348_48, i16 %select_ln392_144, i16 %sum_V_95

]]></Node>
<StgValue><ssdm name="sum_V_96"/></StgValue>
</operation>

<operation id="2724" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2515 %r_V_177 = mul i32 %sext_ln1319_48, i32 %sext_ln1317_48

]]></Node>
<StgValue><ssdm name="r_V_177"/></StgValue>
</operation>

<operation id="2725" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2516 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_177, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2726" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2517 %p_Result_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_177, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_251"/></StgValue>
</operation>

<operation id="2727" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2518 %tp_V_144 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_177, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_144"/></StgValue>
</operation>

<operation id="2728" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2519 %p_Result_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_177, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_252"/></StgValue>
</operation>

<operation id="2729" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2520 %tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_177, i32 9

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="2730" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2521 %zext_ln423_48 = zext i1 %tmp_411

]]></Node>
<StgValue><ssdm name="zext_ln423_48"/></StgValue>
</operation>

<operation id="2731" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2522 %tp_V_145 = add i16 %zext_ln423_48, i16 %tp_V_144

]]></Node>
<StgValue><ssdm name="tp_V_145"/></StgValue>
</operation>

<operation id="2732" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2523 %p_Result_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_145, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_253"/></StgValue>
</operation>

<operation id="2733" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2524 %xor_ln942_96 = xor i1 %p_Result_253, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_96"/></StgValue>
</operation>

<operation id="2734" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2525 %carry_97 = and i1 %p_Result_252, i1 %xor_ln942_96

]]></Node>
<StgValue><ssdm name="carry_97"/></StgValue>
</operation>

<operation id="2735" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2526 %tmp_324 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_177, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="2736" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2527 %Range2_all_ones_48 = icmp_eq  i5 %tmp_324, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_48"/></StgValue>
</operation>

<operation id="2737" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2528 %tmp_325 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_177, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="2738" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2529 %Range1_all_ones_96 = icmp_eq  i6 %tmp_325, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_96"/></StgValue>
</operation>

<operation id="2739" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2530 %Range1_all_zeros_48 = icmp_eq  i6 %tmp_325, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_48"/></StgValue>
</operation>

<operation id="2740" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2531 %deleted_zeros_48 = select i1 %carry_97, i1 %Range1_all_ones_96, i1 %Range1_all_zeros_48

]]></Node>
<StgValue><ssdm name="deleted_zeros_48"/></StgValue>
</operation>

<operation id="2741" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2532 %tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_177, i32 26

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="2742" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2533 %xor_ln936_48 = xor i1 %tmp_413, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_48"/></StgValue>
</operation>

<operation id="2743" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2534 %and_ln936_48 = and i1 %Range2_all_ones_48, i1 %xor_ln936_48

]]></Node>
<StgValue><ssdm name="and_ln936_48"/></StgValue>
</operation>

<operation id="2744" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2535 %deleted_ones_96 = select i1 %carry_97, i1 %and_ln936_48, i1 %Range1_all_ones_96

]]></Node>
<StgValue><ssdm name="deleted_ones_96"/></StgValue>
</operation>

<operation id="2745" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2536 %and_ln937_48 = and i1 %carry_97, i1 %Range1_all_ones_96

]]></Node>
<StgValue><ssdm name="and_ln937_48"/></StgValue>
</operation>

<operation id="2746" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2537 %xor_ln941_145 = xor i1 %deleted_zeros_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_145"/></StgValue>
</operation>

<operation id="2747" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2538 %or_ln941_48 = or i1 %p_Result_253, i1 %xor_ln941_145

]]></Node>
<StgValue><ssdm name="or_ln941_48"/></StgValue>
</operation>

<operation id="2748" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2539 %xor_ln941_146 = xor i1 %p_Result_251, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_146"/></StgValue>
</operation>

<operation id="2749" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2540 %overflow_97 = and i1 %or_ln941_48, i1 %xor_ln941_146

]]></Node>
<StgValue><ssdm name="overflow_97"/></StgValue>
</operation>

<operation id="2750" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2541 %xor_ln942_97 = xor i1 %deleted_ones_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_97"/></StgValue>
</operation>

<operation id="2751" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2542 %or_ln942_48 = or i1 %xor_ln942_96, i1 %xor_ln942_97

]]></Node>
<StgValue><ssdm name="or_ln942_48"/></StgValue>
</operation>

<operation id="2752" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2543 %xor_ln942_176 = xor i1 %and_ln937_48, i1 %or_ln942_48

]]></Node>
<StgValue><ssdm name="xor_ln942_176"/></StgValue>
</operation>

<operation id="2753" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2544 %underflow_48 = and i1 %xor_ln942_176, i1 %p_Result_251

]]></Node>
<StgValue><ssdm name="underflow_48"/></StgValue>
</operation>

<operation id="2754" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2546 %or_ln392_48 = or i1 %overflow_97, i1 %underflow_48

]]></Node>
<StgValue><ssdm name="or_ln392_48"/></StgValue>
</operation>

<operation id="2755" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2565 %r_V_178 = mul i32 %sext_ln1319_49, i32 %sext_ln1317_49

]]></Node>
<StgValue><ssdm name="r_V_178"/></StgValue>
</operation>

<operation id="2756" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2566 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_178, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2757" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2567 %p_Result_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_178, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_256"/></StgValue>
</operation>

<operation id="2758" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2568 %tp_V_147 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_178, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_147"/></StgValue>
</operation>

<operation id="2759" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2569 %p_Result_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_178, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_257"/></StgValue>
</operation>

<operation id="2760" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2570 %tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_178, i32 9

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2761" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2571 %zext_ln423_49 = zext i1 %tmp_418

]]></Node>
<StgValue><ssdm name="zext_ln423_49"/></StgValue>
</operation>

<operation id="2762" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2572 %tp_V_148 = add i16 %zext_ln423_49, i16 %tp_V_147

]]></Node>
<StgValue><ssdm name="tp_V_148"/></StgValue>
</operation>

<operation id="2763" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2573 %p_Result_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_148, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_258"/></StgValue>
</operation>

<operation id="2764" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2574 %xor_ln942_98 = xor i1 %p_Result_258, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_98"/></StgValue>
</operation>

<operation id="2765" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2575 %carry_99 = and i1 %p_Result_257, i1 %xor_ln942_98

]]></Node>
<StgValue><ssdm name="carry_99"/></StgValue>
</operation>

<operation id="2766" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2576 %tmp_326 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_178, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="2767" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2577 %Range2_all_ones_49 = icmp_eq  i5 %tmp_326, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_49"/></StgValue>
</operation>

<operation id="2768" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2578 %tmp_328 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_178, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="2769" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2579 %Range1_all_ones_98 = icmp_eq  i6 %tmp_328, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_98"/></StgValue>
</operation>

<operation id="2770" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2580 %Range1_all_zeros_49 = icmp_eq  i6 %tmp_328, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_49"/></StgValue>
</operation>

<operation id="2771" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2581 %deleted_zeros_49 = select i1 %carry_99, i1 %Range1_all_ones_98, i1 %Range1_all_zeros_49

]]></Node>
<StgValue><ssdm name="deleted_zeros_49"/></StgValue>
</operation>

<operation id="2772" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2582 %tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_178, i32 26

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="2773" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2583 %xor_ln936_49 = xor i1 %tmp_420, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_49"/></StgValue>
</operation>

<operation id="2774" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2584 %and_ln936_49 = and i1 %Range2_all_ones_49, i1 %xor_ln936_49

]]></Node>
<StgValue><ssdm name="and_ln936_49"/></StgValue>
</operation>

<operation id="2775" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2585 %deleted_ones_98 = select i1 %carry_99, i1 %and_ln936_49, i1 %Range1_all_ones_98

]]></Node>
<StgValue><ssdm name="deleted_ones_98"/></StgValue>
</operation>

<operation id="2776" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2586 %and_ln937_49 = and i1 %carry_99, i1 %Range1_all_ones_98

]]></Node>
<StgValue><ssdm name="and_ln937_49"/></StgValue>
</operation>

<operation id="2777" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2587 %xor_ln941_148 = xor i1 %deleted_zeros_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_148"/></StgValue>
</operation>

<operation id="2778" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2588 %or_ln941_49 = or i1 %p_Result_258, i1 %xor_ln941_148

]]></Node>
<StgValue><ssdm name="or_ln941_49"/></StgValue>
</operation>

<operation id="2779" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2589 %xor_ln941_149 = xor i1 %p_Result_256, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_149"/></StgValue>
</operation>

<operation id="2780" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2590 %overflow_99 = and i1 %or_ln941_49, i1 %xor_ln941_149

]]></Node>
<StgValue><ssdm name="overflow_99"/></StgValue>
</operation>

<operation id="2781" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2591 %xor_ln942_99 = xor i1 %deleted_ones_98, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_99"/></StgValue>
</operation>

<operation id="2782" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2592 %or_ln942_49 = or i1 %xor_ln942_98, i1 %xor_ln942_99

]]></Node>
<StgValue><ssdm name="or_ln942_49"/></StgValue>
</operation>

<operation id="2783" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2593 %xor_ln942_177 = xor i1 %and_ln937_49, i1 %or_ln942_49

]]></Node>
<StgValue><ssdm name="xor_ln942_177"/></StgValue>
</operation>

<operation id="2784" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2594 %underflow_49 = and i1 %xor_ln942_177, i1 %p_Result_256

]]></Node>
<StgValue><ssdm name="underflow_49"/></StgValue>
</operation>

<operation id="2785" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2596 %or_ln392_49 = or i1 %overflow_99, i1 %underflow_49

]]></Node>
<StgValue><ssdm name="or_ln392_49"/></StgValue>
</operation>

<operation id="2786" st_id="31" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2615 %r_V_179 = mul i32 %sext_ln1319_50, i32 %sext_ln1317_50

]]></Node>
<StgValue><ssdm name="r_V_179"/></StgValue>
</operation>

<operation id="2787" st_id="31" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2665 %r_V_180 = mul i32 %sext_ln1319_51, i32 %sext_ln1317_51

]]></Node>
<StgValue><ssdm name="r_V_180"/></StgValue>
</operation>

<operation id="2788" st_id="31" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2723 %r_V_181 = mul i32 %sext_ln1319_52, i32 %sext_ln1317_52

]]></Node>
<StgValue><ssdm name="r_V_181"/></StgValue>
</operation>

<operation id="2789" st_id="31" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2773 %r_V_182 = mul i32 %sext_ln1319_53, i32 %sext_ln1317_53

]]></Node>
<StgValue><ssdm name="r_V_182"/></StgValue>
</operation>

<operation id="2790" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2821 %sext_ln1317_54 = sext i16 %di_V_54

]]></Node>
<StgValue><ssdm name="sext_ln1317_54"/></StgValue>
</operation>

<operation id="2791" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2822 %sext_ln1319_54 = sext i16 %wi_V_54

]]></Node>
<StgValue><ssdm name="sext_ln1319_54"/></StgValue>
</operation>

<operation id="2792" st_id="31" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2823 %r_V_183 = mul i32 %sext_ln1319_54, i32 %sext_ln1317_54

]]></Node>
<StgValue><ssdm name="r_V_183"/></StgValue>
</operation>

<operation id="2793" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2871 %sext_ln1317_55 = sext i16 %di_V_55

]]></Node>
<StgValue><ssdm name="sext_ln1317_55"/></StgValue>
</operation>

<operation id="2794" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2872 %sext_ln1319_55 = sext i16 %wi_V_55

]]></Node>
<StgValue><ssdm name="sext_ln1319_55"/></StgValue>
</operation>

<operation id="2795" st_id="31" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2873 %r_V_184 = mul i32 %sext_ln1319_55, i32 %sext_ln1317_55

]]></Node>
<StgValue><ssdm name="r_V_184"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="2796" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2545 %select_ln392_145 = select i1 %overflow_97, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_145"/></StgValue>
</operation>

<operation id="2797" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2547 %tp_V_146 = select i1 %or_ln392_48, i16 %select_ln392_145, i16 %tp_V_145

]]></Node>
<StgValue><ssdm name="tp_V_146"/></StgValue>
</operation>

<operation id="2798" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2549 %sext_ln859_96 = sext i16 %sum_V_96

]]></Node>
<StgValue><ssdm name="sext_ln859_96"/></StgValue>
</operation>

<operation id="2799" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2550 %sext_ln859_97 = sext i16 %tp_V_146

]]></Node>
<StgValue><ssdm name="sext_ln859_97"/></StgValue>
</operation>

<operation id="2800" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2551 %ret_V_48 = add i17 %sext_ln859_97, i17 %sext_ln859_96

]]></Node>
<StgValue><ssdm name="ret_V_48"/></StgValue>
</operation>

<operation id="2801" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2552 %p_Result_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_48, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_254"/></StgValue>
</operation>

<operation id="2802" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2553 %sum_V_97 = add i16 %tp_V_146, i16 %sum_V_96

]]></Node>
<StgValue><ssdm name="sum_V_97"/></StgValue>
</operation>

<operation id="2803" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2554 %p_Result_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_97, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_255"/></StgValue>
</operation>

<operation id="2804" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2555 %xor_ln941_147 = xor i1 %p_Result_254, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_147"/></StgValue>
</operation>

<operation id="2805" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2556 %overflow_98 = and i1 %p_Result_255, i1 %xor_ln941_147

]]></Node>
<StgValue><ssdm name="overflow_98"/></StgValue>
</operation>

<operation id="2806" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2557 %xor_ln348_49 = xor i1 %p_Result_254, i1 %p_Result_255

]]></Node>
<StgValue><ssdm name="xor_ln348_49"/></StgValue>
</operation>

<operation id="2807" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2558 %select_ln392_147 = select i1 %overflow_98, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_147"/></StgValue>
</operation>

<operation id="2808" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2559 %sum_V_98 = select i1 %xor_ln348_49, i16 %select_ln392_147, i16 %sum_V_97

]]></Node>
<StgValue><ssdm name="sum_V_98"/></StgValue>
</operation>

<operation id="2809" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2595 %select_ln392_148 = select i1 %overflow_99, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_148"/></StgValue>
</operation>

<operation id="2810" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2597 %tp_V_149 = select i1 %or_ln392_49, i16 %select_ln392_148, i16 %tp_V_148

]]></Node>
<StgValue><ssdm name="tp_V_149"/></StgValue>
</operation>

<operation id="2811" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2599 %sext_ln859_98 = sext i16 %sum_V_98

]]></Node>
<StgValue><ssdm name="sext_ln859_98"/></StgValue>
</operation>

<operation id="2812" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2600 %sext_ln859_99 = sext i16 %tp_V_149

]]></Node>
<StgValue><ssdm name="sext_ln859_99"/></StgValue>
</operation>

<operation id="2813" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2601 %ret_V_49 = add i17 %sext_ln859_99, i17 %sext_ln859_98

]]></Node>
<StgValue><ssdm name="ret_V_49"/></StgValue>
</operation>

<operation id="2814" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2602 %p_Result_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_49, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_259"/></StgValue>
</operation>

<operation id="2815" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2603 %sum_V_99 = add i16 %tp_V_149, i16 %sum_V_98

]]></Node>
<StgValue><ssdm name="sum_V_99"/></StgValue>
</operation>

<operation id="2816" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2604 %p_Result_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_99, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_260"/></StgValue>
</operation>

<operation id="2817" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2605 %xor_ln941_150 = xor i1 %p_Result_259, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_150"/></StgValue>
</operation>

<operation id="2818" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2606 %overflow_100 = and i1 %p_Result_260, i1 %xor_ln941_150

]]></Node>
<StgValue><ssdm name="overflow_100"/></StgValue>
</operation>

<operation id="2819" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2607 %xor_ln348_50 = xor i1 %p_Result_259, i1 %p_Result_260

]]></Node>
<StgValue><ssdm name="xor_ln348_50"/></StgValue>
</operation>

<operation id="2820" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2608 %select_ln392_150 = select i1 %overflow_100, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_150"/></StgValue>
</operation>

<operation id="2821" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2609 %sum_V_100 = select i1 %xor_ln348_50, i16 %select_ln392_150, i16 %sum_V_99

]]></Node>
<StgValue><ssdm name="sum_V_100"/></StgValue>
</operation>

<operation id="2822" st_id="32" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2615 %r_V_179 = mul i32 %sext_ln1319_50, i32 %sext_ln1317_50

]]></Node>
<StgValue><ssdm name="r_V_179"/></StgValue>
</operation>

<operation id="2823" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2616 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_179, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2824" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2617 %p_Result_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_179, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_261"/></StgValue>
</operation>

<operation id="2825" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2618 %tp_V_150 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_179, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_150"/></StgValue>
</operation>

<operation id="2826" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2619 %p_Result_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_179, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_262"/></StgValue>
</operation>

<operation id="2827" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2620 %tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_179, i32 9

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="2828" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2621 %zext_ln423_50 = zext i1 %tmp_425

]]></Node>
<StgValue><ssdm name="zext_ln423_50"/></StgValue>
</operation>

<operation id="2829" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2622 %tp_V_151 = add i16 %zext_ln423_50, i16 %tp_V_150

]]></Node>
<StgValue><ssdm name="tp_V_151"/></StgValue>
</operation>

<operation id="2830" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2623 %p_Result_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_151, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_263"/></StgValue>
</operation>

<operation id="2831" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2624 %xor_ln942_100 = xor i1 %p_Result_263, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_100"/></StgValue>
</operation>

<operation id="2832" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2625 %carry_101 = and i1 %p_Result_262, i1 %xor_ln942_100

]]></Node>
<StgValue><ssdm name="carry_101"/></StgValue>
</operation>

<operation id="2833" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2626 %tmp_330 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_179, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="2834" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2627 %Range2_all_ones_50 = icmp_eq  i5 %tmp_330, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_50"/></StgValue>
</operation>

<operation id="2835" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2628 %tmp_331 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_179, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="2836" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2629 %Range1_all_ones_100 = icmp_eq  i6 %tmp_331, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_100"/></StgValue>
</operation>

<operation id="2837" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2630 %Range1_all_zeros_50 = icmp_eq  i6 %tmp_331, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_50"/></StgValue>
</operation>

<operation id="2838" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2631 %deleted_zeros_50 = select i1 %carry_101, i1 %Range1_all_ones_100, i1 %Range1_all_zeros_50

]]></Node>
<StgValue><ssdm name="deleted_zeros_50"/></StgValue>
</operation>

<operation id="2839" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2632 %tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_179, i32 26

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2840" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2633 %xor_ln936_50 = xor i1 %tmp_427, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_50"/></StgValue>
</operation>

<operation id="2841" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2634 %and_ln936_50 = and i1 %Range2_all_ones_50, i1 %xor_ln936_50

]]></Node>
<StgValue><ssdm name="and_ln936_50"/></StgValue>
</operation>

<operation id="2842" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2635 %deleted_ones_100 = select i1 %carry_101, i1 %and_ln936_50, i1 %Range1_all_ones_100

]]></Node>
<StgValue><ssdm name="deleted_ones_100"/></StgValue>
</operation>

<operation id="2843" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2636 %and_ln937_50 = and i1 %carry_101, i1 %Range1_all_ones_100

]]></Node>
<StgValue><ssdm name="and_ln937_50"/></StgValue>
</operation>

<operation id="2844" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2637 %xor_ln941_151 = xor i1 %deleted_zeros_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_151"/></StgValue>
</operation>

<operation id="2845" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2638 %or_ln941_50 = or i1 %p_Result_263, i1 %xor_ln941_151

]]></Node>
<StgValue><ssdm name="or_ln941_50"/></StgValue>
</operation>

<operation id="2846" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2639 %xor_ln941_152 = xor i1 %p_Result_261, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_152"/></StgValue>
</operation>

<operation id="2847" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2640 %overflow_101 = and i1 %or_ln941_50, i1 %xor_ln941_152

]]></Node>
<StgValue><ssdm name="overflow_101"/></StgValue>
</operation>

<operation id="2848" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2641 %xor_ln942_101 = xor i1 %deleted_ones_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_101"/></StgValue>
</operation>

<operation id="2849" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2642 %or_ln942_50 = or i1 %xor_ln942_100, i1 %xor_ln942_101

]]></Node>
<StgValue><ssdm name="or_ln942_50"/></StgValue>
</operation>

<operation id="2850" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2643 %xor_ln942_178 = xor i1 %and_ln937_50, i1 %or_ln942_50

]]></Node>
<StgValue><ssdm name="xor_ln942_178"/></StgValue>
</operation>

<operation id="2851" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2644 %underflow_50 = and i1 %xor_ln942_178, i1 %p_Result_261

]]></Node>
<StgValue><ssdm name="underflow_50"/></StgValue>
</operation>

<operation id="2852" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2646 %or_ln392_50 = or i1 %overflow_101, i1 %underflow_50

]]></Node>
<StgValue><ssdm name="or_ln392_50"/></StgValue>
</operation>

<operation id="2853" st_id="32" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2665 %r_V_180 = mul i32 %sext_ln1319_51, i32 %sext_ln1317_51

]]></Node>
<StgValue><ssdm name="r_V_180"/></StgValue>
</operation>

<operation id="2854" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2666 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_180, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2855" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2667 %p_Result_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_180, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_266"/></StgValue>
</operation>

<operation id="2856" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2668 %tp_V_153 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_180, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_153"/></StgValue>
</operation>

<operation id="2857" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2669 %p_Result_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_180, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_267"/></StgValue>
</operation>

<operation id="2858" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2670 %tmp_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_180, i32 9

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="2859" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2671 %zext_ln423_51 = zext i1 %tmp_432

]]></Node>
<StgValue><ssdm name="zext_ln423_51"/></StgValue>
</operation>

<operation id="2860" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2672 %tp_V_154 = add i16 %zext_ln423_51, i16 %tp_V_153

]]></Node>
<StgValue><ssdm name="tp_V_154"/></StgValue>
</operation>

<operation id="2861" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2673 %p_Result_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_154, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_268"/></StgValue>
</operation>

<operation id="2862" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2674 %xor_ln942_102 = xor i1 %p_Result_268, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_102"/></StgValue>
</operation>

<operation id="2863" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2675 %carry_103 = and i1 %p_Result_267, i1 %xor_ln942_102

]]></Node>
<StgValue><ssdm name="carry_103"/></StgValue>
</operation>

<operation id="2864" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2676 %tmp_332 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_180, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="2865" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2677 %Range2_all_ones_51 = icmp_eq  i5 %tmp_332, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_51"/></StgValue>
</operation>

<operation id="2866" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2678 %tmp_333 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_180, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="2867" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2679 %Range1_all_ones_102 = icmp_eq  i6 %tmp_333, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_102"/></StgValue>
</operation>

<operation id="2868" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2680 %Range1_all_zeros_51 = icmp_eq  i6 %tmp_333, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_51"/></StgValue>
</operation>

<operation id="2869" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2681 %deleted_zeros_51 = select i1 %carry_103, i1 %Range1_all_ones_102, i1 %Range1_all_zeros_51

]]></Node>
<StgValue><ssdm name="deleted_zeros_51"/></StgValue>
</operation>

<operation id="2870" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2682 %tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_180, i32 26

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="2871" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2683 %xor_ln936_51 = xor i1 %tmp_434, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_51"/></StgValue>
</operation>

<operation id="2872" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2684 %and_ln936_51 = and i1 %Range2_all_ones_51, i1 %xor_ln936_51

]]></Node>
<StgValue><ssdm name="and_ln936_51"/></StgValue>
</operation>

<operation id="2873" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2685 %deleted_ones_102 = select i1 %carry_103, i1 %and_ln936_51, i1 %Range1_all_ones_102

]]></Node>
<StgValue><ssdm name="deleted_ones_102"/></StgValue>
</operation>

<operation id="2874" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2686 %and_ln937_51 = and i1 %carry_103, i1 %Range1_all_ones_102

]]></Node>
<StgValue><ssdm name="and_ln937_51"/></StgValue>
</operation>

<operation id="2875" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2687 %xor_ln941_154 = xor i1 %deleted_zeros_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_154"/></StgValue>
</operation>

<operation id="2876" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2688 %or_ln941_51 = or i1 %p_Result_268, i1 %xor_ln941_154

]]></Node>
<StgValue><ssdm name="or_ln941_51"/></StgValue>
</operation>

<operation id="2877" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2689 %xor_ln941_155 = xor i1 %p_Result_266, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_155"/></StgValue>
</operation>

<operation id="2878" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2690 %overflow_103 = and i1 %or_ln941_51, i1 %xor_ln941_155

]]></Node>
<StgValue><ssdm name="overflow_103"/></StgValue>
</operation>

<operation id="2879" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2691 %xor_ln942_103 = xor i1 %deleted_ones_102, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_103"/></StgValue>
</operation>

<operation id="2880" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2692 %or_ln942_51 = or i1 %xor_ln942_102, i1 %xor_ln942_103

]]></Node>
<StgValue><ssdm name="or_ln942_51"/></StgValue>
</operation>

<operation id="2881" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2693 %xor_ln942_179 = xor i1 %and_ln937_51, i1 %or_ln942_51

]]></Node>
<StgValue><ssdm name="xor_ln942_179"/></StgValue>
</operation>

<operation id="2882" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2694 %underflow_51 = and i1 %xor_ln942_179, i1 %p_Result_266

]]></Node>
<StgValue><ssdm name="underflow_51"/></StgValue>
</operation>

<operation id="2883" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2696 %or_ln392_51 = or i1 %overflow_103, i1 %underflow_51

]]></Node>
<StgValue><ssdm name="or_ln392_51"/></StgValue>
</operation>

<operation id="2884" st_id="32" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2723 %r_V_181 = mul i32 %sext_ln1319_52, i32 %sext_ln1317_52

]]></Node>
<StgValue><ssdm name="r_V_181"/></StgValue>
</operation>

<operation id="2885" st_id="32" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2773 %r_V_182 = mul i32 %sext_ln1319_53, i32 %sext_ln1317_53

]]></Node>
<StgValue><ssdm name="r_V_182"/></StgValue>
</operation>

<operation id="2886" st_id="32" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2823 %r_V_183 = mul i32 %sext_ln1319_54, i32 %sext_ln1317_54

]]></Node>
<StgValue><ssdm name="r_V_183"/></StgValue>
</operation>

<operation id="2887" st_id="32" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2873 %r_V_184 = mul i32 %sext_ln1319_55, i32 %sext_ln1317_55

]]></Node>
<StgValue><ssdm name="r_V_184"/></StgValue>
</operation>

<operation id="2888" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2929 %sext_ln1317_56 = sext i16 %di_V_56

]]></Node>
<StgValue><ssdm name="sext_ln1317_56"/></StgValue>
</operation>

<operation id="2889" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2930 %sext_ln1319_56 = sext i16 %wi_V_56

]]></Node>
<StgValue><ssdm name="sext_ln1319_56"/></StgValue>
</operation>

<operation id="2890" st_id="32" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2931 %r_V_185 = mul i32 %sext_ln1319_56, i32 %sext_ln1317_56

]]></Node>
<StgValue><ssdm name="r_V_185"/></StgValue>
</operation>

<operation id="2891" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2979 %sext_ln1317_57 = sext i16 %di_V_57

]]></Node>
<StgValue><ssdm name="sext_ln1317_57"/></StgValue>
</operation>

<operation id="2892" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2980 %sext_ln1319_57 = sext i16 %wi_V_57

]]></Node>
<StgValue><ssdm name="sext_ln1319_57"/></StgValue>
</operation>

<operation id="2893" st_id="32" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2981 %r_V_186 = mul i32 %sext_ln1319_57, i32 %sext_ln1317_57

]]></Node>
<StgValue><ssdm name="r_V_186"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2894" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2645 %select_ln392_151 = select i1 %overflow_101, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_151"/></StgValue>
</operation>

<operation id="2895" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2647 %tp_V_152 = select i1 %or_ln392_50, i16 %select_ln392_151, i16 %tp_V_151

]]></Node>
<StgValue><ssdm name="tp_V_152"/></StgValue>
</operation>

<operation id="2896" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2649 %sext_ln859_100 = sext i16 %sum_V_100

]]></Node>
<StgValue><ssdm name="sext_ln859_100"/></StgValue>
</operation>

<operation id="2897" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2650 %sext_ln859_101 = sext i16 %tp_V_152

]]></Node>
<StgValue><ssdm name="sext_ln859_101"/></StgValue>
</operation>

<operation id="2898" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2651 %ret_V_50 = add i17 %sext_ln859_101, i17 %sext_ln859_100

]]></Node>
<StgValue><ssdm name="ret_V_50"/></StgValue>
</operation>

<operation id="2899" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2652 %p_Result_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_50, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_264"/></StgValue>
</operation>

<operation id="2900" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2653 %sum_V_101 = add i16 %tp_V_152, i16 %sum_V_100

]]></Node>
<StgValue><ssdm name="sum_V_101"/></StgValue>
</operation>

<operation id="2901" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2654 %p_Result_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_101, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_265"/></StgValue>
</operation>

<operation id="2902" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2655 %xor_ln941_153 = xor i1 %p_Result_264, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_153"/></StgValue>
</operation>

<operation id="2903" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2656 %overflow_102 = and i1 %p_Result_265, i1 %xor_ln941_153

]]></Node>
<StgValue><ssdm name="overflow_102"/></StgValue>
</operation>

<operation id="2904" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2657 %xor_ln348_51 = xor i1 %p_Result_264, i1 %p_Result_265

]]></Node>
<StgValue><ssdm name="xor_ln348_51"/></StgValue>
</operation>

<operation id="2905" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2658 %select_ln392_153 = select i1 %overflow_102, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_153"/></StgValue>
</operation>

<operation id="2906" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2659 %sum_V_102 = select i1 %xor_ln348_51, i16 %select_ln392_153, i16 %sum_V_101

]]></Node>
<StgValue><ssdm name="sum_V_102"/></StgValue>
</operation>

<operation id="2907" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2695 %select_ln392_154 = select i1 %overflow_103, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_154"/></StgValue>
</operation>

<operation id="2908" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2697 %tp_V_155 = select i1 %or_ln392_51, i16 %select_ln392_154, i16 %tp_V_154

]]></Node>
<StgValue><ssdm name="tp_V_155"/></StgValue>
</operation>

<operation id="2909" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2699 %sext_ln859_102 = sext i16 %sum_V_102

]]></Node>
<StgValue><ssdm name="sext_ln859_102"/></StgValue>
</operation>

<operation id="2910" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2700 %sext_ln859_103 = sext i16 %tp_V_155

]]></Node>
<StgValue><ssdm name="sext_ln859_103"/></StgValue>
</operation>

<operation id="2911" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2701 %ret_V_51 = add i17 %sext_ln859_103, i17 %sext_ln859_102

]]></Node>
<StgValue><ssdm name="ret_V_51"/></StgValue>
</operation>

<operation id="2912" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2702 %p_Result_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_51, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_269"/></StgValue>
</operation>

<operation id="2913" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2703 %sum_V_103 = add i16 %tp_V_155, i16 %sum_V_102

]]></Node>
<StgValue><ssdm name="sum_V_103"/></StgValue>
</operation>

<operation id="2914" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2704 %p_Result_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_103, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_270"/></StgValue>
</operation>

<operation id="2915" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2705 %xor_ln941_156 = xor i1 %p_Result_269, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_156"/></StgValue>
</operation>

<operation id="2916" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2706 %overflow_104 = and i1 %p_Result_270, i1 %xor_ln941_156

]]></Node>
<StgValue><ssdm name="overflow_104"/></StgValue>
</operation>

<operation id="2917" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2707 %xor_ln348_52 = xor i1 %p_Result_269, i1 %p_Result_270

]]></Node>
<StgValue><ssdm name="xor_ln348_52"/></StgValue>
</operation>

<operation id="2918" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2708 %select_ln392_156 = select i1 %overflow_104, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_156"/></StgValue>
</operation>

<operation id="2919" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2709 %sum_V_104 = select i1 %xor_ln348_52, i16 %select_ln392_156, i16 %sum_V_103

]]></Node>
<StgValue><ssdm name="sum_V_104"/></StgValue>
</operation>

<operation id="2920" st_id="33" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2723 %r_V_181 = mul i32 %sext_ln1319_52, i32 %sext_ln1317_52

]]></Node>
<StgValue><ssdm name="r_V_181"/></StgValue>
</operation>

<operation id="2921" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2724 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_181, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2922" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2725 %p_Result_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_181, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_271"/></StgValue>
</operation>

<operation id="2923" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2726 %tp_V_156 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_181, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_156"/></StgValue>
</operation>

<operation id="2924" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2727 %p_Result_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_181, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_272"/></StgValue>
</operation>

<operation id="2925" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2728 %tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_181, i32 9

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2926" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2729 %zext_ln423_52 = zext i1 %tmp_439

]]></Node>
<StgValue><ssdm name="zext_ln423_52"/></StgValue>
</operation>

<operation id="2927" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2730 %tp_V_157 = add i16 %zext_ln423_52, i16 %tp_V_156

]]></Node>
<StgValue><ssdm name="tp_V_157"/></StgValue>
</operation>

<operation id="2928" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2731 %p_Result_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_157, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_273"/></StgValue>
</operation>

<operation id="2929" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2732 %xor_ln942_104 = xor i1 %p_Result_273, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_104"/></StgValue>
</operation>

<operation id="2930" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2733 %carry_105 = and i1 %p_Result_272, i1 %xor_ln942_104

]]></Node>
<StgValue><ssdm name="carry_105"/></StgValue>
</operation>

<operation id="2931" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2734 %tmp_335 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_181, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="2932" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2735 %Range2_all_ones_52 = icmp_eq  i5 %tmp_335, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_52"/></StgValue>
</operation>

<operation id="2933" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2736 %tmp_337 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_181, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="2934" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2737 %Range1_all_ones_104 = icmp_eq  i6 %tmp_337, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_104"/></StgValue>
</operation>

<operation id="2935" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2738 %Range1_all_zeros_52 = icmp_eq  i6 %tmp_337, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_52"/></StgValue>
</operation>

<operation id="2936" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2739 %deleted_zeros_52 = select i1 %carry_105, i1 %Range1_all_ones_104, i1 %Range1_all_zeros_52

]]></Node>
<StgValue><ssdm name="deleted_zeros_52"/></StgValue>
</operation>

<operation id="2937" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2740 %tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_181, i32 26

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="2938" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2741 %xor_ln936_52 = xor i1 %tmp_441, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_52"/></StgValue>
</operation>

<operation id="2939" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2742 %and_ln936_52 = and i1 %Range2_all_ones_52, i1 %xor_ln936_52

]]></Node>
<StgValue><ssdm name="and_ln936_52"/></StgValue>
</operation>

<operation id="2940" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2743 %deleted_ones_104 = select i1 %carry_105, i1 %and_ln936_52, i1 %Range1_all_ones_104

]]></Node>
<StgValue><ssdm name="deleted_ones_104"/></StgValue>
</operation>

<operation id="2941" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2744 %and_ln937_52 = and i1 %carry_105, i1 %Range1_all_ones_104

]]></Node>
<StgValue><ssdm name="and_ln937_52"/></StgValue>
</operation>

<operation id="2942" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2745 %xor_ln941_157 = xor i1 %deleted_zeros_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_157"/></StgValue>
</operation>

<operation id="2943" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2746 %or_ln941_52 = or i1 %p_Result_273, i1 %xor_ln941_157

]]></Node>
<StgValue><ssdm name="or_ln941_52"/></StgValue>
</operation>

<operation id="2944" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2747 %xor_ln941_158 = xor i1 %p_Result_271, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_158"/></StgValue>
</operation>

<operation id="2945" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2748 %overflow_105 = and i1 %or_ln941_52, i1 %xor_ln941_158

]]></Node>
<StgValue><ssdm name="overflow_105"/></StgValue>
</operation>

<operation id="2946" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2749 %xor_ln942_105 = xor i1 %deleted_ones_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_105"/></StgValue>
</operation>

<operation id="2947" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2750 %or_ln942_52 = or i1 %xor_ln942_104, i1 %xor_ln942_105

]]></Node>
<StgValue><ssdm name="or_ln942_52"/></StgValue>
</operation>

<operation id="2948" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2751 %xor_ln942_180 = xor i1 %and_ln937_52, i1 %or_ln942_52

]]></Node>
<StgValue><ssdm name="xor_ln942_180"/></StgValue>
</operation>

<operation id="2949" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2752 %underflow_52 = and i1 %xor_ln942_180, i1 %p_Result_271

]]></Node>
<StgValue><ssdm name="underflow_52"/></StgValue>
</operation>

<operation id="2950" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2754 %or_ln392_52 = or i1 %overflow_105, i1 %underflow_52

]]></Node>
<StgValue><ssdm name="or_ln392_52"/></StgValue>
</operation>

<operation id="2951" st_id="33" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2773 %r_V_182 = mul i32 %sext_ln1319_53, i32 %sext_ln1317_53

]]></Node>
<StgValue><ssdm name="r_V_182"/></StgValue>
</operation>

<operation id="2952" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2774 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_182, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="2953" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2775 %p_Result_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_182, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_276"/></StgValue>
</operation>

<operation id="2954" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2776 %tp_V_159 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_182, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_159"/></StgValue>
</operation>

<operation id="2955" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2777 %p_Result_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_182, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_277"/></StgValue>
</operation>

<operation id="2956" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2778 %tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_182, i32 9

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="2957" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2779 %zext_ln423_53 = zext i1 %tmp_446

]]></Node>
<StgValue><ssdm name="zext_ln423_53"/></StgValue>
</operation>

<operation id="2958" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2780 %tp_V_160 = add i16 %zext_ln423_53, i16 %tp_V_159

]]></Node>
<StgValue><ssdm name="tp_V_160"/></StgValue>
</operation>

<operation id="2959" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2781 %p_Result_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_160, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_278"/></StgValue>
</operation>

<operation id="2960" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2782 %xor_ln942_106 = xor i1 %p_Result_278, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_106"/></StgValue>
</operation>

<operation id="2961" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2783 %carry_107 = and i1 %p_Result_277, i1 %xor_ln942_106

]]></Node>
<StgValue><ssdm name="carry_107"/></StgValue>
</operation>

<operation id="2962" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2784 %tmp_338 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_182, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="2963" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2785 %Range2_all_ones_53 = icmp_eq  i5 %tmp_338, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_53"/></StgValue>
</operation>

<operation id="2964" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2786 %tmp_339 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_182, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="2965" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2787 %Range1_all_ones_106 = icmp_eq  i6 %tmp_339, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_106"/></StgValue>
</operation>

<operation id="2966" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2788 %Range1_all_zeros_53 = icmp_eq  i6 %tmp_339, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_53"/></StgValue>
</operation>

<operation id="2967" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2789 %deleted_zeros_53 = select i1 %carry_107, i1 %Range1_all_ones_106, i1 %Range1_all_zeros_53

]]></Node>
<StgValue><ssdm name="deleted_zeros_53"/></StgValue>
</operation>

<operation id="2968" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2790 %tmp_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_182, i32 26

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2969" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2791 %xor_ln936_53 = xor i1 %tmp_448, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_53"/></StgValue>
</operation>

<operation id="2970" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2792 %and_ln936_53 = and i1 %Range2_all_ones_53, i1 %xor_ln936_53

]]></Node>
<StgValue><ssdm name="and_ln936_53"/></StgValue>
</operation>

<operation id="2971" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2793 %deleted_ones_106 = select i1 %carry_107, i1 %and_ln936_53, i1 %Range1_all_ones_106

]]></Node>
<StgValue><ssdm name="deleted_ones_106"/></StgValue>
</operation>

<operation id="2972" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2794 %and_ln937_53 = and i1 %carry_107, i1 %Range1_all_ones_106

]]></Node>
<StgValue><ssdm name="and_ln937_53"/></StgValue>
</operation>

<operation id="2973" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2795 %xor_ln941_160 = xor i1 %deleted_zeros_53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_160"/></StgValue>
</operation>

<operation id="2974" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2796 %or_ln941_53 = or i1 %p_Result_278, i1 %xor_ln941_160

]]></Node>
<StgValue><ssdm name="or_ln941_53"/></StgValue>
</operation>

<operation id="2975" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2797 %xor_ln941_161 = xor i1 %p_Result_276, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_161"/></StgValue>
</operation>

<operation id="2976" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2798 %overflow_107 = and i1 %or_ln941_53, i1 %xor_ln941_161

]]></Node>
<StgValue><ssdm name="overflow_107"/></StgValue>
</operation>

<operation id="2977" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2799 %xor_ln942_107 = xor i1 %deleted_ones_106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_107"/></StgValue>
</operation>

<operation id="2978" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2800 %or_ln942_53 = or i1 %xor_ln942_106, i1 %xor_ln942_107

]]></Node>
<StgValue><ssdm name="or_ln942_53"/></StgValue>
</operation>

<operation id="2979" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2801 %xor_ln942_181 = xor i1 %and_ln937_53, i1 %or_ln942_53

]]></Node>
<StgValue><ssdm name="xor_ln942_181"/></StgValue>
</operation>

<operation id="2980" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2802 %underflow_53 = and i1 %xor_ln942_181, i1 %p_Result_276

]]></Node>
<StgValue><ssdm name="underflow_53"/></StgValue>
</operation>

<operation id="2981" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2804 %or_ln392_53 = or i1 %overflow_107, i1 %underflow_53

]]></Node>
<StgValue><ssdm name="or_ln392_53"/></StgValue>
</operation>

<operation id="2982" st_id="33" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2823 %r_V_183 = mul i32 %sext_ln1319_54, i32 %sext_ln1317_54

]]></Node>
<StgValue><ssdm name="r_V_183"/></StgValue>
</operation>

<operation id="2983" st_id="33" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2873 %r_V_184 = mul i32 %sext_ln1319_55, i32 %sext_ln1317_55

]]></Node>
<StgValue><ssdm name="r_V_184"/></StgValue>
</operation>

<operation id="2984" st_id="33" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2931 %r_V_185 = mul i32 %sext_ln1319_56, i32 %sext_ln1317_56

]]></Node>
<StgValue><ssdm name="r_V_185"/></StgValue>
</operation>

<operation id="2985" st_id="33" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2981 %r_V_186 = mul i32 %sext_ln1319_57, i32 %sext_ln1317_57

]]></Node>
<StgValue><ssdm name="r_V_186"/></StgValue>
</operation>

<operation id="2986" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3029 %sext_ln1317_58 = sext i16 %di_V_58

]]></Node>
<StgValue><ssdm name="sext_ln1317_58"/></StgValue>
</operation>

<operation id="2987" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3030 %sext_ln1319_58 = sext i16 %wi_V_58

]]></Node>
<StgValue><ssdm name="sext_ln1319_58"/></StgValue>
</operation>

<operation id="2988" st_id="33" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3031 %r_V_187 = mul i32 %sext_ln1319_58, i32 %sext_ln1317_58

]]></Node>
<StgValue><ssdm name="r_V_187"/></StgValue>
</operation>

<operation id="2989" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3079 %sext_ln1317_59 = sext i16 %di_V_59

]]></Node>
<StgValue><ssdm name="sext_ln1317_59"/></StgValue>
</operation>

<operation id="2990" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3080 %sext_ln1319_59 = sext i16 %wi_V_59

]]></Node>
<StgValue><ssdm name="sext_ln1319_59"/></StgValue>
</operation>

<operation id="2991" st_id="33" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3081 %r_V_188 = mul i32 %sext_ln1319_59, i32 %sext_ln1317_59

]]></Node>
<StgValue><ssdm name="r_V_188"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2992" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2753 %select_ln392_157 = select i1 %overflow_105, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_157"/></StgValue>
</operation>

<operation id="2993" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2755 %tp_V_158 = select i1 %or_ln392_52, i16 %select_ln392_157, i16 %tp_V_157

]]></Node>
<StgValue><ssdm name="tp_V_158"/></StgValue>
</operation>

<operation id="2994" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2757 %sext_ln859_104 = sext i16 %sum_V_104

]]></Node>
<StgValue><ssdm name="sext_ln859_104"/></StgValue>
</operation>

<operation id="2995" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2758 %sext_ln859_105 = sext i16 %tp_V_158

]]></Node>
<StgValue><ssdm name="sext_ln859_105"/></StgValue>
</operation>

<operation id="2996" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2759 %ret_V_52 = add i17 %sext_ln859_105, i17 %sext_ln859_104

]]></Node>
<StgValue><ssdm name="ret_V_52"/></StgValue>
</operation>

<operation id="2997" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2760 %p_Result_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_52, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_274"/></StgValue>
</operation>

<operation id="2998" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2761 %sum_V_105 = add i16 %tp_V_158, i16 %sum_V_104

]]></Node>
<StgValue><ssdm name="sum_V_105"/></StgValue>
</operation>

<operation id="2999" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2762 %p_Result_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_105, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_275"/></StgValue>
</operation>

<operation id="3000" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2763 %xor_ln941_159 = xor i1 %p_Result_274, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_159"/></StgValue>
</operation>

<operation id="3001" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2764 %overflow_106 = and i1 %p_Result_275, i1 %xor_ln941_159

]]></Node>
<StgValue><ssdm name="overflow_106"/></StgValue>
</operation>

<operation id="3002" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2765 %xor_ln348_53 = xor i1 %p_Result_274, i1 %p_Result_275

]]></Node>
<StgValue><ssdm name="xor_ln348_53"/></StgValue>
</operation>

<operation id="3003" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2766 %select_ln392_159 = select i1 %overflow_106, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_159"/></StgValue>
</operation>

<operation id="3004" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2767 %sum_V_106 = select i1 %xor_ln348_53, i16 %select_ln392_159, i16 %sum_V_105

]]></Node>
<StgValue><ssdm name="sum_V_106"/></StgValue>
</operation>

<operation id="3005" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2803 %select_ln392_160 = select i1 %overflow_107, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_160"/></StgValue>
</operation>

<operation id="3006" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2805 %tp_V_161 = select i1 %or_ln392_53, i16 %select_ln392_160, i16 %tp_V_160

]]></Node>
<StgValue><ssdm name="tp_V_161"/></StgValue>
</operation>

<operation id="3007" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2807 %sext_ln859_106 = sext i16 %sum_V_106

]]></Node>
<StgValue><ssdm name="sext_ln859_106"/></StgValue>
</operation>

<operation id="3008" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2808 %sext_ln859_107 = sext i16 %tp_V_161

]]></Node>
<StgValue><ssdm name="sext_ln859_107"/></StgValue>
</operation>

<operation id="3009" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2809 %ret_V_53 = add i17 %sext_ln859_107, i17 %sext_ln859_106

]]></Node>
<StgValue><ssdm name="ret_V_53"/></StgValue>
</operation>

<operation id="3010" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2810 %p_Result_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_53, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_279"/></StgValue>
</operation>

<operation id="3011" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2811 %sum_V_107 = add i16 %tp_V_161, i16 %sum_V_106

]]></Node>
<StgValue><ssdm name="sum_V_107"/></StgValue>
</operation>

<operation id="3012" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2812 %p_Result_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_107, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_280"/></StgValue>
</operation>

<operation id="3013" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2813 %xor_ln941_162 = xor i1 %p_Result_279, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_162"/></StgValue>
</operation>

<operation id="3014" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2814 %overflow_108 = and i1 %p_Result_280, i1 %xor_ln941_162

]]></Node>
<StgValue><ssdm name="overflow_108"/></StgValue>
</operation>

<operation id="3015" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2815 %xor_ln348_54 = xor i1 %p_Result_279, i1 %p_Result_280

]]></Node>
<StgValue><ssdm name="xor_ln348_54"/></StgValue>
</operation>

<operation id="3016" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2816 %select_ln392_162 = select i1 %overflow_108, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_162"/></StgValue>
</operation>

<operation id="3017" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2817 %sum_V_108 = select i1 %xor_ln348_54, i16 %select_ln392_162, i16 %sum_V_107

]]></Node>
<StgValue><ssdm name="sum_V_108"/></StgValue>
</operation>

<operation id="3018" st_id="34" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2823 %r_V_183 = mul i32 %sext_ln1319_54, i32 %sext_ln1317_54

]]></Node>
<StgValue><ssdm name="r_V_183"/></StgValue>
</operation>

<operation id="3019" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2824 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_183, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3020" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2825 %p_Result_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_183, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_281"/></StgValue>
</operation>

<operation id="3021" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2826 %tp_V_162 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_183, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_162"/></StgValue>
</operation>

<operation id="3022" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2827 %p_Result_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_183, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_282"/></StgValue>
</operation>

<operation id="3023" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2828 %tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_183, i32 9

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="3024" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2829 %zext_ln423_54 = zext i1 %tmp_453

]]></Node>
<StgValue><ssdm name="zext_ln423_54"/></StgValue>
</operation>

<operation id="3025" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2830 %tp_V_163 = add i16 %zext_ln423_54, i16 %tp_V_162

]]></Node>
<StgValue><ssdm name="tp_V_163"/></StgValue>
</operation>

<operation id="3026" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2831 %p_Result_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_163, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_283"/></StgValue>
</operation>

<operation id="3027" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2832 %xor_ln942_108 = xor i1 %p_Result_283, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_108"/></StgValue>
</operation>

<operation id="3028" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2833 %carry_109 = and i1 %p_Result_282, i1 %xor_ln942_108

]]></Node>
<StgValue><ssdm name="carry_109"/></StgValue>
</operation>

<operation id="3029" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2834 %tmp_340 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_183, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="3030" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2835 %Range2_all_ones_54 = icmp_eq  i5 %tmp_340, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_54"/></StgValue>
</operation>

<operation id="3031" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2836 %tmp_342 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_183, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="3032" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2837 %Range1_all_ones_108 = icmp_eq  i6 %tmp_342, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_108"/></StgValue>
</operation>

<operation id="3033" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2838 %Range1_all_zeros_54 = icmp_eq  i6 %tmp_342, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_54"/></StgValue>
</operation>

<operation id="3034" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2839 %deleted_zeros_54 = select i1 %carry_109, i1 %Range1_all_ones_108, i1 %Range1_all_zeros_54

]]></Node>
<StgValue><ssdm name="deleted_zeros_54"/></StgValue>
</operation>

<operation id="3035" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2840 %tmp_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_183, i32 26

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="3036" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2841 %xor_ln936_54 = xor i1 %tmp_455, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_54"/></StgValue>
</operation>

<operation id="3037" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2842 %and_ln936_54 = and i1 %Range2_all_ones_54, i1 %xor_ln936_54

]]></Node>
<StgValue><ssdm name="and_ln936_54"/></StgValue>
</operation>

<operation id="3038" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2843 %deleted_ones_108 = select i1 %carry_109, i1 %and_ln936_54, i1 %Range1_all_ones_108

]]></Node>
<StgValue><ssdm name="deleted_ones_108"/></StgValue>
</operation>

<operation id="3039" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2844 %and_ln937_54 = and i1 %carry_109, i1 %Range1_all_ones_108

]]></Node>
<StgValue><ssdm name="and_ln937_54"/></StgValue>
</operation>

<operation id="3040" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2845 %xor_ln941_163 = xor i1 %deleted_zeros_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_163"/></StgValue>
</operation>

<operation id="3041" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2846 %or_ln941_54 = or i1 %p_Result_283, i1 %xor_ln941_163

]]></Node>
<StgValue><ssdm name="or_ln941_54"/></StgValue>
</operation>

<operation id="3042" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2847 %xor_ln941_164 = xor i1 %p_Result_281, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_164"/></StgValue>
</operation>

<operation id="3043" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2848 %overflow_109 = and i1 %or_ln941_54, i1 %xor_ln941_164

]]></Node>
<StgValue><ssdm name="overflow_109"/></StgValue>
</operation>

<operation id="3044" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2849 %xor_ln942_109 = xor i1 %deleted_ones_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_109"/></StgValue>
</operation>

<operation id="3045" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2850 %or_ln942_54 = or i1 %xor_ln942_108, i1 %xor_ln942_109

]]></Node>
<StgValue><ssdm name="or_ln942_54"/></StgValue>
</operation>

<operation id="3046" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2851 %xor_ln942_182 = xor i1 %and_ln937_54, i1 %or_ln942_54

]]></Node>
<StgValue><ssdm name="xor_ln942_182"/></StgValue>
</operation>

<operation id="3047" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2852 %underflow_54 = and i1 %xor_ln942_182, i1 %p_Result_281

]]></Node>
<StgValue><ssdm name="underflow_54"/></StgValue>
</operation>

<operation id="3048" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2854 %or_ln392_54 = or i1 %overflow_109, i1 %underflow_54

]]></Node>
<StgValue><ssdm name="or_ln392_54"/></StgValue>
</operation>

<operation id="3049" st_id="34" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2873 %r_V_184 = mul i32 %sext_ln1319_55, i32 %sext_ln1317_55

]]></Node>
<StgValue><ssdm name="r_V_184"/></StgValue>
</operation>

<operation id="3050" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2874 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_184, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3051" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2875 %p_Result_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_184, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_286"/></StgValue>
</operation>

<operation id="3052" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2876 %tp_V_165 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_184, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_165"/></StgValue>
</operation>

<operation id="3053" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2877 %p_Result_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_184, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_287"/></StgValue>
</operation>

<operation id="3054" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2878 %tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_184, i32 9

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="3055" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2879 %zext_ln423_55 = zext i1 %tmp_460

]]></Node>
<StgValue><ssdm name="zext_ln423_55"/></StgValue>
</operation>

<operation id="3056" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2880 %tp_V_166 = add i16 %zext_ln423_55, i16 %tp_V_165

]]></Node>
<StgValue><ssdm name="tp_V_166"/></StgValue>
</operation>

<operation id="3057" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2881 %p_Result_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_166, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_288"/></StgValue>
</operation>

<operation id="3058" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2882 %xor_ln942_110 = xor i1 %p_Result_288, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_110"/></StgValue>
</operation>

<operation id="3059" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2883 %carry_111 = and i1 %p_Result_287, i1 %xor_ln942_110

]]></Node>
<StgValue><ssdm name="carry_111"/></StgValue>
</operation>

<operation id="3060" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2884 %tmp_344 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_184, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="3061" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2885 %Range2_all_ones_55 = icmp_eq  i5 %tmp_344, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_55"/></StgValue>
</operation>

<operation id="3062" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2886 %tmp_345 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_184, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="3063" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2887 %Range1_all_ones_110 = icmp_eq  i6 %tmp_345, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_110"/></StgValue>
</operation>

<operation id="3064" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2888 %Range1_all_zeros_55 = icmp_eq  i6 %tmp_345, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_55"/></StgValue>
</operation>

<operation id="3065" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2889 %deleted_zeros_55 = select i1 %carry_111, i1 %Range1_all_ones_110, i1 %Range1_all_zeros_55

]]></Node>
<StgValue><ssdm name="deleted_zeros_55"/></StgValue>
</operation>

<operation id="3066" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2890 %tmp_462 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_184, i32 26

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="3067" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2891 %xor_ln936_55 = xor i1 %tmp_462, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_55"/></StgValue>
</operation>

<operation id="3068" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2892 %and_ln936_55 = and i1 %Range2_all_ones_55, i1 %xor_ln936_55

]]></Node>
<StgValue><ssdm name="and_ln936_55"/></StgValue>
</operation>

<operation id="3069" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2893 %deleted_ones_110 = select i1 %carry_111, i1 %and_ln936_55, i1 %Range1_all_ones_110

]]></Node>
<StgValue><ssdm name="deleted_ones_110"/></StgValue>
</operation>

<operation id="3070" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2894 %and_ln937_55 = and i1 %carry_111, i1 %Range1_all_ones_110

]]></Node>
<StgValue><ssdm name="and_ln937_55"/></StgValue>
</operation>

<operation id="3071" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2895 %xor_ln941_166 = xor i1 %deleted_zeros_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_166"/></StgValue>
</operation>

<operation id="3072" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2896 %or_ln941_55 = or i1 %p_Result_288, i1 %xor_ln941_166

]]></Node>
<StgValue><ssdm name="or_ln941_55"/></StgValue>
</operation>

<operation id="3073" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2897 %xor_ln941_167 = xor i1 %p_Result_286, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_167"/></StgValue>
</operation>

<operation id="3074" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2898 %overflow_111 = and i1 %or_ln941_55, i1 %xor_ln941_167

]]></Node>
<StgValue><ssdm name="overflow_111"/></StgValue>
</operation>

<operation id="3075" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2899 %xor_ln942_111 = xor i1 %deleted_ones_110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_111"/></StgValue>
</operation>

<operation id="3076" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2900 %or_ln942_55 = or i1 %xor_ln942_110, i1 %xor_ln942_111

]]></Node>
<StgValue><ssdm name="or_ln942_55"/></StgValue>
</operation>

<operation id="3077" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2901 %xor_ln942_183 = xor i1 %and_ln937_55, i1 %or_ln942_55

]]></Node>
<StgValue><ssdm name="xor_ln942_183"/></StgValue>
</operation>

<operation id="3078" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2902 %underflow_55 = and i1 %xor_ln942_183, i1 %p_Result_286

]]></Node>
<StgValue><ssdm name="underflow_55"/></StgValue>
</operation>

<operation id="3079" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2904 %or_ln392_55 = or i1 %overflow_111, i1 %underflow_55

]]></Node>
<StgValue><ssdm name="or_ln392_55"/></StgValue>
</operation>

<operation id="3080" st_id="34" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2931 %r_V_185 = mul i32 %sext_ln1319_56, i32 %sext_ln1317_56

]]></Node>
<StgValue><ssdm name="r_V_185"/></StgValue>
</operation>

<operation id="3081" st_id="34" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2981 %r_V_186 = mul i32 %sext_ln1319_57, i32 %sext_ln1317_57

]]></Node>
<StgValue><ssdm name="r_V_186"/></StgValue>
</operation>

<operation id="3082" st_id="34" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3031 %r_V_187 = mul i32 %sext_ln1319_58, i32 %sext_ln1317_58

]]></Node>
<StgValue><ssdm name="r_V_187"/></StgValue>
</operation>

<operation id="3083" st_id="34" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3081 %r_V_188 = mul i32 %sext_ln1319_59, i32 %sext_ln1317_59

]]></Node>
<StgValue><ssdm name="r_V_188"/></StgValue>
</operation>

<operation id="3084" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3137 %sext_ln1317_60 = sext i16 %di_V_60

]]></Node>
<StgValue><ssdm name="sext_ln1317_60"/></StgValue>
</operation>

<operation id="3085" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3138 %sext_ln1319_60 = sext i16 %wi_V_60

]]></Node>
<StgValue><ssdm name="sext_ln1319_60"/></StgValue>
</operation>

<operation id="3086" st_id="34" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3139 %r_V_189 = mul i32 %sext_ln1319_60, i32 %sext_ln1317_60

]]></Node>
<StgValue><ssdm name="r_V_189"/></StgValue>
</operation>

<operation id="3087" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3187 %sext_ln1317_61 = sext i16 %di_V_61

]]></Node>
<StgValue><ssdm name="sext_ln1317_61"/></StgValue>
</operation>

<operation id="3088" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3188 %sext_ln1319_61 = sext i16 %wi_V_61

]]></Node>
<StgValue><ssdm name="sext_ln1319_61"/></StgValue>
</operation>

<operation id="3089" st_id="34" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3189 %r_V_190 = mul i32 %sext_ln1319_61, i32 %sext_ln1317_61

]]></Node>
<StgValue><ssdm name="r_V_190"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="3090" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2853 %select_ln392_163 = select i1 %overflow_109, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_163"/></StgValue>
</operation>

<operation id="3091" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2855 %tp_V_164 = select i1 %or_ln392_54, i16 %select_ln392_163, i16 %tp_V_163

]]></Node>
<StgValue><ssdm name="tp_V_164"/></StgValue>
</operation>

<operation id="3092" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2857 %sext_ln859_108 = sext i16 %sum_V_108

]]></Node>
<StgValue><ssdm name="sext_ln859_108"/></StgValue>
</operation>

<operation id="3093" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2858 %sext_ln859_109 = sext i16 %tp_V_164

]]></Node>
<StgValue><ssdm name="sext_ln859_109"/></StgValue>
</operation>

<operation id="3094" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2859 %ret_V_54 = add i17 %sext_ln859_109, i17 %sext_ln859_108

]]></Node>
<StgValue><ssdm name="ret_V_54"/></StgValue>
</operation>

<operation id="3095" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2860 %p_Result_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_54, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_284"/></StgValue>
</operation>

<operation id="3096" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2861 %sum_V_109 = add i16 %tp_V_164, i16 %sum_V_108

]]></Node>
<StgValue><ssdm name="sum_V_109"/></StgValue>
</operation>

<operation id="3097" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2862 %p_Result_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_109, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_285"/></StgValue>
</operation>

<operation id="3098" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2863 %xor_ln941_165 = xor i1 %p_Result_284, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_165"/></StgValue>
</operation>

<operation id="3099" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2864 %overflow_110 = and i1 %p_Result_285, i1 %xor_ln941_165

]]></Node>
<StgValue><ssdm name="overflow_110"/></StgValue>
</operation>

<operation id="3100" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2865 %xor_ln348_55 = xor i1 %p_Result_284, i1 %p_Result_285

]]></Node>
<StgValue><ssdm name="xor_ln348_55"/></StgValue>
</operation>

<operation id="3101" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2866 %select_ln392_165 = select i1 %overflow_110, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_165"/></StgValue>
</operation>

<operation id="3102" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2867 %sum_V_110 = select i1 %xor_ln348_55, i16 %select_ln392_165, i16 %sum_V_109

]]></Node>
<StgValue><ssdm name="sum_V_110"/></StgValue>
</operation>

<operation id="3103" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2903 %select_ln392_166 = select i1 %overflow_111, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_166"/></StgValue>
</operation>

<operation id="3104" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2905 %tp_V_167 = select i1 %or_ln392_55, i16 %select_ln392_166, i16 %tp_V_166

]]></Node>
<StgValue><ssdm name="tp_V_167"/></StgValue>
</operation>

<operation id="3105" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2907 %sext_ln859_110 = sext i16 %sum_V_110

]]></Node>
<StgValue><ssdm name="sext_ln859_110"/></StgValue>
</operation>

<operation id="3106" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2908 %sext_ln859_111 = sext i16 %tp_V_167

]]></Node>
<StgValue><ssdm name="sext_ln859_111"/></StgValue>
</operation>

<operation id="3107" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2909 %ret_V_55 = add i17 %sext_ln859_111, i17 %sext_ln859_110

]]></Node>
<StgValue><ssdm name="ret_V_55"/></StgValue>
</operation>

<operation id="3108" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2910 %p_Result_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_55, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_289"/></StgValue>
</operation>

<operation id="3109" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2911 %sum_V_111 = add i16 %tp_V_167, i16 %sum_V_110

]]></Node>
<StgValue><ssdm name="sum_V_111"/></StgValue>
</operation>

<operation id="3110" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2912 %p_Result_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_111, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_290"/></StgValue>
</operation>

<operation id="3111" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2913 %xor_ln941_168 = xor i1 %p_Result_289, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_168"/></StgValue>
</operation>

<operation id="3112" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2914 %overflow_112 = and i1 %p_Result_290, i1 %xor_ln941_168

]]></Node>
<StgValue><ssdm name="overflow_112"/></StgValue>
</operation>

<operation id="3113" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2915 %xor_ln348_56 = xor i1 %p_Result_289, i1 %p_Result_290

]]></Node>
<StgValue><ssdm name="xor_ln348_56"/></StgValue>
</operation>

<operation id="3114" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2916 %select_ln392_168 = select i1 %overflow_112, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_168"/></StgValue>
</operation>

<operation id="3115" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2917 %sum_V_112 = select i1 %xor_ln348_56, i16 %select_ln392_168, i16 %sum_V_111

]]></Node>
<StgValue><ssdm name="sum_V_112"/></StgValue>
</operation>

<operation id="3116" st_id="35" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2931 %r_V_185 = mul i32 %sext_ln1319_56, i32 %sext_ln1317_56

]]></Node>
<StgValue><ssdm name="r_V_185"/></StgValue>
</operation>

<operation id="3117" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2932 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_185, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3118" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2933 %p_Result_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_185, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_291"/></StgValue>
</operation>

<operation id="3119" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2934 %tp_V_168 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_185, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_168"/></StgValue>
</operation>

<operation id="3120" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2935 %p_Result_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_185, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_292"/></StgValue>
</operation>

<operation id="3121" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2936 %tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_185, i32 9

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="3122" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2937 %zext_ln423_56 = zext i1 %tmp_467

]]></Node>
<StgValue><ssdm name="zext_ln423_56"/></StgValue>
</operation>

<operation id="3123" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2938 %tp_V_169 = add i16 %zext_ln423_56, i16 %tp_V_168

]]></Node>
<StgValue><ssdm name="tp_V_169"/></StgValue>
</operation>

<operation id="3124" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2939 %p_Result_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_169, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_293"/></StgValue>
</operation>

<operation id="3125" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2940 %xor_ln942_112 = xor i1 %p_Result_293, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_112"/></StgValue>
</operation>

<operation id="3126" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2941 %carry_113 = and i1 %p_Result_292, i1 %xor_ln942_112

]]></Node>
<StgValue><ssdm name="carry_113"/></StgValue>
</operation>

<operation id="3127" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2942 %tmp_346 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_185, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="3128" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2943 %Range2_all_ones_56 = icmp_eq  i5 %tmp_346, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_56"/></StgValue>
</operation>

<operation id="3129" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2944 %tmp_347 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_185, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="3130" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2945 %Range1_all_ones_112 = icmp_eq  i6 %tmp_347, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_112"/></StgValue>
</operation>

<operation id="3131" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2946 %Range1_all_zeros_56 = icmp_eq  i6 %tmp_347, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_56"/></StgValue>
</operation>

<operation id="3132" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2947 %deleted_zeros_56 = select i1 %carry_113, i1 %Range1_all_ones_112, i1 %Range1_all_zeros_56

]]></Node>
<StgValue><ssdm name="deleted_zeros_56"/></StgValue>
</operation>

<operation id="3133" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2948 %tmp_469 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_185, i32 26

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="3134" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2949 %xor_ln936_56 = xor i1 %tmp_469, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_56"/></StgValue>
</operation>

<operation id="3135" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2950 %and_ln936_56 = and i1 %Range2_all_ones_56, i1 %xor_ln936_56

]]></Node>
<StgValue><ssdm name="and_ln936_56"/></StgValue>
</operation>

<operation id="3136" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2951 %deleted_ones_112 = select i1 %carry_113, i1 %and_ln936_56, i1 %Range1_all_ones_112

]]></Node>
<StgValue><ssdm name="deleted_ones_112"/></StgValue>
</operation>

<operation id="3137" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2952 %and_ln937_56 = and i1 %carry_113, i1 %Range1_all_ones_112

]]></Node>
<StgValue><ssdm name="and_ln937_56"/></StgValue>
</operation>

<operation id="3138" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2953 %xor_ln941_169 = xor i1 %deleted_zeros_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_169"/></StgValue>
</operation>

<operation id="3139" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2954 %or_ln941_56 = or i1 %p_Result_293, i1 %xor_ln941_169

]]></Node>
<StgValue><ssdm name="or_ln941_56"/></StgValue>
</operation>

<operation id="3140" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2955 %xor_ln941_170 = xor i1 %p_Result_291, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_170"/></StgValue>
</operation>

<operation id="3141" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2956 %overflow_113 = and i1 %or_ln941_56, i1 %xor_ln941_170

]]></Node>
<StgValue><ssdm name="overflow_113"/></StgValue>
</operation>

<operation id="3142" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2957 %xor_ln942_113 = xor i1 %deleted_ones_112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_113"/></StgValue>
</operation>

<operation id="3143" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2958 %or_ln942_56 = or i1 %xor_ln942_112, i1 %xor_ln942_113

]]></Node>
<StgValue><ssdm name="or_ln942_56"/></StgValue>
</operation>

<operation id="3144" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2959 %xor_ln942_184 = xor i1 %and_ln937_56, i1 %or_ln942_56

]]></Node>
<StgValue><ssdm name="xor_ln942_184"/></StgValue>
</operation>

<operation id="3145" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2960 %underflow_56 = and i1 %xor_ln942_184, i1 %p_Result_291

]]></Node>
<StgValue><ssdm name="underflow_56"/></StgValue>
</operation>

<operation id="3146" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2962 %or_ln392_56 = or i1 %overflow_113, i1 %underflow_56

]]></Node>
<StgValue><ssdm name="or_ln392_56"/></StgValue>
</operation>

<operation id="3147" st_id="35" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2981 %r_V_186 = mul i32 %sext_ln1319_57, i32 %sext_ln1317_57

]]></Node>
<StgValue><ssdm name="r_V_186"/></StgValue>
</operation>

<operation id="3148" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:2982 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_186, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3149" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2983 %p_Result_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_186, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_296"/></StgValue>
</operation>

<operation id="3150" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2984 %tp_V_171 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_186, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_171"/></StgValue>
</operation>

<operation id="3151" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2985 %p_Result_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_186, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_297"/></StgValue>
</operation>

<operation id="3152" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2986 %tmp_474 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_186, i32 9

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="3153" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2987 %zext_ln423_57 = zext i1 %tmp_474

]]></Node>
<StgValue><ssdm name="zext_ln423_57"/></StgValue>
</operation>

<operation id="3154" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2988 %tp_V_172 = add i16 %zext_ln423_57, i16 %tp_V_171

]]></Node>
<StgValue><ssdm name="tp_V_172"/></StgValue>
</operation>

<operation id="3155" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2989 %p_Result_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_172, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_298"/></StgValue>
</operation>

<operation id="3156" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2990 %xor_ln942_114 = xor i1 %p_Result_298, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_114"/></StgValue>
</operation>

<operation id="3157" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2991 %carry_115 = and i1 %p_Result_297, i1 %xor_ln942_114

]]></Node>
<StgValue><ssdm name="carry_115"/></StgValue>
</operation>

<operation id="3158" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2992 %tmp_349 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_186, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="3159" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:2993 %Range2_all_ones_57 = icmp_eq  i5 %tmp_349, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_57"/></StgValue>
</operation>

<operation id="3160" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2994 %tmp_351 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_186, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="3161" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2995 %Range1_all_ones_114 = icmp_eq  i6 %tmp_351, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_114"/></StgValue>
</operation>

<operation id="3162" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:2996 %Range1_all_zeros_57 = icmp_eq  i6 %tmp_351, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_57"/></StgValue>
</operation>

<operation id="3163" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2997 %deleted_zeros_57 = select i1 %carry_115, i1 %Range1_all_ones_114, i1 %Range1_all_zeros_57

]]></Node>
<StgValue><ssdm name="deleted_zeros_57"/></StgValue>
</operation>

<operation id="3164" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2998 %tmp_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_186, i32 26

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="3165" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2999 %xor_ln936_57 = xor i1 %tmp_476, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_57"/></StgValue>
</operation>

<operation id="3166" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3000 %and_ln936_57 = and i1 %Range2_all_ones_57, i1 %xor_ln936_57

]]></Node>
<StgValue><ssdm name="and_ln936_57"/></StgValue>
</operation>

<operation id="3167" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3001 %deleted_ones_114 = select i1 %carry_115, i1 %and_ln936_57, i1 %Range1_all_ones_114

]]></Node>
<StgValue><ssdm name="deleted_ones_114"/></StgValue>
</operation>

<operation id="3168" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3002 %and_ln937_57 = and i1 %carry_115, i1 %Range1_all_ones_114

]]></Node>
<StgValue><ssdm name="and_ln937_57"/></StgValue>
</operation>

<operation id="3169" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3003 %xor_ln941_172 = xor i1 %deleted_zeros_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_172"/></StgValue>
</operation>

<operation id="3170" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3004 %or_ln941_57 = or i1 %p_Result_298, i1 %xor_ln941_172

]]></Node>
<StgValue><ssdm name="or_ln941_57"/></StgValue>
</operation>

<operation id="3171" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3005 %xor_ln941_173 = xor i1 %p_Result_296, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_173"/></StgValue>
</operation>

<operation id="3172" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3006 %overflow_115 = and i1 %or_ln941_57, i1 %xor_ln941_173

]]></Node>
<StgValue><ssdm name="overflow_115"/></StgValue>
</operation>

<operation id="3173" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3007 %xor_ln942_115 = xor i1 %deleted_ones_114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_115"/></StgValue>
</operation>

<operation id="3174" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3008 %or_ln942_57 = or i1 %xor_ln942_114, i1 %xor_ln942_115

]]></Node>
<StgValue><ssdm name="or_ln942_57"/></StgValue>
</operation>

<operation id="3175" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3009 %xor_ln942_185 = xor i1 %and_ln937_57, i1 %or_ln942_57

]]></Node>
<StgValue><ssdm name="xor_ln942_185"/></StgValue>
</operation>

<operation id="3176" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3010 %underflow_57 = and i1 %xor_ln942_185, i1 %p_Result_296

]]></Node>
<StgValue><ssdm name="underflow_57"/></StgValue>
</operation>

<operation id="3177" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3012 %or_ln392_57 = or i1 %overflow_115, i1 %underflow_57

]]></Node>
<StgValue><ssdm name="or_ln392_57"/></StgValue>
</operation>

<operation id="3178" st_id="35" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3031 %r_V_187 = mul i32 %sext_ln1319_58, i32 %sext_ln1317_58

]]></Node>
<StgValue><ssdm name="r_V_187"/></StgValue>
</operation>

<operation id="3179" st_id="35" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3081 %r_V_188 = mul i32 %sext_ln1319_59, i32 %sext_ln1317_59

]]></Node>
<StgValue><ssdm name="r_V_188"/></StgValue>
</operation>

<operation id="3180" st_id="35" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3139 %r_V_189 = mul i32 %sext_ln1319_60, i32 %sext_ln1317_60

]]></Node>
<StgValue><ssdm name="r_V_189"/></StgValue>
</operation>

<operation id="3181" st_id="35" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3189 %r_V_190 = mul i32 %sext_ln1319_61, i32 %sext_ln1317_61

]]></Node>
<StgValue><ssdm name="r_V_190"/></StgValue>
</operation>

<operation id="3182" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3237 %sext_ln1317_62 = sext i16 %di_V_62

]]></Node>
<StgValue><ssdm name="sext_ln1317_62"/></StgValue>
</operation>

<operation id="3183" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3238 %sext_ln1319_62 = sext i16 %wi_V_62

]]></Node>
<StgValue><ssdm name="sext_ln1319_62"/></StgValue>
</operation>

<operation id="3184" st_id="35" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3239 %r_V_191 = mul i32 %sext_ln1319_62, i32 %sext_ln1317_62

]]></Node>
<StgValue><ssdm name="r_V_191"/></StgValue>
</operation>

<operation id="3185" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3287 %sext_ln1317_63 = sext i16 %di_V_63

]]></Node>
<StgValue><ssdm name="sext_ln1317_63"/></StgValue>
</operation>

<operation id="3186" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3288 %sext_ln1319_63 = sext i16 %wi_V_63

]]></Node>
<StgValue><ssdm name="sext_ln1319_63"/></StgValue>
</operation>

<operation id="3187" st_id="35" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3289 %r_V_192 = mul i32 %sext_ln1319_63, i32 %sext_ln1317_63

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="3188" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2961 %select_ln392_169 = select i1 %overflow_113, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_169"/></StgValue>
</operation>

<operation id="3189" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2963 %tp_V_170 = select i1 %or_ln392_56, i16 %select_ln392_169, i16 %tp_V_169

]]></Node>
<StgValue><ssdm name="tp_V_170"/></StgValue>
</operation>

<operation id="3190" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2965 %sext_ln859_112 = sext i16 %sum_V_112

]]></Node>
<StgValue><ssdm name="sext_ln859_112"/></StgValue>
</operation>

<operation id="3191" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2966 %sext_ln859_113 = sext i16 %tp_V_170

]]></Node>
<StgValue><ssdm name="sext_ln859_113"/></StgValue>
</operation>

<operation id="3192" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:2967 %ret_V_56 = add i17 %sext_ln859_113, i17 %sext_ln859_112

]]></Node>
<StgValue><ssdm name="ret_V_56"/></StgValue>
</operation>

<operation id="3193" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2968 %p_Result_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_56, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_294"/></StgValue>
</operation>

<operation id="3194" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2969 %sum_V_113 = add i16 %tp_V_170, i16 %sum_V_112

]]></Node>
<StgValue><ssdm name="sum_V_113"/></StgValue>
</operation>

<operation id="3195" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2970 %p_Result_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_113, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_295"/></StgValue>
</operation>

<operation id="3196" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2971 %xor_ln941_171 = xor i1 %p_Result_294, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_171"/></StgValue>
</operation>

<operation id="3197" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2972 %overflow_114 = and i1 %p_Result_295, i1 %xor_ln941_171

]]></Node>
<StgValue><ssdm name="overflow_114"/></StgValue>
</operation>

<operation id="3198" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:2973 %xor_ln348_57 = xor i1 %p_Result_294, i1 %p_Result_295

]]></Node>
<StgValue><ssdm name="xor_ln348_57"/></StgValue>
</operation>

<operation id="3199" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2974 %select_ln392_171 = select i1 %overflow_114, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_171"/></StgValue>
</operation>

<operation id="3200" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:2975 %sum_V_114 = select i1 %xor_ln348_57, i16 %select_ln392_171, i16 %sum_V_113

]]></Node>
<StgValue><ssdm name="sum_V_114"/></StgValue>
</operation>

<operation id="3201" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3011 %select_ln392_172 = select i1 %overflow_115, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_172"/></StgValue>
</operation>

<operation id="3202" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3013 %tp_V_173 = select i1 %or_ln392_57, i16 %select_ln392_172, i16 %tp_V_172

]]></Node>
<StgValue><ssdm name="tp_V_173"/></StgValue>
</operation>

<operation id="3203" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3015 %sext_ln859_114 = sext i16 %sum_V_114

]]></Node>
<StgValue><ssdm name="sext_ln859_114"/></StgValue>
</operation>

<operation id="3204" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3016 %sext_ln859_115 = sext i16 %tp_V_173

]]></Node>
<StgValue><ssdm name="sext_ln859_115"/></StgValue>
</operation>

<operation id="3205" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:3017 %ret_V_57 = add i17 %sext_ln859_115, i17 %sext_ln859_114

]]></Node>
<StgValue><ssdm name="ret_V_57"/></StgValue>
</operation>

<operation id="3206" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3018 %p_Result_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_57, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_299"/></StgValue>
</operation>

<operation id="3207" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3019 %sum_V_115 = add i16 %tp_V_173, i16 %sum_V_114

]]></Node>
<StgValue><ssdm name="sum_V_115"/></StgValue>
</operation>

<operation id="3208" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3020 %p_Result_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_115, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_300"/></StgValue>
</operation>

<operation id="3209" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3021 %xor_ln941_174 = xor i1 %p_Result_299, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_174"/></StgValue>
</operation>

<operation id="3210" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3022 %overflow_116 = and i1 %p_Result_300, i1 %xor_ln941_174

]]></Node>
<StgValue><ssdm name="overflow_116"/></StgValue>
</operation>

<operation id="3211" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3023 %xor_ln348_58 = xor i1 %p_Result_299, i1 %p_Result_300

]]></Node>
<StgValue><ssdm name="xor_ln348_58"/></StgValue>
</operation>

<operation id="3212" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3024 %select_ln392_174 = select i1 %overflow_116, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_174"/></StgValue>
</operation>

<operation id="3213" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3025 %sum_V_116 = select i1 %xor_ln348_58, i16 %select_ln392_174, i16 %sum_V_115

]]></Node>
<StgValue><ssdm name="sum_V_116"/></StgValue>
</operation>

<operation id="3214" st_id="36" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3031 %r_V_187 = mul i32 %sext_ln1319_58, i32 %sext_ln1317_58

]]></Node>
<StgValue><ssdm name="r_V_187"/></StgValue>
</operation>

<operation id="3215" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3032 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_187, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3216" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3033 %p_Result_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_187, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_301"/></StgValue>
</operation>

<operation id="3217" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3034 %tp_V_174 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_187, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_174"/></StgValue>
</operation>

<operation id="3218" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3035 %p_Result_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_187, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_302"/></StgValue>
</operation>

<operation id="3219" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3036 %tmp_481 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_187, i32 9

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="3220" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3037 %zext_ln423_58 = zext i1 %tmp_481

]]></Node>
<StgValue><ssdm name="zext_ln423_58"/></StgValue>
</operation>

<operation id="3221" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3038 %tp_V_175 = add i16 %zext_ln423_58, i16 %tp_V_174

]]></Node>
<StgValue><ssdm name="tp_V_175"/></StgValue>
</operation>

<operation id="3222" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3039 %p_Result_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_175, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_303"/></StgValue>
</operation>

<operation id="3223" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3040 %xor_ln942_116 = xor i1 %p_Result_303, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_116"/></StgValue>
</operation>

<operation id="3224" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3041 %carry_117 = and i1 %p_Result_302, i1 %xor_ln942_116

]]></Node>
<StgValue><ssdm name="carry_117"/></StgValue>
</operation>

<operation id="3225" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3042 %tmp_352 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_187, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="3226" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3043 %Range2_all_ones_58 = icmp_eq  i5 %tmp_352, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_58"/></StgValue>
</operation>

<operation id="3227" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3044 %tmp_353 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_187, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="3228" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3045 %Range1_all_ones_116 = icmp_eq  i6 %tmp_353, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_116"/></StgValue>
</operation>

<operation id="3229" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3046 %Range1_all_zeros_58 = icmp_eq  i6 %tmp_353, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_58"/></StgValue>
</operation>

<operation id="3230" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3047 %deleted_zeros_58 = select i1 %carry_117, i1 %Range1_all_ones_116, i1 %Range1_all_zeros_58

]]></Node>
<StgValue><ssdm name="deleted_zeros_58"/></StgValue>
</operation>

<operation id="3231" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3048 %tmp_483 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_187, i32 26

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="3232" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3049 %xor_ln936_58 = xor i1 %tmp_483, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_58"/></StgValue>
</operation>

<operation id="3233" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3050 %and_ln936_58 = and i1 %Range2_all_ones_58, i1 %xor_ln936_58

]]></Node>
<StgValue><ssdm name="and_ln936_58"/></StgValue>
</operation>

<operation id="3234" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3051 %deleted_ones_116 = select i1 %carry_117, i1 %and_ln936_58, i1 %Range1_all_ones_116

]]></Node>
<StgValue><ssdm name="deleted_ones_116"/></StgValue>
</operation>

<operation id="3235" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3052 %and_ln937_58 = and i1 %carry_117, i1 %Range1_all_ones_116

]]></Node>
<StgValue><ssdm name="and_ln937_58"/></StgValue>
</operation>

<operation id="3236" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3053 %xor_ln941_175 = xor i1 %deleted_zeros_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_175"/></StgValue>
</operation>

<operation id="3237" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3054 %or_ln941_58 = or i1 %p_Result_303, i1 %xor_ln941_175

]]></Node>
<StgValue><ssdm name="or_ln941_58"/></StgValue>
</operation>

<operation id="3238" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3055 %xor_ln941_176 = xor i1 %p_Result_301, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_176"/></StgValue>
</operation>

<operation id="3239" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3056 %overflow_117 = and i1 %or_ln941_58, i1 %xor_ln941_176

]]></Node>
<StgValue><ssdm name="overflow_117"/></StgValue>
</operation>

<operation id="3240" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3057 %xor_ln942_117 = xor i1 %deleted_ones_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_117"/></StgValue>
</operation>

<operation id="3241" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3058 %or_ln942_58 = or i1 %xor_ln942_116, i1 %xor_ln942_117

]]></Node>
<StgValue><ssdm name="or_ln942_58"/></StgValue>
</operation>

<operation id="3242" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3059 %xor_ln942_186 = xor i1 %and_ln937_58, i1 %or_ln942_58

]]></Node>
<StgValue><ssdm name="xor_ln942_186"/></StgValue>
</operation>

<operation id="3243" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3060 %underflow_58 = and i1 %xor_ln942_186, i1 %p_Result_301

]]></Node>
<StgValue><ssdm name="underflow_58"/></StgValue>
</operation>

<operation id="3244" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3062 %or_ln392_58 = or i1 %overflow_117, i1 %underflow_58

]]></Node>
<StgValue><ssdm name="or_ln392_58"/></StgValue>
</operation>

<operation id="3245" st_id="36" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3081 %r_V_188 = mul i32 %sext_ln1319_59, i32 %sext_ln1317_59

]]></Node>
<StgValue><ssdm name="r_V_188"/></StgValue>
</operation>

<operation id="3246" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3082 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_188, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3247" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3083 %p_Result_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_188, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_306"/></StgValue>
</operation>

<operation id="3248" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3084 %tp_V_177 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_188, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_177"/></StgValue>
</operation>

<operation id="3249" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3085 %p_Result_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_188, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_307"/></StgValue>
</operation>

<operation id="3250" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3086 %tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_188, i32 9

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="3251" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3087 %zext_ln423_59 = zext i1 %tmp_488

]]></Node>
<StgValue><ssdm name="zext_ln423_59"/></StgValue>
</operation>

<operation id="3252" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3088 %tp_V_178 = add i16 %zext_ln423_59, i16 %tp_V_177

]]></Node>
<StgValue><ssdm name="tp_V_178"/></StgValue>
</operation>

<operation id="3253" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3089 %p_Result_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_178, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_308"/></StgValue>
</operation>

<operation id="3254" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3090 %xor_ln942_118 = xor i1 %p_Result_308, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_118"/></StgValue>
</operation>

<operation id="3255" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3091 %carry_119 = and i1 %p_Result_307, i1 %xor_ln942_118

]]></Node>
<StgValue><ssdm name="carry_119"/></StgValue>
</operation>

<operation id="3256" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3092 %tmp_354 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_188, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="3257" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3093 %Range2_all_ones_59 = icmp_eq  i5 %tmp_354, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_59"/></StgValue>
</operation>

<operation id="3258" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3094 %tmp_356 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_188, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="3259" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3095 %Range1_all_ones_118 = icmp_eq  i6 %tmp_356, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_118"/></StgValue>
</operation>

<operation id="3260" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3096 %Range1_all_zeros_59 = icmp_eq  i6 %tmp_356, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_59"/></StgValue>
</operation>

<operation id="3261" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3097 %deleted_zeros_59 = select i1 %carry_119, i1 %Range1_all_ones_118, i1 %Range1_all_zeros_59

]]></Node>
<StgValue><ssdm name="deleted_zeros_59"/></StgValue>
</operation>

<operation id="3262" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3098 %tmp_490 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_188, i32 26

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="3263" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3099 %xor_ln936_59 = xor i1 %tmp_490, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_59"/></StgValue>
</operation>

<operation id="3264" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3100 %and_ln936_59 = and i1 %Range2_all_ones_59, i1 %xor_ln936_59

]]></Node>
<StgValue><ssdm name="and_ln936_59"/></StgValue>
</operation>

<operation id="3265" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3101 %deleted_ones_118 = select i1 %carry_119, i1 %and_ln936_59, i1 %Range1_all_ones_118

]]></Node>
<StgValue><ssdm name="deleted_ones_118"/></StgValue>
</operation>

<operation id="3266" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3102 %and_ln937_59 = and i1 %carry_119, i1 %Range1_all_ones_118

]]></Node>
<StgValue><ssdm name="and_ln937_59"/></StgValue>
</operation>

<operation id="3267" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3103 %xor_ln941_178 = xor i1 %deleted_zeros_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_178"/></StgValue>
</operation>

<operation id="3268" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3104 %or_ln941_59 = or i1 %p_Result_308, i1 %xor_ln941_178

]]></Node>
<StgValue><ssdm name="or_ln941_59"/></StgValue>
</operation>

<operation id="3269" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3105 %xor_ln941_179 = xor i1 %p_Result_306, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_179"/></StgValue>
</operation>

<operation id="3270" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3106 %overflow_119 = and i1 %or_ln941_59, i1 %xor_ln941_179

]]></Node>
<StgValue><ssdm name="overflow_119"/></StgValue>
</operation>

<operation id="3271" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3107 %xor_ln942_119 = xor i1 %deleted_ones_118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_119"/></StgValue>
</operation>

<operation id="3272" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3108 %or_ln942_59 = or i1 %xor_ln942_118, i1 %xor_ln942_119

]]></Node>
<StgValue><ssdm name="or_ln942_59"/></StgValue>
</operation>

<operation id="3273" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3109 %xor_ln942_187 = xor i1 %and_ln937_59, i1 %or_ln942_59

]]></Node>
<StgValue><ssdm name="xor_ln942_187"/></StgValue>
</operation>

<operation id="3274" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3110 %underflow_59 = and i1 %xor_ln942_187, i1 %p_Result_306

]]></Node>
<StgValue><ssdm name="underflow_59"/></StgValue>
</operation>

<operation id="3275" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3112 %or_ln392_59 = or i1 %overflow_119, i1 %underflow_59

]]></Node>
<StgValue><ssdm name="or_ln392_59"/></StgValue>
</operation>

<operation id="3276" st_id="36" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3139 %r_V_189 = mul i32 %sext_ln1319_60, i32 %sext_ln1317_60

]]></Node>
<StgValue><ssdm name="r_V_189"/></StgValue>
</operation>

<operation id="3277" st_id="36" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3189 %r_V_190 = mul i32 %sext_ln1319_61, i32 %sext_ln1317_61

]]></Node>
<StgValue><ssdm name="r_V_190"/></StgValue>
</operation>

<operation id="3278" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3239 %r_V_191 = mul i32 %sext_ln1319_62, i32 %sext_ln1317_62

]]></Node>
<StgValue><ssdm name="r_V_191"/></StgValue>
</operation>

<operation id="3279" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3289 %r_V_192 = mul i32 %sext_ln1319_63, i32 %sext_ln1317_63

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="3280" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3061 %select_ln392_175 = select i1 %overflow_117, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_175"/></StgValue>
</operation>

<operation id="3281" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3063 %tp_V_176 = select i1 %or_ln392_58, i16 %select_ln392_175, i16 %tp_V_175

]]></Node>
<StgValue><ssdm name="tp_V_176"/></StgValue>
</operation>

<operation id="3282" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3065 %sext_ln859_116 = sext i16 %sum_V_116

]]></Node>
<StgValue><ssdm name="sext_ln859_116"/></StgValue>
</operation>

<operation id="3283" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3066 %sext_ln859_117 = sext i16 %tp_V_176

]]></Node>
<StgValue><ssdm name="sext_ln859_117"/></StgValue>
</operation>

<operation id="3284" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:3067 %ret_V_58 = add i17 %sext_ln859_117, i17 %sext_ln859_116

]]></Node>
<StgValue><ssdm name="ret_V_58"/></StgValue>
</operation>

<operation id="3285" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3068 %p_Result_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_58, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_304"/></StgValue>
</operation>

<operation id="3286" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3069 %sum_V_117 = add i16 %tp_V_176, i16 %sum_V_116

]]></Node>
<StgValue><ssdm name="sum_V_117"/></StgValue>
</operation>

<operation id="3287" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3070 %p_Result_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_117, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_305"/></StgValue>
</operation>

<operation id="3288" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3071 %xor_ln941_177 = xor i1 %p_Result_304, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_177"/></StgValue>
</operation>

<operation id="3289" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3072 %overflow_118 = and i1 %p_Result_305, i1 %xor_ln941_177

]]></Node>
<StgValue><ssdm name="overflow_118"/></StgValue>
</operation>

<operation id="3290" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3073 %xor_ln348_59 = xor i1 %p_Result_304, i1 %p_Result_305

]]></Node>
<StgValue><ssdm name="xor_ln348_59"/></StgValue>
</operation>

<operation id="3291" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3074 %select_ln392_177 = select i1 %overflow_118, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_177"/></StgValue>
</operation>

<operation id="3292" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3075 %sum_V_118 = select i1 %xor_ln348_59, i16 %select_ln392_177, i16 %sum_V_117

]]></Node>
<StgValue><ssdm name="sum_V_118"/></StgValue>
</operation>

<operation id="3293" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3111 %select_ln392_178 = select i1 %overflow_119, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_178"/></StgValue>
</operation>

<operation id="3294" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3113 %tp_V_179 = select i1 %or_ln392_59, i16 %select_ln392_178, i16 %tp_V_178

]]></Node>
<StgValue><ssdm name="tp_V_179"/></StgValue>
</operation>

<operation id="3295" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3115 %sext_ln859_118 = sext i16 %sum_V_118

]]></Node>
<StgValue><ssdm name="sext_ln859_118"/></StgValue>
</operation>

<operation id="3296" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3116 %sext_ln859_119 = sext i16 %tp_V_179

]]></Node>
<StgValue><ssdm name="sext_ln859_119"/></StgValue>
</operation>

<operation id="3297" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:3117 %ret_V_59 = add i17 %sext_ln859_119, i17 %sext_ln859_118

]]></Node>
<StgValue><ssdm name="ret_V_59"/></StgValue>
</operation>

<operation id="3298" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3118 %p_Result_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_59, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_309"/></StgValue>
</operation>

<operation id="3299" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3119 %sum_V_119 = add i16 %tp_V_179, i16 %sum_V_118

]]></Node>
<StgValue><ssdm name="sum_V_119"/></StgValue>
</operation>

<operation id="3300" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3120 %p_Result_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_119, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_310"/></StgValue>
</operation>

<operation id="3301" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3121 %xor_ln941_180 = xor i1 %p_Result_309, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_180"/></StgValue>
</operation>

<operation id="3302" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3122 %overflow_120 = and i1 %p_Result_310, i1 %xor_ln941_180

]]></Node>
<StgValue><ssdm name="overflow_120"/></StgValue>
</operation>

<operation id="3303" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3123 %xor_ln348_60 = xor i1 %p_Result_309, i1 %p_Result_310

]]></Node>
<StgValue><ssdm name="xor_ln348_60"/></StgValue>
</operation>

<operation id="3304" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3124 %select_ln392_180 = select i1 %overflow_120, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_180"/></StgValue>
</operation>

<operation id="3305" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3125 %sum_V_120 = select i1 %xor_ln348_60, i16 %select_ln392_180, i16 %sum_V_119

]]></Node>
<StgValue><ssdm name="sum_V_120"/></StgValue>
</operation>

<operation id="3306" st_id="37" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3139 %r_V_189 = mul i32 %sext_ln1319_60, i32 %sext_ln1317_60

]]></Node>
<StgValue><ssdm name="r_V_189"/></StgValue>
</operation>

<operation id="3307" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3140 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_189, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3308" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3141 %p_Result_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_189, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_311"/></StgValue>
</operation>

<operation id="3309" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3142 %tp_V_180 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_189, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_180"/></StgValue>
</operation>

<operation id="3310" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3143 %p_Result_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_189, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_312"/></StgValue>
</operation>

<operation id="3311" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3144 %tmp_495 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_189, i32 9

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="3312" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3145 %zext_ln423_60 = zext i1 %tmp_495

]]></Node>
<StgValue><ssdm name="zext_ln423_60"/></StgValue>
</operation>

<operation id="3313" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3146 %tp_V_181 = add i16 %zext_ln423_60, i16 %tp_V_180

]]></Node>
<StgValue><ssdm name="tp_V_181"/></StgValue>
</operation>

<operation id="3314" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3147 %p_Result_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_181, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_313"/></StgValue>
</operation>

<operation id="3315" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3148 %xor_ln942_120 = xor i1 %p_Result_313, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_120"/></StgValue>
</operation>

<operation id="3316" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3149 %carry_121 = and i1 %p_Result_312, i1 %xor_ln942_120

]]></Node>
<StgValue><ssdm name="carry_121"/></StgValue>
</operation>

<operation id="3317" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3150 %tmp_358 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_189, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="3318" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3151 %Range2_all_ones_60 = icmp_eq  i5 %tmp_358, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_60"/></StgValue>
</operation>

<operation id="3319" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3152 %tmp_359 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_189, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="3320" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3153 %Range1_all_ones_120 = icmp_eq  i6 %tmp_359, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_120"/></StgValue>
</operation>

<operation id="3321" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3154 %Range1_all_zeros_60 = icmp_eq  i6 %tmp_359, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_60"/></StgValue>
</operation>

<operation id="3322" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3155 %deleted_zeros_60 = select i1 %carry_121, i1 %Range1_all_ones_120, i1 %Range1_all_zeros_60

]]></Node>
<StgValue><ssdm name="deleted_zeros_60"/></StgValue>
</operation>

<operation id="3323" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3156 %tmp_497 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_189, i32 26

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="3324" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3157 %xor_ln936_60 = xor i1 %tmp_497, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_60"/></StgValue>
</operation>

<operation id="3325" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3158 %and_ln936_60 = and i1 %Range2_all_ones_60, i1 %xor_ln936_60

]]></Node>
<StgValue><ssdm name="and_ln936_60"/></StgValue>
</operation>

<operation id="3326" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3159 %deleted_ones_120 = select i1 %carry_121, i1 %and_ln936_60, i1 %Range1_all_ones_120

]]></Node>
<StgValue><ssdm name="deleted_ones_120"/></StgValue>
</operation>

<operation id="3327" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3160 %and_ln937_60 = and i1 %carry_121, i1 %Range1_all_ones_120

]]></Node>
<StgValue><ssdm name="and_ln937_60"/></StgValue>
</operation>

<operation id="3328" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3161 %xor_ln941_181 = xor i1 %deleted_zeros_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_181"/></StgValue>
</operation>

<operation id="3329" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3162 %or_ln941_60 = or i1 %p_Result_313, i1 %xor_ln941_181

]]></Node>
<StgValue><ssdm name="or_ln941_60"/></StgValue>
</operation>

<operation id="3330" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3163 %xor_ln941_182 = xor i1 %p_Result_311, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_182"/></StgValue>
</operation>

<operation id="3331" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3164 %overflow_121 = and i1 %or_ln941_60, i1 %xor_ln941_182

]]></Node>
<StgValue><ssdm name="overflow_121"/></StgValue>
</operation>

<operation id="3332" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3165 %xor_ln942_121 = xor i1 %deleted_ones_120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_121"/></StgValue>
</operation>

<operation id="3333" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3166 %or_ln942_60 = or i1 %xor_ln942_120, i1 %xor_ln942_121

]]></Node>
<StgValue><ssdm name="or_ln942_60"/></StgValue>
</operation>

<operation id="3334" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3167 %xor_ln942_188 = xor i1 %and_ln937_60, i1 %or_ln942_60

]]></Node>
<StgValue><ssdm name="xor_ln942_188"/></StgValue>
</operation>

<operation id="3335" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3168 %underflow_60 = and i1 %xor_ln942_188, i1 %p_Result_311

]]></Node>
<StgValue><ssdm name="underflow_60"/></StgValue>
</operation>

<operation id="3336" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3170 %or_ln392_60 = or i1 %overflow_121, i1 %underflow_60

]]></Node>
<StgValue><ssdm name="or_ln392_60"/></StgValue>
</operation>

<operation id="3337" st_id="37" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3189 %r_V_190 = mul i32 %sext_ln1319_61, i32 %sext_ln1317_61

]]></Node>
<StgValue><ssdm name="r_V_190"/></StgValue>
</operation>

<operation id="3338" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3190 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_190, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3339" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3191 %p_Result_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_190, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_316"/></StgValue>
</operation>

<operation id="3340" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3192 %tp_V_183 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_190, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_183"/></StgValue>
</operation>

<operation id="3341" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3193 %p_Result_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_190, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_317"/></StgValue>
</operation>

<operation id="3342" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3194 %tmp_502 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_190, i32 9

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="3343" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3195 %zext_ln423_61 = zext i1 %tmp_502

]]></Node>
<StgValue><ssdm name="zext_ln423_61"/></StgValue>
</operation>

<operation id="3344" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3196 %tp_V_184 = add i16 %zext_ln423_61, i16 %tp_V_183

]]></Node>
<StgValue><ssdm name="tp_V_184"/></StgValue>
</operation>

<operation id="3345" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3197 %p_Result_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_184, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_318"/></StgValue>
</operation>

<operation id="3346" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3198 %xor_ln942_122 = xor i1 %p_Result_318, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_122"/></StgValue>
</operation>

<operation id="3347" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3199 %carry_123 = and i1 %p_Result_317, i1 %xor_ln942_122

]]></Node>
<StgValue><ssdm name="carry_123"/></StgValue>
</operation>

<operation id="3348" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3200 %tmp_360 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_190, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="3349" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3201 %Range2_all_ones_61 = icmp_eq  i5 %tmp_360, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_61"/></StgValue>
</operation>

<operation id="3350" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3202 %tmp_361 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_190, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="3351" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3203 %Range1_all_ones_122 = icmp_eq  i6 %tmp_361, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_122"/></StgValue>
</operation>

<operation id="3352" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3204 %Range1_all_zeros_61 = icmp_eq  i6 %tmp_361, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_61"/></StgValue>
</operation>

<operation id="3353" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3205 %deleted_zeros_61 = select i1 %carry_123, i1 %Range1_all_ones_122, i1 %Range1_all_zeros_61

]]></Node>
<StgValue><ssdm name="deleted_zeros_61"/></StgValue>
</operation>

<operation id="3354" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3206 %tmp_504 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_190, i32 26

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="3355" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3207 %xor_ln936_61 = xor i1 %tmp_504, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_61"/></StgValue>
</operation>

<operation id="3356" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3208 %and_ln936_61 = and i1 %Range2_all_ones_61, i1 %xor_ln936_61

]]></Node>
<StgValue><ssdm name="and_ln936_61"/></StgValue>
</operation>

<operation id="3357" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3209 %deleted_ones_122 = select i1 %carry_123, i1 %and_ln936_61, i1 %Range1_all_ones_122

]]></Node>
<StgValue><ssdm name="deleted_ones_122"/></StgValue>
</operation>

<operation id="3358" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3210 %and_ln937_61 = and i1 %carry_123, i1 %Range1_all_ones_122

]]></Node>
<StgValue><ssdm name="and_ln937_61"/></StgValue>
</operation>

<operation id="3359" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3211 %xor_ln941_184 = xor i1 %deleted_zeros_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_184"/></StgValue>
</operation>

<operation id="3360" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3212 %or_ln941_61 = or i1 %p_Result_318, i1 %xor_ln941_184

]]></Node>
<StgValue><ssdm name="or_ln941_61"/></StgValue>
</operation>

<operation id="3361" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3213 %xor_ln941_185 = xor i1 %p_Result_316, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_185"/></StgValue>
</operation>

<operation id="3362" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3214 %overflow_123 = and i1 %or_ln941_61, i1 %xor_ln941_185

]]></Node>
<StgValue><ssdm name="overflow_123"/></StgValue>
</operation>

<operation id="3363" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3215 %xor_ln942_123 = xor i1 %deleted_ones_122, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_123"/></StgValue>
</operation>

<operation id="3364" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3216 %or_ln942_61 = or i1 %xor_ln942_122, i1 %xor_ln942_123

]]></Node>
<StgValue><ssdm name="or_ln942_61"/></StgValue>
</operation>

<operation id="3365" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3217 %xor_ln942_189 = xor i1 %and_ln937_61, i1 %or_ln942_61

]]></Node>
<StgValue><ssdm name="xor_ln942_189"/></StgValue>
</operation>

<operation id="3366" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3218 %underflow_61 = and i1 %xor_ln942_189, i1 %p_Result_316

]]></Node>
<StgValue><ssdm name="underflow_61"/></StgValue>
</operation>

<operation id="3367" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3220 %or_ln392_61 = or i1 %overflow_123, i1 %underflow_61

]]></Node>
<StgValue><ssdm name="or_ln392_61"/></StgValue>
</operation>

<operation id="3368" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3239 %r_V_191 = mul i32 %sext_ln1319_62, i32 %sext_ln1317_62

]]></Node>
<StgValue><ssdm name="r_V_191"/></StgValue>
</operation>

<operation id="3369" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3289 %r_V_192 = mul i32 %sext_ln1319_63, i32 %sext_ln1317_63

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="3370" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3169 %select_ln392_181 = select i1 %overflow_121, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_181"/></StgValue>
</operation>

<operation id="3371" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3171 %tp_V_182 = select i1 %or_ln392_60, i16 %select_ln392_181, i16 %tp_V_181

]]></Node>
<StgValue><ssdm name="tp_V_182"/></StgValue>
</operation>

<operation id="3372" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3173 %sext_ln859_120 = sext i16 %sum_V_120

]]></Node>
<StgValue><ssdm name="sext_ln859_120"/></StgValue>
</operation>

<operation id="3373" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3174 %sext_ln859_121 = sext i16 %tp_V_182

]]></Node>
<StgValue><ssdm name="sext_ln859_121"/></StgValue>
</operation>

<operation id="3374" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:3175 %ret_V_60 = add i17 %sext_ln859_121, i17 %sext_ln859_120

]]></Node>
<StgValue><ssdm name="ret_V_60"/></StgValue>
</operation>

<operation id="3375" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3176 %p_Result_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_60, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_314"/></StgValue>
</operation>

<operation id="3376" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3177 %sum_V_121 = add i16 %tp_V_182, i16 %sum_V_120

]]></Node>
<StgValue><ssdm name="sum_V_121"/></StgValue>
</operation>

<operation id="3377" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3178 %p_Result_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_121, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_315"/></StgValue>
</operation>

<operation id="3378" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3179 %xor_ln941_183 = xor i1 %p_Result_314, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_183"/></StgValue>
</operation>

<operation id="3379" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3180 %overflow_122 = and i1 %p_Result_315, i1 %xor_ln941_183

]]></Node>
<StgValue><ssdm name="overflow_122"/></StgValue>
</operation>

<operation id="3380" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3181 %xor_ln348_61 = xor i1 %p_Result_314, i1 %p_Result_315

]]></Node>
<StgValue><ssdm name="xor_ln348_61"/></StgValue>
</operation>

<operation id="3381" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3182 %select_ln392_183 = select i1 %overflow_122, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_183"/></StgValue>
</operation>

<operation id="3382" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3183 %sum_V_122 = select i1 %xor_ln348_61, i16 %select_ln392_183, i16 %sum_V_121

]]></Node>
<StgValue><ssdm name="sum_V_122"/></StgValue>
</operation>

<operation id="3383" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3219 %select_ln392_184 = select i1 %overflow_123, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_184"/></StgValue>
</operation>

<operation id="3384" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3221 %tp_V_185 = select i1 %or_ln392_61, i16 %select_ln392_184, i16 %tp_V_184

]]></Node>
<StgValue><ssdm name="tp_V_185"/></StgValue>
</operation>

<operation id="3385" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3223 %sext_ln859_122 = sext i16 %sum_V_122

]]></Node>
<StgValue><ssdm name="sext_ln859_122"/></StgValue>
</operation>

<operation id="3386" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3224 %sext_ln859_123 = sext i16 %tp_V_185

]]></Node>
<StgValue><ssdm name="sext_ln859_123"/></StgValue>
</operation>

<operation id="3387" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:3225 %ret_V_61 = add i17 %sext_ln859_123, i17 %sext_ln859_122

]]></Node>
<StgValue><ssdm name="ret_V_61"/></StgValue>
</operation>

<operation id="3388" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3226 %p_Result_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_61, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_319"/></StgValue>
</operation>

<operation id="3389" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3227 %sum_V_123 = add i16 %tp_V_185, i16 %sum_V_122

]]></Node>
<StgValue><ssdm name="sum_V_123"/></StgValue>
</operation>

<operation id="3390" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3228 %p_Result_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_123, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_320"/></StgValue>
</operation>

<operation id="3391" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3229 %xor_ln941_186 = xor i1 %p_Result_319, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_186"/></StgValue>
</operation>

<operation id="3392" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3230 %overflow_124 = and i1 %p_Result_320, i1 %xor_ln941_186

]]></Node>
<StgValue><ssdm name="overflow_124"/></StgValue>
</operation>

<operation id="3393" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3231 %xor_ln348_62 = xor i1 %p_Result_319, i1 %p_Result_320

]]></Node>
<StgValue><ssdm name="xor_ln348_62"/></StgValue>
</operation>

<operation id="3394" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3232 %select_ln392_186 = select i1 %overflow_124, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_186"/></StgValue>
</operation>

<operation id="3395" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3233 %sum_V_124 = select i1 %xor_ln348_62, i16 %select_ln392_186, i16 %sum_V_123

]]></Node>
<StgValue><ssdm name="sum_V_124"/></StgValue>
</operation>

<operation id="3396" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3239 %r_V_191 = mul i32 %sext_ln1319_62, i32 %sext_ln1317_62

]]></Node>
<StgValue><ssdm name="r_V_191"/></StgValue>
</operation>

<operation id="3397" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3240 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_191, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3398" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3241 %p_Result_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_191, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_321"/></StgValue>
</operation>

<operation id="3399" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3242 %tp_V_186 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_191, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_186"/></StgValue>
</operation>

<operation id="3400" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3243 %p_Result_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_191, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_322"/></StgValue>
</operation>

<operation id="3401" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3244 %tmp_509 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_191, i32 9

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="3402" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3245 %zext_ln423_62 = zext i1 %tmp_509

]]></Node>
<StgValue><ssdm name="zext_ln423_62"/></StgValue>
</operation>

<operation id="3403" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3246 %tp_V_187 = add i16 %zext_ln423_62, i16 %tp_V_186

]]></Node>
<StgValue><ssdm name="tp_V_187"/></StgValue>
</operation>

<operation id="3404" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3247 %p_Result_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_187, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_323"/></StgValue>
</operation>

<operation id="3405" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3248 %xor_ln942_124 = xor i1 %p_Result_323, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_124"/></StgValue>
</operation>

<operation id="3406" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3249 %carry_125 = and i1 %p_Result_322, i1 %xor_ln942_124

]]></Node>
<StgValue><ssdm name="carry_125"/></StgValue>
</operation>

<operation id="3407" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3250 %tmp_363 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_191, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="3408" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3251 %Range2_all_ones_62 = icmp_eq  i5 %tmp_363, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_62"/></StgValue>
</operation>

<operation id="3409" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3252 %tmp_365 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_191, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="3410" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3253 %Range1_all_ones_124 = icmp_eq  i6 %tmp_365, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_124"/></StgValue>
</operation>

<operation id="3411" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3254 %Range1_all_zeros_62 = icmp_eq  i6 %tmp_365, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_62"/></StgValue>
</operation>

<operation id="3412" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3255 %deleted_zeros_62 = select i1 %carry_125, i1 %Range1_all_ones_124, i1 %Range1_all_zeros_62

]]></Node>
<StgValue><ssdm name="deleted_zeros_62"/></StgValue>
</operation>

<operation id="3413" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3256 %tmp_511 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_191, i32 26

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="3414" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3257 %xor_ln936_62 = xor i1 %tmp_511, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_62"/></StgValue>
</operation>

<operation id="3415" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3258 %and_ln936_62 = and i1 %Range2_all_ones_62, i1 %xor_ln936_62

]]></Node>
<StgValue><ssdm name="and_ln936_62"/></StgValue>
</operation>

<operation id="3416" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3259 %deleted_ones_124 = select i1 %carry_125, i1 %and_ln936_62, i1 %Range1_all_ones_124

]]></Node>
<StgValue><ssdm name="deleted_ones_124"/></StgValue>
</operation>

<operation id="3417" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3260 %and_ln937_62 = and i1 %carry_125, i1 %Range1_all_ones_124

]]></Node>
<StgValue><ssdm name="and_ln937_62"/></StgValue>
</operation>

<operation id="3418" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3261 %xor_ln941_187 = xor i1 %deleted_zeros_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_187"/></StgValue>
</operation>

<operation id="3419" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3262 %or_ln941_62 = or i1 %p_Result_323, i1 %xor_ln941_187

]]></Node>
<StgValue><ssdm name="or_ln941_62"/></StgValue>
</operation>

<operation id="3420" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3263 %xor_ln941_188 = xor i1 %p_Result_321, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_188"/></StgValue>
</operation>

<operation id="3421" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3264 %overflow_125 = and i1 %or_ln941_62, i1 %xor_ln941_188

]]></Node>
<StgValue><ssdm name="overflow_125"/></StgValue>
</operation>

<operation id="3422" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3265 %xor_ln942_125 = xor i1 %deleted_ones_124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_125"/></StgValue>
</operation>

<operation id="3423" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3266 %or_ln942_62 = or i1 %xor_ln942_124, i1 %xor_ln942_125

]]></Node>
<StgValue><ssdm name="or_ln942_62"/></StgValue>
</operation>

<operation id="3424" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3267 %xor_ln942_190 = xor i1 %and_ln937_62, i1 %or_ln942_62

]]></Node>
<StgValue><ssdm name="xor_ln942_190"/></StgValue>
</operation>

<operation id="3425" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3268 %underflow_62 = and i1 %xor_ln942_190, i1 %p_Result_321

]]></Node>
<StgValue><ssdm name="underflow_62"/></StgValue>
</operation>

<operation id="3426" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3270 %or_ln392_62 = or i1 %overflow_125, i1 %underflow_62

]]></Node>
<StgValue><ssdm name="or_ln392_62"/></StgValue>
</operation>

<operation id="3427" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3289 %r_V_192 = mul i32 %sext_ln1319_63, i32 %sext_ln1317_63

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>

<operation id="3428" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3290 %specfucore_ln1319 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_V_192, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1319"/></StgValue>
</operation>

<operation id="3429" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3291 %p_Result_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_192, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_326"/></StgValue>
</operation>

<operation id="3430" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3292 %tp_V_189 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %r_V_192, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="tp_V_189"/></StgValue>
</operation>

<operation id="3431" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3293 %p_Result_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_192, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_327"/></StgValue>
</operation>

<operation id="3432" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3294 %tmp_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_192, i32 9

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="3433" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="16" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3295 %zext_ln423_63 = zext i1 %tmp_516

]]></Node>
<StgValue><ssdm name="zext_ln423_63"/></StgValue>
</operation>

<operation id="3434" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3296 %tp_V_190 = add i16 %zext_ln423_63, i16 %tp_V_189

]]></Node>
<StgValue><ssdm name="tp_V_190"/></StgValue>
</operation>

<operation id="3435" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3297 %p_Result_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tp_V_190, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_328"/></StgValue>
</operation>

<operation id="3436" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3298 %xor_ln942_126 = xor i1 %p_Result_328, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_126"/></StgValue>
</operation>

<operation id="3437" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3299 %carry_127 = and i1 %p_Result_327, i1 %xor_ln942_126

]]></Node>
<StgValue><ssdm name="carry_127"/></StgValue>
</operation>

<operation id="3438" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3300 %tmp_366 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %r_V_192, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="3439" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body4.63:3301 %Range2_all_ones_63 = icmp_eq  i5 %tmp_366, i5 31

]]></Node>
<StgValue><ssdm name="Range2_all_ones_63"/></StgValue>
</operation>

<operation id="3440" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3302 %tmp_367 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %r_V_192, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="3441" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3303 %Range1_all_ones_126 = icmp_eq  i6 %tmp_367, i6 63

]]></Node>
<StgValue><ssdm name="Range1_all_ones_126"/></StgValue>
</operation>

<operation id="3442" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body4.63:3304 %Range1_all_zeros_63 = icmp_eq  i6 %tmp_367, i6 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_63"/></StgValue>
</operation>

<operation id="3443" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3305 %deleted_zeros_63 = select i1 %carry_127, i1 %Range1_all_ones_126, i1 %Range1_all_zeros_63

]]></Node>
<StgValue><ssdm name="deleted_zeros_63"/></StgValue>
</operation>

<operation id="3444" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3306 %tmp_518 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_V_192, i32 26

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="3445" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3307 %xor_ln936_63 = xor i1 %tmp_518, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln936_63"/></StgValue>
</operation>

<operation id="3446" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3308 %and_ln936_63 = and i1 %Range2_all_ones_63, i1 %xor_ln936_63

]]></Node>
<StgValue><ssdm name="and_ln936_63"/></StgValue>
</operation>

<operation id="3447" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3309 %deleted_ones_126 = select i1 %carry_127, i1 %and_ln936_63, i1 %Range1_all_ones_126

]]></Node>
<StgValue><ssdm name="deleted_ones_126"/></StgValue>
</operation>

<operation id="3448" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3310 %and_ln937_63 = and i1 %carry_127, i1 %Range1_all_ones_126

]]></Node>
<StgValue><ssdm name="and_ln937_63"/></StgValue>
</operation>

<operation id="3449" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3311 %xor_ln941_190 = xor i1 %deleted_zeros_63, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_190"/></StgValue>
</operation>

<operation id="3450" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3312 %or_ln941_63 = or i1 %p_Result_328, i1 %xor_ln941_190

]]></Node>
<StgValue><ssdm name="or_ln941_63"/></StgValue>
</operation>

<operation id="3451" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3313 %xor_ln941_191 = xor i1 %p_Result_326, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_191"/></StgValue>
</operation>

<operation id="3452" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3314 %overflow_127 = and i1 %or_ln941_63, i1 %xor_ln941_191

]]></Node>
<StgValue><ssdm name="overflow_127"/></StgValue>
</operation>

<operation id="3453" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3315 %xor_ln942_127 = xor i1 %deleted_ones_126, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln942_127"/></StgValue>
</operation>

<operation id="3454" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3316 %or_ln942_63 = or i1 %xor_ln942_126, i1 %xor_ln942_127

]]></Node>
<StgValue><ssdm name="or_ln942_63"/></StgValue>
</operation>

<operation id="3455" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3317 %xor_ln942_191 = xor i1 %and_ln937_63, i1 %or_ln942_63

]]></Node>
<StgValue><ssdm name="xor_ln942_191"/></StgValue>
</operation>

<operation id="3456" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3318 %underflow_63 = and i1 %xor_ln942_191, i1 %p_Result_326

]]></Node>
<StgValue><ssdm name="underflow_63"/></StgValue>
</operation>

<operation id="3457" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3320 %or_ln392_63 = or i1 %overflow_127, i1 %underflow_63

]]></Node>
<StgValue><ssdm name="or_ln392_63"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="3458" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.body4.63:3 %empty_229 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="3459" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:4 %specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_60

]]></Node>
<StgValue><ssdm name="specpipeline_ln104"/></StgValue>
</operation>

<operation id="3460" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:5 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_86

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="3461" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:16 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="3462" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:52 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="3463" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:66 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="3464" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:102 %rend379 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend379"/></StgValue>
</operation>

<operation id="3465" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:116 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="3466" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:152 %rend263 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend263"/></StgValue>
</operation>

<operation id="3467" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:166 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="3468" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:202 %rend285 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend285"/></StgValue>
</operation>

<operation id="3469" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:224 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="3470" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:260 %rend307 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend307"/></StgValue>
</operation>

<operation id="3471" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:274 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="3472" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:310 %rend329 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend329"/></StgValue>
</operation>

<operation id="3473" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:324 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="3474" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:360 %rend351 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend351"/></StgValue>
</operation>

<operation id="3475" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:374 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="3476" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:410 %rend373 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend373"/></StgValue>
</operation>

<operation id="3477" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:432 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="3478" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:468 %rend383 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend383"/></StgValue>
</operation>

<operation id="3479" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:482 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="3480" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:518 %rend385 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend385"/></StgValue>
</operation>

<operation id="3481" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:532 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="3482" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:568 %rend387 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend387"/></StgValue>
</operation>

<operation id="3483" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:582 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="3484" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:618 %rend265 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend265"/></StgValue>
</operation>

<operation id="3485" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:640 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="3486" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:676 %rend267 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend267"/></StgValue>
</operation>

<operation id="3487" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:690 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="3488" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:726 %rend269 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend269"/></StgValue>
</operation>

<operation id="3489" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:740 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="3490" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:776 %rend271 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend271"/></StgValue>
</operation>

<operation id="3491" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:790 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="3492" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:826 %rend273 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend273"/></StgValue>
</operation>

<operation id="3493" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:848 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="3494" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:884 %rend275 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend275"/></StgValue>
</operation>

<operation id="3495" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:898 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="3496" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:934 %rend277 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend277"/></StgValue>
</operation>

<operation id="3497" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:948 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="3498" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:984 %rend279 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend279"/></StgValue>
</operation>

<operation id="3499" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:998 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="3500" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1034 %rend281 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend281"/></StgValue>
</operation>

<operation id="3501" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1056 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="3502" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1092 %rend283 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend283"/></StgValue>
</operation>

<operation id="3503" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1106 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="3504" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1142 %rend287 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend287"/></StgValue>
</operation>

<operation id="3505" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1156 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="3506" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1192 %rend289 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend289"/></StgValue>
</operation>

<operation id="3507" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1206 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="3508" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1242 %rend291 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend291"/></StgValue>
</operation>

<operation id="3509" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1264 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="3510" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1300 %rend293 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend293"/></StgValue>
</operation>

<operation id="3511" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1314 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="3512" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1350 %rend295 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend295"/></StgValue>
</operation>

<operation id="3513" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1364 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="3514" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1400 %rend297 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend297"/></StgValue>
</operation>

<operation id="3515" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1414 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="3516" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1450 %rend299 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend299"/></StgValue>
</operation>

<operation id="3517" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1472 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="3518" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1508 %rend301 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend301"/></StgValue>
</operation>

<operation id="3519" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1522 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="3520" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1558 %rend303 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend303"/></StgValue>
</operation>

<operation id="3521" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1572 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="3522" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1608 %rend305 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend305"/></StgValue>
</operation>

<operation id="3523" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1622 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="3524" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1658 %rend309 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend309"/></StgValue>
</operation>

<operation id="3525" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1680 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="3526" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1716 %rend311 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend311"/></StgValue>
</operation>

<operation id="3527" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1730 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="3528" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1766 %rend313 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend313"/></StgValue>
</operation>

<operation id="3529" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1780 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="3530" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1816 %rend315 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend315"/></StgValue>
</operation>

<operation id="3531" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1830 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="3532" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1866 %rend317 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend317"/></StgValue>
</operation>

<operation id="3533" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1888 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="3534" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1924 %rend319 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend319"/></StgValue>
</operation>

<operation id="3535" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1938 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="3536" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:1974 %rend321 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend321"/></StgValue>
</operation>

<operation id="3537" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:1988 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="3538" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2024 %rend323 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend323"/></StgValue>
</operation>

<operation id="3539" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2038 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="3540" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2074 %rend325 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend325"/></StgValue>
</operation>

<operation id="3541" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2096 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="3542" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2132 %rend327 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend327"/></StgValue>
</operation>

<operation id="3543" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2146 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="3544" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2182 %rend331 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend331"/></StgValue>
</operation>

<operation id="3545" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2196 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="3546" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2232 %rend333 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend333"/></StgValue>
</operation>

<operation id="3547" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2246 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="3548" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2282 %rend335 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend335"/></StgValue>
</operation>

<operation id="3549" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2304 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="3550" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2340 %rend337 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend337"/></StgValue>
</operation>

<operation id="3551" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2354 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="3552" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2390 %rend339 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend339"/></StgValue>
</operation>

<operation id="3553" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2404 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="3554" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2440 %rend341 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend341"/></StgValue>
</operation>

<operation id="3555" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2454 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="3556" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2490 %rend343 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend343"/></StgValue>
</operation>

<operation id="3557" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2512 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="3558" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2548 %rend345 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend345"/></StgValue>
</operation>

<operation id="3559" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2562 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="3560" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2598 %rend347 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend347"/></StgValue>
</operation>

<operation id="3561" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2612 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="3562" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2648 %rend349 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend349"/></StgValue>
</operation>

<operation id="3563" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2662 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="3564" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2698 %rend353 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend353"/></StgValue>
</operation>

<operation id="3565" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2720 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="3566" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2756 %rend355 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend355"/></StgValue>
</operation>

<operation id="3567" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2770 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="3568" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2806 %rend357 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend357"/></StgValue>
</operation>

<operation id="3569" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2820 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="3570" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2856 %rend359 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend359"/></StgValue>
</operation>

<operation id="3571" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2870 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="3572" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2906 %rend361 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend361"/></StgValue>
</operation>

<operation id="3573" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2928 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="3574" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:2964 %rend363 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend363"/></StgValue>
</operation>

<operation id="3575" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:2978 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="3576" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3014 %rend365 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend365"/></StgValue>
</operation>

<operation id="3577" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:3028 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="3578" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3064 %rend367 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend367"/></StgValue>
</operation>

<operation id="3579" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:3078 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="3580" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3114 %rend369 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend369"/></StgValue>
</operation>

<operation id="3581" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:3136 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="3582" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3172 %rend371 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend371"/></StgValue>
</operation>

<operation id="3583" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:3186 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="3584" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3222 %rend375 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend375"/></StgValue>
</operation>

<operation id="3585" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:3236 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="3586" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3269 %select_ln392_187 = select i1 %overflow_125, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_187"/></StgValue>
</operation>

<operation id="3587" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3271 %tp_V_188 = select i1 %or_ln392_62, i16 %select_ln392_187, i16 %tp_V_187

]]></Node>
<StgValue><ssdm name="tp_V_188"/></StgValue>
</operation>

<operation id="3588" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3272 %rend377 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend377"/></StgValue>
</operation>

<operation id="3589" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3273 %sext_ln859_124 = sext i16 %sum_V_124

]]></Node>
<StgValue><ssdm name="sext_ln859_124"/></StgValue>
</operation>

<operation id="3590" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3274 %sext_ln859_125 = sext i16 %tp_V_188

]]></Node>
<StgValue><ssdm name="sext_ln859_125"/></StgValue>
</operation>

<operation id="3591" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:3275 %ret_V_62 = add i17 %sext_ln859_125, i17 %sext_ln859_124

]]></Node>
<StgValue><ssdm name="ret_V_62"/></StgValue>
</operation>

<operation id="3592" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3276 %p_Result_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_62, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_324"/></StgValue>
</operation>

<operation id="3593" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3277 %sum_V_125 = add i16 %tp_V_188, i16 %sum_V_124

]]></Node>
<StgValue><ssdm name="sum_V_125"/></StgValue>
</operation>

<operation id="3594" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3278 %p_Result_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_125, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_325"/></StgValue>
</operation>

<operation id="3595" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3279 %xor_ln941_189 = xor i1 %p_Result_324, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_189"/></StgValue>
</operation>

<operation id="3596" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3280 %overflow_126 = and i1 %p_Result_325, i1 %xor_ln941_189

]]></Node>
<StgValue><ssdm name="overflow_126"/></StgValue>
</operation>

<operation id="3597" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3281 %xor_ln348_63 = xor i1 %p_Result_324, i1 %p_Result_325

]]></Node>
<StgValue><ssdm name="xor_ln348_63"/></StgValue>
</operation>

<operation id="3598" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3282 %select_ln392_189 = select i1 %overflow_126, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_189"/></StgValue>
</operation>

<operation id="3599" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3283 %sum_V_126 = select i1 %xor_ln348_63, i16 %select_ln392_189, i16 %sum_V_125

]]></Node>
<StgValue><ssdm name="sum_V_126"/></StgValue>
</operation>

<operation id="3600" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body4.63:3286 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="3601" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln392_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3319 %select_ln392_190 = select i1 %overflow_127, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_190"/></StgValue>
</operation>

<operation id="3602" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3321 %tp_V_191 = select i1 %or_ln392_63, i16 %select_ln392_190, i16 %tp_V_190

]]></Node>
<StgValue><ssdm name="tp_V_191"/></StgValue>
</operation>

<operation id="3603" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3322 %rend381 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend381"/></StgValue>
</operation>

<operation id="3604" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3323 %sext_ln859_126 = sext i16 %sum_V_126

]]></Node>
<StgValue><ssdm name="sext_ln859_126"/></StgValue>
</operation>

<operation id="3605" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3324 %sext_ln859_127 = sext i16 %tp_V_191

]]></Node>
<StgValue><ssdm name="sext_ln859_127"/></StgValue>
</operation>

<operation id="3606" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body4.63:3325 %ret_V_63 = add i17 %sext_ln859_127, i17 %sext_ln859_126

]]></Node>
<StgValue><ssdm name="ret_V_63"/></StgValue>
</operation>

<operation id="3607" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3326 %p_Result_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_63, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_329"/></StgValue>
</operation>

<operation id="3608" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3327 %sum_V_127 = add i16 %tp_V_191, i16 %sum_V_126

]]></Node>
<StgValue><ssdm name="sum_V_127"/></StgValue>
</operation>

<operation id="3609" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body4.63:3328 %p_Result_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_V_127, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_330"/></StgValue>
</operation>

<operation id="3610" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3329 %xor_ln941_192 = xor i1 %p_Result_329, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941_192"/></StgValue>
</operation>

<operation id="3611" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3330 %overflow_128 = and i1 %p_Result_330, i1 %xor_ln941_192

]]></Node>
<StgValue><ssdm name="overflow_128"/></StgValue>
</operation>

<operation id="3612" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body4.63:3331 %xor_ln348_64 = xor i1 %p_Result_329, i1 %p_Result_330

]]></Node>
<StgValue><ssdm name="xor_ln348_64"/></StgValue>
</operation>

<operation id="3613" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3332 %select_ln392_192 = select i1 %overflow_128, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392_192"/></StgValue>
</operation>

<operation id="3614" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body4.63:3333 %sum_V = select i1 %xor_ln348_64, i16 %select_ln392_192, i16 %sum_V_127

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="3615" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="64" op_0_bw="5">
<![CDATA[
for.end:0 %zext_ln99 = zext i5 %i198

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="3616" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:1 %output_buffer_addr = getelementptr i16 %output_buffer, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="output_buffer_addr"/></StgValue>
</operation>

<operation id="3617" st_id="40" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="16" op_0_bw="5">
<![CDATA[
for.end:2 %lhs = load i5 %output_buffer_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="3618" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:15 %icmp_ln99 = icmp_eq  i5 %i198, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="3619" st_id="41" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="16" op_0_bw="5">
<![CDATA[
for.end:2 %lhs = load i5 %output_buffer_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="3620" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="17" op_0_bw="16">
<![CDATA[
for.end:3 %sext_ln859_128 = sext i16 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln859_128"/></StgValue>
</operation>

<operation id="3621" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="17" op_0_bw="16">
<![CDATA[
for.end:4 %sext_ln859_129 = sext i16 %sum_V

]]></Node>
<StgValue><ssdm name="sext_ln859_129"/></StgValue>
</operation>

<operation id="3622" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end:5 %ret_V_64 = add i17 %sext_ln859_128, i17 %sext_ln859_129

]]></Node>
<StgValue><ssdm name="ret_V_64"/></StgValue>
</operation>

<operation id="3623" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.end:6 %p_Result_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_64, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_331"/></StgValue>
</operation>

<operation id="3624" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end:7 %p_Val2_334 = add i16 %lhs, i16 %sum_V

]]></Node>
<StgValue><ssdm name="p_Val2_334"/></StgValue>
</operation>

<operation id="3625" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.end:8 %p_Result_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_334, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_332"/></StgValue>
</operation>

<operation id="3626" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end:9 %xor_ln941 = xor i1 %p_Result_331, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln941"/></StgValue>
</operation>

<operation id="3627" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end:10 %overflow = and i1 %p_Result_332, i1 %xor_ln941

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="3628" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end:11 %xor_ln348 = xor i1 %p_Result_331, i1 %p_Result_332

]]></Node>
<StgValue><ssdm name="xor_ln348"/></StgValue>
</operation>

<operation id="3629" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end:12 %select_ln392 = select i1 %overflow, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln392"/></StgValue>
</operation>

<operation id="3630" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end:13 %select_ln348 = select i1 %xor_ln348, i16 %select_ln392, i16 %p_Val2_334

]]></Node>
<StgValue><ssdm name="select_ln348"/></StgValue>
</operation>

<operation id="3631" st_id="42" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.end:14 %store_ln112 = store i16 %select_ln348, i5 %output_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="3632" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end:16 %br_ln99 = br i1 %icmp_ln99, void %for.body.split, void %for.end17

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="3633" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="0">
<![CDATA[
for.end17:0 %ret_ln115 = ret

]]></Node>
<StgValue><ssdm name="ret_ln115"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="3716" name="input_buffer" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="input_buffer"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="3717" name="weight_buffer" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="weight_buffer"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="3718" name="output_buffer" dir="2" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="output_buffer"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="3720" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="3719" toId="43">
</dataflow>
<dataflow id="3721" from="input_buffer" to="specbramwithbyteenable_ln0" fromId="3716" toId="43">
</dataflow>
<dataflow id="3723" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="3722" toId="44">
</dataflow>
<dataflow id="3724" from="output_buffer" to="specmemcore_ln0" fromId="3718" toId="44">
</dataflow>
<dataflow id="3726" from="StgValue_3725" to="specmemcore_ln0" fromId="3725" toId="44">
</dataflow>
<dataflow id="3728" from="StgValue_3727" to="specmemcore_ln0" fromId="3727" toId="44">
</dataflow>
<dataflow id="3730" from="StgValue_3729" to="specmemcore_ln0" fromId="3729" toId="44">
</dataflow>
<dataflow id="3731" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="3722" toId="45">
</dataflow>
<dataflow id="3732" from="weight_buffer" to="specmemcore_ln0" fromId="3717" toId="45">
</dataflow>
<dataflow id="3733" from="StgValue_3725" to="specmemcore_ln0" fromId="3725" toId="45">
</dataflow>
<dataflow id="3734" from="StgValue_3727" to="specmemcore_ln0" fromId="3727" toId="45">
</dataflow>
<dataflow id="3735" from="StgValue_3729" to="specmemcore_ln0" fromId="3729" toId="45">
</dataflow>
<dataflow id="3736" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="3722" toId="46">
</dataflow>
<dataflow id="3737" from="input_buffer" to="specmemcore_ln0" fromId="3716" toId="46">
</dataflow>
<dataflow id="3738" from="StgValue_3725" to="specmemcore_ln0" fromId="3725" toId="46">
</dataflow>
<dataflow id="3739" from="StgValue_3727" to="specmemcore_ln0" fromId="3727" toId="46">
</dataflow>
<dataflow id="3740" from="StgValue_3729" to="specmemcore_ln0" fromId="3729" toId="46">
</dataflow>
<dataflow id="3742" from="StgValue_3741" to="i198" fromId="3741" toId="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3743" from="br_ln99" to="i198" fromId="47" toId="48">
</dataflow>
<dataflow id="3744" from="i" to="i198" fromId="51" toId="48">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3745" from="br_ln99" to="i198" fromId="3632" toId="48">
<BackEdge/>
</dataflow>
<dataflow id="3747" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="3746" toId="49">
</dataflow>
<dataflow id="3749" from="StgValue_3748" to="empty" fromId="3748" toId="49">
</dataflow>
<dataflow id="3750" from="StgValue_3748" to="empty" fromId="3748" toId="49">
</dataflow>
<dataflow id="3751" from="StgValue_3748" to="empty" fromId="3748" toId="49">
</dataflow>
<dataflow id="3753" from="_ssdm_op_SpecLoopName" to="specloopname_ln99" fromId="3752" toId="50">
</dataflow>
<dataflow id="3755" from="empty_87" to="specloopname_ln99" fromId="3754" toId="50">
</dataflow>
<dataflow id="3756" from="i198" to="i" fromId="48" toId="51">
</dataflow>
<dataflow id="3758" from="StgValue_3757" to="i" fromId="3757" toId="51">
</dataflow>
<dataflow id="3760" from="StgValue_3759" to="j195" fromId="3759" toId="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3761" from="br_ln103" to="j195" fromId="52" toId="53">
</dataflow>
<dataflow id="3762" from="trunc_ln101" to="j195" fromId="72" toId="53">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_521" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="3763" from="br_ln103" to="j195" fromId="74" toId="53">
<BackEdge/>
</dataflow>
<dataflow id="3764" from="j195" to="j195_cast" fromId="53" toId="54">
</dataflow>
<dataflow id="3766" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="3765" toId="55">
</dataflow>
<dataflow id="3767" from="j195" to="lshr_ln" fromId="53" toId="55">
</dataflow>
<dataflow id="3769" from="StgValue_3768" to="lshr_ln" fromId="3768" toId="55">
</dataflow>
<dataflow id="3771" from="StgValue_3770" to="lshr_ln" fromId="3770" toId="55">
</dataflow>
<dataflow id="3772" from="lshr_ln" to="zext_ln106" fromId="55" toId="56">
</dataflow>
<dataflow id="3774" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_s" fromId="3773" toId="57">
</dataflow>
<dataflow id="3775" from="i198" to="tmp_s" fromId="48" toId="57">
</dataflow>
<dataflow id="3776" from="lshr_ln" to="tmp_s" fromId="55" toId="57">
</dataflow>
<dataflow id="3777" from="tmp_s" to="zext_ln107" fromId="57" toId="58">
</dataflow>
<dataflow id="3778" from="weight_buffer" to="weight_buffer_addr" fromId="3717" toId="59">
</dataflow>
<dataflow id="3780" from="StgValue_3779" to="weight_buffer_addr" fromId="3779" toId="59">
</dataflow>
<dataflow id="3781" from="zext_ln107" to="weight_buffer_addr" fromId="58" toId="59">
</dataflow>
<dataflow id="3782" from="input_buffer" to="input_buffer_addr" fromId="3716" toId="60">
</dataflow>
<dataflow id="3783" from="StgValue_3779" to="input_buffer_addr" fromId="3779" toId="60">
</dataflow>
<dataflow id="3784" from="zext_ln106" to="input_buffer_addr" fromId="56" toId="60">
</dataflow>
<dataflow id="3785" from="input_buffer_addr" to="input_buffer_load" fromId="60" toId="61">
</dataflow>
<dataflow id="3786" from="weight_buffer_addr" to="weight_buffer_load" fromId="59" toId="62">
</dataflow>
<dataflow id="3787" from="lshr_ln" to="or_ln106" fromId="55" toId="63">
</dataflow>
<dataflow id="3788" from="StgValue_3757" to="or_ln106" fromId="3757" toId="63">
</dataflow>
<dataflow id="3789" from="or_ln106" to="zext_ln106_1" fromId="63" toId="64">
</dataflow>
<dataflow id="3790" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_203" fromId="3773" toId="65">
</dataflow>
<dataflow id="3791" from="i198" to="tmp_203" fromId="48" toId="65">
</dataflow>
<dataflow id="3792" from="or_ln106" to="tmp_203" fromId="63" toId="65">
</dataflow>
<dataflow id="3793" from="tmp_203" to="zext_ln107_1" fromId="65" toId="66">
</dataflow>
<dataflow id="3794" from="weight_buffer" to="weight_buffer_addr_128" fromId="3717" toId="67">
</dataflow>
<dataflow id="3795" from="StgValue_3779" to="weight_buffer_addr_128" fromId="3779" toId="67">
</dataflow>
<dataflow id="3796" from="zext_ln107_1" to="weight_buffer_addr_128" fromId="66" toId="67">
</dataflow>
<dataflow id="3797" from="input_buffer" to="input_buffer_addr_2" fromId="3716" toId="68">
</dataflow>
<dataflow id="3798" from="StgValue_3779" to="input_buffer_addr_2" fromId="3779" toId="68">
</dataflow>
<dataflow id="3799" from="zext_ln106_1" to="input_buffer_addr_2" fromId="64" toId="68">
</dataflow>
<dataflow id="3800" from="input_buffer_addr_2" to="input_buffer_load_1" fromId="68" toId="69">
</dataflow>
<dataflow id="3801" from="weight_buffer_addr_128" to="weight_buffer_load_1" fromId="67" toId="70">
</dataflow>
<dataflow id="3802" from="j195_cast" to="j" fromId="54" toId="71">
</dataflow>
<dataflow id="3804" from="StgValue_3803" to="j" fromId="3803" toId="71">
</dataflow>
<dataflow id="3805" from="j" to="trunc_ln101" fromId="71" toId="72">
</dataflow>
<dataflow id="3807" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_521" fromId="3806" toId="73">
</dataflow>
<dataflow id="3808" from="j" to="tmp_521" fromId="71" toId="73">
</dataflow>
<dataflow id="3810" from="StgValue_3809" to="tmp_521" fromId="3809" toId="73">
</dataflow>
<dataflow id="3811" from="tmp_521" to="br_ln103" fromId="73" toId="74">
</dataflow>
<dataflow id="3812" from="input_buffer_addr" to="input_buffer_load" fromId="60" toId="75">
</dataflow>
<dataflow id="3813" from="input_buffer_load" to="di_V" fromId="75" toId="76">
</dataflow>
<dataflow id="3814" from="weight_buffer_addr" to="weight_buffer_load" fromId="59" toId="77">
</dataflow>
<dataflow id="3815" from="weight_buffer_load" to="wi_V" fromId="77" toId="78">
</dataflow>
<dataflow id="3816" from="di_V" to="sext_ln1317" fromId="76" toId="79">
</dataflow>
<dataflow id="3817" from="wi_V" to="sext_ln1319" fromId="78" toId="80">
</dataflow>
<dataflow id="3818" from="sext_ln1319" to="r_V_130" fromId="80" toId="81">
</dataflow>
<dataflow id="3819" from="sext_ln1317" to="r_V_130" fromId="79" toId="81">
</dataflow>
<dataflow id="3821" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_1" fromId="3820" toId="82">
</dataflow>
<dataflow id="3822" from="input_buffer_load" to="di_V_1" fromId="75" toId="82">
</dataflow>
<dataflow id="3824" from="StgValue_3823" to="di_V_1" fromId="3823" toId="82">
</dataflow>
<dataflow id="3826" from="StgValue_3825" to="di_V_1" fromId="3825" toId="82">
</dataflow>
<dataflow id="3827" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_1" fromId="3820" toId="83">
</dataflow>
<dataflow id="3828" from="weight_buffer_load" to="wi_V_1" fromId="77" toId="83">
</dataflow>
<dataflow id="3829" from="StgValue_3823" to="wi_V_1" fromId="3823" toId="83">
</dataflow>
<dataflow id="3830" from="StgValue_3825" to="wi_V_1" fromId="3825" toId="83">
</dataflow>
<dataflow id="3831" from="di_V_1" to="sext_ln1317_1" fromId="82" toId="84">
</dataflow>
<dataflow id="3832" from="wi_V_1" to="sext_ln1319_1" fromId="83" toId="85">
</dataflow>
<dataflow id="3833" from="sext_ln1319_1" to="r_V_131" fromId="85" toId="86">
</dataflow>
<dataflow id="3834" from="sext_ln1317_1" to="r_V_131" fromId="84" toId="86">
</dataflow>
<dataflow id="3835" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_2" fromId="3820" toId="87">
</dataflow>
<dataflow id="3836" from="input_buffer_load" to="di_V_2" fromId="75" toId="87">
</dataflow>
<dataflow id="3838" from="StgValue_3837" to="di_V_2" fromId="3837" toId="87">
</dataflow>
<dataflow id="3840" from="StgValue_3839" to="di_V_2" fromId="3839" toId="87">
</dataflow>
<dataflow id="3841" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_2" fromId="3820" toId="88">
</dataflow>
<dataflow id="3842" from="weight_buffer_load" to="wi_V_2" fromId="77" toId="88">
</dataflow>
<dataflow id="3843" from="StgValue_3837" to="wi_V_2" fromId="3837" toId="88">
</dataflow>
<dataflow id="3844" from="StgValue_3839" to="wi_V_2" fromId="3839" toId="88">
</dataflow>
<dataflow id="3845" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_3" fromId="3820" toId="89">
</dataflow>
<dataflow id="3846" from="input_buffer_load" to="di_V_3" fromId="75" toId="89">
</dataflow>
<dataflow id="3848" from="StgValue_3847" to="di_V_3" fromId="3847" toId="89">
</dataflow>
<dataflow id="3850" from="StgValue_3849" to="di_V_3" fromId="3849" toId="89">
</dataflow>
<dataflow id="3851" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_3" fromId="3820" toId="90">
</dataflow>
<dataflow id="3852" from="weight_buffer_load" to="wi_V_3" fromId="77" toId="90">
</dataflow>
<dataflow id="3853" from="StgValue_3847" to="wi_V_3" fromId="3847" toId="90">
</dataflow>
<dataflow id="3854" from="StgValue_3849" to="wi_V_3" fromId="3849" toId="90">
</dataflow>
<dataflow id="3855" from="input_buffer_addr_2" to="input_buffer_load_1" fromId="68" toId="91">
</dataflow>
<dataflow id="3856" from="input_buffer_load_1" to="di_V_4" fromId="91" toId="92">
</dataflow>
<dataflow id="3857" from="weight_buffer_addr_128" to="weight_buffer_load_1" fromId="67" toId="93">
</dataflow>
<dataflow id="3858" from="weight_buffer_load_1" to="wi_V_4" fromId="93" toId="94">
</dataflow>
<dataflow id="3859" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_5" fromId="3820" toId="95">
</dataflow>
<dataflow id="3860" from="input_buffer_load_1" to="di_V_5" fromId="91" toId="95">
</dataflow>
<dataflow id="3861" from="StgValue_3823" to="di_V_5" fromId="3823" toId="95">
</dataflow>
<dataflow id="3862" from="StgValue_3825" to="di_V_5" fromId="3825" toId="95">
</dataflow>
<dataflow id="3863" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_5" fromId="3820" toId="96">
</dataflow>
<dataflow id="3864" from="weight_buffer_load_1" to="wi_V_5" fromId="93" toId="96">
</dataflow>
<dataflow id="3865" from="StgValue_3823" to="wi_V_5" fromId="3823" toId="96">
</dataflow>
<dataflow id="3866" from="StgValue_3825" to="wi_V_5" fromId="3825" toId="96">
</dataflow>
<dataflow id="3867" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_6" fromId="3820" toId="97">
</dataflow>
<dataflow id="3868" from="input_buffer_load_1" to="di_V_6" fromId="91" toId="97">
</dataflow>
<dataflow id="3869" from="StgValue_3837" to="di_V_6" fromId="3837" toId="97">
</dataflow>
<dataflow id="3870" from="StgValue_3839" to="di_V_6" fromId="3839" toId="97">
</dataflow>
<dataflow id="3871" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_6" fromId="3820" toId="98">
</dataflow>
<dataflow id="3872" from="weight_buffer_load_1" to="wi_V_6" fromId="93" toId="98">
</dataflow>
<dataflow id="3873" from="StgValue_3837" to="wi_V_6" fromId="3837" toId="98">
</dataflow>
<dataflow id="3874" from="StgValue_3839" to="wi_V_6" fromId="3839" toId="98">
</dataflow>
<dataflow id="3875" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_7" fromId="3820" toId="99">
</dataflow>
<dataflow id="3876" from="input_buffer_load_1" to="di_V_7" fromId="91" toId="99">
</dataflow>
<dataflow id="3877" from="StgValue_3847" to="di_V_7" fromId="3847" toId="99">
</dataflow>
<dataflow id="3878" from="StgValue_3849" to="di_V_7" fromId="3849" toId="99">
</dataflow>
<dataflow id="3879" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_7" fromId="3820" toId="100">
</dataflow>
<dataflow id="3880" from="weight_buffer_load_1" to="wi_V_7" fromId="93" toId="100">
</dataflow>
<dataflow id="3881" from="StgValue_3847" to="wi_V_7" fromId="3847" toId="100">
</dataflow>
<dataflow id="3882" from="StgValue_3849" to="wi_V_7" fromId="3849" toId="100">
</dataflow>
<dataflow id="3883" from="lshr_ln" to="or_ln106_1" fromId="55" toId="101">
</dataflow>
<dataflow id="3885" from="StgValue_3884" to="or_ln106_1" fromId="3884" toId="101">
</dataflow>
<dataflow id="3886" from="or_ln106_1" to="zext_ln106_2" fromId="101" toId="102">
</dataflow>
<dataflow id="3887" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_212" fromId="3773" toId="103">
</dataflow>
<dataflow id="3888" from="i198" to="tmp_212" fromId="48" toId="103">
</dataflow>
<dataflow id="3889" from="or_ln106_1" to="tmp_212" fromId="101" toId="103">
</dataflow>
<dataflow id="3890" from="tmp_212" to="zext_ln107_2" fromId="103" toId="104">
</dataflow>
<dataflow id="3891" from="weight_buffer" to="weight_buffer_addr_129" fromId="3717" toId="105">
</dataflow>
<dataflow id="3892" from="StgValue_3779" to="weight_buffer_addr_129" fromId="3779" toId="105">
</dataflow>
<dataflow id="3893" from="zext_ln107_2" to="weight_buffer_addr_129" fromId="104" toId="105">
</dataflow>
<dataflow id="3894" from="input_buffer" to="input_buffer_addr_3" fromId="3716" toId="106">
</dataflow>
<dataflow id="3895" from="StgValue_3779" to="input_buffer_addr_3" fromId="3779" toId="106">
</dataflow>
<dataflow id="3896" from="zext_ln106_2" to="input_buffer_addr_3" fromId="102" toId="106">
</dataflow>
<dataflow id="3897" from="input_buffer_addr_3" to="input_buffer_load_2" fromId="106" toId="107">
</dataflow>
<dataflow id="3898" from="weight_buffer_addr_129" to="weight_buffer_load_2" fromId="105" toId="108">
</dataflow>
<dataflow id="3899" from="lshr_ln" to="or_ln106_2" fromId="55" toId="109">
</dataflow>
<dataflow id="3901" from="StgValue_3900" to="or_ln106_2" fromId="3900" toId="109">
</dataflow>
<dataflow id="3902" from="or_ln106_2" to="zext_ln106_3" fromId="109" toId="110">
</dataflow>
<dataflow id="3903" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_221" fromId="3773" toId="111">
</dataflow>
<dataflow id="3904" from="i198" to="tmp_221" fromId="48" toId="111">
</dataflow>
<dataflow id="3905" from="or_ln106_2" to="tmp_221" fromId="109" toId="111">
</dataflow>
<dataflow id="3906" from="tmp_221" to="zext_ln107_3" fromId="111" toId="112">
</dataflow>
<dataflow id="3907" from="weight_buffer" to="weight_buffer_addr_130" fromId="3717" toId="113">
</dataflow>
<dataflow id="3908" from="StgValue_3779" to="weight_buffer_addr_130" fromId="3779" toId="113">
</dataflow>
<dataflow id="3909" from="zext_ln107_3" to="weight_buffer_addr_130" fromId="112" toId="113">
</dataflow>
<dataflow id="3910" from="input_buffer" to="input_buffer_addr_4" fromId="3716" toId="114">
</dataflow>
<dataflow id="3911" from="StgValue_3779" to="input_buffer_addr_4" fromId="3779" toId="114">
</dataflow>
<dataflow id="3912" from="zext_ln106_3" to="input_buffer_addr_4" fromId="110" toId="114">
</dataflow>
<dataflow id="3913" from="input_buffer_addr_4" to="input_buffer_load_3" fromId="114" toId="115">
</dataflow>
<dataflow id="3914" from="weight_buffer_addr_130" to="weight_buffer_load_3" fromId="113" toId="116">
</dataflow>
<dataflow id="3915" from="sext_ln1319" to="r_V_130" fromId="80" toId="117">
</dataflow>
<dataflow id="3916" from="sext_ln1317" to="r_V_130" fromId="79" toId="117">
</dataflow>
<dataflow id="3917" from="sext_ln1319_1" to="r_V_131" fromId="85" toId="118">
</dataflow>
<dataflow id="3918" from="sext_ln1317_1" to="r_V_131" fromId="84" toId="118">
</dataflow>
<dataflow id="3919" from="di_V_2" to="sext_ln1317_2" fromId="87" toId="119">
</dataflow>
<dataflow id="3920" from="wi_V_2" to="sext_ln1319_2" fromId="88" toId="120">
</dataflow>
<dataflow id="3921" from="sext_ln1319_2" to="r_V" fromId="120" toId="121">
</dataflow>
<dataflow id="3922" from="sext_ln1317_2" to="r_V" fromId="119" toId="121">
</dataflow>
<dataflow id="3923" from="di_V_3" to="sext_ln1317_3" fromId="89" toId="122">
</dataflow>
<dataflow id="3924" from="wi_V_3" to="sext_ln1319_3" fromId="90" toId="123">
</dataflow>
<dataflow id="3925" from="sext_ln1319_3" to="r_V_132" fromId="123" toId="124">
</dataflow>
<dataflow id="3926" from="sext_ln1317_3" to="r_V_132" fromId="122" toId="124">
</dataflow>
<dataflow id="3927" from="input_buffer_addr_3" to="input_buffer_load_2" fromId="106" toId="125">
</dataflow>
<dataflow id="3928" from="input_buffer_load_2" to="di_V_8" fromId="125" toId="126">
</dataflow>
<dataflow id="3929" from="weight_buffer_addr_129" to="weight_buffer_load_2" fromId="105" toId="127">
</dataflow>
<dataflow id="3930" from="weight_buffer_load_2" to="wi_V_8" fromId="127" toId="128">
</dataflow>
<dataflow id="3931" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_9" fromId="3820" toId="129">
</dataflow>
<dataflow id="3932" from="input_buffer_load_2" to="di_V_9" fromId="125" toId="129">
</dataflow>
<dataflow id="3933" from="StgValue_3823" to="di_V_9" fromId="3823" toId="129">
</dataflow>
<dataflow id="3934" from="StgValue_3825" to="di_V_9" fromId="3825" toId="129">
</dataflow>
<dataflow id="3935" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_9" fromId="3820" toId="130">
</dataflow>
<dataflow id="3936" from="weight_buffer_load_2" to="wi_V_9" fromId="127" toId="130">
</dataflow>
<dataflow id="3937" from="StgValue_3823" to="wi_V_9" fromId="3823" toId="130">
</dataflow>
<dataflow id="3938" from="StgValue_3825" to="wi_V_9" fromId="3825" toId="130">
</dataflow>
<dataflow id="3939" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_10" fromId="3820" toId="131">
</dataflow>
<dataflow id="3940" from="input_buffer_load_2" to="di_V_10" fromId="125" toId="131">
</dataflow>
<dataflow id="3941" from="StgValue_3837" to="di_V_10" fromId="3837" toId="131">
</dataflow>
<dataflow id="3942" from="StgValue_3839" to="di_V_10" fromId="3839" toId="131">
</dataflow>
<dataflow id="3943" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_10" fromId="3820" toId="132">
</dataflow>
<dataflow id="3944" from="weight_buffer_load_2" to="wi_V_10" fromId="127" toId="132">
</dataflow>
<dataflow id="3945" from="StgValue_3837" to="wi_V_10" fromId="3837" toId="132">
</dataflow>
<dataflow id="3946" from="StgValue_3839" to="wi_V_10" fromId="3839" toId="132">
</dataflow>
<dataflow id="3947" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_11" fromId="3820" toId="133">
</dataflow>
<dataflow id="3948" from="input_buffer_load_2" to="di_V_11" fromId="125" toId="133">
</dataflow>
<dataflow id="3949" from="StgValue_3847" to="di_V_11" fromId="3847" toId="133">
</dataflow>
<dataflow id="3950" from="StgValue_3849" to="di_V_11" fromId="3849" toId="133">
</dataflow>
<dataflow id="3951" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_11" fromId="3820" toId="134">
</dataflow>
<dataflow id="3952" from="weight_buffer_load_2" to="wi_V_11" fromId="127" toId="134">
</dataflow>
<dataflow id="3953" from="StgValue_3847" to="wi_V_11" fromId="3847" toId="134">
</dataflow>
<dataflow id="3954" from="StgValue_3849" to="wi_V_11" fromId="3849" toId="134">
</dataflow>
<dataflow id="3955" from="input_buffer_addr_4" to="input_buffer_load_3" fromId="114" toId="135">
</dataflow>
<dataflow id="3956" from="input_buffer_load_3" to="di_V_12" fromId="135" toId="136">
</dataflow>
<dataflow id="3957" from="weight_buffer_addr_130" to="weight_buffer_load_3" fromId="113" toId="137">
</dataflow>
<dataflow id="3958" from="weight_buffer_load_3" to="wi_V_12" fromId="137" toId="138">
</dataflow>
<dataflow id="3959" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_13" fromId="3820" toId="139">
</dataflow>
<dataflow id="3960" from="input_buffer_load_3" to="di_V_13" fromId="135" toId="139">
</dataflow>
<dataflow id="3961" from="StgValue_3823" to="di_V_13" fromId="3823" toId="139">
</dataflow>
<dataflow id="3962" from="StgValue_3825" to="di_V_13" fromId="3825" toId="139">
</dataflow>
<dataflow id="3963" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_13" fromId="3820" toId="140">
</dataflow>
<dataflow id="3964" from="weight_buffer_load_3" to="wi_V_13" fromId="137" toId="140">
</dataflow>
<dataflow id="3965" from="StgValue_3823" to="wi_V_13" fromId="3823" toId="140">
</dataflow>
<dataflow id="3966" from="StgValue_3825" to="wi_V_13" fromId="3825" toId="140">
</dataflow>
<dataflow id="3967" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_14" fromId="3820" toId="141">
</dataflow>
<dataflow id="3968" from="input_buffer_load_3" to="di_V_14" fromId="135" toId="141">
</dataflow>
<dataflow id="3969" from="StgValue_3837" to="di_V_14" fromId="3837" toId="141">
</dataflow>
<dataflow id="3970" from="StgValue_3839" to="di_V_14" fromId="3839" toId="141">
</dataflow>
<dataflow id="3971" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_14" fromId="3820" toId="142">
</dataflow>
<dataflow id="3972" from="weight_buffer_load_3" to="wi_V_14" fromId="137" toId="142">
</dataflow>
<dataflow id="3973" from="StgValue_3837" to="wi_V_14" fromId="3837" toId="142">
</dataflow>
<dataflow id="3974" from="StgValue_3839" to="wi_V_14" fromId="3839" toId="142">
</dataflow>
<dataflow id="3975" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_15" fromId="3820" toId="143">
</dataflow>
<dataflow id="3976" from="input_buffer_load_3" to="di_V_15" fromId="135" toId="143">
</dataflow>
<dataflow id="3977" from="StgValue_3847" to="di_V_15" fromId="3847" toId="143">
</dataflow>
<dataflow id="3978" from="StgValue_3849" to="di_V_15" fromId="3849" toId="143">
</dataflow>
<dataflow id="3979" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_15" fromId="3820" toId="144">
</dataflow>
<dataflow id="3980" from="weight_buffer_load_3" to="wi_V_15" fromId="137" toId="144">
</dataflow>
<dataflow id="3981" from="StgValue_3847" to="wi_V_15" fromId="3847" toId="144">
</dataflow>
<dataflow id="3982" from="StgValue_3849" to="wi_V_15" fromId="3849" toId="144">
</dataflow>
<dataflow id="3983" from="lshr_ln" to="or_ln106_3" fromId="55" toId="145">
</dataflow>
<dataflow id="3985" from="StgValue_3984" to="or_ln106_3" fromId="3984" toId="145">
</dataflow>
<dataflow id="3986" from="or_ln106_3" to="zext_ln106_4" fromId="145" toId="146">
</dataflow>
<dataflow id="3987" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_230" fromId="3773" toId="147">
</dataflow>
<dataflow id="3988" from="i198" to="tmp_230" fromId="48" toId="147">
</dataflow>
<dataflow id="3989" from="or_ln106_3" to="tmp_230" fromId="145" toId="147">
</dataflow>
<dataflow id="3990" from="tmp_230" to="zext_ln107_4" fromId="147" toId="148">
</dataflow>
<dataflow id="3991" from="weight_buffer" to="weight_buffer_addr_131" fromId="3717" toId="149">
</dataflow>
<dataflow id="3992" from="StgValue_3779" to="weight_buffer_addr_131" fromId="3779" toId="149">
</dataflow>
<dataflow id="3993" from="zext_ln107_4" to="weight_buffer_addr_131" fromId="148" toId="149">
</dataflow>
<dataflow id="3994" from="input_buffer" to="input_buffer_addr_5" fromId="3716" toId="150">
</dataflow>
<dataflow id="3995" from="StgValue_3779" to="input_buffer_addr_5" fromId="3779" toId="150">
</dataflow>
<dataflow id="3996" from="zext_ln106_4" to="input_buffer_addr_5" fromId="146" toId="150">
</dataflow>
<dataflow id="3997" from="input_buffer_addr_5" to="input_buffer_load_4" fromId="150" toId="151">
</dataflow>
<dataflow id="3998" from="weight_buffer_addr_131" to="weight_buffer_load_4" fromId="149" toId="152">
</dataflow>
<dataflow id="3999" from="lshr_ln" to="or_ln106_4" fromId="55" toId="153">
</dataflow>
<dataflow id="4001" from="StgValue_4000" to="or_ln106_4" fromId="4000" toId="153">
</dataflow>
<dataflow id="4002" from="or_ln106_4" to="zext_ln106_5" fromId="153" toId="154">
</dataflow>
<dataflow id="4003" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_239" fromId="3773" toId="155">
</dataflow>
<dataflow id="4004" from="i198" to="tmp_239" fromId="48" toId="155">
</dataflow>
<dataflow id="4005" from="or_ln106_4" to="tmp_239" fromId="153" toId="155">
</dataflow>
<dataflow id="4006" from="tmp_239" to="zext_ln107_5" fromId="155" toId="156">
</dataflow>
<dataflow id="4007" from="weight_buffer" to="weight_buffer_addr_132" fromId="3717" toId="157">
</dataflow>
<dataflow id="4008" from="StgValue_3779" to="weight_buffer_addr_132" fromId="3779" toId="157">
</dataflow>
<dataflow id="4009" from="zext_ln107_5" to="weight_buffer_addr_132" fromId="156" toId="157">
</dataflow>
<dataflow id="4010" from="input_buffer" to="input_buffer_addr_6" fromId="3716" toId="158">
</dataflow>
<dataflow id="4011" from="StgValue_3779" to="input_buffer_addr_6" fromId="3779" toId="158">
</dataflow>
<dataflow id="4012" from="zext_ln106_5" to="input_buffer_addr_6" fromId="154" toId="158">
</dataflow>
<dataflow id="4013" from="input_buffer_addr_6" to="input_buffer_load_5" fromId="158" toId="159">
</dataflow>
<dataflow id="4014" from="weight_buffer_addr_132" to="weight_buffer_load_5" fromId="157" toId="160">
</dataflow>
<dataflow id="4015" from="sext_ln1319" to="r_V_130" fromId="80" toId="161">
</dataflow>
<dataflow id="4016" from="sext_ln1317" to="r_V_130" fromId="79" toId="161">
</dataflow>
<dataflow id="4017" from="sext_ln1319_1" to="r_V_131" fromId="85" toId="162">
</dataflow>
<dataflow id="4018" from="sext_ln1317_1" to="r_V_131" fromId="84" toId="162">
</dataflow>
<dataflow id="4019" from="sext_ln1319_2" to="r_V" fromId="120" toId="163">
</dataflow>
<dataflow id="4020" from="sext_ln1317_2" to="r_V" fromId="119" toId="163">
</dataflow>
<dataflow id="4021" from="sext_ln1319_3" to="r_V_132" fromId="123" toId="164">
</dataflow>
<dataflow id="4022" from="sext_ln1317_3" to="r_V_132" fromId="122" toId="164">
</dataflow>
<dataflow id="4023" from="di_V_4" to="sext_ln1317_4" fromId="92" toId="165">
</dataflow>
<dataflow id="4024" from="wi_V_4" to="sext_ln1319_4" fromId="94" toId="166">
</dataflow>
<dataflow id="4025" from="sext_ln1319_4" to="r_V_133" fromId="166" toId="167">
</dataflow>
<dataflow id="4026" from="sext_ln1317_4" to="r_V_133" fromId="165" toId="167">
</dataflow>
<dataflow id="4027" from="di_V_5" to="sext_ln1317_5" fromId="95" toId="168">
</dataflow>
<dataflow id="4028" from="wi_V_5" to="sext_ln1319_5" fromId="96" toId="169">
</dataflow>
<dataflow id="4029" from="sext_ln1319_5" to="r_V_134" fromId="169" toId="170">
</dataflow>
<dataflow id="4030" from="sext_ln1317_5" to="r_V_134" fromId="168" toId="170">
</dataflow>
<dataflow id="4031" from="input_buffer_addr_5" to="input_buffer_load_4" fromId="150" toId="171">
</dataflow>
<dataflow id="4032" from="input_buffer_load_4" to="di_V_16" fromId="171" toId="172">
</dataflow>
<dataflow id="4033" from="weight_buffer_addr_131" to="weight_buffer_load_4" fromId="149" toId="173">
</dataflow>
<dataflow id="4034" from="weight_buffer_load_4" to="wi_V_16" fromId="173" toId="174">
</dataflow>
<dataflow id="4035" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_17" fromId="3820" toId="175">
</dataflow>
<dataflow id="4036" from="input_buffer_load_4" to="di_V_17" fromId="171" toId="175">
</dataflow>
<dataflow id="4037" from="StgValue_3823" to="di_V_17" fromId="3823" toId="175">
</dataflow>
<dataflow id="4038" from="StgValue_3825" to="di_V_17" fromId="3825" toId="175">
</dataflow>
<dataflow id="4039" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_17" fromId="3820" toId="176">
</dataflow>
<dataflow id="4040" from="weight_buffer_load_4" to="wi_V_17" fromId="173" toId="176">
</dataflow>
<dataflow id="4041" from="StgValue_3823" to="wi_V_17" fromId="3823" toId="176">
</dataflow>
<dataflow id="4042" from="StgValue_3825" to="wi_V_17" fromId="3825" toId="176">
</dataflow>
<dataflow id="4043" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_18" fromId="3820" toId="177">
</dataflow>
<dataflow id="4044" from="input_buffer_load_4" to="di_V_18" fromId="171" toId="177">
</dataflow>
<dataflow id="4045" from="StgValue_3837" to="di_V_18" fromId="3837" toId="177">
</dataflow>
<dataflow id="4046" from="StgValue_3839" to="di_V_18" fromId="3839" toId="177">
</dataflow>
<dataflow id="4047" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_18" fromId="3820" toId="178">
</dataflow>
<dataflow id="4048" from="weight_buffer_load_4" to="wi_V_18" fromId="173" toId="178">
</dataflow>
<dataflow id="4049" from="StgValue_3837" to="wi_V_18" fromId="3837" toId="178">
</dataflow>
<dataflow id="4050" from="StgValue_3839" to="wi_V_18" fromId="3839" toId="178">
</dataflow>
<dataflow id="4051" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_19" fromId="3820" toId="179">
</dataflow>
<dataflow id="4052" from="input_buffer_load_4" to="di_V_19" fromId="171" toId="179">
</dataflow>
<dataflow id="4053" from="StgValue_3847" to="di_V_19" fromId="3847" toId="179">
</dataflow>
<dataflow id="4054" from="StgValue_3849" to="di_V_19" fromId="3849" toId="179">
</dataflow>
<dataflow id="4055" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_19" fromId="3820" toId="180">
</dataflow>
<dataflow id="4056" from="weight_buffer_load_4" to="wi_V_19" fromId="173" toId="180">
</dataflow>
<dataflow id="4057" from="StgValue_3847" to="wi_V_19" fromId="3847" toId="180">
</dataflow>
<dataflow id="4058" from="StgValue_3849" to="wi_V_19" fromId="3849" toId="180">
</dataflow>
<dataflow id="4059" from="input_buffer_addr_6" to="input_buffer_load_5" fromId="158" toId="181">
</dataflow>
<dataflow id="4060" from="input_buffer_load_5" to="di_V_20" fromId="181" toId="182">
</dataflow>
<dataflow id="4061" from="weight_buffer_addr_132" to="weight_buffer_load_5" fromId="157" toId="183">
</dataflow>
<dataflow id="4062" from="weight_buffer_load_5" to="wi_V_20" fromId="183" toId="184">
</dataflow>
<dataflow id="4063" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_21" fromId="3820" toId="185">
</dataflow>
<dataflow id="4064" from="input_buffer_load_5" to="di_V_21" fromId="181" toId="185">
</dataflow>
<dataflow id="4065" from="StgValue_3823" to="di_V_21" fromId="3823" toId="185">
</dataflow>
<dataflow id="4066" from="StgValue_3825" to="di_V_21" fromId="3825" toId="185">
</dataflow>
<dataflow id="4067" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_21" fromId="3820" toId="186">
</dataflow>
<dataflow id="4068" from="weight_buffer_load_5" to="wi_V_21" fromId="183" toId="186">
</dataflow>
<dataflow id="4069" from="StgValue_3823" to="wi_V_21" fromId="3823" toId="186">
</dataflow>
<dataflow id="4070" from="StgValue_3825" to="wi_V_21" fromId="3825" toId="186">
</dataflow>
<dataflow id="4071" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_22" fromId="3820" toId="187">
</dataflow>
<dataflow id="4072" from="input_buffer_load_5" to="di_V_22" fromId="181" toId="187">
</dataflow>
<dataflow id="4073" from="StgValue_3837" to="di_V_22" fromId="3837" toId="187">
</dataflow>
<dataflow id="4074" from="StgValue_3839" to="di_V_22" fromId="3839" toId="187">
</dataflow>
<dataflow id="4075" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_22" fromId="3820" toId="188">
</dataflow>
<dataflow id="4076" from="weight_buffer_load_5" to="wi_V_22" fromId="183" toId="188">
</dataflow>
<dataflow id="4077" from="StgValue_3837" to="wi_V_22" fromId="3837" toId="188">
</dataflow>
<dataflow id="4078" from="StgValue_3839" to="wi_V_22" fromId="3839" toId="188">
</dataflow>
<dataflow id="4079" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_23" fromId="3820" toId="189">
</dataflow>
<dataflow id="4080" from="input_buffer_load_5" to="di_V_23" fromId="181" toId="189">
</dataflow>
<dataflow id="4081" from="StgValue_3847" to="di_V_23" fromId="3847" toId="189">
</dataflow>
<dataflow id="4082" from="StgValue_3849" to="di_V_23" fromId="3849" toId="189">
</dataflow>
<dataflow id="4083" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_23" fromId="3820" toId="190">
</dataflow>
<dataflow id="4084" from="weight_buffer_load_5" to="wi_V_23" fromId="183" toId="190">
</dataflow>
<dataflow id="4085" from="StgValue_3847" to="wi_V_23" fromId="3847" toId="190">
</dataflow>
<dataflow id="4086" from="StgValue_3849" to="wi_V_23" fromId="3849" toId="190">
</dataflow>
<dataflow id="4087" from="lshr_ln" to="or_ln106_5" fromId="55" toId="191">
</dataflow>
<dataflow id="4089" from="StgValue_4088" to="or_ln106_5" fromId="4088" toId="191">
</dataflow>
<dataflow id="4090" from="or_ln106_5" to="zext_ln106_6" fromId="191" toId="192">
</dataflow>
<dataflow id="4091" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_248" fromId="3773" toId="193">
</dataflow>
<dataflow id="4092" from="i198" to="tmp_248" fromId="48" toId="193">
</dataflow>
<dataflow id="4093" from="or_ln106_5" to="tmp_248" fromId="191" toId="193">
</dataflow>
<dataflow id="4094" from="tmp_248" to="zext_ln107_6" fromId="193" toId="194">
</dataflow>
<dataflow id="4095" from="weight_buffer" to="weight_buffer_addr_133" fromId="3717" toId="195">
</dataflow>
<dataflow id="4096" from="StgValue_3779" to="weight_buffer_addr_133" fromId="3779" toId="195">
</dataflow>
<dataflow id="4097" from="zext_ln107_6" to="weight_buffer_addr_133" fromId="194" toId="195">
</dataflow>
<dataflow id="4098" from="input_buffer" to="input_buffer_addr_7" fromId="3716" toId="196">
</dataflow>
<dataflow id="4099" from="StgValue_3779" to="input_buffer_addr_7" fromId="3779" toId="196">
</dataflow>
<dataflow id="4100" from="zext_ln106_6" to="input_buffer_addr_7" fromId="192" toId="196">
</dataflow>
<dataflow id="4101" from="input_buffer_addr_7" to="input_buffer_load_6" fromId="196" toId="197">
</dataflow>
<dataflow id="4102" from="weight_buffer_addr_133" to="weight_buffer_load_6" fromId="195" toId="198">
</dataflow>
<dataflow id="4103" from="lshr_ln" to="or_ln106_6" fromId="55" toId="199">
</dataflow>
<dataflow id="4105" from="StgValue_4104" to="or_ln106_6" fromId="4104" toId="199">
</dataflow>
<dataflow id="4106" from="or_ln106_6" to="zext_ln106_7" fromId="199" toId="200">
</dataflow>
<dataflow id="4107" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_259" fromId="3773" toId="201">
</dataflow>
<dataflow id="4108" from="i198" to="tmp_259" fromId="48" toId="201">
</dataflow>
<dataflow id="4109" from="or_ln106_6" to="tmp_259" fromId="199" toId="201">
</dataflow>
<dataflow id="4110" from="tmp_259" to="zext_ln107_7" fromId="201" toId="202">
</dataflow>
<dataflow id="4111" from="weight_buffer" to="weight_buffer_addr_134" fromId="3717" toId="203">
</dataflow>
<dataflow id="4112" from="StgValue_3779" to="weight_buffer_addr_134" fromId="3779" toId="203">
</dataflow>
<dataflow id="4113" from="zext_ln107_7" to="weight_buffer_addr_134" fromId="202" toId="203">
</dataflow>
<dataflow id="4114" from="input_buffer" to="input_buffer_addr_8" fromId="3716" toId="204">
</dataflow>
<dataflow id="4115" from="StgValue_3779" to="input_buffer_addr_8" fromId="3779" toId="204">
</dataflow>
<dataflow id="4116" from="zext_ln106_7" to="input_buffer_addr_8" fromId="200" toId="204">
</dataflow>
<dataflow id="4117" from="input_buffer_addr_8" to="input_buffer_load_7" fromId="204" toId="205">
</dataflow>
<dataflow id="4118" from="weight_buffer_addr_134" to="weight_buffer_load_7" fromId="203" toId="206">
</dataflow>
<dataflow id="4119" from="sext_ln1319" to="r_V_130" fromId="80" toId="207">
</dataflow>
<dataflow id="4120" from="sext_ln1317" to="r_V_130" fromId="79" toId="207">
</dataflow>
<dataflow id="4122" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="208">
</dataflow>
<dataflow id="4123" from="r_V_130" to="specfucore_ln1319" fromId="207" toId="208">
</dataflow>
<dataflow id="4125" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="208">
</dataflow>
<dataflow id="4127" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="208">
</dataflow>
<dataflow id="4128" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="208">
</dataflow>
<dataflow id="4130" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_s" fromId="4129" toId="209">
</dataflow>
<dataflow id="4131" from="r_V_130" to="p_Result_s" fromId="207" toId="209">
</dataflow>
<dataflow id="4132" from="StgValue_3825" to="p_Result_s" fromId="3825" toId="209">
</dataflow>
<dataflow id="4134" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V" fromId="4133" toId="210">
</dataflow>
<dataflow id="4135" from="r_V_130" to="tp_V" fromId="207" toId="210">
</dataflow>
<dataflow id="4137" from="StgValue_4136" to="tp_V" fromId="4136" toId="210">
</dataflow>
<dataflow id="4139" from="StgValue_4138" to="tp_V" fromId="4138" toId="210">
</dataflow>
<dataflow id="4140" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_12" fromId="4129" toId="211">
</dataflow>
<dataflow id="4141" from="r_V_130" to="p_Result_12" fromId="207" toId="211">
</dataflow>
<dataflow id="4142" from="StgValue_4138" to="p_Result_12" fromId="4138" toId="211">
</dataflow>
<dataflow id="4143" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp" fromId="4129" toId="212">
</dataflow>
<dataflow id="4144" from="r_V_130" to="tmp" fromId="207" toId="212">
</dataflow>
<dataflow id="4146" from="StgValue_4145" to="tmp" fromId="4145" toId="212">
</dataflow>
<dataflow id="4147" from="tmp" to="zext_ln423" fromId="212" toId="213">
</dataflow>
<dataflow id="4148" from="zext_ln423" to="tp_V_1" fromId="213" toId="214">
</dataflow>
<dataflow id="4149" from="tp_V" to="tp_V_1" fromId="210" toId="214">
</dataflow>
<dataflow id="4151" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_13" fromId="4150" toId="215">
</dataflow>
<dataflow id="4152" from="tp_V_1" to="p_Result_13" fromId="214" toId="215">
</dataflow>
<dataflow id="4154" from="StgValue_4153" to="p_Result_13" fromId="4153" toId="215">
</dataflow>
<dataflow id="4155" from="p_Result_13" to="xor_ln942" fromId="215" toId="216">
</dataflow>
<dataflow id="4157" from="StgValue_4156" to="xor_ln942" fromId="4156" toId="216">
</dataflow>
<dataflow id="4158" from="p_Result_12" to="carry_1" fromId="211" toId="217">
</dataflow>
<dataflow id="4159" from="xor_ln942" to="carry_1" fromId="216" toId="217">
</dataflow>
<dataflow id="4161" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp8" fromId="4160" toId="218">
</dataflow>
<dataflow id="4162" from="r_V_130" to="tmp8" fromId="207" toId="218">
</dataflow>
<dataflow id="4164" from="StgValue_4163" to="tmp8" fromId="4163" toId="218">
</dataflow>
<dataflow id="4165" from="StgValue_3825" to="tmp8" fromId="3825" toId="218">
</dataflow>
<dataflow id="4166" from="tmp8" to="Range2_all_ones" fromId="218" toId="219">
</dataflow>
<dataflow id="4168" from="StgValue_4167" to="Range2_all_ones" fromId="4167" toId="219">
</dataflow>
<dataflow id="4170" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_196" fromId="4169" toId="220">
</dataflow>
<dataflow id="4171" from="r_V_130" to="tmp_196" fromId="207" toId="220">
</dataflow>
<dataflow id="4173" from="StgValue_4172" to="tmp_196" fromId="4172" toId="220">
</dataflow>
<dataflow id="4174" from="StgValue_3825" to="tmp_196" fromId="3825" toId="220">
</dataflow>
<dataflow id="4175" from="tmp_196" to="Range1_all_ones" fromId="220" toId="221">
</dataflow>
<dataflow id="4177" from="StgValue_4176" to="Range1_all_ones" fromId="4176" toId="221">
</dataflow>
<dataflow id="4178" from="tmp_196" to="Range1_all_zeros" fromId="220" toId="222">
</dataflow>
<dataflow id="4180" from="StgValue_4179" to="Range1_all_zeros" fromId="4179" toId="222">
</dataflow>
<dataflow id="4181" from="carry_1" to="deleted_zeros" fromId="217" toId="223">
</dataflow>
<dataflow id="4182" from="Range1_all_ones" to="deleted_zeros" fromId="221" toId="223">
</dataflow>
<dataflow id="4183" from="Range1_all_zeros" to="deleted_zeros" fromId="222" toId="223">
</dataflow>
<dataflow id="4184" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_9" fromId="4129" toId="224">
</dataflow>
<dataflow id="4185" from="r_V_130" to="tmp_9" fromId="207" toId="224">
</dataflow>
<dataflow id="4186" from="StgValue_4172" to="tmp_9" fromId="4172" toId="224">
</dataflow>
<dataflow id="4187" from="tmp_9" to="xor_ln936" fromId="224" toId="225">
</dataflow>
<dataflow id="4188" from="StgValue_4156" to="xor_ln936" fromId="4156" toId="225">
</dataflow>
<dataflow id="4189" from="Range2_all_ones" to="and_ln936" fromId="219" toId="226">
</dataflow>
<dataflow id="4190" from="xor_ln936" to="and_ln936" fromId="225" toId="226">
</dataflow>
<dataflow id="4191" from="carry_1" to="deleted_ones" fromId="217" toId="227">
</dataflow>
<dataflow id="4192" from="and_ln936" to="deleted_ones" fromId="226" toId="227">
</dataflow>
<dataflow id="4193" from="Range1_all_ones" to="deleted_ones" fromId="221" toId="227">
</dataflow>
<dataflow id="4194" from="carry_1" to="and_ln937" fromId="217" toId="228">
</dataflow>
<dataflow id="4195" from="Range1_all_ones" to="and_ln937" fromId="221" toId="228">
</dataflow>
<dataflow id="4196" from="deleted_zeros" to="xor_ln941_1" fromId="223" toId="229">
</dataflow>
<dataflow id="4197" from="StgValue_4156" to="xor_ln941_1" fromId="4156" toId="229">
</dataflow>
<dataflow id="4198" from="p_Result_13" to="or_ln941" fromId="215" toId="230">
</dataflow>
<dataflow id="4199" from="xor_ln941_1" to="or_ln941" fromId="229" toId="230">
</dataflow>
<dataflow id="4200" from="p_Result_s" to="xor_ln941_2" fromId="209" toId="231">
</dataflow>
<dataflow id="4201" from="StgValue_4156" to="xor_ln941_2" fromId="4156" toId="231">
</dataflow>
<dataflow id="4202" from="or_ln941" to="overflow_1" fromId="230" toId="232">
</dataflow>
<dataflow id="4203" from="xor_ln941_2" to="overflow_1" fromId="231" toId="232">
</dataflow>
<dataflow id="4204" from="deleted_ones" to="xor_ln942_1" fromId="227" toId="233">
</dataflow>
<dataflow id="4205" from="StgValue_4156" to="xor_ln942_1" fromId="4156" toId="233">
</dataflow>
<dataflow id="4206" from="xor_ln942" to="or_ln942" fromId="216" toId="234">
</dataflow>
<dataflow id="4207" from="xor_ln942_1" to="or_ln942" fromId="233" toId="234">
</dataflow>
<dataflow id="4208" from="and_ln937" to="xor_ln942_128" fromId="228" toId="235">
</dataflow>
<dataflow id="4209" from="or_ln942" to="xor_ln942_128" fromId="234" toId="235">
</dataflow>
<dataflow id="4210" from="xor_ln942_128" to="underflow" fromId="235" toId="236">
</dataflow>
<dataflow id="4211" from="p_Result_s" to="underflow" fromId="209" toId="236">
</dataflow>
<dataflow id="4212" from="overflow_1" to="or_ln392" fromId="232" toId="237">
</dataflow>
<dataflow id="4213" from="underflow" to="or_ln392" fromId="236" toId="237">
</dataflow>
<dataflow id="4214" from="sext_ln1319_1" to="r_V_131" fromId="85" toId="238">
</dataflow>
<dataflow id="4215" from="sext_ln1317_1" to="r_V_131" fromId="84" toId="238">
</dataflow>
<dataflow id="4216" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="239">
</dataflow>
<dataflow id="4217" from="r_V_131" to="specfucore_ln1319" fromId="238" toId="239">
</dataflow>
<dataflow id="4218" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="239">
</dataflow>
<dataflow id="4219" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="239">
</dataflow>
<dataflow id="4220" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="239">
</dataflow>
<dataflow id="4221" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_16" fromId="4129" toId="240">
</dataflow>
<dataflow id="4222" from="r_V_131" to="p_Result_16" fromId="238" toId="240">
</dataflow>
<dataflow id="4223" from="StgValue_3825" to="p_Result_16" fromId="3825" toId="240">
</dataflow>
<dataflow id="4224" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_3" fromId="4133" toId="241">
</dataflow>
<dataflow id="4225" from="r_V_131" to="tp_V_3" fromId="238" toId="241">
</dataflow>
<dataflow id="4226" from="StgValue_4136" to="tp_V_3" fromId="4136" toId="241">
</dataflow>
<dataflow id="4227" from="StgValue_4138" to="tp_V_3" fromId="4138" toId="241">
</dataflow>
<dataflow id="4228" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_17" fromId="4129" toId="242">
</dataflow>
<dataflow id="4229" from="r_V_131" to="p_Result_17" fromId="238" toId="242">
</dataflow>
<dataflow id="4230" from="StgValue_4138" to="p_Result_17" fromId="4138" toId="242">
</dataflow>
<dataflow id="4231" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_14" fromId="4129" toId="243">
</dataflow>
<dataflow id="4232" from="r_V_131" to="tmp_14" fromId="238" toId="243">
</dataflow>
<dataflow id="4233" from="StgValue_4145" to="tmp_14" fromId="4145" toId="243">
</dataflow>
<dataflow id="4234" from="tmp_14" to="zext_ln423_1" fromId="243" toId="244">
</dataflow>
<dataflow id="4235" from="zext_ln423_1" to="tp_V_4" fromId="244" toId="245">
</dataflow>
<dataflow id="4236" from="tp_V_3" to="tp_V_4" fromId="241" toId="245">
</dataflow>
<dataflow id="4237" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_18" fromId="4150" toId="246">
</dataflow>
<dataflow id="4238" from="tp_V_4" to="p_Result_18" fromId="245" toId="246">
</dataflow>
<dataflow id="4239" from="StgValue_4153" to="p_Result_18" fromId="4153" toId="246">
</dataflow>
<dataflow id="4240" from="p_Result_18" to="xor_ln942_2" fromId="246" toId="247">
</dataflow>
<dataflow id="4241" from="StgValue_4156" to="xor_ln942_2" fromId="4156" toId="247">
</dataflow>
<dataflow id="4242" from="p_Result_17" to="carry_3" fromId="242" toId="248">
</dataflow>
<dataflow id="4243" from="xor_ln942_2" to="carry_3" fromId="247" toId="248">
</dataflow>
<dataflow id="4244" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_197" fromId="4160" toId="249">
</dataflow>
<dataflow id="4245" from="r_V_131" to="tmp_197" fromId="238" toId="249">
</dataflow>
<dataflow id="4246" from="StgValue_4163" to="tmp_197" fromId="4163" toId="249">
</dataflow>
<dataflow id="4247" from="StgValue_3825" to="tmp_197" fromId="3825" toId="249">
</dataflow>
<dataflow id="4248" from="tmp_197" to="Range2_all_ones_1" fromId="249" toId="250">
</dataflow>
<dataflow id="4249" from="StgValue_4167" to="Range2_all_ones_1" fromId="4167" toId="250">
</dataflow>
<dataflow id="4250" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_198" fromId="4169" toId="251">
</dataflow>
<dataflow id="4251" from="r_V_131" to="tmp_198" fromId="238" toId="251">
</dataflow>
<dataflow id="4252" from="StgValue_4172" to="tmp_198" fromId="4172" toId="251">
</dataflow>
<dataflow id="4253" from="StgValue_3825" to="tmp_198" fromId="3825" toId="251">
</dataflow>
<dataflow id="4254" from="tmp_198" to="Range1_all_ones_2" fromId="251" toId="252">
</dataflow>
<dataflow id="4255" from="StgValue_4176" to="Range1_all_ones_2" fromId="4176" toId="252">
</dataflow>
<dataflow id="4256" from="tmp_198" to="Range1_all_zeros_1" fromId="251" toId="253">
</dataflow>
<dataflow id="4257" from="StgValue_4179" to="Range1_all_zeros_1" fromId="4179" toId="253">
</dataflow>
<dataflow id="4258" from="carry_3" to="deleted_zeros_1" fromId="248" toId="254">
</dataflow>
<dataflow id="4259" from="Range1_all_ones_2" to="deleted_zeros_1" fromId="252" toId="254">
</dataflow>
<dataflow id="4260" from="Range1_all_zeros_1" to="deleted_zeros_1" fromId="253" toId="254">
</dataflow>
<dataflow id="4261" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_16" fromId="4129" toId="255">
</dataflow>
<dataflow id="4262" from="r_V_131" to="tmp_16" fromId="238" toId="255">
</dataflow>
<dataflow id="4263" from="StgValue_4172" to="tmp_16" fromId="4172" toId="255">
</dataflow>
<dataflow id="4264" from="tmp_16" to="xor_ln936_1" fromId="255" toId="256">
</dataflow>
<dataflow id="4265" from="StgValue_4156" to="xor_ln936_1" fromId="4156" toId="256">
</dataflow>
<dataflow id="4266" from="Range2_all_ones_1" to="and_ln936_1" fromId="250" toId="257">
</dataflow>
<dataflow id="4267" from="xor_ln936_1" to="and_ln936_1" fromId="256" toId="257">
</dataflow>
<dataflow id="4268" from="carry_3" to="deleted_ones_2" fromId="248" toId="258">
</dataflow>
<dataflow id="4269" from="and_ln936_1" to="deleted_ones_2" fromId="257" toId="258">
</dataflow>
<dataflow id="4270" from="Range1_all_ones_2" to="deleted_ones_2" fromId="252" toId="258">
</dataflow>
<dataflow id="4271" from="carry_3" to="and_ln937_1" fromId="248" toId="259">
</dataflow>
<dataflow id="4272" from="Range1_all_ones_2" to="and_ln937_1" fromId="252" toId="259">
</dataflow>
<dataflow id="4273" from="deleted_zeros_1" to="xor_ln941_4" fromId="254" toId="260">
</dataflow>
<dataflow id="4274" from="StgValue_4156" to="xor_ln941_4" fromId="4156" toId="260">
</dataflow>
<dataflow id="4275" from="p_Result_18" to="or_ln941_1" fromId="246" toId="261">
</dataflow>
<dataflow id="4276" from="xor_ln941_4" to="or_ln941_1" fromId="260" toId="261">
</dataflow>
<dataflow id="4277" from="p_Result_16" to="xor_ln941_5" fromId="240" toId="262">
</dataflow>
<dataflow id="4278" from="StgValue_4156" to="xor_ln941_5" fromId="4156" toId="262">
</dataflow>
<dataflow id="4279" from="or_ln941_1" to="overflow_3" fromId="261" toId="263">
</dataflow>
<dataflow id="4280" from="xor_ln941_5" to="overflow_3" fromId="262" toId="263">
</dataflow>
<dataflow id="4281" from="deleted_ones_2" to="xor_ln942_3" fromId="258" toId="264">
</dataflow>
<dataflow id="4282" from="StgValue_4156" to="xor_ln942_3" fromId="4156" toId="264">
</dataflow>
<dataflow id="4283" from="xor_ln942_2" to="or_ln942_1" fromId="247" toId="265">
</dataflow>
<dataflow id="4284" from="xor_ln942_3" to="or_ln942_1" fromId="264" toId="265">
</dataflow>
<dataflow id="4285" from="and_ln937_1" to="xor_ln942_129" fromId="259" toId="266">
</dataflow>
<dataflow id="4286" from="or_ln942_1" to="xor_ln942_129" fromId="265" toId="266">
</dataflow>
<dataflow id="4287" from="xor_ln942_129" to="underflow_1" fromId="266" toId="267">
</dataflow>
<dataflow id="4288" from="p_Result_16" to="underflow_1" fromId="240" toId="267">
</dataflow>
<dataflow id="4289" from="overflow_3" to="or_ln392_1" fromId="263" toId="268">
</dataflow>
<dataflow id="4290" from="underflow_1" to="or_ln392_1" fromId="267" toId="268">
</dataflow>
<dataflow id="4291" from="sext_ln1319_2" to="r_V" fromId="120" toId="269">
</dataflow>
<dataflow id="4292" from="sext_ln1317_2" to="r_V" fromId="119" toId="269">
</dataflow>
<dataflow id="4293" from="sext_ln1319_3" to="r_V_132" fromId="123" toId="270">
</dataflow>
<dataflow id="4294" from="sext_ln1317_3" to="r_V_132" fromId="122" toId="270">
</dataflow>
<dataflow id="4295" from="sext_ln1319_4" to="r_V_133" fromId="166" toId="271">
</dataflow>
<dataflow id="4296" from="sext_ln1317_4" to="r_V_133" fromId="165" toId="271">
</dataflow>
<dataflow id="4297" from="sext_ln1319_5" to="r_V_134" fromId="169" toId="272">
</dataflow>
<dataflow id="4298" from="sext_ln1317_5" to="r_V_134" fromId="168" toId="272">
</dataflow>
<dataflow id="4299" from="di_V_6" to="sext_ln1317_6" fromId="97" toId="273">
</dataflow>
<dataflow id="4300" from="wi_V_6" to="sext_ln1319_6" fromId="98" toId="274">
</dataflow>
<dataflow id="4301" from="sext_ln1319_6" to="r_V_135" fromId="274" toId="275">
</dataflow>
<dataflow id="4302" from="sext_ln1317_6" to="r_V_135" fromId="273" toId="275">
</dataflow>
<dataflow id="4303" from="di_V_7" to="sext_ln1317_7" fromId="99" toId="276">
</dataflow>
<dataflow id="4304" from="wi_V_7" to="sext_ln1319_7" fromId="100" toId="277">
</dataflow>
<dataflow id="4305" from="sext_ln1319_7" to="r_V_136" fromId="277" toId="278">
</dataflow>
<dataflow id="4306" from="sext_ln1317_7" to="r_V_136" fromId="276" toId="278">
</dataflow>
<dataflow id="4307" from="input_buffer_addr_7" to="input_buffer_load_6" fromId="196" toId="279">
</dataflow>
<dataflow id="4308" from="input_buffer_load_6" to="di_V_24" fromId="279" toId="280">
</dataflow>
<dataflow id="4309" from="weight_buffer_addr_133" to="weight_buffer_load_6" fromId="195" toId="281">
</dataflow>
<dataflow id="4310" from="weight_buffer_load_6" to="wi_V_24" fromId="281" toId="282">
</dataflow>
<dataflow id="4311" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_25" fromId="3820" toId="283">
</dataflow>
<dataflow id="4312" from="input_buffer_load_6" to="di_V_25" fromId="279" toId="283">
</dataflow>
<dataflow id="4313" from="StgValue_3823" to="di_V_25" fromId="3823" toId="283">
</dataflow>
<dataflow id="4314" from="StgValue_3825" to="di_V_25" fromId="3825" toId="283">
</dataflow>
<dataflow id="4315" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_25" fromId="3820" toId="284">
</dataflow>
<dataflow id="4316" from="weight_buffer_load_6" to="wi_V_25" fromId="281" toId="284">
</dataflow>
<dataflow id="4317" from="StgValue_3823" to="wi_V_25" fromId="3823" toId="284">
</dataflow>
<dataflow id="4318" from="StgValue_3825" to="wi_V_25" fromId="3825" toId="284">
</dataflow>
<dataflow id="4319" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_26" fromId="3820" toId="285">
</dataflow>
<dataflow id="4320" from="input_buffer_load_6" to="di_V_26" fromId="279" toId="285">
</dataflow>
<dataflow id="4321" from="StgValue_3837" to="di_V_26" fromId="3837" toId="285">
</dataflow>
<dataflow id="4322" from="StgValue_3839" to="di_V_26" fromId="3839" toId="285">
</dataflow>
<dataflow id="4323" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_26" fromId="3820" toId="286">
</dataflow>
<dataflow id="4324" from="weight_buffer_load_6" to="wi_V_26" fromId="281" toId="286">
</dataflow>
<dataflow id="4325" from="StgValue_3837" to="wi_V_26" fromId="3837" toId="286">
</dataflow>
<dataflow id="4326" from="StgValue_3839" to="wi_V_26" fromId="3839" toId="286">
</dataflow>
<dataflow id="4327" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_27" fromId="3820" toId="287">
</dataflow>
<dataflow id="4328" from="input_buffer_load_6" to="di_V_27" fromId="279" toId="287">
</dataflow>
<dataflow id="4329" from="StgValue_3847" to="di_V_27" fromId="3847" toId="287">
</dataflow>
<dataflow id="4330" from="StgValue_3849" to="di_V_27" fromId="3849" toId="287">
</dataflow>
<dataflow id="4331" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_27" fromId="3820" toId="288">
</dataflow>
<dataflow id="4332" from="weight_buffer_load_6" to="wi_V_27" fromId="281" toId="288">
</dataflow>
<dataflow id="4333" from="StgValue_3847" to="wi_V_27" fromId="3847" toId="288">
</dataflow>
<dataflow id="4334" from="StgValue_3849" to="wi_V_27" fromId="3849" toId="288">
</dataflow>
<dataflow id="4335" from="input_buffer_addr_8" to="input_buffer_load_7" fromId="204" toId="289">
</dataflow>
<dataflow id="4336" from="input_buffer_load_7" to="di_V_28" fromId="289" toId="290">
</dataflow>
<dataflow id="4337" from="weight_buffer_addr_134" to="weight_buffer_load_7" fromId="203" toId="291">
</dataflow>
<dataflow id="4338" from="weight_buffer_load_7" to="wi_V_28" fromId="291" toId="292">
</dataflow>
<dataflow id="4339" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_29" fromId="3820" toId="293">
</dataflow>
<dataflow id="4340" from="input_buffer_load_7" to="di_V_29" fromId="289" toId="293">
</dataflow>
<dataflow id="4341" from="StgValue_3823" to="di_V_29" fromId="3823" toId="293">
</dataflow>
<dataflow id="4342" from="StgValue_3825" to="di_V_29" fromId="3825" toId="293">
</dataflow>
<dataflow id="4343" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_29" fromId="3820" toId="294">
</dataflow>
<dataflow id="4344" from="weight_buffer_load_7" to="wi_V_29" fromId="291" toId="294">
</dataflow>
<dataflow id="4345" from="StgValue_3823" to="wi_V_29" fromId="3823" toId="294">
</dataflow>
<dataflow id="4346" from="StgValue_3825" to="wi_V_29" fromId="3825" toId="294">
</dataflow>
<dataflow id="4347" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_30" fromId="3820" toId="295">
</dataflow>
<dataflow id="4348" from="input_buffer_load_7" to="di_V_30" fromId="289" toId="295">
</dataflow>
<dataflow id="4349" from="StgValue_3837" to="di_V_30" fromId="3837" toId="295">
</dataflow>
<dataflow id="4350" from="StgValue_3839" to="di_V_30" fromId="3839" toId="295">
</dataflow>
<dataflow id="4351" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_30" fromId="3820" toId="296">
</dataflow>
<dataflow id="4352" from="weight_buffer_load_7" to="wi_V_30" fromId="291" toId="296">
</dataflow>
<dataflow id="4353" from="StgValue_3837" to="wi_V_30" fromId="3837" toId="296">
</dataflow>
<dataflow id="4354" from="StgValue_3839" to="wi_V_30" fromId="3839" toId="296">
</dataflow>
<dataflow id="4355" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_31" fromId="3820" toId="297">
</dataflow>
<dataflow id="4356" from="input_buffer_load_7" to="di_V_31" fromId="289" toId="297">
</dataflow>
<dataflow id="4357" from="StgValue_3847" to="di_V_31" fromId="3847" toId="297">
</dataflow>
<dataflow id="4358" from="StgValue_3849" to="di_V_31" fromId="3849" toId="297">
</dataflow>
<dataflow id="4359" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_31" fromId="3820" toId="298">
</dataflow>
<dataflow id="4360" from="weight_buffer_load_7" to="wi_V_31" fromId="291" toId="298">
</dataflow>
<dataflow id="4361" from="StgValue_3847" to="wi_V_31" fromId="3847" toId="298">
</dataflow>
<dataflow id="4362" from="StgValue_3849" to="wi_V_31" fromId="3849" toId="298">
</dataflow>
<dataflow id="4363" from="lshr_ln" to="or_ln106_7" fromId="55" toId="299">
</dataflow>
<dataflow id="4365" from="StgValue_4364" to="or_ln106_7" fromId="4364" toId="299">
</dataflow>
<dataflow id="4366" from="or_ln106_7" to="zext_ln106_8" fromId="299" toId="300">
</dataflow>
<dataflow id="4367" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_271" fromId="3773" toId="301">
</dataflow>
<dataflow id="4368" from="i198" to="tmp_271" fromId="48" toId="301">
</dataflow>
<dataflow id="4369" from="or_ln106_7" to="tmp_271" fromId="299" toId="301">
</dataflow>
<dataflow id="4370" from="tmp_271" to="zext_ln107_8" fromId="301" toId="302">
</dataflow>
<dataflow id="4371" from="weight_buffer" to="weight_buffer_addr_135" fromId="3717" toId="303">
</dataflow>
<dataflow id="4372" from="StgValue_3779" to="weight_buffer_addr_135" fromId="3779" toId="303">
</dataflow>
<dataflow id="4373" from="zext_ln107_8" to="weight_buffer_addr_135" fromId="302" toId="303">
</dataflow>
<dataflow id="4374" from="input_buffer" to="input_buffer_addr_9" fromId="3716" toId="304">
</dataflow>
<dataflow id="4375" from="StgValue_3779" to="input_buffer_addr_9" fromId="3779" toId="304">
</dataflow>
<dataflow id="4376" from="zext_ln106_8" to="input_buffer_addr_9" fromId="300" toId="304">
</dataflow>
<dataflow id="4377" from="input_buffer_addr_9" to="input_buffer_load_8" fromId="304" toId="305">
</dataflow>
<dataflow id="4378" from="weight_buffer_addr_135" to="weight_buffer_load_8" fromId="303" toId="306">
</dataflow>
<dataflow id="4379" from="lshr_ln" to="or_ln106_8" fromId="55" toId="307">
</dataflow>
<dataflow id="4381" from="StgValue_4380" to="or_ln106_8" fromId="4380" toId="307">
</dataflow>
<dataflow id="4382" from="or_ln106_8" to="zext_ln106_9" fromId="307" toId="308">
</dataflow>
<dataflow id="4383" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_276" fromId="3773" toId="309">
</dataflow>
<dataflow id="4384" from="i198" to="tmp_276" fromId="48" toId="309">
</dataflow>
<dataflow id="4385" from="or_ln106_8" to="tmp_276" fromId="307" toId="309">
</dataflow>
<dataflow id="4386" from="tmp_276" to="zext_ln107_9" fromId="309" toId="310">
</dataflow>
<dataflow id="4387" from="weight_buffer" to="weight_buffer_addr_136" fromId="3717" toId="311">
</dataflow>
<dataflow id="4388" from="StgValue_3779" to="weight_buffer_addr_136" fromId="3779" toId="311">
</dataflow>
<dataflow id="4389" from="zext_ln107_9" to="weight_buffer_addr_136" fromId="310" toId="311">
</dataflow>
<dataflow id="4390" from="input_buffer" to="input_buffer_addr_10" fromId="3716" toId="312">
</dataflow>
<dataflow id="4391" from="StgValue_3779" to="input_buffer_addr_10" fromId="3779" toId="312">
</dataflow>
<dataflow id="4392" from="zext_ln106_9" to="input_buffer_addr_10" fromId="308" toId="312">
</dataflow>
<dataflow id="4393" from="input_buffer_addr_10" to="input_buffer_load_9" fromId="312" toId="313">
</dataflow>
<dataflow id="4394" from="weight_buffer_addr_136" to="weight_buffer_load_9" fromId="311" toId="314">
</dataflow>
<dataflow id="4396" from="StgValue_4395" to="sum_V_129197" fromId="4395" toId="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4397" from="br_ln103" to="sum_V_129197" fromId="52" toId="315">
</dataflow>
<dataflow id="4398" from="sum_V" to="sum_V_129197" fromId="3614" toId="315">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_521" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4399" from="br_ln103" to="sum_V_129197" fromId="74" toId="315">
<BackEdge/>
</dataflow>
<dataflow id="4400" from="overflow_1" to="select_ln392_1" fromId="232" toId="316">
</dataflow>
<dataflow id="4402" from="StgValue_4401" to="select_ln392_1" fromId="4401" toId="316">
</dataflow>
<dataflow id="4404" from="StgValue_4403" to="select_ln392_1" fromId="4403" toId="316">
</dataflow>
<dataflow id="4405" from="or_ln392" to="tp_V_2" fromId="237" toId="317">
</dataflow>
<dataflow id="4406" from="select_ln392_1" to="tp_V_2" fromId="316" toId="317">
</dataflow>
<dataflow id="4407" from="tp_V_1" to="tp_V_2" fromId="214" toId="317">
</dataflow>
<dataflow id="4408" from="sum_V_129197" to="sext_ln859" fromId="315" toId="318">
</dataflow>
<dataflow id="4409" from="tp_V_2" to="sext_ln859_1" fromId="317" toId="319">
</dataflow>
<dataflow id="4410" from="sext_ln859_1" to="ret_V" fromId="319" toId="320">
</dataflow>
<dataflow id="4411" from="sext_ln859" to="ret_V" fromId="318" toId="320">
</dataflow>
<dataflow id="4413" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_14" fromId="4412" toId="321">
</dataflow>
<dataflow id="4414" from="ret_V" to="p_Result_14" fromId="320" toId="321">
</dataflow>
<dataflow id="4415" from="StgValue_3823" to="p_Result_14" fromId="3823" toId="321">
</dataflow>
<dataflow id="4416" from="tp_V_2" to="sum_V_1" fromId="317" toId="322">
</dataflow>
<dataflow id="4417" from="sum_V_129197" to="sum_V_1" fromId="315" toId="322">
</dataflow>
<dataflow id="4418" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_15" fromId="4150" toId="323">
</dataflow>
<dataflow id="4419" from="sum_V_1" to="p_Result_15" fromId="322" toId="323">
</dataflow>
<dataflow id="4420" from="StgValue_4153" to="p_Result_15" fromId="4153" toId="323">
</dataflow>
<dataflow id="4421" from="p_Result_14" to="xor_ln941_3" fromId="321" toId="324">
</dataflow>
<dataflow id="4422" from="StgValue_4156" to="xor_ln941_3" fromId="4156" toId="324">
</dataflow>
<dataflow id="4423" from="p_Result_15" to="overflow_2" fromId="323" toId="325">
</dataflow>
<dataflow id="4424" from="xor_ln941_3" to="overflow_2" fromId="324" toId="325">
</dataflow>
<dataflow id="4425" from="p_Result_14" to="xor_ln348_1" fromId="321" toId="326">
</dataflow>
<dataflow id="4426" from="p_Result_15" to="xor_ln348_1" fromId="323" toId="326">
</dataflow>
<dataflow id="4427" from="overflow_2" to="select_ln392_3" fromId="325" toId="327">
</dataflow>
<dataflow id="4428" from="StgValue_4401" to="select_ln392_3" fromId="4401" toId="327">
</dataflow>
<dataflow id="4429" from="StgValue_4403" to="select_ln392_3" fromId="4403" toId="327">
</dataflow>
<dataflow id="4430" from="xor_ln348_1" to="sum_V_2" fromId="326" toId="328">
</dataflow>
<dataflow id="4431" from="select_ln392_3" to="sum_V_2" fromId="327" toId="328">
</dataflow>
<dataflow id="4432" from="sum_V_1" to="sum_V_2" fromId="322" toId="328">
</dataflow>
<dataflow id="4433" from="overflow_3" to="select_ln392_4" fromId="263" toId="329">
</dataflow>
<dataflow id="4434" from="StgValue_4401" to="select_ln392_4" fromId="4401" toId="329">
</dataflow>
<dataflow id="4435" from="StgValue_4403" to="select_ln392_4" fromId="4403" toId="329">
</dataflow>
<dataflow id="4436" from="or_ln392_1" to="tp_V_5" fromId="268" toId="330">
</dataflow>
<dataflow id="4437" from="select_ln392_4" to="tp_V_5" fromId="329" toId="330">
</dataflow>
<dataflow id="4438" from="tp_V_4" to="tp_V_5" fromId="245" toId="330">
</dataflow>
<dataflow id="4439" from="sum_V_2" to="sext_ln859_2" fromId="328" toId="331">
</dataflow>
<dataflow id="4440" from="tp_V_5" to="sext_ln859_3" fromId="330" toId="332">
</dataflow>
<dataflow id="4441" from="sext_ln859_3" to="ret_V_1" fromId="332" toId="333">
</dataflow>
<dataflow id="4442" from="sext_ln859_2" to="ret_V_1" fromId="331" toId="333">
</dataflow>
<dataflow id="4443" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_19" fromId="4412" toId="334">
</dataflow>
<dataflow id="4444" from="ret_V_1" to="p_Result_19" fromId="333" toId="334">
</dataflow>
<dataflow id="4445" from="StgValue_3823" to="p_Result_19" fromId="3823" toId="334">
</dataflow>
<dataflow id="4446" from="tp_V_5" to="sum_V_3" fromId="330" toId="335">
</dataflow>
<dataflow id="4447" from="sum_V_2" to="sum_V_3" fromId="328" toId="335">
</dataflow>
<dataflow id="4448" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_20" fromId="4150" toId="336">
</dataflow>
<dataflow id="4449" from="sum_V_3" to="p_Result_20" fromId="335" toId="336">
</dataflow>
<dataflow id="4450" from="StgValue_4153" to="p_Result_20" fromId="4153" toId="336">
</dataflow>
<dataflow id="4451" from="p_Result_19" to="xor_ln941_6" fromId="334" toId="337">
</dataflow>
<dataflow id="4452" from="StgValue_4156" to="xor_ln941_6" fromId="4156" toId="337">
</dataflow>
<dataflow id="4453" from="p_Result_20" to="overflow_4" fromId="336" toId="338">
</dataflow>
<dataflow id="4454" from="xor_ln941_6" to="overflow_4" fromId="337" toId="338">
</dataflow>
<dataflow id="4455" from="p_Result_19" to="xor_ln348_2" fromId="334" toId="339">
</dataflow>
<dataflow id="4456" from="p_Result_20" to="xor_ln348_2" fromId="336" toId="339">
</dataflow>
<dataflow id="4457" from="overflow_4" to="select_ln392_6" fromId="338" toId="340">
</dataflow>
<dataflow id="4458" from="StgValue_4401" to="select_ln392_6" fromId="4401" toId="340">
</dataflow>
<dataflow id="4459" from="StgValue_4403" to="select_ln392_6" fromId="4403" toId="340">
</dataflow>
<dataflow id="4460" from="xor_ln348_2" to="sum_V_4" fromId="339" toId="341">
</dataflow>
<dataflow id="4461" from="select_ln392_6" to="sum_V_4" fromId="340" toId="341">
</dataflow>
<dataflow id="4462" from="sum_V_3" to="sum_V_4" fromId="335" toId="341">
</dataflow>
<dataflow id="4463" from="sext_ln1319_2" to="r_V" fromId="120" toId="342">
</dataflow>
<dataflow id="4464" from="sext_ln1317_2" to="r_V" fromId="119" toId="342">
</dataflow>
<dataflow id="4465" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="343">
</dataflow>
<dataflow id="4466" from="r_V" to="specfucore_ln1319" fromId="342" toId="343">
</dataflow>
<dataflow id="4467" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="343">
</dataflow>
<dataflow id="4468" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="343">
</dataflow>
<dataflow id="4469" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="343">
</dataflow>
<dataflow id="4470" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_21" fromId="4129" toId="344">
</dataflow>
<dataflow id="4471" from="r_V" to="p_Result_21" fromId="342" toId="344">
</dataflow>
<dataflow id="4472" from="StgValue_3825" to="p_Result_21" fromId="3825" toId="344">
</dataflow>
<dataflow id="4473" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_6" fromId="4133" toId="345">
</dataflow>
<dataflow id="4474" from="r_V" to="tp_V_6" fromId="342" toId="345">
</dataflow>
<dataflow id="4475" from="StgValue_4136" to="tp_V_6" fromId="4136" toId="345">
</dataflow>
<dataflow id="4476" from="StgValue_4138" to="tp_V_6" fromId="4138" toId="345">
</dataflow>
<dataflow id="4477" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_22" fromId="4129" toId="346">
</dataflow>
<dataflow id="4478" from="r_V" to="p_Result_22" fromId="342" toId="346">
</dataflow>
<dataflow id="4479" from="StgValue_4138" to="p_Result_22" fromId="4138" toId="346">
</dataflow>
<dataflow id="4480" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_21" fromId="4129" toId="347">
</dataflow>
<dataflow id="4481" from="r_V" to="tmp_21" fromId="342" toId="347">
</dataflow>
<dataflow id="4482" from="StgValue_4145" to="tmp_21" fromId="4145" toId="347">
</dataflow>
<dataflow id="4483" from="tmp_21" to="zext_ln423_2" fromId="347" toId="348">
</dataflow>
<dataflow id="4484" from="zext_ln423_2" to="tp_V_7" fromId="348" toId="349">
</dataflow>
<dataflow id="4485" from="tp_V_6" to="tp_V_7" fromId="345" toId="349">
</dataflow>
<dataflow id="4486" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_23" fromId="4150" toId="350">
</dataflow>
<dataflow id="4487" from="tp_V_7" to="p_Result_23" fromId="349" toId="350">
</dataflow>
<dataflow id="4488" from="StgValue_4153" to="p_Result_23" fromId="4153" toId="350">
</dataflow>
<dataflow id="4489" from="p_Result_23" to="xor_ln942_4" fromId="350" toId="351">
</dataflow>
<dataflow id="4490" from="StgValue_4156" to="xor_ln942_4" fromId="4156" toId="351">
</dataflow>
<dataflow id="4491" from="p_Result_22" to="carry_5" fromId="346" toId="352">
</dataflow>
<dataflow id="4492" from="xor_ln942_4" to="carry_5" fromId="351" toId="352">
</dataflow>
<dataflow id="4493" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_199" fromId="4160" toId="353">
</dataflow>
<dataflow id="4494" from="r_V" to="tmp_199" fromId="342" toId="353">
</dataflow>
<dataflow id="4495" from="StgValue_4163" to="tmp_199" fromId="4163" toId="353">
</dataflow>
<dataflow id="4496" from="StgValue_3825" to="tmp_199" fromId="3825" toId="353">
</dataflow>
<dataflow id="4497" from="tmp_199" to="Range2_all_ones_2" fromId="353" toId="354">
</dataflow>
<dataflow id="4498" from="StgValue_4167" to="Range2_all_ones_2" fromId="4167" toId="354">
</dataflow>
<dataflow id="4499" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_200" fromId="4169" toId="355">
</dataflow>
<dataflow id="4500" from="r_V" to="tmp_200" fromId="342" toId="355">
</dataflow>
<dataflow id="4501" from="StgValue_4172" to="tmp_200" fromId="4172" toId="355">
</dataflow>
<dataflow id="4502" from="StgValue_3825" to="tmp_200" fromId="3825" toId="355">
</dataflow>
<dataflow id="4503" from="tmp_200" to="Range1_all_ones_4" fromId="355" toId="356">
</dataflow>
<dataflow id="4504" from="StgValue_4176" to="Range1_all_ones_4" fromId="4176" toId="356">
</dataflow>
<dataflow id="4505" from="tmp_200" to="Range1_all_zeros_2" fromId="355" toId="357">
</dataflow>
<dataflow id="4506" from="StgValue_4179" to="Range1_all_zeros_2" fromId="4179" toId="357">
</dataflow>
<dataflow id="4507" from="carry_5" to="deleted_zeros_2" fromId="352" toId="358">
</dataflow>
<dataflow id="4508" from="Range1_all_ones_4" to="deleted_zeros_2" fromId="356" toId="358">
</dataflow>
<dataflow id="4509" from="Range1_all_zeros_2" to="deleted_zeros_2" fromId="357" toId="358">
</dataflow>
<dataflow id="4510" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_23" fromId="4129" toId="359">
</dataflow>
<dataflow id="4511" from="r_V" to="tmp_23" fromId="342" toId="359">
</dataflow>
<dataflow id="4512" from="StgValue_4172" to="tmp_23" fromId="4172" toId="359">
</dataflow>
<dataflow id="4513" from="tmp_23" to="xor_ln936_2" fromId="359" toId="360">
</dataflow>
<dataflow id="4514" from="StgValue_4156" to="xor_ln936_2" fromId="4156" toId="360">
</dataflow>
<dataflow id="4515" from="Range2_all_ones_2" to="and_ln936_2" fromId="354" toId="361">
</dataflow>
<dataflow id="4516" from="xor_ln936_2" to="and_ln936_2" fromId="360" toId="361">
</dataflow>
<dataflow id="4517" from="carry_5" to="deleted_ones_4" fromId="352" toId="362">
</dataflow>
<dataflow id="4518" from="and_ln936_2" to="deleted_ones_4" fromId="361" toId="362">
</dataflow>
<dataflow id="4519" from="Range1_all_ones_4" to="deleted_ones_4" fromId="356" toId="362">
</dataflow>
<dataflow id="4520" from="carry_5" to="and_ln937_2" fromId="352" toId="363">
</dataflow>
<dataflow id="4521" from="Range1_all_ones_4" to="and_ln937_2" fromId="356" toId="363">
</dataflow>
<dataflow id="4522" from="deleted_zeros_2" to="xor_ln941_7" fromId="358" toId="364">
</dataflow>
<dataflow id="4523" from="StgValue_4156" to="xor_ln941_7" fromId="4156" toId="364">
</dataflow>
<dataflow id="4524" from="p_Result_23" to="or_ln941_2" fromId="350" toId="365">
</dataflow>
<dataflow id="4525" from="xor_ln941_7" to="or_ln941_2" fromId="364" toId="365">
</dataflow>
<dataflow id="4526" from="p_Result_21" to="xor_ln941_8" fromId="344" toId="366">
</dataflow>
<dataflow id="4527" from="StgValue_4156" to="xor_ln941_8" fromId="4156" toId="366">
</dataflow>
<dataflow id="4528" from="or_ln941_2" to="overflow_5" fromId="365" toId="367">
</dataflow>
<dataflow id="4529" from="xor_ln941_8" to="overflow_5" fromId="366" toId="367">
</dataflow>
<dataflow id="4530" from="deleted_ones_4" to="xor_ln942_5" fromId="362" toId="368">
</dataflow>
<dataflow id="4531" from="StgValue_4156" to="xor_ln942_5" fromId="4156" toId="368">
</dataflow>
<dataflow id="4532" from="xor_ln942_4" to="or_ln942_2" fromId="351" toId="369">
</dataflow>
<dataflow id="4533" from="xor_ln942_5" to="or_ln942_2" fromId="368" toId="369">
</dataflow>
<dataflow id="4534" from="and_ln937_2" to="xor_ln942_130" fromId="363" toId="370">
</dataflow>
<dataflow id="4535" from="or_ln942_2" to="xor_ln942_130" fromId="369" toId="370">
</dataflow>
<dataflow id="4536" from="xor_ln942_130" to="underflow_2" fromId="370" toId="371">
</dataflow>
<dataflow id="4537" from="p_Result_21" to="underflow_2" fromId="344" toId="371">
</dataflow>
<dataflow id="4538" from="overflow_5" to="or_ln392_2" fromId="367" toId="372">
</dataflow>
<dataflow id="4539" from="underflow_2" to="or_ln392_2" fromId="371" toId="372">
</dataflow>
<dataflow id="4540" from="sext_ln1319_3" to="r_V_132" fromId="123" toId="373">
</dataflow>
<dataflow id="4541" from="sext_ln1317_3" to="r_V_132" fromId="122" toId="373">
</dataflow>
<dataflow id="4542" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="374">
</dataflow>
<dataflow id="4543" from="r_V_132" to="specfucore_ln1319" fromId="373" toId="374">
</dataflow>
<dataflow id="4544" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="374">
</dataflow>
<dataflow id="4545" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="374">
</dataflow>
<dataflow id="4546" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="374">
</dataflow>
<dataflow id="4547" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_26" fromId="4129" toId="375">
</dataflow>
<dataflow id="4548" from="r_V_132" to="p_Result_26" fromId="373" toId="375">
</dataflow>
<dataflow id="4549" from="StgValue_3825" to="p_Result_26" fromId="3825" toId="375">
</dataflow>
<dataflow id="4550" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_9" fromId="4133" toId="376">
</dataflow>
<dataflow id="4551" from="r_V_132" to="tp_V_9" fromId="373" toId="376">
</dataflow>
<dataflow id="4552" from="StgValue_4136" to="tp_V_9" fromId="4136" toId="376">
</dataflow>
<dataflow id="4553" from="StgValue_4138" to="tp_V_9" fromId="4138" toId="376">
</dataflow>
<dataflow id="4554" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_27" fromId="4129" toId="377">
</dataflow>
<dataflow id="4555" from="r_V_132" to="p_Result_27" fromId="373" toId="377">
</dataflow>
<dataflow id="4556" from="StgValue_4138" to="p_Result_27" fromId="4138" toId="377">
</dataflow>
<dataflow id="4557" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_28" fromId="4129" toId="378">
</dataflow>
<dataflow id="4558" from="r_V_132" to="tmp_28" fromId="373" toId="378">
</dataflow>
<dataflow id="4559" from="StgValue_4145" to="tmp_28" fromId="4145" toId="378">
</dataflow>
<dataflow id="4560" from="tmp_28" to="zext_ln423_3" fromId="378" toId="379">
</dataflow>
<dataflow id="4561" from="zext_ln423_3" to="tp_V_10" fromId="379" toId="380">
</dataflow>
<dataflow id="4562" from="tp_V_9" to="tp_V_10" fromId="376" toId="380">
</dataflow>
<dataflow id="4563" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_28" fromId="4150" toId="381">
</dataflow>
<dataflow id="4564" from="tp_V_10" to="p_Result_28" fromId="380" toId="381">
</dataflow>
<dataflow id="4565" from="StgValue_4153" to="p_Result_28" fromId="4153" toId="381">
</dataflow>
<dataflow id="4566" from="p_Result_28" to="xor_ln942_6" fromId="381" toId="382">
</dataflow>
<dataflow id="4567" from="StgValue_4156" to="xor_ln942_6" fromId="4156" toId="382">
</dataflow>
<dataflow id="4568" from="p_Result_27" to="carry_7" fromId="377" toId="383">
</dataflow>
<dataflow id="4569" from="xor_ln942_6" to="carry_7" fromId="382" toId="383">
</dataflow>
<dataflow id="4570" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_201" fromId="4160" toId="384">
</dataflow>
<dataflow id="4571" from="r_V_132" to="tmp_201" fromId="373" toId="384">
</dataflow>
<dataflow id="4572" from="StgValue_4163" to="tmp_201" fromId="4163" toId="384">
</dataflow>
<dataflow id="4573" from="StgValue_3825" to="tmp_201" fromId="3825" toId="384">
</dataflow>
<dataflow id="4574" from="tmp_201" to="Range2_all_ones_3" fromId="384" toId="385">
</dataflow>
<dataflow id="4575" from="StgValue_4167" to="Range2_all_ones_3" fromId="4167" toId="385">
</dataflow>
<dataflow id="4576" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_202" fromId="4169" toId="386">
</dataflow>
<dataflow id="4577" from="r_V_132" to="tmp_202" fromId="373" toId="386">
</dataflow>
<dataflow id="4578" from="StgValue_4172" to="tmp_202" fromId="4172" toId="386">
</dataflow>
<dataflow id="4579" from="StgValue_3825" to="tmp_202" fromId="3825" toId="386">
</dataflow>
<dataflow id="4580" from="tmp_202" to="Range1_all_ones_6" fromId="386" toId="387">
</dataflow>
<dataflow id="4581" from="StgValue_4176" to="Range1_all_ones_6" fromId="4176" toId="387">
</dataflow>
<dataflow id="4582" from="tmp_202" to="Range1_all_zeros_3" fromId="386" toId="388">
</dataflow>
<dataflow id="4583" from="StgValue_4179" to="Range1_all_zeros_3" fromId="4179" toId="388">
</dataflow>
<dataflow id="4584" from="carry_7" to="deleted_zeros_3" fromId="383" toId="389">
</dataflow>
<dataflow id="4585" from="Range1_all_ones_6" to="deleted_zeros_3" fromId="387" toId="389">
</dataflow>
<dataflow id="4586" from="Range1_all_zeros_3" to="deleted_zeros_3" fromId="388" toId="389">
</dataflow>
<dataflow id="4587" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_30" fromId="4129" toId="390">
</dataflow>
<dataflow id="4588" from="r_V_132" to="tmp_30" fromId="373" toId="390">
</dataflow>
<dataflow id="4589" from="StgValue_4172" to="tmp_30" fromId="4172" toId="390">
</dataflow>
<dataflow id="4590" from="tmp_30" to="xor_ln936_3" fromId="390" toId="391">
</dataflow>
<dataflow id="4591" from="StgValue_4156" to="xor_ln936_3" fromId="4156" toId="391">
</dataflow>
<dataflow id="4592" from="Range2_all_ones_3" to="and_ln936_3" fromId="385" toId="392">
</dataflow>
<dataflow id="4593" from="xor_ln936_3" to="and_ln936_3" fromId="391" toId="392">
</dataflow>
<dataflow id="4594" from="carry_7" to="deleted_ones_6" fromId="383" toId="393">
</dataflow>
<dataflow id="4595" from="and_ln936_3" to="deleted_ones_6" fromId="392" toId="393">
</dataflow>
<dataflow id="4596" from="Range1_all_ones_6" to="deleted_ones_6" fromId="387" toId="393">
</dataflow>
<dataflow id="4597" from="carry_7" to="and_ln937_3" fromId="383" toId="394">
</dataflow>
<dataflow id="4598" from="Range1_all_ones_6" to="and_ln937_3" fromId="387" toId="394">
</dataflow>
<dataflow id="4599" from="deleted_zeros_3" to="xor_ln941_10" fromId="389" toId="395">
</dataflow>
<dataflow id="4600" from="StgValue_4156" to="xor_ln941_10" fromId="4156" toId="395">
</dataflow>
<dataflow id="4601" from="p_Result_28" to="or_ln941_3" fromId="381" toId="396">
</dataflow>
<dataflow id="4602" from="xor_ln941_10" to="or_ln941_3" fromId="395" toId="396">
</dataflow>
<dataflow id="4603" from="p_Result_26" to="xor_ln941_11" fromId="375" toId="397">
</dataflow>
<dataflow id="4604" from="StgValue_4156" to="xor_ln941_11" fromId="4156" toId="397">
</dataflow>
<dataflow id="4605" from="or_ln941_3" to="overflow_7" fromId="396" toId="398">
</dataflow>
<dataflow id="4606" from="xor_ln941_11" to="overflow_7" fromId="397" toId="398">
</dataflow>
<dataflow id="4607" from="deleted_ones_6" to="xor_ln942_7" fromId="393" toId="399">
</dataflow>
<dataflow id="4608" from="StgValue_4156" to="xor_ln942_7" fromId="4156" toId="399">
</dataflow>
<dataflow id="4609" from="xor_ln942_6" to="or_ln942_3" fromId="382" toId="400">
</dataflow>
<dataflow id="4610" from="xor_ln942_7" to="or_ln942_3" fromId="399" toId="400">
</dataflow>
<dataflow id="4611" from="and_ln937_3" to="xor_ln942_131" fromId="394" toId="401">
</dataflow>
<dataflow id="4612" from="or_ln942_3" to="xor_ln942_131" fromId="400" toId="401">
</dataflow>
<dataflow id="4613" from="xor_ln942_131" to="underflow_3" fromId="401" toId="402">
</dataflow>
<dataflow id="4614" from="p_Result_26" to="underflow_3" fromId="375" toId="402">
</dataflow>
<dataflow id="4615" from="overflow_7" to="or_ln392_3" fromId="398" toId="403">
</dataflow>
<dataflow id="4616" from="underflow_3" to="or_ln392_3" fromId="402" toId="403">
</dataflow>
<dataflow id="4617" from="sext_ln1319_4" to="r_V_133" fromId="166" toId="404">
</dataflow>
<dataflow id="4618" from="sext_ln1317_4" to="r_V_133" fromId="165" toId="404">
</dataflow>
<dataflow id="4619" from="sext_ln1319_5" to="r_V_134" fromId="169" toId="405">
</dataflow>
<dataflow id="4620" from="sext_ln1317_5" to="r_V_134" fromId="168" toId="405">
</dataflow>
<dataflow id="4621" from="sext_ln1319_6" to="r_V_135" fromId="274" toId="406">
</dataflow>
<dataflow id="4622" from="sext_ln1317_6" to="r_V_135" fromId="273" toId="406">
</dataflow>
<dataflow id="4623" from="sext_ln1319_7" to="r_V_136" fromId="277" toId="407">
</dataflow>
<dataflow id="4624" from="sext_ln1317_7" to="r_V_136" fromId="276" toId="407">
</dataflow>
<dataflow id="4625" from="di_V_8" to="sext_ln1317_8" fromId="126" toId="408">
</dataflow>
<dataflow id="4626" from="wi_V_8" to="sext_ln1319_8" fromId="128" toId="409">
</dataflow>
<dataflow id="4627" from="sext_ln1319_8" to="r_V_137" fromId="409" toId="410">
</dataflow>
<dataflow id="4628" from="sext_ln1317_8" to="r_V_137" fromId="408" toId="410">
</dataflow>
<dataflow id="4629" from="di_V_9" to="sext_ln1317_9" fromId="129" toId="411">
</dataflow>
<dataflow id="4630" from="wi_V_9" to="sext_ln1319_9" fromId="130" toId="412">
</dataflow>
<dataflow id="4631" from="sext_ln1319_9" to="r_V_138" fromId="412" toId="413">
</dataflow>
<dataflow id="4632" from="sext_ln1317_9" to="r_V_138" fromId="411" toId="413">
</dataflow>
<dataflow id="4633" from="input_buffer_addr_9" to="input_buffer_load_8" fromId="304" toId="414">
</dataflow>
<dataflow id="4634" from="input_buffer_load_8" to="di_V_32" fromId="414" toId="415">
</dataflow>
<dataflow id="4635" from="weight_buffer_addr_135" to="weight_buffer_load_8" fromId="303" toId="416">
</dataflow>
<dataflow id="4636" from="weight_buffer_load_8" to="wi_V_32" fromId="416" toId="417">
</dataflow>
<dataflow id="4637" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_33" fromId="3820" toId="418">
</dataflow>
<dataflow id="4638" from="input_buffer_load_8" to="di_V_33" fromId="414" toId="418">
</dataflow>
<dataflow id="4639" from="StgValue_3823" to="di_V_33" fromId="3823" toId="418">
</dataflow>
<dataflow id="4640" from="StgValue_3825" to="di_V_33" fromId="3825" toId="418">
</dataflow>
<dataflow id="4641" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_33" fromId="3820" toId="419">
</dataflow>
<dataflow id="4642" from="weight_buffer_load_8" to="wi_V_33" fromId="416" toId="419">
</dataflow>
<dataflow id="4643" from="StgValue_3823" to="wi_V_33" fromId="3823" toId="419">
</dataflow>
<dataflow id="4644" from="StgValue_3825" to="wi_V_33" fromId="3825" toId="419">
</dataflow>
<dataflow id="4645" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_34" fromId="3820" toId="420">
</dataflow>
<dataflow id="4646" from="input_buffer_load_8" to="di_V_34" fromId="414" toId="420">
</dataflow>
<dataflow id="4647" from="StgValue_3837" to="di_V_34" fromId="3837" toId="420">
</dataflow>
<dataflow id="4648" from="StgValue_3839" to="di_V_34" fromId="3839" toId="420">
</dataflow>
<dataflow id="4649" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_34" fromId="3820" toId="421">
</dataflow>
<dataflow id="4650" from="weight_buffer_load_8" to="wi_V_34" fromId="416" toId="421">
</dataflow>
<dataflow id="4651" from="StgValue_3837" to="wi_V_34" fromId="3837" toId="421">
</dataflow>
<dataflow id="4652" from="StgValue_3839" to="wi_V_34" fromId="3839" toId="421">
</dataflow>
<dataflow id="4653" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_35" fromId="3820" toId="422">
</dataflow>
<dataflow id="4654" from="input_buffer_load_8" to="di_V_35" fromId="414" toId="422">
</dataflow>
<dataflow id="4655" from="StgValue_3847" to="di_V_35" fromId="3847" toId="422">
</dataflow>
<dataflow id="4656" from="StgValue_3849" to="di_V_35" fromId="3849" toId="422">
</dataflow>
<dataflow id="4657" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_35" fromId="3820" toId="423">
</dataflow>
<dataflow id="4658" from="weight_buffer_load_8" to="wi_V_35" fromId="416" toId="423">
</dataflow>
<dataflow id="4659" from="StgValue_3847" to="wi_V_35" fromId="3847" toId="423">
</dataflow>
<dataflow id="4660" from="StgValue_3849" to="wi_V_35" fromId="3849" toId="423">
</dataflow>
<dataflow id="4661" from="input_buffer_addr_10" to="input_buffer_load_9" fromId="312" toId="424">
</dataflow>
<dataflow id="4662" from="input_buffer_load_9" to="di_V_36" fromId="424" toId="425">
</dataflow>
<dataflow id="4663" from="weight_buffer_addr_136" to="weight_buffer_load_9" fromId="311" toId="426">
</dataflow>
<dataflow id="4664" from="weight_buffer_load_9" to="wi_V_36" fromId="426" toId="427">
</dataflow>
<dataflow id="4665" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_37" fromId="3820" toId="428">
</dataflow>
<dataflow id="4666" from="input_buffer_load_9" to="di_V_37" fromId="424" toId="428">
</dataflow>
<dataflow id="4667" from="StgValue_3823" to="di_V_37" fromId="3823" toId="428">
</dataflow>
<dataflow id="4668" from="StgValue_3825" to="di_V_37" fromId="3825" toId="428">
</dataflow>
<dataflow id="4669" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_37" fromId="3820" toId="429">
</dataflow>
<dataflow id="4670" from="weight_buffer_load_9" to="wi_V_37" fromId="426" toId="429">
</dataflow>
<dataflow id="4671" from="StgValue_3823" to="wi_V_37" fromId="3823" toId="429">
</dataflow>
<dataflow id="4672" from="StgValue_3825" to="wi_V_37" fromId="3825" toId="429">
</dataflow>
<dataflow id="4673" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_38" fromId="3820" toId="430">
</dataflow>
<dataflow id="4674" from="input_buffer_load_9" to="di_V_38" fromId="424" toId="430">
</dataflow>
<dataflow id="4675" from="StgValue_3837" to="di_V_38" fromId="3837" toId="430">
</dataflow>
<dataflow id="4676" from="StgValue_3839" to="di_V_38" fromId="3839" toId="430">
</dataflow>
<dataflow id="4677" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_38" fromId="3820" toId="431">
</dataflow>
<dataflow id="4678" from="weight_buffer_load_9" to="wi_V_38" fromId="426" toId="431">
</dataflow>
<dataflow id="4679" from="StgValue_3837" to="wi_V_38" fromId="3837" toId="431">
</dataflow>
<dataflow id="4680" from="StgValue_3839" to="wi_V_38" fromId="3839" toId="431">
</dataflow>
<dataflow id="4681" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_39" fromId="3820" toId="432">
</dataflow>
<dataflow id="4682" from="input_buffer_load_9" to="di_V_39" fromId="424" toId="432">
</dataflow>
<dataflow id="4683" from="StgValue_3847" to="di_V_39" fromId="3847" toId="432">
</dataflow>
<dataflow id="4684" from="StgValue_3849" to="di_V_39" fromId="3849" toId="432">
</dataflow>
<dataflow id="4685" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_39" fromId="3820" toId="433">
</dataflow>
<dataflow id="4686" from="weight_buffer_load_9" to="wi_V_39" fromId="426" toId="433">
</dataflow>
<dataflow id="4687" from="StgValue_3847" to="wi_V_39" fromId="3847" toId="433">
</dataflow>
<dataflow id="4688" from="StgValue_3849" to="wi_V_39" fromId="3849" toId="433">
</dataflow>
<dataflow id="4689" from="lshr_ln" to="or_ln106_9" fromId="55" toId="434">
</dataflow>
<dataflow id="4691" from="StgValue_4690" to="or_ln106_9" fromId="4690" toId="434">
</dataflow>
<dataflow id="4692" from="or_ln106_9" to="zext_ln106_10" fromId="434" toId="435">
</dataflow>
<dataflow id="4693" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_277" fromId="3773" toId="436">
</dataflow>
<dataflow id="4694" from="i198" to="tmp_277" fromId="48" toId="436">
</dataflow>
<dataflow id="4695" from="or_ln106_9" to="tmp_277" fromId="434" toId="436">
</dataflow>
<dataflow id="4696" from="tmp_277" to="zext_ln107_10" fromId="436" toId="437">
</dataflow>
<dataflow id="4697" from="weight_buffer" to="weight_buffer_addr_137" fromId="3717" toId="438">
</dataflow>
<dataflow id="4698" from="StgValue_3779" to="weight_buffer_addr_137" fromId="3779" toId="438">
</dataflow>
<dataflow id="4699" from="zext_ln107_10" to="weight_buffer_addr_137" fromId="437" toId="438">
</dataflow>
<dataflow id="4700" from="input_buffer" to="input_buffer_addr_11" fromId="3716" toId="439">
</dataflow>
<dataflow id="4701" from="StgValue_3779" to="input_buffer_addr_11" fromId="3779" toId="439">
</dataflow>
<dataflow id="4702" from="zext_ln106_10" to="input_buffer_addr_11" fromId="435" toId="439">
</dataflow>
<dataflow id="4703" from="input_buffer_addr_11" to="input_buffer_load_10" fromId="439" toId="440">
</dataflow>
<dataflow id="4704" from="weight_buffer_addr_137" to="weight_buffer_load_10" fromId="438" toId="441">
</dataflow>
<dataflow id="4705" from="lshr_ln" to="or_ln106_10" fromId="55" toId="442">
</dataflow>
<dataflow id="4707" from="StgValue_4706" to="or_ln106_10" fromId="4706" toId="442">
</dataflow>
<dataflow id="4708" from="or_ln106_10" to="zext_ln106_11" fromId="442" toId="443">
</dataflow>
<dataflow id="4709" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_278" fromId="3773" toId="444">
</dataflow>
<dataflow id="4710" from="i198" to="tmp_278" fromId="48" toId="444">
</dataflow>
<dataflow id="4711" from="or_ln106_10" to="tmp_278" fromId="442" toId="444">
</dataflow>
<dataflow id="4712" from="tmp_278" to="zext_ln107_11" fromId="444" toId="445">
</dataflow>
<dataflow id="4713" from="weight_buffer" to="weight_buffer_addr_138" fromId="3717" toId="446">
</dataflow>
<dataflow id="4714" from="StgValue_3779" to="weight_buffer_addr_138" fromId="3779" toId="446">
</dataflow>
<dataflow id="4715" from="zext_ln107_11" to="weight_buffer_addr_138" fromId="445" toId="446">
</dataflow>
<dataflow id="4716" from="input_buffer" to="input_buffer_addr_12" fromId="3716" toId="447">
</dataflow>
<dataflow id="4717" from="StgValue_3779" to="input_buffer_addr_12" fromId="3779" toId="447">
</dataflow>
<dataflow id="4718" from="zext_ln106_11" to="input_buffer_addr_12" fromId="443" toId="447">
</dataflow>
<dataflow id="4719" from="input_buffer_addr_12" to="input_buffer_load_11" fromId="447" toId="448">
</dataflow>
<dataflow id="4720" from="weight_buffer_addr_138" to="weight_buffer_load_11" fromId="446" toId="449">
</dataflow>
<dataflow id="4721" from="overflow_5" to="select_ln392_7" fromId="367" toId="450">
</dataflow>
<dataflow id="4722" from="StgValue_4401" to="select_ln392_7" fromId="4401" toId="450">
</dataflow>
<dataflow id="4723" from="StgValue_4403" to="select_ln392_7" fromId="4403" toId="450">
</dataflow>
<dataflow id="4724" from="or_ln392_2" to="tp_V_8" fromId="372" toId="451">
</dataflow>
<dataflow id="4725" from="select_ln392_7" to="tp_V_8" fromId="450" toId="451">
</dataflow>
<dataflow id="4726" from="tp_V_7" to="tp_V_8" fromId="349" toId="451">
</dataflow>
<dataflow id="4727" from="sum_V_4" to="sext_ln859_4" fromId="341" toId="452">
</dataflow>
<dataflow id="4728" from="tp_V_8" to="sext_ln859_5" fromId="451" toId="453">
</dataflow>
<dataflow id="4729" from="sext_ln859_5" to="ret_V_2" fromId="453" toId="454">
</dataflow>
<dataflow id="4730" from="sext_ln859_4" to="ret_V_2" fromId="452" toId="454">
</dataflow>
<dataflow id="4731" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_24" fromId="4412" toId="455">
</dataflow>
<dataflow id="4732" from="ret_V_2" to="p_Result_24" fromId="454" toId="455">
</dataflow>
<dataflow id="4733" from="StgValue_3823" to="p_Result_24" fromId="3823" toId="455">
</dataflow>
<dataflow id="4734" from="tp_V_8" to="sum_V_5" fromId="451" toId="456">
</dataflow>
<dataflow id="4735" from="sum_V_4" to="sum_V_5" fromId="341" toId="456">
</dataflow>
<dataflow id="4736" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_25" fromId="4150" toId="457">
</dataflow>
<dataflow id="4737" from="sum_V_5" to="p_Result_25" fromId="456" toId="457">
</dataflow>
<dataflow id="4738" from="StgValue_4153" to="p_Result_25" fromId="4153" toId="457">
</dataflow>
<dataflow id="4739" from="p_Result_24" to="xor_ln941_9" fromId="455" toId="458">
</dataflow>
<dataflow id="4740" from="StgValue_4156" to="xor_ln941_9" fromId="4156" toId="458">
</dataflow>
<dataflow id="4741" from="p_Result_25" to="overflow_6" fromId="457" toId="459">
</dataflow>
<dataflow id="4742" from="xor_ln941_9" to="overflow_6" fromId="458" toId="459">
</dataflow>
<dataflow id="4743" from="p_Result_24" to="xor_ln348_3" fromId="455" toId="460">
</dataflow>
<dataflow id="4744" from="p_Result_25" to="xor_ln348_3" fromId="457" toId="460">
</dataflow>
<dataflow id="4745" from="overflow_6" to="select_ln392_9" fromId="459" toId="461">
</dataflow>
<dataflow id="4746" from="StgValue_4401" to="select_ln392_9" fromId="4401" toId="461">
</dataflow>
<dataflow id="4747" from="StgValue_4403" to="select_ln392_9" fromId="4403" toId="461">
</dataflow>
<dataflow id="4748" from="xor_ln348_3" to="sum_V_6" fromId="460" toId="462">
</dataflow>
<dataflow id="4749" from="select_ln392_9" to="sum_V_6" fromId="461" toId="462">
</dataflow>
<dataflow id="4750" from="sum_V_5" to="sum_V_6" fromId="456" toId="462">
</dataflow>
<dataflow id="4751" from="overflow_7" to="select_ln392_10" fromId="398" toId="463">
</dataflow>
<dataflow id="4752" from="StgValue_4401" to="select_ln392_10" fromId="4401" toId="463">
</dataflow>
<dataflow id="4753" from="StgValue_4403" to="select_ln392_10" fromId="4403" toId="463">
</dataflow>
<dataflow id="4754" from="or_ln392_3" to="tp_V_11" fromId="403" toId="464">
</dataflow>
<dataflow id="4755" from="select_ln392_10" to="tp_V_11" fromId="463" toId="464">
</dataflow>
<dataflow id="4756" from="tp_V_10" to="tp_V_11" fromId="380" toId="464">
</dataflow>
<dataflow id="4757" from="sum_V_6" to="sext_ln859_6" fromId="462" toId="465">
</dataflow>
<dataflow id="4758" from="tp_V_11" to="sext_ln859_7" fromId="464" toId="466">
</dataflow>
<dataflow id="4759" from="sext_ln859_7" to="ret_V_3" fromId="466" toId="467">
</dataflow>
<dataflow id="4760" from="sext_ln859_6" to="ret_V_3" fromId="465" toId="467">
</dataflow>
<dataflow id="4761" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_29" fromId="4412" toId="468">
</dataflow>
<dataflow id="4762" from="ret_V_3" to="p_Result_29" fromId="467" toId="468">
</dataflow>
<dataflow id="4763" from="StgValue_3823" to="p_Result_29" fromId="3823" toId="468">
</dataflow>
<dataflow id="4764" from="tp_V_11" to="sum_V_7" fromId="464" toId="469">
</dataflow>
<dataflow id="4765" from="sum_V_6" to="sum_V_7" fromId="462" toId="469">
</dataflow>
<dataflow id="4766" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_30" fromId="4150" toId="470">
</dataflow>
<dataflow id="4767" from="sum_V_7" to="p_Result_30" fromId="469" toId="470">
</dataflow>
<dataflow id="4768" from="StgValue_4153" to="p_Result_30" fromId="4153" toId="470">
</dataflow>
<dataflow id="4769" from="p_Result_29" to="xor_ln941_12" fromId="468" toId="471">
</dataflow>
<dataflow id="4770" from="StgValue_4156" to="xor_ln941_12" fromId="4156" toId="471">
</dataflow>
<dataflow id="4771" from="p_Result_30" to="overflow_8" fromId="470" toId="472">
</dataflow>
<dataflow id="4772" from="xor_ln941_12" to="overflow_8" fromId="471" toId="472">
</dataflow>
<dataflow id="4773" from="p_Result_29" to="xor_ln348_4" fromId="468" toId="473">
</dataflow>
<dataflow id="4774" from="p_Result_30" to="xor_ln348_4" fromId="470" toId="473">
</dataflow>
<dataflow id="4775" from="overflow_8" to="select_ln392_12" fromId="472" toId="474">
</dataflow>
<dataflow id="4776" from="StgValue_4401" to="select_ln392_12" fromId="4401" toId="474">
</dataflow>
<dataflow id="4777" from="StgValue_4403" to="select_ln392_12" fromId="4403" toId="474">
</dataflow>
<dataflow id="4778" from="xor_ln348_4" to="sum_V_8" fromId="473" toId="475">
</dataflow>
<dataflow id="4779" from="select_ln392_12" to="sum_V_8" fromId="474" toId="475">
</dataflow>
<dataflow id="4780" from="sum_V_7" to="sum_V_8" fromId="469" toId="475">
</dataflow>
<dataflow id="4781" from="sext_ln1319_4" to="r_V_133" fromId="166" toId="476">
</dataflow>
<dataflow id="4782" from="sext_ln1317_4" to="r_V_133" fromId="165" toId="476">
</dataflow>
<dataflow id="4783" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="477">
</dataflow>
<dataflow id="4784" from="r_V_133" to="specfucore_ln1319" fromId="476" toId="477">
</dataflow>
<dataflow id="4785" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="477">
</dataflow>
<dataflow id="4786" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="477">
</dataflow>
<dataflow id="4787" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="477">
</dataflow>
<dataflow id="4788" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_31" fromId="4129" toId="478">
</dataflow>
<dataflow id="4789" from="r_V_133" to="p_Result_31" fromId="476" toId="478">
</dataflow>
<dataflow id="4790" from="StgValue_3825" to="p_Result_31" fromId="3825" toId="478">
</dataflow>
<dataflow id="4791" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_12" fromId="4133" toId="479">
</dataflow>
<dataflow id="4792" from="r_V_133" to="tp_V_12" fromId="476" toId="479">
</dataflow>
<dataflow id="4793" from="StgValue_4136" to="tp_V_12" fromId="4136" toId="479">
</dataflow>
<dataflow id="4794" from="StgValue_4138" to="tp_V_12" fromId="4138" toId="479">
</dataflow>
<dataflow id="4795" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_32" fromId="4129" toId="480">
</dataflow>
<dataflow id="4796" from="r_V_133" to="p_Result_32" fromId="476" toId="480">
</dataflow>
<dataflow id="4797" from="StgValue_4138" to="p_Result_32" fromId="4138" toId="480">
</dataflow>
<dataflow id="4798" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_35" fromId="4129" toId="481">
</dataflow>
<dataflow id="4799" from="r_V_133" to="tmp_35" fromId="476" toId="481">
</dataflow>
<dataflow id="4800" from="StgValue_4145" to="tmp_35" fromId="4145" toId="481">
</dataflow>
<dataflow id="4801" from="tmp_35" to="zext_ln423_4" fromId="481" toId="482">
</dataflow>
<dataflow id="4802" from="zext_ln423_4" to="tp_V_13" fromId="482" toId="483">
</dataflow>
<dataflow id="4803" from="tp_V_12" to="tp_V_13" fromId="479" toId="483">
</dataflow>
<dataflow id="4804" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_33" fromId="4150" toId="484">
</dataflow>
<dataflow id="4805" from="tp_V_13" to="p_Result_33" fromId="483" toId="484">
</dataflow>
<dataflow id="4806" from="StgValue_4153" to="p_Result_33" fromId="4153" toId="484">
</dataflow>
<dataflow id="4807" from="p_Result_33" to="xor_ln942_8" fromId="484" toId="485">
</dataflow>
<dataflow id="4808" from="StgValue_4156" to="xor_ln942_8" fromId="4156" toId="485">
</dataflow>
<dataflow id="4809" from="p_Result_32" to="carry_9" fromId="480" toId="486">
</dataflow>
<dataflow id="4810" from="xor_ln942_8" to="carry_9" fromId="485" toId="486">
</dataflow>
<dataflow id="4811" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_204" fromId="4160" toId="487">
</dataflow>
<dataflow id="4812" from="r_V_133" to="tmp_204" fromId="476" toId="487">
</dataflow>
<dataflow id="4813" from="StgValue_4163" to="tmp_204" fromId="4163" toId="487">
</dataflow>
<dataflow id="4814" from="StgValue_3825" to="tmp_204" fromId="3825" toId="487">
</dataflow>
<dataflow id="4815" from="tmp_204" to="Range2_all_ones_4" fromId="487" toId="488">
</dataflow>
<dataflow id="4816" from="StgValue_4167" to="Range2_all_ones_4" fromId="4167" toId="488">
</dataflow>
<dataflow id="4817" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_205" fromId="4169" toId="489">
</dataflow>
<dataflow id="4818" from="r_V_133" to="tmp_205" fromId="476" toId="489">
</dataflow>
<dataflow id="4819" from="StgValue_4172" to="tmp_205" fromId="4172" toId="489">
</dataflow>
<dataflow id="4820" from="StgValue_3825" to="tmp_205" fromId="3825" toId="489">
</dataflow>
<dataflow id="4821" from="tmp_205" to="Range1_all_ones_8" fromId="489" toId="490">
</dataflow>
<dataflow id="4822" from="StgValue_4176" to="Range1_all_ones_8" fromId="4176" toId="490">
</dataflow>
<dataflow id="4823" from="tmp_205" to="Range1_all_zeros_4" fromId="489" toId="491">
</dataflow>
<dataflow id="4824" from="StgValue_4179" to="Range1_all_zeros_4" fromId="4179" toId="491">
</dataflow>
<dataflow id="4825" from="carry_9" to="deleted_zeros_4" fromId="486" toId="492">
</dataflow>
<dataflow id="4826" from="Range1_all_ones_8" to="deleted_zeros_4" fromId="490" toId="492">
</dataflow>
<dataflow id="4827" from="Range1_all_zeros_4" to="deleted_zeros_4" fromId="491" toId="492">
</dataflow>
<dataflow id="4828" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_37" fromId="4129" toId="493">
</dataflow>
<dataflow id="4829" from="r_V_133" to="tmp_37" fromId="476" toId="493">
</dataflow>
<dataflow id="4830" from="StgValue_4172" to="tmp_37" fromId="4172" toId="493">
</dataflow>
<dataflow id="4831" from="tmp_37" to="xor_ln936_4" fromId="493" toId="494">
</dataflow>
<dataflow id="4832" from="StgValue_4156" to="xor_ln936_4" fromId="4156" toId="494">
</dataflow>
<dataflow id="4833" from="Range2_all_ones_4" to="and_ln936_4" fromId="488" toId="495">
</dataflow>
<dataflow id="4834" from="xor_ln936_4" to="and_ln936_4" fromId="494" toId="495">
</dataflow>
<dataflow id="4835" from="carry_9" to="deleted_ones_8" fromId="486" toId="496">
</dataflow>
<dataflow id="4836" from="and_ln936_4" to="deleted_ones_8" fromId="495" toId="496">
</dataflow>
<dataflow id="4837" from="Range1_all_ones_8" to="deleted_ones_8" fromId="490" toId="496">
</dataflow>
<dataflow id="4838" from="carry_9" to="and_ln937_4" fromId="486" toId="497">
</dataflow>
<dataflow id="4839" from="Range1_all_ones_8" to="and_ln937_4" fromId="490" toId="497">
</dataflow>
<dataflow id="4840" from="deleted_zeros_4" to="xor_ln941_13" fromId="492" toId="498">
</dataflow>
<dataflow id="4841" from="StgValue_4156" to="xor_ln941_13" fromId="4156" toId="498">
</dataflow>
<dataflow id="4842" from="p_Result_33" to="or_ln941_4" fromId="484" toId="499">
</dataflow>
<dataflow id="4843" from="xor_ln941_13" to="or_ln941_4" fromId="498" toId="499">
</dataflow>
<dataflow id="4844" from="p_Result_31" to="xor_ln941_14" fromId="478" toId="500">
</dataflow>
<dataflow id="4845" from="StgValue_4156" to="xor_ln941_14" fromId="4156" toId="500">
</dataflow>
<dataflow id="4846" from="or_ln941_4" to="overflow_9" fromId="499" toId="501">
</dataflow>
<dataflow id="4847" from="xor_ln941_14" to="overflow_9" fromId="500" toId="501">
</dataflow>
<dataflow id="4848" from="deleted_ones_8" to="xor_ln942_9" fromId="496" toId="502">
</dataflow>
<dataflow id="4849" from="StgValue_4156" to="xor_ln942_9" fromId="4156" toId="502">
</dataflow>
<dataflow id="4850" from="xor_ln942_8" to="or_ln942_4" fromId="485" toId="503">
</dataflow>
<dataflow id="4851" from="xor_ln942_9" to="or_ln942_4" fromId="502" toId="503">
</dataflow>
<dataflow id="4852" from="and_ln937_4" to="xor_ln942_132" fromId="497" toId="504">
</dataflow>
<dataflow id="4853" from="or_ln942_4" to="xor_ln942_132" fromId="503" toId="504">
</dataflow>
<dataflow id="4854" from="xor_ln942_132" to="underflow_4" fromId="504" toId="505">
</dataflow>
<dataflow id="4855" from="p_Result_31" to="underflow_4" fromId="478" toId="505">
</dataflow>
<dataflow id="4856" from="overflow_9" to="or_ln392_4" fromId="501" toId="506">
</dataflow>
<dataflow id="4857" from="underflow_4" to="or_ln392_4" fromId="505" toId="506">
</dataflow>
<dataflow id="4858" from="sext_ln1319_5" to="r_V_134" fromId="169" toId="507">
</dataflow>
<dataflow id="4859" from="sext_ln1317_5" to="r_V_134" fromId="168" toId="507">
</dataflow>
<dataflow id="4860" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="508">
</dataflow>
<dataflow id="4861" from="r_V_134" to="specfucore_ln1319" fromId="507" toId="508">
</dataflow>
<dataflow id="4862" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="508">
</dataflow>
<dataflow id="4863" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="508">
</dataflow>
<dataflow id="4864" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="508">
</dataflow>
<dataflow id="4865" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_36" fromId="4129" toId="509">
</dataflow>
<dataflow id="4866" from="r_V_134" to="p_Result_36" fromId="507" toId="509">
</dataflow>
<dataflow id="4867" from="StgValue_3825" to="p_Result_36" fromId="3825" toId="509">
</dataflow>
<dataflow id="4868" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_15" fromId="4133" toId="510">
</dataflow>
<dataflow id="4869" from="r_V_134" to="tp_V_15" fromId="507" toId="510">
</dataflow>
<dataflow id="4870" from="StgValue_4136" to="tp_V_15" fromId="4136" toId="510">
</dataflow>
<dataflow id="4871" from="StgValue_4138" to="tp_V_15" fromId="4138" toId="510">
</dataflow>
<dataflow id="4872" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_37" fromId="4129" toId="511">
</dataflow>
<dataflow id="4873" from="r_V_134" to="p_Result_37" fromId="507" toId="511">
</dataflow>
<dataflow id="4874" from="StgValue_4138" to="p_Result_37" fromId="4138" toId="511">
</dataflow>
<dataflow id="4875" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_42" fromId="4129" toId="512">
</dataflow>
<dataflow id="4876" from="r_V_134" to="tmp_42" fromId="507" toId="512">
</dataflow>
<dataflow id="4877" from="StgValue_4145" to="tmp_42" fromId="4145" toId="512">
</dataflow>
<dataflow id="4878" from="tmp_42" to="zext_ln423_5" fromId="512" toId="513">
</dataflow>
<dataflow id="4879" from="zext_ln423_5" to="tp_V_16" fromId="513" toId="514">
</dataflow>
<dataflow id="4880" from="tp_V_15" to="tp_V_16" fromId="510" toId="514">
</dataflow>
<dataflow id="4881" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_38" fromId="4150" toId="515">
</dataflow>
<dataflow id="4882" from="tp_V_16" to="p_Result_38" fromId="514" toId="515">
</dataflow>
<dataflow id="4883" from="StgValue_4153" to="p_Result_38" fromId="4153" toId="515">
</dataflow>
<dataflow id="4884" from="p_Result_38" to="xor_ln942_10" fromId="515" toId="516">
</dataflow>
<dataflow id="4885" from="StgValue_4156" to="xor_ln942_10" fromId="4156" toId="516">
</dataflow>
<dataflow id="4886" from="p_Result_37" to="carry_11" fromId="511" toId="517">
</dataflow>
<dataflow id="4887" from="xor_ln942_10" to="carry_11" fromId="516" toId="517">
</dataflow>
<dataflow id="4888" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_206" fromId="4160" toId="518">
</dataflow>
<dataflow id="4889" from="r_V_134" to="tmp_206" fromId="507" toId="518">
</dataflow>
<dataflow id="4890" from="StgValue_4163" to="tmp_206" fromId="4163" toId="518">
</dataflow>
<dataflow id="4891" from="StgValue_3825" to="tmp_206" fromId="3825" toId="518">
</dataflow>
<dataflow id="4892" from="tmp_206" to="Range2_all_ones_5" fromId="518" toId="519">
</dataflow>
<dataflow id="4893" from="StgValue_4167" to="Range2_all_ones_5" fromId="4167" toId="519">
</dataflow>
<dataflow id="4894" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_207" fromId="4169" toId="520">
</dataflow>
<dataflow id="4895" from="r_V_134" to="tmp_207" fromId="507" toId="520">
</dataflow>
<dataflow id="4896" from="StgValue_4172" to="tmp_207" fromId="4172" toId="520">
</dataflow>
<dataflow id="4897" from="StgValue_3825" to="tmp_207" fromId="3825" toId="520">
</dataflow>
<dataflow id="4898" from="tmp_207" to="Range1_all_ones_10" fromId="520" toId="521">
</dataflow>
<dataflow id="4899" from="StgValue_4176" to="Range1_all_ones_10" fromId="4176" toId="521">
</dataflow>
<dataflow id="4900" from="tmp_207" to="Range1_all_zeros_5" fromId="520" toId="522">
</dataflow>
<dataflow id="4901" from="StgValue_4179" to="Range1_all_zeros_5" fromId="4179" toId="522">
</dataflow>
<dataflow id="4902" from="carry_11" to="deleted_zeros_5" fromId="517" toId="523">
</dataflow>
<dataflow id="4903" from="Range1_all_ones_10" to="deleted_zeros_5" fromId="521" toId="523">
</dataflow>
<dataflow id="4904" from="Range1_all_zeros_5" to="deleted_zeros_5" fromId="522" toId="523">
</dataflow>
<dataflow id="4905" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_44" fromId="4129" toId="524">
</dataflow>
<dataflow id="4906" from="r_V_134" to="tmp_44" fromId="507" toId="524">
</dataflow>
<dataflow id="4907" from="StgValue_4172" to="tmp_44" fromId="4172" toId="524">
</dataflow>
<dataflow id="4908" from="tmp_44" to="xor_ln936_5" fromId="524" toId="525">
</dataflow>
<dataflow id="4909" from="StgValue_4156" to="xor_ln936_5" fromId="4156" toId="525">
</dataflow>
<dataflow id="4910" from="Range2_all_ones_5" to="and_ln936_5" fromId="519" toId="526">
</dataflow>
<dataflow id="4911" from="xor_ln936_5" to="and_ln936_5" fromId="525" toId="526">
</dataflow>
<dataflow id="4912" from="carry_11" to="deleted_ones_10" fromId="517" toId="527">
</dataflow>
<dataflow id="4913" from="and_ln936_5" to="deleted_ones_10" fromId="526" toId="527">
</dataflow>
<dataflow id="4914" from="Range1_all_ones_10" to="deleted_ones_10" fromId="521" toId="527">
</dataflow>
<dataflow id="4915" from="carry_11" to="and_ln937_5" fromId="517" toId="528">
</dataflow>
<dataflow id="4916" from="Range1_all_ones_10" to="and_ln937_5" fromId="521" toId="528">
</dataflow>
<dataflow id="4917" from="deleted_zeros_5" to="xor_ln941_16" fromId="523" toId="529">
</dataflow>
<dataflow id="4918" from="StgValue_4156" to="xor_ln941_16" fromId="4156" toId="529">
</dataflow>
<dataflow id="4919" from="p_Result_38" to="or_ln941_5" fromId="515" toId="530">
</dataflow>
<dataflow id="4920" from="xor_ln941_16" to="or_ln941_5" fromId="529" toId="530">
</dataflow>
<dataflow id="4921" from="p_Result_36" to="xor_ln941_17" fromId="509" toId="531">
</dataflow>
<dataflow id="4922" from="StgValue_4156" to="xor_ln941_17" fromId="4156" toId="531">
</dataflow>
<dataflow id="4923" from="or_ln941_5" to="overflow_11" fromId="530" toId="532">
</dataflow>
<dataflow id="4924" from="xor_ln941_17" to="overflow_11" fromId="531" toId="532">
</dataflow>
<dataflow id="4925" from="deleted_ones_10" to="xor_ln942_11" fromId="527" toId="533">
</dataflow>
<dataflow id="4926" from="StgValue_4156" to="xor_ln942_11" fromId="4156" toId="533">
</dataflow>
<dataflow id="4927" from="xor_ln942_10" to="or_ln942_5" fromId="516" toId="534">
</dataflow>
<dataflow id="4928" from="xor_ln942_11" to="or_ln942_5" fromId="533" toId="534">
</dataflow>
<dataflow id="4929" from="and_ln937_5" to="xor_ln942_133" fromId="528" toId="535">
</dataflow>
<dataflow id="4930" from="or_ln942_5" to="xor_ln942_133" fromId="534" toId="535">
</dataflow>
<dataflow id="4931" from="xor_ln942_133" to="underflow_5" fromId="535" toId="536">
</dataflow>
<dataflow id="4932" from="p_Result_36" to="underflow_5" fromId="509" toId="536">
</dataflow>
<dataflow id="4933" from="overflow_11" to="or_ln392_5" fromId="532" toId="537">
</dataflow>
<dataflow id="4934" from="underflow_5" to="or_ln392_5" fromId="536" toId="537">
</dataflow>
<dataflow id="4935" from="sext_ln1319_6" to="r_V_135" fromId="274" toId="538">
</dataflow>
<dataflow id="4936" from="sext_ln1317_6" to="r_V_135" fromId="273" toId="538">
</dataflow>
<dataflow id="4937" from="sext_ln1319_7" to="r_V_136" fromId="277" toId="539">
</dataflow>
<dataflow id="4938" from="sext_ln1317_7" to="r_V_136" fromId="276" toId="539">
</dataflow>
<dataflow id="4939" from="sext_ln1319_8" to="r_V_137" fromId="409" toId="540">
</dataflow>
<dataflow id="4940" from="sext_ln1317_8" to="r_V_137" fromId="408" toId="540">
</dataflow>
<dataflow id="4941" from="sext_ln1319_9" to="r_V_138" fromId="412" toId="541">
</dataflow>
<dataflow id="4942" from="sext_ln1317_9" to="r_V_138" fromId="411" toId="541">
</dataflow>
<dataflow id="4943" from="di_V_10" to="sext_ln1317_10" fromId="131" toId="542">
</dataflow>
<dataflow id="4944" from="wi_V_10" to="sext_ln1319_10" fromId="132" toId="543">
</dataflow>
<dataflow id="4945" from="sext_ln1319_10" to="r_V_139" fromId="543" toId="544">
</dataflow>
<dataflow id="4946" from="sext_ln1317_10" to="r_V_139" fromId="542" toId="544">
</dataflow>
<dataflow id="4947" from="di_V_11" to="sext_ln1317_11" fromId="133" toId="545">
</dataflow>
<dataflow id="4948" from="wi_V_11" to="sext_ln1319_11" fromId="134" toId="546">
</dataflow>
<dataflow id="4949" from="sext_ln1319_11" to="r_V_140" fromId="546" toId="547">
</dataflow>
<dataflow id="4950" from="sext_ln1317_11" to="r_V_140" fromId="545" toId="547">
</dataflow>
<dataflow id="4951" from="input_buffer_addr_11" to="input_buffer_load_10" fromId="439" toId="548">
</dataflow>
<dataflow id="4952" from="input_buffer_load_10" to="di_V_40" fromId="548" toId="549">
</dataflow>
<dataflow id="4953" from="weight_buffer_addr_137" to="weight_buffer_load_10" fromId="438" toId="550">
</dataflow>
<dataflow id="4954" from="weight_buffer_load_10" to="wi_V_40" fromId="550" toId="551">
</dataflow>
<dataflow id="4955" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_41" fromId="3820" toId="552">
</dataflow>
<dataflow id="4956" from="input_buffer_load_10" to="di_V_41" fromId="548" toId="552">
</dataflow>
<dataflow id="4957" from="StgValue_3823" to="di_V_41" fromId="3823" toId="552">
</dataflow>
<dataflow id="4958" from="StgValue_3825" to="di_V_41" fromId="3825" toId="552">
</dataflow>
<dataflow id="4959" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_41" fromId="3820" toId="553">
</dataflow>
<dataflow id="4960" from="weight_buffer_load_10" to="wi_V_41" fromId="550" toId="553">
</dataflow>
<dataflow id="4961" from="StgValue_3823" to="wi_V_41" fromId="3823" toId="553">
</dataflow>
<dataflow id="4962" from="StgValue_3825" to="wi_V_41" fromId="3825" toId="553">
</dataflow>
<dataflow id="4963" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_42" fromId="3820" toId="554">
</dataflow>
<dataflow id="4964" from="input_buffer_load_10" to="di_V_42" fromId="548" toId="554">
</dataflow>
<dataflow id="4965" from="StgValue_3837" to="di_V_42" fromId="3837" toId="554">
</dataflow>
<dataflow id="4966" from="StgValue_3839" to="di_V_42" fromId="3839" toId="554">
</dataflow>
<dataflow id="4967" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_42" fromId="3820" toId="555">
</dataflow>
<dataflow id="4968" from="weight_buffer_load_10" to="wi_V_42" fromId="550" toId="555">
</dataflow>
<dataflow id="4969" from="StgValue_3837" to="wi_V_42" fromId="3837" toId="555">
</dataflow>
<dataflow id="4970" from="StgValue_3839" to="wi_V_42" fromId="3839" toId="555">
</dataflow>
<dataflow id="4971" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_43" fromId="3820" toId="556">
</dataflow>
<dataflow id="4972" from="input_buffer_load_10" to="di_V_43" fromId="548" toId="556">
</dataflow>
<dataflow id="4973" from="StgValue_3847" to="di_V_43" fromId="3847" toId="556">
</dataflow>
<dataflow id="4974" from="StgValue_3849" to="di_V_43" fromId="3849" toId="556">
</dataflow>
<dataflow id="4975" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_43" fromId="3820" toId="557">
</dataflow>
<dataflow id="4976" from="weight_buffer_load_10" to="wi_V_43" fromId="550" toId="557">
</dataflow>
<dataflow id="4977" from="StgValue_3847" to="wi_V_43" fromId="3847" toId="557">
</dataflow>
<dataflow id="4978" from="StgValue_3849" to="wi_V_43" fromId="3849" toId="557">
</dataflow>
<dataflow id="4979" from="input_buffer_addr_12" to="input_buffer_load_11" fromId="447" toId="558">
</dataflow>
<dataflow id="4980" from="input_buffer_load_11" to="di_V_44" fromId="558" toId="559">
</dataflow>
<dataflow id="4981" from="weight_buffer_addr_138" to="weight_buffer_load_11" fromId="446" toId="560">
</dataflow>
<dataflow id="4982" from="weight_buffer_load_11" to="wi_V_44" fromId="560" toId="561">
</dataflow>
<dataflow id="4983" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_45" fromId="3820" toId="562">
</dataflow>
<dataflow id="4984" from="input_buffer_load_11" to="di_V_45" fromId="558" toId="562">
</dataflow>
<dataflow id="4985" from="StgValue_3823" to="di_V_45" fromId="3823" toId="562">
</dataflow>
<dataflow id="4986" from="StgValue_3825" to="di_V_45" fromId="3825" toId="562">
</dataflow>
<dataflow id="4987" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_45" fromId="3820" toId="563">
</dataflow>
<dataflow id="4988" from="weight_buffer_load_11" to="wi_V_45" fromId="560" toId="563">
</dataflow>
<dataflow id="4989" from="StgValue_3823" to="wi_V_45" fromId="3823" toId="563">
</dataflow>
<dataflow id="4990" from="StgValue_3825" to="wi_V_45" fromId="3825" toId="563">
</dataflow>
<dataflow id="4991" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_46" fromId="3820" toId="564">
</dataflow>
<dataflow id="4992" from="input_buffer_load_11" to="di_V_46" fromId="558" toId="564">
</dataflow>
<dataflow id="4993" from="StgValue_3837" to="di_V_46" fromId="3837" toId="564">
</dataflow>
<dataflow id="4994" from="StgValue_3839" to="di_V_46" fromId="3839" toId="564">
</dataflow>
<dataflow id="4995" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_46" fromId="3820" toId="565">
</dataflow>
<dataflow id="4996" from="weight_buffer_load_11" to="wi_V_46" fromId="560" toId="565">
</dataflow>
<dataflow id="4997" from="StgValue_3837" to="wi_V_46" fromId="3837" toId="565">
</dataflow>
<dataflow id="4998" from="StgValue_3839" to="wi_V_46" fromId="3839" toId="565">
</dataflow>
<dataflow id="4999" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_47" fromId="3820" toId="566">
</dataflow>
<dataflow id="5000" from="input_buffer_load_11" to="di_V_47" fromId="558" toId="566">
</dataflow>
<dataflow id="5001" from="StgValue_3847" to="di_V_47" fromId="3847" toId="566">
</dataflow>
<dataflow id="5002" from="StgValue_3849" to="di_V_47" fromId="3849" toId="566">
</dataflow>
<dataflow id="5003" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_47" fromId="3820" toId="567">
</dataflow>
<dataflow id="5004" from="weight_buffer_load_11" to="wi_V_47" fromId="560" toId="567">
</dataflow>
<dataflow id="5005" from="StgValue_3847" to="wi_V_47" fromId="3847" toId="567">
</dataflow>
<dataflow id="5006" from="StgValue_3849" to="wi_V_47" fromId="3849" toId="567">
</dataflow>
<dataflow id="5007" from="lshr_ln" to="or_ln106_11" fromId="55" toId="568">
</dataflow>
<dataflow id="5009" from="StgValue_5008" to="or_ln106_11" fromId="5008" toId="568">
</dataflow>
<dataflow id="5010" from="or_ln106_11" to="zext_ln106_12" fromId="568" toId="569">
</dataflow>
<dataflow id="5011" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_279" fromId="3773" toId="570">
</dataflow>
<dataflow id="5012" from="i198" to="tmp_279" fromId="48" toId="570">
</dataflow>
<dataflow id="5013" from="or_ln106_11" to="tmp_279" fromId="568" toId="570">
</dataflow>
<dataflow id="5014" from="tmp_279" to="zext_ln107_12" fromId="570" toId="571">
</dataflow>
<dataflow id="5015" from="weight_buffer" to="weight_buffer_addr_139" fromId="3717" toId="572">
</dataflow>
<dataflow id="5016" from="StgValue_3779" to="weight_buffer_addr_139" fromId="3779" toId="572">
</dataflow>
<dataflow id="5017" from="zext_ln107_12" to="weight_buffer_addr_139" fromId="571" toId="572">
</dataflow>
<dataflow id="5018" from="input_buffer" to="input_buffer_addr_13" fromId="3716" toId="573">
</dataflow>
<dataflow id="5019" from="StgValue_3779" to="input_buffer_addr_13" fromId="3779" toId="573">
</dataflow>
<dataflow id="5020" from="zext_ln106_12" to="input_buffer_addr_13" fromId="569" toId="573">
</dataflow>
<dataflow id="5021" from="input_buffer_addr_13" to="input_buffer_load_12" fromId="573" toId="574">
</dataflow>
<dataflow id="5022" from="weight_buffer_addr_139" to="weight_buffer_load_12" fromId="572" toId="575">
</dataflow>
<dataflow id="5023" from="lshr_ln" to="or_ln106_12" fromId="55" toId="576">
</dataflow>
<dataflow id="5025" from="StgValue_5024" to="or_ln106_12" fromId="5024" toId="576">
</dataflow>
<dataflow id="5026" from="or_ln106_12" to="zext_ln106_13" fromId="576" toId="577">
</dataflow>
<dataflow id="5027" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_280" fromId="3773" toId="578">
</dataflow>
<dataflow id="5028" from="i198" to="tmp_280" fromId="48" toId="578">
</dataflow>
<dataflow id="5029" from="or_ln106_12" to="tmp_280" fromId="576" toId="578">
</dataflow>
<dataflow id="5030" from="tmp_280" to="zext_ln107_13" fromId="578" toId="579">
</dataflow>
<dataflow id="5031" from="weight_buffer" to="weight_buffer_addr_140" fromId="3717" toId="580">
</dataflow>
<dataflow id="5032" from="StgValue_3779" to="weight_buffer_addr_140" fromId="3779" toId="580">
</dataflow>
<dataflow id="5033" from="zext_ln107_13" to="weight_buffer_addr_140" fromId="579" toId="580">
</dataflow>
<dataflow id="5034" from="input_buffer" to="input_buffer_addr_14" fromId="3716" toId="581">
</dataflow>
<dataflow id="5035" from="StgValue_3779" to="input_buffer_addr_14" fromId="3779" toId="581">
</dataflow>
<dataflow id="5036" from="zext_ln106_13" to="input_buffer_addr_14" fromId="577" toId="581">
</dataflow>
<dataflow id="5037" from="input_buffer_addr_14" to="input_buffer_load_13" fromId="581" toId="582">
</dataflow>
<dataflow id="5038" from="weight_buffer_addr_140" to="weight_buffer_load_13" fromId="580" toId="583">
</dataflow>
<dataflow id="5039" from="overflow_9" to="select_ln392_13" fromId="501" toId="584">
</dataflow>
<dataflow id="5040" from="StgValue_4401" to="select_ln392_13" fromId="4401" toId="584">
</dataflow>
<dataflow id="5041" from="StgValue_4403" to="select_ln392_13" fromId="4403" toId="584">
</dataflow>
<dataflow id="5042" from="or_ln392_4" to="tp_V_14" fromId="506" toId="585">
</dataflow>
<dataflow id="5043" from="select_ln392_13" to="tp_V_14" fromId="584" toId="585">
</dataflow>
<dataflow id="5044" from="tp_V_13" to="tp_V_14" fromId="483" toId="585">
</dataflow>
<dataflow id="5045" from="sum_V_8" to="sext_ln859_8" fromId="475" toId="586">
</dataflow>
<dataflow id="5046" from="tp_V_14" to="sext_ln859_9" fromId="585" toId="587">
</dataflow>
<dataflow id="5047" from="sext_ln859_9" to="ret_V_4" fromId="587" toId="588">
</dataflow>
<dataflow id="5048" from="sext_ln859_8" to="ret_V_4" fromId="586" toId="588">
</dataflow>
<dataflow id="5049" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_34" fromId="4412" toId="589">
</dataflow>
<dataflow id="5050" from="ret_V_4" to="p_Result_34" fromId="588" toId="589">
</dataflow>
<dataflow id="5051" from="StgValue_3823" to="p_Result_34" fromId="3823" toId="589">
</dataflow>
<dataflow id="5052" from="tp_V_14" to="sum_V_9" fromId="585" toId="590">
</dataflow>
<dataflow id="5053" from="sum_V_8" to="sum_V_9" fromId="475" toId="590">
</dataflow>
<dataflow id="5054" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_35" fromId="4150" toId="591">
</dataflow>
<dataflow id="5055" from="sum_V_9" to="p_Result_35" fromId="590" toId="591">
</dataflow>
<dataflow id="5056" from="StgValue_4153" to="p_Result_35" fromId="4153" toId="591">
</dataflow>
<dataflow id="5057" from="p_Result_34" to="xor_ln941_15" fromId="589" toId="592">
</dataflow>
<dataflow id="5058" from="StgValue_4156" to="xor_ln941_15" fromId="4156" toId="592">
</dataflow>
<dataflow id="5059" from="p_Result_35" to="overflow_10" fromId="591" toId="593">
</dataflow>
<dataflow id="5060" from="xor_ln941_15" to="overflow_10" fromId="592" toId="593">
</dataflow>
<dataflow id="5061" from="p_Result_34" to="xor_ln348_5" fromId="589" toId="594">
</dataflow>
<dataflow id="5062" from="p_Result_35" to="xor_ln348_5" fromId="591" toId="594">
</dataflow>
<dataflow id="5063" from="overflow_10" to="select_ln392_15" fromId="593" toId="595">
</dataflow>
<dataflow id="5064" from="StgValue_4401" to="select_ln392_15" fromId="4401" toId="595">
</dataflow>
<dataflow id="5065" from="StgValue_4403" to="select_ln392_15" fromId="4403" toId="595">
</dataflow>
<dataflow id="5066" from="xor_ln348_5" to="sum_V_10" fromId="594" toId="596">
</dataflow>
<dataflow id="5067" from="select_ln392_15" to="sum_V_10" fromId="595" toId="596">
</dataflow>
<dataflow id="5068" from="sum_V_9" to="sum_V_10" fromId="590" toId="596">
</dataflow>
<dataflow id="5069" from="overflow_11" to="select_ln392_16" fromId="532" toId="597">
</dataflow>
<dataflow id="5070" from="StgValue_4401" to="select_ln392_16" fromId="4401" toId="597">
</dataflow>
<dataflow id="5071" from="StgValue_4403" to="select_ln392_16" fromId="4403" toId="597">
</dataflow>
<dataflow id="5072" from="or_ln392_5" to="tp_V_17" fromId="537" toId="598">
</dataflow>
<dataflow id="5073" from="select_ln392_16" to="tp_V_17" fromId="597" toId="598">
</dataflow>
<dataflow id="5074" from="tp_V_16" to="tp_V_17" fromId="514" toId="598">
</dataflow>
<dataflow id="5075" from="sum_V_10" to="sext_ln859_10" fromId="596" toId="599">
</dataflow>
<dataflow id="5076" from="tp_V_17" to="sext_ln859_11" fromId="598" toId="600">
</dataflow>
<dataflow id="5077" from="sext_ln859_11" to="ret_V_5" fromId="600" toId="601">
</dataflow>
<dataflow id="5078" from="sext_ln859_10" to="ret_V_5" fromId="599" toId="601">
</dataflow>
<dataflow id="5079" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_39" fromId="4412" toId="602">
</dataflow>
<dataflow id="5080" from="ret_V_5" to="p_Result_39" fromId="601" toId="602">
</dataflow>
<dataflow id="5081" from="StgValue_3823" to="p_Result_39" fromId="3823" toId="602">
</dataflow>
<dataflow id="5082" from="tp_V_17" to="sum_V_11" fromId="598" toId="603">
</dataflow>
<dataflow id="5083" from="sum_V_10" to="sum_V_11" fromId="596" toId="603">
</dataflow>
<dataflow id="5084" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_40" fromId="4150" toId="604">
</dataflow>
<dataflow id="5085" from="sum_V_11" to="p_Result_40" fromId="603" toId="604">
</dataflow>
<dataflow id="5086" from="StgValue_4153" to="p_Result_40" fromId="4153" toId="604">
</dataflow>
<dataflow id="5087" from="p_Result_39" to="xor_ln941_18" fromId="602" toId="605">
</dataflow>
<dataflow id="5088" from="StgValue_4156" to="xor_ln941_18" fromId="4156" toId="605">
</dataflow>
<dataflow id="5089" from="p_Result_40" to="overflow_12" fromId="604" toId="606">
</dataflow>
<dataflow id="5090" from="xor_ln941_18" to="overflow_12" fromId="605" toId="606">
</dataflow>
<dataflow id="5091" from="p_Result_39" to="xor_ln348_6" fromId="602" toId="607">
</dataflow>
<dataflow id="5092" from="p_Result_40" to="xor_ln348_6" fromId="604" toId="607">
</dataflow>
<dataflow id="5093" from="overflow_12" to="select_ln392_18" fromId="606" toId="608">
</dataflow>
<dataflow id="5094" from="StgValue_4401" to="select_ln392_18" fromId="4401" toId="608">
</dataflow>
<dataflow id="5095" from="StgValue_4403" to="select_ln392_18" fromId="4403" toId="608">
</dataflow>
<dataflow id="5096" from="xor_ln348_6" to="sum_V_12" fromId="607" toId="609">
</dataflow>
<dataflow id="5097" from="select_ln392_18" to="sum_V_12" fromId="608" toId="609">
</dataflow>
<dataflow id="5098" from="sum_V_11" to="sum_V_12" fromId="603" toId="609">
</dataflow>
<dataflow id="5099" from="sext_ln1319_6" to="r_V_135" fromId="274" toId="610">
</dataflow>
<dataflow id="5100" from="sext_ln1317_6" to="r_V_135" fromId="273" toId="610">
</dataflow>
<dataflow id="5101" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="611">
</dataflow>
<dataflow id="5102" from="r_V_135" to="specfucore_ln1319" fromId="610" toId="611">
</dataflow>
<dataflow id="5103" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="611">
</dataflow>
<dataflow id="5104" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="611">
</dataflow>
<dataflow id="5105" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="611">
</dataflow>
<dataflow id="5106" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_41" fromId="4129" toId="612">
</dataflow>
<dataflow id="5107" from="r_V_135" to="p_Result_41" fromId="610" toId="612">
</dataflow>
<dataflow id="5108" from="StgValue_3825" to="p_Result_41" fromId="3825" toId="612">
</dataflow>
<dataflow id="5109" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_18" fromId="4133" toId="613">
</dataflow>
<dataflow id="5110" from="r_V_135" to="tp_V_18" fromId="610" toId="613">
</dataflow>
<dataflow id="5111" from="StgValue_4136" to="tp_V_18" fromId="4136" toId="613">
</dataflow>
<dataflow id="5112" from="StgValue_4138" to="tp_V_18" fromId="4138" toId="613">
</dataflow>
<dataflow id="5113" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_42" fromId="4129" toId="614">
</dataflow>
<dataflow id="5114" from="r_V_135" to="p_Result_42" fromId="610" toId="614">
</dataflow>
<dataflow id="5115" from="StgValue_4138" to="p_Result_42" fromId="4138" toId="614">
</dataflow>
<dataflow id="5116" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_49" fromId="4129" toId="615">
</dataflow>
<dataflow id="5117" from="r_V_135" to="tmp_49" fromId="610" toId="615">
</dataflow>
<dataflow id="5118" from="StgValue_4145" to="tmp_49" fromId="4145" toId="615">
</dataflow>
<dataflow id="5119" from="tmp_49" to="zext_ln423_6" fromId="615" toId="616">
</dataflow>
<dataflow id="5120" from="zext_ln423_6" to="tp_V_19" fromId="616" toId="617">
</dataflow>
<dataflow id="5121" from="tp_V_18" to="tp_V_19" fromId="613" toId="617">
</dataflow>
<dataflow id="5122" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_43" fromId="4150" toId="618">
</dataflow>
<dataflow id="5123" from="tp_V_19" to="p_Result_43" fromId="617" toId="618">
</dataflow>
<dataflow id="5124" from="StgValue_4153" to="p_Result_43" fromId="4153" toId="618">
</dataflow>
<dataflow id="5125" from="p_Result_43" to="xor_ln942_12" fromId="618" toId="619">
</dataflow>
<dataflow id="5126" from="StgValue_4156" to="xor_ln942_12" fromId="4156" toId="619">
</dataflow>
<dataflow id="5127" from="p_Result_42" to="carry_13" fromId="614" toId="620">
</dataflow>
<dataflow id="5128" from="xor_ln942_12" to="carry_13" fromId="619" toId="620">
</dataflow>
<dataflow id="5129" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_208" fromId="4160" toId="621">
</dataflow>
<dataflow id="5130" from="r_V_135" to="tmp_208" fromId="610" toId="621">
</dataflow>
<dataflow id="5131" from="StgValue_4163" to="tmp_208" fromId="4163" toId="621">
</dataflow>
<dataflow id="5132" from="StgValue_3825" to="tmp_208" fromId="3825" toId="621">
</dataflow>
<dataflow id="5133" from="tmp_208" to="Range2_all_ones_6" fromId="621" toId="622">
</dataflow>
<dataflow id="5134" from="StgValue_4167" to="Range2_all_ones_6" fromId="4167" toId="622">
</dataflow>
<dataflow id="5135" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_209" fromId="4169" toId="623">
</dataflow>
<dataflow id="5136" from="r_V_135" to="tmp_209" fromId="610" toId="623">
</dataflow>
<dataflow id="5137" from="StgValue_4172" to="tmp_209" fromId="4172" toId="623">
</dataflow>
<dataflow id="5138" from="StgValue_3825" to="tmp_209" fromId="3825" toId="623">
</dataflow>
<dataflow id="5139" from="tmp_209" to="Range1_all_ones_12" fromId="623" toId="624">
</dataflow>
<dataflow id="5140" from="StgValue_4176" to="Range1_all_ones_12" fromId="4176" toId="624">
</dataflow>
<dataflow id="5141" from="tmp_209" to="Range1_all_zeros_6" fromId="623" toId="625">
</dataflow>
<dataflow id="5142" from="StgValue_4179" to="Range1_all_zeros_6" fromId="4179" toId="625">
</dataflow>
<dataflow id="5143" from="carry_13" to="deleted_zeros_6" fromId="620" toId="626">
</dataflow>
<dataflow id="5144" from="Range1_all_ones_12" to="deleted_zeros_6" fromId="624" toId="626">
</dataflow>
<dataflow id="5145" from="Range1_all_zeros_6" to="deleted_zeros_6" fromId="625" toId="626">
</dataflow>
<dataflow id="5146" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_51" fromId="4129" toId="627">
</dataflow>
<dataflow id="5147" from="r_V_135" to="tmp_51" fromId="610" toId="627">
</dataflow>
<dataflow id="5148" from="StgValue_4172" to="tmp_51" fromId="4172" toId="627">
</dataflow>
<dataflow id="5149" from="tmp_51" to="xor_ln936_6" fromId="627" toId="628">
</dataflow>
<dataflow id="5150" from="StgValue_4156" to="xor_ln936_6" fromId="4156" toId="628">
</dataflow>
<dataflow id="5151" from="Range2_all_ones_6" to="and_ln936_6" fromId="622" toId="629">
</dataflow>
<dataflow id="5152" from="xor_ln936_6" to="and_ln936_6" fromId="628" toId="629">
</dataflow>
<dataflow id="5153" from="carry_13" to="deleted_ones_12" fromId="620" toId="630">
</dataflow>
<dataflow id="5154" from="and_ln936_6" to="deleted_ones_12" fromId="629" toId="630">
</dataflow>
<dataflow id="5155" from="Range1_all_ones_12" to="deleted_ones_12" fromId="624" toId="630">
</dataflow>
<dataflow id="5156" from="carry_13" to="and_ln937_6" fromId="620" toId="631">
</dataflow>
<dataflow id="5157" from="Range1_all_ones_12" to="and_ln937_6" fromId="624" toId="631">
</dataflow>
<dataflow id="5158" from="deleted_zeros_6" to="xor_ln941_19" fromId="626" toId="632">
</dataflow>
<dataflow id="5159" from="StgValue_4156" to="xor_ln941_19" fromId="4156" toId="632">
</dataflow>
<dataflow id="5160" from="p_Result_43" to="or_ln941_6" fromId="618" toId="633">
</dataflow>
<dataflow id="5161" from="xor_ln941_19" to="or_ln941_6" fromId="632" toId="633">
</dataflow>
<dataflow id="5162" from="p_Result_41" to="xor_ln941_20" fromId="612" toId="634">
</dataflow>
<dataflow id="5163" from="StgValue_4156" to="xor_ln941_20" fromId="4156" toId="634">
</dataflow>
<dataflow id="5164" from="or_ln941_6" to="overflow_13" fromId="633" toId="635">
</dataflow>
<dataflow id="5165" from="xor_ln941_20" to="overflow_13" fromId="634" toId="635">
</dataflow>
<dataflow id="5166" from="deleted_ones_12" to="xor_ln942_13" fromId="630" toId="636">
</dataflow>
<dataflow id="5167" from="StgValue_4156" to="xor_ln942_13" fromId="4156" toId="636">
</dataflow>
<dataflow id="5168" from="xor_ln942_12" to="or_ln942_6" fromId="619" toId="637">
</dataflow>
<dataflow id="5169" from="xor_ln942_13" to="or_ln942_6" fromId="636" toId="637">
</dataflow>
<dataflow id="5170" from="and_ln937_6" to="xor_ln942_134" fromId="631" toId="638">
</dataflow>
<dataflow id="5171" from="or_ln942_6" to="xor_ln942_134" fromId="637" toId="638">
</dataflow>
<dataflow id="5172" from="xor_ln942_134" to="underflow_6" fromId="638" toId="639">
</dataflow>
<dataflow id="5173" from="p_Result_41" to="underflow_6" fromId="612" toId="639">
</dataflow>
<dataflow id="5174" from="overflow_13" to="or_ln392_6" fromId="635" toId="640">
</dataflow>
<dataflow id="5175" from="underflow_6" to="or_ln392_6" fromId="639" toId="640">
</dataflow>
<dataflow id="5176" from="sext_ln1319_7" to="r_V_136" fromId="277" toId="641">
</dataflow>
<dataflow id="5177" from="sext_ln1317_7" to="r_V_136" fromId="276" toId="641">
</dataflow>
<dataflow id="5178" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="642">
</dataflow>
<dataflow id="5179" from="r_V_136" to="specfucore_ln1319" fromId="641" toId="642">
</dataflow>
<dataflow id="5180" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="642">
</dataflow>
<dataflow id="5181" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="642">
</dataflow>
<dataflow id="5182" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="642">
</dataflow>
<dataflow id="5183" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_46" fromId="4129" toId="643">
</dataflow>
<dataflow id="5184" from="r_V_136" to="p_Result_46" fromId="641" toId="643">
</dataflow>
<dataflow id="5185" from="StgValue_3825" to="p_Result_46" fromId="3825" toId="643">
</dataflow>
<dataflow id="5186" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_21" fromId="4133" toId="644">
</dataflow>
<dataflow id="5187" from="r_V_136" to="tp_V_21" fromId="641" toId="644">
</dataflow>
<dataflow id="5188" from="StgValue_4136" to="tp_V_21" fromId="4136" toId="644">
</dataflow>
<dataflow id="5189" from="StgValue_4138" to="tp_V_21" fromId="4138" toId="644">
</dataflow>
<dataflow id="5190" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_47" fromId="4129" toId="645">
</dataflow>
<dataflow id="5191" from="r_V_136" to="p_Result_47" fromId="641" toId="645">
</dataflow>
<dataflow id="5192" from="StgValue_4138" to="p_Result_47" fromId="4138" toId="645">
</dataflow>
<dataflow id="5193" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_56" fromId="4129" toId="646">
</dataflow>
<dataflow id="5194" from="r_V_136" to="tmp_56" fromId="641" toId="646">
</dataflow>
<dataflow id="5195" from="StgValue_4145" to="tmp_56" fromId="4145" toId="646">
</dataflow>
<dataflow id="5196" from="tmp_56" to="zext_ln423_7" fromId="646" toId="647">
</dataflow>
<dataflow id="5197" from="zext_ln423_7" to="tp_V_22" fromId="647" toId="648">
</dataflow>
<dataflow id="5198" from="tp_V_21" to="tp_V_22" fromId="644" toId="648">
</dataflow>
<dataflow id="5199" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_48" fromId="4150" toId="649">
</dataflow>
<dataflow id="5200" from="tp_V_22" to="p_Result_48" fromId="648" toId="649">
</dataflow>
<dataflow id="5201" from="StgValue_4153" to="p_Result_48" fromId="4153" toId="649">
</dataflow>
<dataflow id="5202" from="p_Result_48" to="xor_ln942_14" fromId="649" toId="650">
</dataflow>
<dataflow id="5203" from="StgValue_4156" to="xor_ln942_14" fromId="4156" toId="650">
</dataflow>
<dataflow id="5204" from="p_Result_47" to="carry_15" fromId="645" toId="651">
</dataflow>
<dataflow id="5205" from="xor_ln942_14" to="carry_15" fromId="650" toId="651">
</dataflow>
<dataflow id="5206" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_210" fromId="4160" toId="652">
</dataflow>
<dataflow id="5207" from="r_V_136" to="tmp_210" fromId="641" toId="652">
</dataflow>
<dataflow id="5208" from="StgValue_4163" to="tmp_210" fromId="4163" toId="652">
</dataflow>
<dataflow id="5209" from="StgValue_3825" to="tmp_210" fromId="3825" toId="652">
</dataflow>
<dataflow id="5210" from="tmp_210" to="Range2_all_ones_7" fromId="652" toId="653">
</dataflow>
<dataflow id="5211" from="StgValue_4167" to="Range2_all_ones_7" fromId="4167" toId="653">
</dataflow>
<dataflow id="5212" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_211" fromId="4169" toId="654">
</dataflow>
<dataflow id="5213" from="r_V_136" to="tmp_211" fromId="641" toId="654">
</dataflow>
<dataflow id="5214" from="StgValue_4172" to="tmp_211" fromId="4172" toId="654">
</dataflow>
<dataflow id="5215" from="StgValue_3825" to="tmp_211" fromId="3825" toId="654">
</dataflow>
<dataflow id="5216" from="tmp_211" to="Range1_all_ones_14" fromId="654" toId="655">
</dataflow>
<dataflow id="5217" from="StgValue_4176" to="Range1_all_ones_14" fromId="4176" toId="655">
</dataflow>
<dataflow id="5218" from="tmp_211" to="Range1_all_zeros_7" fromId="654" toId="656">
</dataflow>
<dataflow id="5219" from="StgValue_4179" to="Range1_all_zeros_7" fromId="4179" toId="656">
</dataflow>
<dataflow id="5220" from="carry_15" to="deleted_zeros_7" fromId="651" toId="657">
</dataflow>
<dataflow id="5221" from="Range1_all_ones_14" to="deleted_zeros_7" fromId="655" toId="657">
</dataflow>
<dataflow id="5222" from="Range1_all_zeros_7" to="deleted_zeros_7" fromId="656" toId="657">
</dataflow>
<dataflow id="5223" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_58" fromId="4129" toId="658">
</dataflow>
<dataflow id="5224" from="r_V_136" to="tmp_58" fromId="641" toId="658">
</dataflow>
<dataflow id="5225" from="StgValue_4172" to="tmp_58" fromId="4172" toId="658">
</dataflow>
<dataflow id="5226" from="tmp_58" to="xor_ln936_7" fromId="658" toId="659">
</dataflow>
<dataflow id="5227" from="StgValue_4156" to="xor_ln936_7" fromId="4156" toId="659">
</dataflow>
<dataflow id="5228" from="Range2_all_ones_7" to="and_ln936_7" fromId="653" toId="660">
</dataflow>
<dataflow id="5229" from="xor_ln936_7" to="and_ln936_7" fromId="659" toId="660">
</dataflow>
<dataflow id="5230" from="carry_15" to="deleted_ones_14" fromId="651" toId="661">
</dataflow>
<dataflow id="5231" from="and_ln936_7" to="deleted_ones_14" fromId="660" toId="661">
</dataflow>
<dataflow id="5232" from="Range1_all_ones_14" to="deleted_ones_14" fromId="655" toId="661">
</dataflow>
<dataflow id="5233" from="carry_15" to="and_ln937_7" fromId="651" toId="662">
</dataflow>
<dataflow id="5234" from="Range1_all_ones_14" to="and_ln937_7" fromId="655" toId="662">
</dataflow>
<dataflow id="5235" from="deleted_zeros_7" to="xor_ln941_22" fromId="657" toId="663">
</dataflow>
<dataflow id="5236" from="StgValue_4156" to="xor_ln941_22" fromId="4156" toId="663">
</dataflow>
<dataflow id="5237" from="p_Result_48" to="or_ln941_7" fromId="649" toId="664">
</dataflow>
<dataflow id="5238" from="xor_ln941_22" to="or_ln941_7" fromId="663" toId="664">
</dataflow>
<dataflow id="5239" from="p_Result_46" to="xor_ln941_23" fromId="643" toId="665">
</dataflow>
<dataflow id="5240" from="StgValue_4156" to="xor_ln941_23" fromId="4156" toId="665">
</dataflow>
<dataflow id="5241" from="or_ln941_7" to="overflow_15" fromId="664" toId="666">
</dataflow>
<dataflow id="5242" from="xor_ln941_23" to="overflow_15" fromId="665" toId="666">
</dataflow>
<dataflow id="5243" from="deleted_ones_14" to="xor_ln942_15" fromId="661" toId="667">
</dataflow>
<dataflow id="5244" from="StgValue_4156" to="xor_ln942_15" fromId="4156" toId="667">
</dataflow>
<dataflow id="5245" from="xor_ln942_14" to="or_ln942_7" fromId="650" toId="668">
</dataflow>
<dataflow id="5246" from="xor_ln942_15" to="or_ln942_7" fromId="667" toId="668">
</dataflow>
<dataflow id="5247" from="and_ln937_7" to="xor_ln942_135" fromId="662" toId="669">
</dataflow>
<dataflow id="5248" from="or_ln942_7" to="xor_ln942_135" fromId="668" toId="669">
</dataflow>
<dataflow id="5249" from="xor_ln942_135" to="underflow_7" fromId="669" toId="670">
</dataflow>
<dataflow id="5250" from="p_Result_46" to="underflow_7" fromId="643" toId="670">
</dataflow>
<dataflow id="5251" from="overflow_15" to="or_ln392_7" fromId="666" toId="671">
</dataflow>
<dataflow id="5252" from="underflow_7" to="or_ln392_7" fromId="670" toId="671">
</dataflow>
<dataflow id="5253" from="sext_ln1319_8" to="r_V_137" fromId="409" toId="672">
</dataflow>
<dataflow id="5254" from="sext_ln1317_8" to="r_V_137" fromId="408" toId="672">
</dataflow>
<dataflow id="5255" from="sext_ln1319_9" to="r_V_138" fromId="412" toId="673">
</dataflow>
<dataflow id="5256" from="sext_ln1317_9" to="r_V_138" fromId="411" toId="673">
</dataflow>
<dataflow id="5257" from="sext_ln1319_10" to="r_V_139" fromId="543" toId="674">
</dataflow>
<dataflow id="5258" from="sext_ln1317_10" to="r_V_139" fromId="542" toId="674">
</dataflow>
<dataflow id="5259" from="sext_ln1319_11" to="r_V_140" fromId="546" toId="675">
</dataflow>
<dataflow id="5260" from="sext_ln1317_11" to="r_V_140" fromId="545" toId="675">
</dataflow>
<dataflow id="5261" from="di_V_12" to="sext_ln1317_12" fromId="136" toId="676">
</dataflow>
<dataflow id="5262" from="wi_V_12" to="sext_ln1319_12" fromId="138" toId="677">
</dataflow>
<dataflow id="5263" from="sext_ln1319_12" to="r_V_141" fromId="677" toId="678">
</dataflow>
<dataflow id="5264" from="sext_ln1317_12" to="r_V_141" fromId="676" toId="678">
</dataflow>
<dataflow id="5265" from="di_V_13" to="sext_ln1317_13" fromId="139" toId="679">
</dataflow>
<dataflow id="5266" from="wi_V_13" to="sext_ln1319_13" fromId="140" toId="680">
</dataflow>
<dataflow id="5267" from="sext_ln1319_13" to="r_V_142" fromId="680" toId="681">
</dataflow>
<dataflow id="5268" from="sext_ln1317_13" to="r_V_142" fromId="679" toId="681">
</dataflow>
<dataflow id="5269" from="input_buffer_addr_13" to="input_buffer_load_12" fromId="573" toId="682">
</dataflow>
<dataflow id="5270" from="input_buffer_load_12" to="di_V_48" fromId="682" toId="683">
</dataflow>
<dataflow id="5271" from="weight_buffer_addr_139" to="weight_buffer_load_12" fromId="572" toId="684">
</dataflow>
<dataflow id="5272" from="weight_buffer_load_12" to="wi_V_48" fromId="684" toId="685">
</dataflow>
<dataflow id="5273" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_49" fromId="3820" toId="686">
</dataflow>
<dataflow id="5274" from="input_buffer_load_12" to="di_V_49" fromId="682" toId="686">
</dataflow>
<dataflow id="5275" from="StgValue_3823" to="di_V_49" fromId="3823" toId="686">
</dataflow>
<dataflow id="5276" from="StgValue_3825" to="di_V_49" fromId="3825" toId="686">
</dataflow>
<dataflow id="5277" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_49" fromId="3820" toId="687">
</dataflow>
<dataflow id="5278" from="weight_buffer_load_12" to="wi_V_49" fromId="684" toId="687">
</dataflow>
<dataflow id="5279" from="StgValue_3823" to="wi_V_49" fromId="3823" toId="687">
</dataflow>
<dataflow id="5280" from="StgValue_3825" to="wi_V_49" fromId="3825" toId="687">
</dataflow>
<dataflow id="5281" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_50" fromId="3820" toId="688">
</dataflow>
<dataflow id="5282" from="input_buffer_load_12" to="di_V_50" fromId="682" toId="688">
</dataflow>
<dataflow id="5283" from="StgValue_3837" to="di_V_50" fromId="3837" toId="688">
</dataflow>
<dataflow id="5284" from="StgValue_3839" to="di_V_50" fromId="3839" toId="688">
</dataflow>
<dataflow id="5285" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_50" fromId="3820" toId="689">
</dataflow>
<dataflow id="5286" from="weight_buffer_load_12" to="wi_V_50" fromId="684" toId="689">
</dataflow>
<dataflow id="5287" from="StgValue_3837" to="wi_V_50" fromId="3837" toId="689">
</dataflow>
<dataflow id="5288" from="StgValue_3839" to="wi_V_50" fromId="3839" toId="689">
</dataflow>
<dataflow id="5289" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_51" fromId="3820" toId="690">
</dataflow>
<dataflow id="5290" from="input_buffer_load_12" to="di_V_51" fromId="682" toId="690">
</dataflow>
<dataflow id="5291" from="StgValue_3847" to="di_V_51" fromId="3847" toId="690">
</dataflow>
<dataflow id="5292" from="StgValue_3849" to="di_V_51" fromId="3849" toId="690">
</dataflow>
<dataflow id="5293" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_51" fromId="3820" toId="691">
</dataflow>
<dataflow id="5294" from="weight_buffer_load_12" to="wi_V_51" fromId="684" toId="691">
</dataflow>
<dataflow id="5295" from="StgValue_3847" to="wi_V_51" fromId="3847" toId="691">
</dataflow>
<dataflow id="5296" from="StgValue_3849" to="wi_V_51" fromId="3849" toId="691">
</dataflow>
<dataflow id="5297" from="input_buffer_addr_14" to="input_buffer_load_13" fromId="581" toId="692">
</dataflow>
<dataflow id="5298" from="input_buffer_load_13" to="di_V_52" fromId="692" toId="693">
</dataflow>
<dataflow id="5299" from="weight_buffer_addr_140" to="weight_buffer_load_13" fromId="580" toId="694">
</dataflow>
<dataflow id="5300" from="weight_buffer_load_13" to="wi_V_52" fromId="694" toId="695">
</dataflow>
<dataflow id="5301" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_53" fromId="3820" toId="696">
</dataflow>
<dataflow id="5302" from="input_buffer_load_13" to="di_V_53" fromId="692" toId="696">
</dataflow>
<dataflow id="5303" from="StgValue_3823" to="di_V_53" fromId="3823" toId="696">
</dataflow>
<dataflow id="5304" from="StgValue_3825" to="di_V_53" fromId="3825" toId="696">
</dataflow>
<dataflow id="5305" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_53" fromId="3820" toId="697">
</dataflow>
<dataflow id="5306" from="weight_buffer_load_13" to="wi_V_53" fromId="694" toId="697">
</dataflow>
<dataflow id="5307" from="StgValue_3823" to="wi_V_53" fromId="3823" toId="697">
</dataflow>
<dataflow id="5308" from="StgValue_3825" to="wi_V_53" fromId="3825" toId="697">
</dataflow>
<dataflow id="5309" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_54" fromId="3820" toId="698">
</dataflow>
<dataflow id="5310" from="input_buffer_load_13" to="di_V_54" fromId="692" toId="698">
</dataflow>
<dataflow id="5311" from="StgValue_3837" to="di_V_54" fromId="3837" toId="698">
</dataflow>
<dataflow id="5312" from="StgValue_3839" to="di_V_54" fromId="3839" toId="698">
</dataflow>
<dataflow id="5313" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_54" fromId="3820" toId="699">
</dataflow>
<dataflow id="5314" from="weight_buffer_load_13" to="wi_V_54" fromId="694" toId="699">
</dataflow>
<dataflow id="5315" from="StgValue_3837" to="wi_V_54" fromId="3837" toId="699">
</dataflow>
<dataflow id="5316" from="StgValue_3839" to="wi_V_54" fromId="3839" toId="699">
</dataflow>
<dataflow id="5317" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_55" fromId="3820" toId="700">
</dataflow>
<dataflow id="5318" from="input_buffer_load_13" to="di_V_55" fromId="692" toId="700">
</dataflow>
<dataflow id="5319" from="StgValue_3847" to="di_V_55" fromId="3847" toId="700">
</dataflow>
<dataflow id="5320" from="StgValue_3849" to="di_V_55" fromId="3849" toId="700">
</dataflow>
<dataflow id="5321" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_55" fromId="3820" toId="701">
</dataflow>
<dataflow id="5322" from="weight_buffer_load_13" to="wi_V_55" fromId="694" toId="701">
</dataflow>
<dataflow id="5323" from="StgValue_3847" to="wi_V_55" fromId="3847" toId="701">
</dataflow>
<dataflow id="5324" from="StgValue_3849" to="wi_V_55" fromId="3849" toId="701">
</dataflow>
<dataflow id="5325" from="lshr_ln" to="or_ln106_13" fromId="55" toId="702">
</dataflow>
<dataflow id="5327" from="StgValue_5326" to="or_ln106_13" fromId="5326" toId="702">
</dataflow>
<dataflow id="5328" from="or_ln106_13" to="zext_ln106_14" fromId="702" toId="703">
</dataflow>
<dataflow id="5329" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_281" fromId="3773" toId="704">
</dataflow>
<dataflow id="5330" from="i198" to="tmp_281" fromId="48" toId="704">
</dataflow>
<dataflow id="5331" from="or_ln106_13" to="tmp_281" fromId="702" toId="704">
</dataflow>
<dataflow id="5332" from="tmp_281" to="zext_ln107_14" fromId="704" toId="705">
</dataflow>
<dataflow id="5333" from="weight_buffer" to="weight_buffer_addr_141" fromId="3717" toId="706">
</dataflow>
<dataflow id="5334" from="StgValue_3779" to="weight_buffer_addr_141" fromId="3779" toId="706">
</dataflow>
<dataflow id="5335" from="zext_ln107_14" to="weight_buffer_addr_141" fromId="705" toId="706">
</dataflow>
<dataflow id="5336" from="input_buffer" to="input_buffer_addr_15" fromId="3716" toId="707">
</dataflow>
<dataflow id="5337" from="StgValue_3779" to="input_buffer_addr_15" fromId="3779" toId="707">
</dataflow>
<dataflow id="5338" from="zext_ln106_14" to="input_buffer_addr_15" fromId="703" toId="707">
</dataflow>
<dataflow id="5339" from="input_buffer_addr_15" to="input_buffer_load_14" fromId="707" toId="708">
</dataflow>
<dataflow id="5340" from="weight_buffer_addr_141" to="weight_buffer_load_14" fromId="706" toId="709">
</dataflow>
<dataflow id="5341" from="lshr_ln" to="or_ln106_14" fromId="55" toId="710">
</dataflow>
<dataflow id="5343" from="StgValue_5342" to="or_ln106_14" fromId="5342" toId="710">
</dataflow>
<dataflow id="5344" from="or_ln106_14" to="zext_ln106_15" fromId="710" toId="711">
</dataflow>
<dataflow id="5345" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_282" fromId="3773" toId="712">
</dataflow>
<dataflow id="5346" from="i198" to="tmp_282" fromId="48" toId="712">
</dataflow>
<dataflow id="5347" from="or_ln106_14" to="tmp_282" fromId="710" toId="712">
</dataflow>
<dataflow id="5348" from="tmp_282" to="zext_ln107_15" fromId="712" toId="713">
</dataflow>
<dataflow id="5349" from="weight_buffer" to="weight_buffer_addr_142" fromId="3717" toId="714">
</dataflow>
<dataflow id="5350" from="StgValue_3779" to="weight_buffer_addr_142" fromId="3779" toId="714">
</dataflow>
<dataflow id="5351" from="zext_ln107_15" to="weight_buffer_addr_142" fromId="713" toId="714">
</dataflow>
<dataflow id="5352" from="input_buffer" to="input_buffer_addr_16" fromId="3716" toId="715">
</dataflow>
<dataflow id="5353" from="StgValue_3779" to="input_buffer_addr_16" fromId="3779" toId="715">
</dataflow>
<dataflow id="5354" from="zext_ln106_15" to="input_buffer_addr_16" fromId="711" toId="715">
</dataflow>
<dataflow id="5355" from="input_buffer_addr_16" to="input_buffer_load_15" fromId="715" toId="716">
</dataflow>
<dataflow id="5356" from="weight_buffer_addr_142" to="weight_buffer_load_15" fromId="714" toId="717">
</dataflow>
<dataflow id="5357" from="overflow_13" to="select_ln392_19" fromId="635" toId="718">
</dataflow>
<dataflow id="5358" from="StgValue_4401" to="select_ln392_19" fromId="4401" toId="718">
</dataflow>
<dataflow id="5359" from="StgValue_4403" to="select_ln392_19" fromId="4403" toId="718">
</dataflow>
<dataflow id="5360" from="or_ln392_6" to="tp_V_20" fromId="640" toId="719">
</dataflow>
<dataflow id="5361" from="select_ln392_19" to="tp_V_20" fromId="718" toId="719">
</dataflow>
<dataflow id="5362" from="tp_V_19" to="tp_V_20" fromId="617" toId="719">
</dataflow>
<dataflow id="5363" from="sum_V_12" to="sext_ln859_12" fromId="609" toId="720">
</dataflow>
<dataflow id="5364" from="tp_V_20" to="sext_ln859_13" fromId="719" toId="721">
</dataflow>
<dataflow id="5365" from="sext_ln859_13" to="ret_V_6" fromId="721" toId="722">
</dataflow>
<dataflow id="5366" from="sext_ln859_12" to="ret_V_6" fromId="720" toId="722">
</dataflow>
<dataflow id="5367" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_44" fromId="4412" toId="723">
</dataflow>
<dataflow id="5368" from="ret_V_6" to="p_Result_44" fromId="722" toId="723">
</dataflow>
<dataflow id="5369" from="StgValue_3823" to="p_Result_44" fromId="3823" toId="723">
</dataflow>
<dataflow id="5370" from="tp_V_20" to="sum_V_13" fromId="719" toId="724">
</dataflow>
<dataflow id="5371" from="sum_V_12" to="sum_V_13" fromId="609" toId="724">
</dataflow>
<dataflow id="5372" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_45" fromId="4150" toId="725">
</dataflow>
<dataflow id="5373" from="sum_V_13" to="p_Result_45" fromId="724" toId="725">
</dataflow>
<dataflow id="5374" from="StgValue_4153" to="p_Result_45" fromId="4153" toId="725">
</dataflow>
<dataflow id="5375" from="p_Result_44" to="xor_ln941_21" fromId="723" toId="726">
</dataflow>
<dataflow id="5376" from="StgValue_4156" to="xor_ln941_21" fromId="4156" toId="726">
</dataflow>
<dataflow id="5377" from="p_Result_45" to="overflow_14" fromId="725" toId="727">
</dataflow>
<dataflow id="5378" from="xor_ln941_21" to="overflow_14" fromId="726" toId="727">
</dataflow>
<dataflow id="5379" from="p_Result_44" to="xor_ln348_7" fromId="723" toId="728">
</dataflow>
<dataflow id="5380" from="p_Result_45" to="xor_ln348_7" fromId="725" toId="728">
</dataflow>
<dataflow id="5381" from="overflow_14" to="select_ln392_21" fromId="727" toId="729">
</dataflow>
<dataflow id="5382" from="StgValue_4401" to="select_ln392_21" fromId="4401" toId="729">
</dataflow>
<dataflow id="5383" from="StgValue_4403" to="select_ln392_21" fromId="4403" toId="729">
</dataflow>
<dataflow id="5384" from="xor_ln348_7" to="sum_V_14" fromId="728" toId="730">
</dataflow>
<dataflow id="5385" from="select_ln392_21" to="sum_V_14" fromId="729" toId="730">
</dataflow>
<dataflow id="5386" from="sum_V_13" to="sum_V_14" fromId="724" toId="730">
</dataflow>
<dataflow id="5387" from="overflow_15" to="select_ln392_22" fromId="666" toId="731">
</dataflow>
<dataflow id="5388" from="StgValue_4401" to="select_ln392_22" fromId="4401" toId="731">
</dataflow>
<dataflow id="5389" from="StgValue_4403" to="select_ln392_22" fromId="4403" toId="731">
</dataflow>
<dataflow id="5390" from="or_ln392_7" to="tp_V_23" fromId="671" toId="732">
</dataflow>
<dataflow id="5391" from="select_ln392_22" to="tp_V_23" fromId="731" toId="732">
</dataflow>
<dataflow id="5392" from="tp_V_22" to="tp_V_23" fromId="648" toId="732">
</dataflow>
<dataflow id="5393" from="sum_V_14" to="sext_ln859_14" fromId="730" toId="733">
</dataflow>
<dataflow id="5394" from="tp_V_23" to="sext_ln859_15" fromId="732" toId="734">
</dataflow>
<dataflow id="5395" from="sext_ln859_15" to="ret_V_7" fromId="734" toId="735">
</dataflow>
<dataflow id="5396" from="sext_ln859_14" to="ret_V_7" fromId="733" toId="735">
</dataflow>
<dataflow id="5397" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_49" fromId="4412" toId="736">
</dataflow>
<dataflow id="5398" from="ret_V_7" to="p_Result_49" fromId="735" toId="736">
</dataflow>
<dataflow id="5399" from="StgValue_3823" to="p_Result_49" fromId="3823" toId="736">
</dataflow>
<dataflow id="5400" from="tp_V_23" to="sum_V_15" fromId="732" toId="737">
</dataflow>
<dataflow id="5401" from="sum_V_14" to="sum_V_15" fromId="730" toId="737">
</dataflow>
<dataflow id="5402" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_50" fromId="4150" toId="738">
</dataflow>
<dataflow id="5403" from="sum_V_15" to="p_Result_50" fromId="737" toId="738">
</dataflow>
<dataflow id="5404" from="StgValue_4153" to="p_Result_50" fromId="4153" toId="738">
</dataflow>
<dataflow id="5405" from="p_Result_49" to="xor_ln941_24" fromId="736" toId="739">
</dataflow>
<dataflow id="5406" from="StgValue_4156" to="xor_ln941_24" fromId="4156" toId="739">
</dataflow>
<dataflow id="5407" from="p_Result_50" to="overflow_16" fromId="738" toId="740">
</dataflow>
<dataflow id="5408" from="xor_ln941_24" to="overflow_16" fromId="739" toId="740">
</dataflow>
<dataflow id="5409" from="p_Result_49" to="xor_ln348_8" fromId="736" toId="741">
</dataflow>
<dataflow id="5410" from="p_Result_50" to="xor_ln348_8" fromId="738" toId="741">
</dataflow>
<dataflow id="5411" from="overflow_16" to="select_ln392_24" fromId="740" toId="742">
</dataflow>
<dataflow id="5412" from="StgValue_4401" to="select_ln392_24" fromId="4401" toId="742">
</dataflow>
<dataflow id="5413" from="StgValue_4403" to="select_ln392_24" fromId="4403" toId="742">
</dataflow>
<dataflow id="5414" from="xor_ln348_8" to="sum_V_16" fromId="741" toId="743">
</dataflow>
<dataflow id="5415" from="select_ln392_24" to="sum_V_16" fromId="742" toId="743">
</dataflow>
<dataflow id="5416" from="sum_V_15" to="sum_V_16" fromId="737" toId="743">
</dataflow>
<dataflow id="5417" from="sext_ln1319_8" to="r_V_137" fromId="409" toId="744">
</dataflow>
<dataflow id="5418" from="sext_ln1317_8" to="r_V_137" fromId="408" toId="744">
</dataflow>
<dataflow id="5419" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="745">
</dataflow>
<dataflow id="5420" from="r_V_137" to="specfucore_ln1319" fromId="744" toId="745">
</dataflow>
<dataflow id="5421" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="745">
</dataflow>
<dataflow id="5422" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="745">
</dataflow>
<dataflow id="5423" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="745">
</dataflow>
<dataflow id="5424" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_51" fromId="4129" toId="746">
</dataflow>
<dataflow id="5425" from="r_V_137" to="p_Result_51" fromId="744" toId="746">
</dataflow>
<dataflow id="5426" from="StgValue_3825" to="p_Result_51" fromId="3825" toId="746">
</dataflow>
<dataflow id="5427" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_24" fromId="4133" toId="747">
</dataflow>
<dataflow id="5428" from="r_V_137" to="tp_V_24" fromId="744" toId="747">
</dataflow>
<dataflow id="5429" from="StgValue_4136" to="tp_V_24" fromId="4136" toId="747">
</dataflow>
<dataflow id="5430" from="StgValue_4138" to="tp_V_24" fromId="4138" toId="747">
</dataflow>
<dataflow id="5431" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_52" fromId="4129" toId="748">
</dataflow>
<dataflow id="5432" from="r_V_137" to="p_Result_52" fromId="744" toId="748">
</dataflow>
<dataflow id="5433" from="StgValue_4138" to="p_Result_52" fromId="4138" toId="748">
</dataflow>
<dataflow id="5434" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_63" fromId="4129" toId="749">
</dataflow>
<dataflow id="5435" from="r_V_137" to="tmp_63" fromId="744" toId="749">
</dataflow>
<dataflow id="5436" from="StgValue_4145" to="tmp_63" fromId="4145" toId="749">
</dataflow>
<dataflow id="5437" from="tmp_63" to="zext_ln423_8" fromId="749" toId="750">
</dataflow>
<dataflow id="5438" from="zext_ln423_8" to="tp_V_25" fromId="750" toId="751">
</dataflow>
<dataflow id="5439" from="tp_V_24" to="tp_V_25" fromId="747" toId="751">
</dataflow>
<dataflow id="5440" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_53" fromId="4150" toId="752">
</dataflow>
<dataflow id="5441" from="tp_V_25" to="p_Result_53" fromId="751" toId="752">
</dataflow>
<dataflow id="5442" from="StgValue_4153" to="p_Result_53" fromId="4153" toId="752">
</dataflow>
<dataflow id="5443" from="p_Result_53" to="xor_ln942_16" fromId="752" toId="753">
</dataflow>
<dataflow id="5444" from="StgValue_4156" to="xor_ln942_16" fromId="4156" toId="753">
</dataflow>
<dataflow id="5445" from="p_Result_52" to="carry_17" fromId="748" toId="754">
</dataflow>
<dataflow id="5446" from="xor_ln942_16" to="carry_17" fromId="753" toId="754">
</dataflow>
<dataflow id="5447" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_213" fromId="4160" toId="755">
</dataflow>
<dataflow id="5448" from="r_V_137" to="tmp_213" fromId="744" toId="755">
</dataflow>
<dataflow id="5449" from="StgValue_4163" to="tmp_213" fromId="4163" toId="755">
</dataflow>
<dataflow id="5450" from="StgValue_3825" to="tmp_213" fromId="3825" toId="755">
</dataflow>
<dataflow id="5451" from="tmp_213" to="Range2_all_ones_8" fromId="755" toId="756">
</dataflow>
<dataflow id="5452" from="StgValue_4167" to="Range2_all_ones_8" fromId="4167" toId="756">
</dataflow>
<dataflow id="5453" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_214" fromId="4169" toId="757">
</dataflow>
<dataflow id="5454" from="r_V_137" to="tmp_214" fromId="744" toId="757">
</dataflow>
<dataflow id="5455" from="StgValue_4172" to="tmp_214" fromId="4172" toId="757">
</dataflow>
<dataflow id="5456" from="StgValue_3825" to="tmp_214" fromId="3825" toId="757">
</dataflow>
<dataflow id="5457" from="tmp_214" to="Range1_all_ones_16" fromId="757" toId="758">
</dataflow>
<dataflow id="5458" from="StgValue_4176" to="Range1_all_ones_16" fromId="4176" toId="758">
</dataflow>
<dataflow id="5459" from="tmp_214" to="Range1_all_zeros_8" fromId="757" toId="759">
</dataflow>
<dataflow id="5460" from="StgValue_4179" to="Range1_all_zeros_8" fromId="4179" toId="759">
</dataflow>
<dataflow id="5461" from="carry_17" to="deleted_zeros_8" fromId="754" toId="760">
</dataflow>
<dataflow id="5462" from="Range1_all_ones_16" to="deleted_zeros_8" fromId="758" toId="760">
</dataflow>
<dataflow id="5463" from="Range1_all_zeros_8" to="deleted_zeros_8" fromId="759" toId="760">
</dataflow>
<dataflow id="5464" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_65" fromId="4129" toId="761">
</dataflow>
<dataflow id="5465" from="r_V_137" to="tmp_65" fromId="744" toId="761">
</dataflow>
<dataflow id="5466" from="StgValue_4172" to="tmp_65" fromId="4172" toId="761">
</dataflow>
<dataflow id="5467" from="tmp_65" to="xor_ln936_8" fromId="761" toId="762">
</dataflow>
<dataflow id="5468" from="StgValue_4156" to="xor_ln936_8" fromId="4156" toId="762">
</dataflow>
<dataflow id="5469" from="Range2_all_ones_8" to="and_ln936_8" fromId="756" toId="763">
</dataflow>
<dataflow id="5470" from="xor_ln936_8" to="and_ln936_8" fromId="762" toId="763">
</dataflow>
<dataflow id="5471" from="carry_17" to="deleted_ones_16" fromId="754" toId="764">
</dataflow>
<dataflow id="5472" from="and_ln936_8" to="deleted_ones_16" fromId="763" toId="764">
</dataflow>
<dataflow id="5473" from="Range1_all_ones_16" to="deleted_ones_16" fromId="758" toId="764">
</dataflow>
<dataflow id="5474" from="carry_17" to="and_ln937_8" fromId="754" toId="765">
</dataflow>
<dataflow id="5475" from="Range1_all_ones_16" to="and_ln937_8" fromId="758" toId="765">
</dataflow>
<dataflow id="5476" from="deleted_zeros_8" to="xor_ln941_25" fromId="760" toId="766">
</dataflow>
<dataflow id="5477" from="StgValue_4156" to="xor_ln941_25" fromId="4156" toId="766">
</dataflow>
<dataflow id="5478" from="p_Result_53" to="or_ln941_8" fromId="752" toId="767">
</dataflow>
<dataflow id="5479" from="xor_ln941_25" to="or_ln941_8" fromId="766" toId="767">
</dataflow>
<dataflow id="5480" from="p_Result_51" to="xor_ln941_26" fromId="746" toId="768">
</dataflow>
<dataflow id="5481" from="StgValue_4156" to="xor_ln941_26" fromId="4156" toId="768">
</dataflow>
<dataflow id="5482" from="or_ln941_8" to="overflow_17" fromId="767" toId="769">
</dataflow>
<dataflow id="5483" from="xor_ln941_26" to="overflow_17" fromId="768" toId="769">
</dataflow>
<dataflow id="5484" from="deleted_ones_16" to="xor_ln942_17" fromId="764" toId="770">
</dataflow>
<dataflow id="5485" from="StgValue_4156" to="xor_ln942_17" fromId="4156" toId="770">
</dataflow>
<dataflow id="5486" from="xor_ln942_16" to="or_ln942_8" fromId="753" toId="771">
</dataflow>
<dataflow id="5487" from="xor_ln942_17" to="or_ln942_8" fromId="770" toId="771">
</dataflow>
<dataflow id="5488" from="and_ln937_8" to="xor_ln942_136" fromId="765" toId="772">
</dataflow>
<dataflow id="5489" from="or_ln942_8" to="xor_ln942_136" fromId="771" toId="772">
</dataflow>
<dataflow id="5490" from="xor_ln942_136" to="underflow_8" fromId="772" toId="773">
</dataflow>
<dataflow id="5491" from="p_Result_51" to="underflow_8" fromId="746" toId="773">
</dataflow>
<dataflow id="5492" from="overflow_17" to="or_ln392_8" fromId="769" toId="774">
</dataflow>
<dataflow id="5493" from="underflow_8" to="or_ln392_8" fromId="773" toId="774">
</dataflow>
<dataflow id="5494" from="sext_ln1319_9" to="r_V_138" fromId="412" toId="775">
</dataflow>
<dataflow id="5495" from="sext_ln1317_9" to="r_V_138" fromId="411" toId="775">
</dataflow>
<dataflow id="5496" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="776">
</dataflow>
<dataflow id="5497" from="r_V_138" to="specfucore_ln1319" fromId="775" toId="776">
</dataflow>
<dataflow id="5498" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="776">
</dataflow>
<dataflow id="5499" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="776">
</dataflow>
<dataflow id="5500" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="776">
</dataflow>
<dataflow id="5501" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_56" fromId="4129" toId="777">
</dataflow>
<dataflow id="5502" from="r_V_138" to="p_Result_56" fromId="775" toId="777">
</dataflow>
<dataflow id="5503" from="StgValue_3825" to="p_Result_56" fromId="3825" toId="777">
</dataflow>
<dataflow id="5504" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_27" fromId="4133" toId="778">
</dataflow>
<dataflow id="5505" from="r_V_138" to="tp_V_27" fromId="775" toId="778">
</dataflow>
<dataflow id="5506" from="StgValue_4136" to="tp_V_27" fromId="4136" toId="778">
</dataflow>
<dataflow id="5507" from="StgValue_4138" to="tp_V_27" fromId="4138" toId="778">
</dataflow>
<dataflow id="5508" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_57" fromId="4129" toId="779">
</dataflow>
<dataflow id="5509" from="r_V_138" to="p_Result_57" fromId="775" toId="779">
</dataflow>
<dataflow id="5510" from="StgValue_4138" to="p_Result_57" fromId="4138" toId="779">
</dataflow>
<dataflow id="5511" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_70" fromId="4129" toId="780">
</dataflow>
<dataflow id="5512" from="r_V_138" to="tmp_70" fromId="775" toId="780">
</dataflow>
<dataflow id="5513" from="StgValue_4145" to="tmp_70" fromId="4145" toId="780">
</dataflow>
<dataflow id="5514" from="tmp_70" to="zext_ln423_9" fromId="780" toId="781">
</dataflow>
<dataflow id="5515" from="zext_ln423_9" to="tp_V_28" fromId="781" toId="782">
</dataflow>
<dataflow id="5516" from="tp_V_27" to="tp_V_28" fromId="778" toId="782">
</dataflow>
<dataflow id="5517" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_58" fromId="4150" toId="783">
</dataflow>
<dataflow id="5518" from="tp_V_28" to="p_Result_58" fromId="782" toId="783">
</dataflow>
<dataflow id="5519" from="StgValue_4153" to="p_Result_58" fromId="4153" toId="783">
</dataflow>
<dataflow id="5520" from="p_Result_58" to="xor_ln942_18" fromId="783" toId="784">
</dataflow>
<dataflow id="5521" from="StgValue_4156" to="xor_ln942_18" fromId="4156" toId="784">
</dataflow>
<dataflow id="5522" from="p_Result_57" to="carry_19" fromId="779" toId="785">
</dataflow>
<dataflow id="5523" from="xor_ln942_18" to="carry_19" fromId="784" toId="785">
</dataflow>
<dataflow id="5524" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_215" fromId="4160" toId="786">
</dataflow>
<dataflow id="5525" from="r_V_138" to="tmp_215" fromId="775" toId="786">
</dataflow>
<dataflow id="5526" from="StgValue_4163" to="tmp_215" fromId="4163" toId="786">
</dataflow>
<dataflow id="5527" from="StgValue_3825" to="tmp_215" fromId="3825" toId="786">
</dataflow>
<dataflow id="5528" from="tmp_215" to="Range2_all_ones_9" fromId="786" toId="787">
</dataflow>
<dataflow id="5529" from="StgValue_4167" to="Range2_all_ones_9" fromId="4167" toId="787">
</dataflow>
<dataflow id="5530" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_216" fromId="4169" toId="788">
</dataflow>
<dataflow id="5531" from="r_V_138" to="tmp_216" fromId="775" toId="788">
</dataflow>
<dataflow id="5532" from="StgValue_4172" to="tmp_216" fromId="4172" toId="788">
</dataflow>
<dataflow id="5533" from="StgValue_3825" to="tmp_216" fromId="3825" toId="788">
</dataflow>
<dataflow id="5534" from="tmp_216" to="Range1_all_ones_18" fromId="788" toId="789">
</dataflow>
<dataflow id="5535" from="StgValue_4176" to="Range1_all_ones_18" fromId="4176" toId="789">
</dataflow>
<dataflow id="5536" from="tmp_216" to="Range1_all_zeros_9" fromId="788" toId="790">
</dataflow>
<dataflow id="5537" from="StgValue_4179" to="Range1_all_zeros_9" fromId="4179" toId="790">
</dataflow>
<dataflow id="5538" from="carry_19" to="deleted_zeros_9" fromId="785" toId="791">
</dataflow>
<dataflow id="5539" from="Range1_all_ones_18" to="deleted_zeros_9" fromId="789" toId="791">
</dataflow>
<dataflow id="5540" from="Range1_all_zeros_9" to="deleted_zeros_9" fromId="790" toId="791">
</dataflow>
<dataflow id="5541" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_72" fromId="4129" toId="792">
</dataflow>
<dataflow id="5542" from="r_V_138" to="tmp_72" fromId="775" toId="792">
</dataflow>
<dataflow id="5543" from="StgValue_4172" to="tmp_72" fromId="4172" toId="792">
</dataflow>
<dataflow id="5544" from="tmp_72" to="xor_ln936_9" fromId="792" toId="793">
</dataflow>
<dataflow id="5545" from="StgValue_4156" to="xor_ln936_9" fromId="4156" toId="793">
</dataflow>
<dataflow id="5546" from="Range2_all_ones_9" to="and_ln936_9" fromId="787" toId="794">
</dataflow>
<dataflow id="5547" from="xor_ln936_9" to="and_ln936_9" fromId="793" toId="794">
</dataflow>
<dataflow id="5548" from="carry_19" to="deleted_ones_18" fromId="785" toId="795">
</dataflow>
<dataflow id="5549" from="and_ln936_9" to="deleted_ones_18" fromId="794" toId="795">
</dataflow>
<dataflow id="5550" from="Range1_all_ones_18" to="deleted_ones_18" fromId="789" toId="795">
</dataflow>
<dataflow id="5551" from="carry_19" to="and_ln937_9" fromId="785" toId="796">
</dataflow>
<dataflow id="5552" from="Range1_all_ones_18" to="and_ln937_9" fromId="789" toId="796">
</dataflow>
<dataflow id="5553" from="deleted_zeros_9" to="xor_ln941_28" fromId="791" toId="797">
</dataflow>
<dataflow id="5554" from="StgValue_4156" to="xor_ln941_28" fromId="4156" toId="797">
</dataflow>
<dataflow id="5555" from="p_Result_58" to="or_ln941_9" fromId="783" toId="798">
</dataflow>
<dataflow id="5556" from="xor_ln941_28" to="or_ln941_9" fromId="797" toId="798">
</dataflow>
<dataflow id="5557" from="p_Result_56" to="xor_ln941_29" fromId="777" toId="799">
</dataflow>
<dataflow id="5558" from="StgValue_4156" to="xor_ln941_29" fromId="4156" toId="799">
</dataflow>
<dataflow id="5559" from="or_ln941_9" to="overflow_19" fromId="798" toId="800">
</dataflow>
<dataflow id="5560" from="xor_ln941_29" to="overflow_19" fromId="799" toId="800">
</dataflow>
<dataflow id="5561" from="deleted_ones_18" to="xor_ln942_19" fromId="795" toId="801">
</dataflow>
<dataflow id="5562" from="StgValue_4156" to="xor_ln942_19" fromId="4156" toId="801">
</dataflow>
<dataflow id="5563" from="xor_ln942_18" to="or_ln942_9" fromId="784" toId="802">
</dataflow>
<dataflow id="5564" from="xor_ln942_19" to="or_ln942_9" fromId="801" toId="802">
</dataflow>
<dataflow id="5565" from="and_ln937_9" to="xor_ln942_137" fromId="796" toId="803">
</dataflow>
<dataflow id="5566" from="or_ln942_9" to="xor_ln942_137" fromId="802" toId="803">
</dataflow>
<dataflow id="5567" from="xor_ln942_137" to="underflow_9" fromId="803" toId="804">
</dataflow>
<dataflow id="5568" from="p_Result_56" to="underflow_9" fromId="777" toId="804">
</dataflow>
<dataflow id="5569" from="overflow_19" to="or_ln392_9" fromId="800" toId="805">
</dataflow>
<dataflow id="5570" from="underflow_9" to="or_ln392_9" fromId="804" toId="805">
</dataflow>
<dataflow id="5571" from="sext_ln1319_10" to="r_V_139" fromId="543" toId="806">
</dataflow>
<dataflow id="5572" from="sext_ln1317_10" to="r_V_139" fromId="542" toId="806">
</dataflow>
<dataflow id="5573" from="sext_ln1319_11" to="r_V_140" fromId="546" toId="807">
</dataflow>
<dataflow id="5574" from="sext_ln1317_11" to="r_V_140" fromId="545" toId="807">
</dataflow>
<dataflow id="5575" from="sext_ln1319_12" to="r_V_141" fromId="677" toId="808">
</dataflow>
<dataflow id="5576" from="sext_ln1317_12" to="r_V_141" fromId="676" toId="808">
</dataflow>
<dataflow id="5577" from="sext_ln1319_13" to="r_V_142" fromId="680" toId="809">
</dataflow>
<dataflow id="5578" from="sext_ln1317_13" to="r_V_142" fromId="679" toId="809">
</dataflow>
<dataflow id="5579" from="di_V_14" to="sext_ln1317_14" fromId="141" toId="810">
</dataflow>
<dataflow id="5580" from="wi_V_14" to="sext_ln1319_14" fromId="142" toId="811">
</dataflow>
<dataflow id="5581" from="sext_ln1319_14" to="r_V_143" fromId="811" toId="812">
</dataflow>
<dataflow id="5582" from="sext_ln1317_14" to="r_V_143" fromId="810" toId="812">
</dataflow>
<dataflow id="5583" from="di_V_15" to="sext_ln1317_15" fromId="143" toId="813">
</dataflow>
<dataflow id="5584" from="wi_V_15" to="sext_ln1319_15" fromId="144" toId="814">
</dataflow>
<dataflow id="5585" from="sext_ln1319_15" to="r_V_144" fromId="814" toId="815">
</dataflow>
<dataflow id="5586" from="sext_ln1317_15" to="r_V_144" fromId="813" toId="815">
</dataflow>
<dataflow id="5587" from="input_buffer_addr_15" to="input_buffer_load_14" fromId="707" toId="816">
</dataflow>
<dataflow id="5588" from="input_buffer_load_14" to="di_V_56" fromId="816" toId="817">
</dataflow>
<dataflow id="5589" from="weight_buffer_addr_141" to="weight_buffer_load_14" fromId="706" toId="818">
</dataflow>
<dataflow id="5590" from="weight_buffer_load_14" to="wi_V_56" fromId="818" toId="819">
</dataflow>
<dataflow id="5591" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_57" fromId="3820" toId="820">
</dataflow>
<dataflow id="5592" from="input_buffer_load_14" to="di_V_57" fromId="816" toId="820">
</dataflow>
<dataflow id="5593" from="StgValue_3823" to="di_V_57" fromId="3823" toId="820">
</dataflow>
<dataflow id="5594" from="StgValue_3825" to="di_V_57" fromId="3825" toId="820">
</dataflow>
<dataflow id="5595" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_57" fromId="3820" toId="821">
</dataflow>
<dataflow id="5596" from="weight_buffer_load_14" to="wi_V_57" fromId="818" toId="821">
</dataflow>
<dataflow id="5597" from="StgValue_3823" to="wi_V_57" fromId="3823" toId="821">
</dataflow>
<dataflow id="5598" from="StgValue_3825" to="wi_V_57" fromId="3825" toId="821">
</dataflow>
<dataflow id="5599" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_58" fromId="3820" toId="822">
</dataflow>
<dataflow id="5600" from="input_buffer_load_14" to="di_V_58" fromId="816" toId="822">
</dataflow>
<dataflow id="5601" from="StgValue_3837" to="di_V_58" fromId="3837" toId="822">
</dataflow>
<dataflow id="5602" from="StgValue_3839" to="di_V_58" fromId="3839" toId="822">
</dataflow>
<dataflow id="5603" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_58" fromId="3820" toId="823">
</dataflow>
<dataflow id="5604" from="weight_buffer_load_14" to="wi_V_58" fromId="818" toId="823">
</dataflow>
<dataflow id="5605" from="StgValue_3837" to="wi_V_58" fromId="3837" toId="823">
</dataflow>
<dataflow id="5606" from="StgValue_3839" to="wi_V_58" fromId="3839" toId="823">
</dataflow>
<dataflow id="5607" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_59" fromId="3820" toId="824">
</dataflow>
<dataflow id="5608" from="input_buffer_load_14" to="di_V_59" fromId="816" toId="824">
</dataflow>
<dataflow id="5609" from="StgValue_3847" to="di_V_59" fromId="3847" toId="824">
</dataflow>
<dataflow id="5610" from="StgValue_3849" to="di_V_59" fromId="3849" toId="824">
</dataflow>
<dataflow id="5611" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_59" fromId="3820" toId="825">
</dataflow>
<dataflow id="5612" from="weight_buffer_load_14" to="wi_V_59" fromId="818" toId="825">
</dataflow>
<dataflow id="5613" from="StgValue_3847" to="wi_V_59" fromId="3847" toId="825">
</dataflow>
<dataflow id="5614" from="StgValue_3849" to="wi_V_59" fromId="3849" toId="825">
</dataflow>
<dataflow id="5615" from="input_buffer_addr_16" to="input_buffer_load_15" fromId="715" toId="826">
</dataflow>
<dataflow id="5616" from="input_buffer_load_15" to="di_V_60" fromId="826" toId="827">
</dataflow>
<dataflow id="5617" from="weight_buffer_addr_142" to="weight_buffer_load_15" fromId="714" toId="828">
</dataflow>
<dataflow id="5618" from="weight_buffer_load_15" to="wi_V_60" fromId="828" toId="829">
</dataflow>
<dataflow id="5619" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_61" fromId="3820" toId="830">
</dataflow>
<dataflow id="5620" from="input_buffer_load_15" to="di_V_61" fromId="826" toId="830">
</dataflow>
<dataflow id="5621" from="StgValue_3823" to="di_V_61" fromId="3823" toId="830">
</dataflow>
<dataflow id="5622" from="StgValue_3825" to="di_V_61" fromId="3825" toId="830">
</dataflow>
<dataflow id="5623" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_61" fromId="3820" toId="831">
</dataflow>
<dataflow id="5624" from="weight_buffer_load_15" to="wi_V_61" fromId="828" toId="831">
</dataflow>
<dataflow id="5625" from="StgValue_3823" to="wi_V_61" fromId="3823" toId="831">
</dataflow>
<dataflow id="5626" from="StgValue_3825" to="wi_V_61" fromId="3825" toId="831">
</dataflow>
<dataflow id="5627" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_62" fromId="3820" toId="832">
</dataflow>
<dataflow id="5628" from="input_buffer_load_15" to="di_V_62" fromId="826" toId="832">
</dataflow>
<dataflow id="5629" from="StgValue_3837" to="di_V_62" fromId="3837" toId="832">
</dataflow>
<dataflow id="5630" from="StgValue_3839" to="di_V_62" fromId="3839" toId="832">
</dataflow>
<dataflow id="5631" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_62" fromId="3820" toId="833">
</dataflow>
<dataflow id="5632" from="weight_buffer_load_15" to="wi_V_62" fromId="828" toId="833">
</dataflow>
<dataflow id="5633" from="StgValue_3837" to="wi_V_62" fromId="3837" toId="833">
</dataflow>
<dataflow id="5634" from="StgValue_3839" to="wi_V_62" fromId="3839" toId="833">
</dataflow>
<dataflow id="5635" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="di_V_63" fromId="3820" toId="834">
</dataflow>
<dataflow id="5636" from="input_buffer_load_15" to="di_V_63" fromId="826" toId="834">
</dataflow>
<dataflow id="5637" from="StgValue_3847" to="di_V_63" fromId="3847" toId="834">
</dataflow>
<dataflow id="5638" from="StgValue_3849" to="di_V_63" fromId="3849" toId="834">
</dataflow>
<dataflow id="5639" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="wi_V_63" fromId="3820" toId="835">
</dataflow>
<dataflow id="5640" from="weight_buffer_load_15" to="wi_V_63" fromId="828" toId="835">
</dataflow>
<dataflow id="5641" from="StgValue_3847" to="wi_V_63" fromId="3847" toId="835">
</dataflow>
<dataflow id="5642" from="StgValue_3849" to="wi_V_63" fromId="3849" toId="835">
</dataflow>
<dataflow id="5643" from="overflow_17" to="select_ln392_25" fromId="769" toId="836">
</dataflow>
<dataflow id="5644" from="StgValue_4401" to="select_ln392_25" fromId="4401" toId="836">
</dataflow>
<dataflow id="5645" from="StgValue_4403" to="select_ln392_25" fromId="4403" toId="836">
</dataflow>
<dataflow id="5646" from="or_ln392_8" to="tp_V_26" fromId="774" toId="837">
</dataflow>
<dataflow id="5647" from="select_ln392_25" to="tp_V_26" fromId="836" toId="837">
</dataflow>
<dataflow id="5648" from="tp_V_25" to="tp_V_26" fromId="751" toId="837">
</dataflow>
<dataflow id="5649" from="sum_V_16" to="sext_ln859_16" fromId="743" toId="838">
</dataflow>
<dataflow id="5650" from="tp_V_26" to="sext_ln859_17" fromId="837" toId="839">
</dataflow>
<dataflow id="5651" from="sext_ln859_17" to="ret_V_8" fromId="839" toId="840">
</dataflow>
<dataflow id="5652" from="sext_ln859_16" to="ret_V_8" fromId="838" toId="840">
</dataflow>
<dataflow id="5653" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_54" fromId="4412" toId="841">
</dataflow>
<dataflow id="5654" from="ret_V_8" to="p_Result_54" fromId="840" toId="841">
</dataflow>
<dataflow id="5655" from="StgValue_3823" to="p_Result_54" fromId="3823" toId="841">
</dataflow>
<dataflow id="5656" from="tp_V_26" to="sum_V_17" fromId="837" toId="842">
</dataflow>
<dataflow id="5657" from="sum_V_16" to="sum_V_17" fromId="743" toId="842">
</dataflow>
<dataflow id="5658" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_55" fromId="4150" toId="843">
</dataflow>
<dataflow id="5659" from="sum_V_17" to="p_Result_55" fromId="842" toId="843">
</dataflow>
<dataflow id="5660" from="StgValue_4153" to="p_Result_55" fromId="4153" toId="843">
</dataflow>
<dataflow id="5661" from="p_Result_54" to="xor_ln941_27" fromId="841" toId="844">
</dataflow>
<dataflow id="5662" from="StgValue_4156" to="xor_ln941_27" fromId="4156" toId="844">
</dataflow>
<dataflow id="5663" from="p_Result_55" to="overflow_18" fromId="843" toId="845">
</dataflow>
<dataflow id="5664" from="xor_ln941_27" to="overflow_18" fromId="844" toId="845">
</dataflow>
<dataflow id="5665" from="p_Result_54" to="xor_ln348_9" fromId="841" toId="846">
</dataflow>
<dataflow id="5666" from="p_Result_55" to="xor_ln348_9" fromId="843" toId="846">
</dataflow>
<dataflow id="5667" from="overflow_18" to="select_ln392_27" fromId="845" toId="847">
</dataflow>
<dataflow id="5668" from="StgValue_4401" to="select_ln392_27" fromId="4401" toId="847">
</dataflow>
<dataflow id="5669" from="StgValue_4403" to="select_ln392_27" fromId="4403" toId="847">
</dataflow>
<dataflow id="5670" from="xor_ln348_9" to="sum_V_18" fromId="846" toId="848">
</dataflow>
<dataflow id="5671" from="select_ln392_27" to="sum_V_18" fromId="847" toId="848">
</dataflow>
<dataflow id="5672" from="sum_V_17" to="sum_V_18" fromId="842" toId="848">
</dataflow>
<dataflow id="5673" from="overflow_19" to="select_ln392_28" fromId="800" toId="849">
</dataflow>
<dataflow id="5674" from="StgValue_4401" to="select_ln392_28" fromId="4401" toId="849">
</dataflow>
<dataflow id="5675" from="StgValue_4403" to="select_ln392_28" fromId="4403" toId="849">
</dataflow>
<dataflow id="5676" from="or_ln392_9" to="tp_V_29" fromId="805" toId="850">
</dataflow>
<dataflow id="5677" from="select_ln392_28" to="tp_V_29" fromId="849" toId="850">
</dataflow>
<dataflow id="5678" from="tp_V_28" to="tp_V_29" fromId="782" toId="850">
</dataflow>
<dataflow id="5679" from="sum_V_18" to="sext_ln859_18" fromId="848" toId="851">
</dataflow>
<dataflow id="5680" from="tp_V_29" to="sext_ln859_19" fromId="850" toId="852">
</dataflow>
<dataflow id="5681" from="sext_ln859_19" to="ret_V_9" fromId="852" toId="853">
</dataflow>
<dataflow id="5682" from="sext_ln859_18" to="ret_V_9" fromId="851" toId="853">
</dataflow>
<dataflow id="5683" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_59" fromId="4412" toId="854">
</dataflow>
<dataflow id="5684" from="ret_V_9" to="p_Result_59" fromId="853" toId="854">
</dataflow>
<dataflow id="5685" from="StgValue_3823" to="p_Result_59" fromId="3823" toId="854">
</dataflow>
<dataflow id="5686" from="tp_V_29" to="sum_V_19" fromId="850" toId="855">
</dataflow>
<dataflow id="5687" from="sum_V_18" to="sum_V_19" fromId="848" toId="855">
</dataflow>
<dataflow id="5688" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_60" fromId="4150" toId="856">
</dataflow>
<dataflow id="5689" from="sum_V_19" to="p_Result_60" fromId="855" toId="856">
</dataflow>
<dataflow id="5690" from="StgValue_4153" to="p_Result_60" fromId="4153" toId="856">
</dataflow>
<dataflow id="5691" from="p_Result_59" to="xor_ln941_30" fromId="854" toId="857">
</dataflow>
<dataflow id="5692" from="StgValue_4156" to="xor_ln941_30" fromId="4156" toId="857">
</dataflow>
<dataflow id="5693" from="p_Result_60" to="overflow_20" fromId="856" toId="858">
</dataflow>
<dataflow id="5694" from="xor_ln941_30" to="overflow_20" fromId="857" toId="858">
</dataflow>
<dataflow id="5695" from="p_Result_59" to="xor_ln348_10" fromId="854" toId="859">
</dataflow>
<dataflow id="5696" from="p_Result_60" to="xor_ln348_10" fromId="856" toId="859">
</dataflow>
<dataflow id="5697" from="overflow_20" to="select_ln392_30" fromId="858" toId="860">
</dataflow>
<dataflow id="5698" from="StgValue_4401" to="select_ln392_30" fromId="4401" toId="860">
</dataflow>
<dataflow id="5699" from="StgValue_4403" to="select_ln392_30" fromId="4403" toId="860">
</dataflow>
<dataflow id="5700" from="xor_ln348_10" to="sum_V_20" fromId="859" toId="861">
</dataflow>
<dataflow id="5701" from="select_ln392_30" to="sum_V_20" fromId="860" toId="861">
</dataflow>
<dataflow id="5702" from="sum_V_19" to="sum_V_20" fromId="855" toId="861">
</dataflow>
<dataflow id="5703" from="sext_ln1319_10" to="r_V_139" fromId="543" toId="862">
</dataflow>
<dataflow id="5704" from="sext_ln1317_10" to="r_V_139" fromId="542" toId="862">
</dataflow>
<dataflow id="5705" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="863">
</dataflow>
<dataflow id="5706" from="r_V_139" to="specfucore_ln1319" fromId="862" toId="863">
</dataflow>
<dataflow id="5707" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="863">
</dataflow>
<dataflow id="5708" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="863">
</dataflow>
<dataflow id="5709" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="863">
</dataflow>
<dataflow id="5710" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_61" fromId="4129" toId="864">
</dataflow>
<dataflow id="5711" from="r_V_139" to="p_Result_61" fromId="862" toId="864">
</dataflow>
<dataflow id="5712" from="StgValue_3825" to="p_Result_61" fromId="3825" toId="864">
</dataflow>
<dataflow id="5713" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_30" fromId="4133" toId="865">
</dataflow>
<dataflow id="5714" from="r_V_139" to="tp_V_30" fromId="862" toId="865">
</dataflow>
<dataflow id="5715" from="StgValue_4136" to="tp_V_30" fromId="4136" toId="865">
</dataflow>
<dataflow id="5716" from="StgValue_4138" to="tp_V_30" fromId="4138" toId="865">
</dataflow>
<dataflow id="5717" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_62" fromId="4129" toId="866">
</dataflow>
<dataflow id="5718" from="r_V_139" to="p_Result_62" fromId="862" toId="866">
</dataflow>
<dataflow id="5719" from="StgValue_4138" to="p_Result_62" fromId="4138" toId="866">
</dataflow>
<dataflow id="5720" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_77" fromId="4129" toId="867">
</dataflow>
<dataflow id="5721" from="r_V_139" to="tmp_77" fromId="862" toId="867">
</dataflow>
<dataflow id="5722" from="StgValue_4145" to="tmp_77" fromId="4145" toId="867">
</dataflow>
<dataflow id="5723" from="tmp_77" to="zext_ln423_10" fromId="867" toId="868">
</dataflow>
<dataflow id="5724" from="zext_ln423_10" to="tp_V_31" fromId="868" toId="869">
</dataflow>
<dataflow id="5725" from="tp_V_30" to="tp_V_31" fromId="865" toId="869">
</dataflow>
<dataflow id="5726" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_63" fromId="4150" toId="870">
</dataflow>
<dataflow id="5727" from="tp_V_31" to="p_Result_63" fromId="869" toId="870">
</dataflow>
<dataflow id="5728" from="StgValue_4153" to="p_Result_63" fromId="4153" toId="870">
</dataflow>
<dataflow id="5729" from="p_Result_63" to="xor_ln942_20" fromId="870" toId="871">
</dataflow>
<dataflow id="5730" from="StgValue_4156" to="xor_ln942_20" fromId="4156" toId="871">
</dataflow>
<dataflow id="5731" from="p_Result_62" to="carry_21" fromId="866" toId="872">
</dataflow>
<dataflow id="5732" from="xor_ln942_20" to="carry_21" fromId="871" toId="872">
</dataflow>
<dataflow id="5733" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_217" fromId="4160" toId="873">
</dataflow>
<dataflow id="5734" from="r_V_139" to="tmp_217" fromId="862" toId="873">
</dataflow>
<dataflow id="5735" from="StgValue_4163" to="tmp_217" fromId="4163" toId="873">
</dataflow>
<dataflow id="5736" from="StgValue_3825" to="tmp_217" fromId="3825" toId="873">
</dataflow>
<dataflow id="5737" from="tmp_217" to="Range2_all_ones_10" fromId="873" toId="874">
</dataflow>
<dataflow id="5738" from="StgValue_4167" to="Range2_all_ones_10" fromId="4167" toId="874">
</dataflow>
<dataflow id="5739" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_218" fromId="4169" toId="875">
</dataflow>
<dataflow id="5740" from="r_V_139" to="tmp_218" fromId="862" toId="875">
</dataflow>
<dataflow id="5741" from="StgValue_4172" to="tmp_218" fromId="4172" toId="875">
</dataflow>
<dataflow id="5742" from="StgValue_3825" to="tmp_218" fromId="3825" toId="875">
</dataflow>
<dataflow id="5743" from="tmp_218" to="Range1_all_ones_20" fromId="875" toId="876">
</dataflow>
<dataflow id="5744" from="StgValue_4176" to="Range1_all_ones_20" fromId="4176" toId="876">
</dataflow>
<dataflow id="5745" from="tmp_218" to="Range1_all_zeros_10" fromId="875" toId="877">
</dataflow>
<dataflow id="5746" from="StgValue_4179" to="Range1_all_zeros_10" fromId="4179" toId="877">
</dataflow>
<dataflow id="5747" from="carry_21" to="deleted_zeros_10" fromId="872" toId="878">
</dataflow>
<dataflow id="5748" from="Range1_all_ones_20" to="deleted_zeros_10" fromId="876" toId="878">
</dataflow>
<dataflow id="5749" from="Range1_all_zeros_10" to="deleted_zeros_10" fromId="877" toId="878">
</dataflow>
<dataflow id="5750" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_79" fromId="4129" toId="879">
</dataflow>
<dataflow id="5751" from="r_V_139" to="tmp_79" fromId="862" toId="879">
</dataflow>
<dataflow id="5752" from="StgValue_4172" to="tmp_79" fromId="4172" toId="879">
</dataflow>
<dataflow id="5753" from="tmp_79" to="xor_ln936_10" fromId="879" toId="880">
</dataflow>
<dataflow id="5754" from="StgValue_4156" to="xor_ln936_10" fromId="4156" toId="880">
</dataflow>
<dataflow id="5755" from="Range2_all_ones_10" to="and_ln936_10" fromId="874" toId="881">
</dataflow>
<dataflow id="5756" from="xor_ln936_10" to="and_ln936_10" fromId="880" toId="881">
</dataflow>
<dataflow id="5757" from="carry_21" to="deleted_ones_20" fromId="872" toId="882">
</dataflow>
<dataflow id="5758" from="and_ln936_10" to="deleted_ones_20" fromId="881" toId="882">
</dataflow>
<dataflow id="5759" from="Range1_all_ones_20" to="deleted_ones_20" fromId="876" toId="882">
</dataflow>
<dataflow id="5760" from="carry_21" to="and_ln937_10" fromId="872" toId="883">
</dataflow>
<dataflow id="5761" from="Range1_all_ones_20" to="and_ln937_10" fromId="876" toId="883">
</dataflow>
<dataflow id="5762" from="deleted_zeros_10" to="xor_ln941_31" fromId="878" toId="884">
</dataflow>
<dataflow id="5763" from="StgValue_4156" to="xor_ln941_31" fromId="4156" toId="884">
</dataflow>
<dataflow id="5764" from="p_Result_63" to="or_ln941_10" fromId="870" toId="885">
</dataflow>
<dataflow id="5765" from="xor_ln941_31" to="or_ln941_10" fromId="884" toId="885">
</dataflow>
<dataflow id="5766" from="p_Result_61" to="xor_ln941_32" fromId="864" toId="886">
</dataflow>
<dataflow id="5767" from="StgValue_4156" to="xor_ln941_32" fromId="4156" toId="886">
</dataflow>
<dataflow id="5768" from="or_ln941_10" to="overflow_21" fromId="885" toId="887">
</dataflow>
<dataflow id="5769" from="xor_ln941_32" to="overflow_21" fromId="886" toId="887">
</dataflow>
<dataflow id="5770" from="deleted_ones_20" to="xor_ln942_21" fromId="882" toId="888">
</dataflow>
<dataflow id="5771" from="StgValue_4156" to="xor_ln942_21" fromId="4156" toId="888">
</dataflow>
<dataflow id="5772" from="xor_ln942_20" to="or_ln942_10" fromId="871" toId="889">
</dataflow>
<dataflow id="5773" from="xor_ln942_21" to="or_ln942_10" fromId="888" toId="889">
</dataflow>
<dataflow id="5774" from="and_ln937_10" to="xor_ln942_138" fromId="883" toId="890">
</dataflow>
<dataflow id="5775" from="or_ln942_10" to="xor_ln942_138" fromId="889" toId="890">
</dataflow>
<dataflow id="5776" from="xor_ln942_138" to="underflow_10" fromId="890" toId="891">
</dataflow>
<dataflow id="5777" from="p_Result_61" to="underflow_10" fromId="864" toId="891">
</dataflow>
<dataflow id="5778" from="overflow_21" to="or_ln392_10" fromId="887" toId="892">
</dataflow>
<dataflow id="5779" from="underflow_10" to="or_ln392_10" fromId="891" toId="892">
</dataflow>
<dataflow id="5780" from="sext_ln1319_11" to="r_V_140" fromId="546" toId="893">
</dataflow>
<dataflow id="5781" from="sext_ln1317_11" to="r_V_140" fromId="545" toId="893">
</dataflow>
<dataflow id="5782" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="894">
</dataflow>
<dataflow id="5783" from="r_V_140" to="specfucore_ln1319" fromId="893" toId="894">
</dataflow>
<dataflow id="5784" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="894">
</dataflow>
<dataflow id="5785" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="894">
</dataflow>
<dataflow id="5786" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="894">
</dataflow>
<dataflow id="5787" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_66" fromId="4129" toId="895">
</dataflow>
<dataflow id="5788" from="r_V_140" to="p_Result_66" fromId="893" toId="895">
</dataflow>
<dataflow id="5789" from="StgValue_3825" to="p_Result_66" fromId="3825" toId="895">
</dataflow>
<dataflow id="5790" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_33" fromId="4133" toId="896">
</dataflow>
<dataflow id="5791" from="r_V_140" to="tp_V_33" fromId="893" toId="896">
</dataflow>
<dataflow id="5792" from="StgValue_4136" to="tp_V_33" fromId="4136" toId="896">
</dataflow>
<dataflow id="5793" from="StgValue_4138" to="tp_V_33" fromId="4138" toId="896">
</dataflow>
<dataflow id="5794" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_67" fromId="4129" toId="897">
</dataflow>
<dataflow id="5795" from="r_V_140" to="p_Result_67" fromId="893" toId="897">
</dataflow>
<dataflow id="5796" from="StgValue_4138" to="p_Result_67" fromId="4138" toId="897">
</dataflow>
<dataflow id="5797" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_84" fromId="4129" toId="898">
</dataflow>
<dataflow id="5798" from="r_V_140" to="tmp_84" fromId="893" toId="898">
</dataflow>
<dataflow id="5799" from="StgValue_4145" to="tmp_84" fromId="4145" toId="898">
</dataflow>
<dataflow id="5800" from="tmp_84" to="zext_ln423_11" fromId="898" toId="899">
</dataflow>
<dataflow id="5801" from="zext_ln423_11" to="tp_V_34" fromId="899" toId="900">
</dataflow>
<dataflow id="5802" from="tp_V_33" to="tp_V_34" fromId="896" toId="900">
</dataflow>
<dataflow id="5803" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_68" fromId="4150" toId="901">
</dataflow>
<dataflow id="5804" from="tp_V_34" to="p_Result_68" fromId="900" toId="901">
</dataflow>
<dataflow id="5805" from="StgValue_4153" to="p_Result_68" fromId="4153" toId="901">
</dataflow>
<dataflow id="5806" from="p_Result_68" to="xor_ln942_22" fromId="901" toId="902">
</dataflow>
<dataflow id="5807" from="StgValue_4156" to="xor_ln942_22" fromId="4156" toId="902">
</dataflow>
<dataflow id="5808" from="p_Result_67" to="carry_23" fromId="897" toId="903">
</dataflow>
<dataflow id="5809" from="xor_ln942_22" to="carry_23" fromId="902" toId="903">
</dataflow>
<dataflow id="5810" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_219" fromId="4160" toId="904">
</dataflow>
<dataflow id="5811" from="r_V_140" to="tmp_219" fromId="893" toId="904">
</dataflow>
<dataflow id="5812" from="StgValue_4163" to="tmp_219" fromId="4163" toId="904">
</dataflow>
<dataflow id="5813" from="StgValue_3825" to="tmp_219" fromId="3825" toId="904">
</dataflow>
<dataflow id="5814" from="tmp_219" to="Range2_all_ones_11" fromId="904" toId="905">
</dataflow>
<dataflow id="5815" from="StgValue_4167" to="Range2_all_ones_11" fromId="4167" toId="905">
</dataflow>
<dataflow id="5816" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_220" fromId="4169" toId="906">
</dataflow>
<dataflow id="5817" from="r_V_140" to="tmp_220" fromId="893" toId="906">
</dataflow>
<dataflow id="5818" from="StgValue_4172" to="tmp_220" fromId="4172" toId="906">
</dataflow>
<dataflow id="5819" from="StgValue_3825" to="tmp_220" fromId="3825" toId="906">
</dataflow>
<dataflow id="5820" from="tmp_220" to="Range1_all_ones_22" fromId="906" toId="907">
</dataflow>
<dataflow id="5821" from="StgValue_4176" to="Range1_all_ones_22" fromId="4176" toId="907">
</dataflow>
<dataflow id="5822" from="tmp_220" to="Range1_all_zeros_11" fromId="906" toId="908">
</dataflow>
<dataflow id="5823" from="StgValue_4179" to="Range1_all_zeros_11" fromId="4179" toId="908">
</dataflow>
<dataflow id="5824" from="carry_23" to="deleted_zeros_11" fromId="903" toId="909">
</dataflow>
<dataflow id="5825" from="Range1_all_ones_22" to="deleted_zeros_11" fromId="907" toId="909">
</dataflow>
<dataflow id="5826" from="Range1_all_zeros_11" to="deleted_zeros_11" fromId="908" toId="909">
</dataflow>
<dataflow id="5827" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_86" fromId="4129" toId="910">
</dataflow>
<dataflow id="5828" from="r_V_140" to="tmp_86" fromId="893" toId="910">
</dataflow>
<dataflow id="5829" from="StgValue_4172" to="tmp_86" fromId="4172" toId="910">
</dataflow>
<dataflow id="5830" from="tmp_86" to="xor_ln936_11" fromId="910" toId="911">
</dataflow>
<dataflow id="5831" from="StgValue_4156" to="xor_ln936_11" fromId="4156" toId="911">
</dataflow>
<dataflow id="5832" from="Range2_all_ones_11" to="and_ln936_11" fromId="905" toId="912">
</dataflow>
<dataflow id="5833" from="xor_ln936_11" to="and_ln936_11" fromId="911" toId="912">
</dataflow>
<dataflow id="5834" from="carry_23" to="deleted_ones_22" fromId="903" toId="913">
</dataflow>
<dataflow id="5835" from="and_ln936_11" to="deleted_ones_22" fromId="912" toId="913">
</dataflow>
<dataflow id="5836" from="Range1_all_ones_22" to="deleted_ones_22" fromId="907" toId="913">
</dataflow>
<dataflow id="5837" from="carry_23" to="and_ln937_11" fromId="903" toId="914">
</dataflow>
<dataflow id="5838" from="Range1_all_ones_22" to="and_ln937_11" fromId="907" toId="914">
</dataflow>
<dataflow id="5839" from="deleted_zeros_11" to="xor_ln941_34" fromId="909" toId="915">
</dataflow>
<dataflow id="5840" from="StgValue_4156" to="xor_ln941_34" fromId="4156" toId="915">
</dataflow>
<dataflow id="5841" from="p_Result_68" to="or_ln941_11" fromId="901" toId="916">
</dataflow>
<dataflow id="5842" from="xor_ln941_34" to="or_ln941_11" fromId="915" toId="916">
</dataflow>
<dataflow id="5843" from="p_Result_66" to="xor_ln941_35" fromId="895" toId="917">
</dataflow>
<dataflow id="5844" from="StgValue_4156" to="xor_ln941_35" fromId="4156" toId="917">
</dataflow>
<dataflow id="5845" from="or_ln941_11" to="overflow_23" fromId="916" toId="918">
</dataflow>
<dataflow id="5846" from="xor_ln941_35" to="overflow_23" fromId="917" toId="918">
</dataflow>
<dataflow id="5847" from="deleted_ones_22" to="xor_ln942_23" fromId="913" toId="919">
</dataflow>
<dataflow id="5848" from="StgValue_4156" to="xor_ln942_23" fromId="4156" toId="919">
</dataflow>
<dataflow id="5849" from="xor_ln942_22" to="or_ln942_11" fromId="902" toId="920">
</dataflow>
<dataflow id="5850" from="xor_ln942_23" to="or_ln942_11" fromId="919" toId="920">
</dataflow>
<dataflow id="5851" from="and_ln937_11" to="xor_ln942_139" fromId="914" toId="921">
</dataflow>
<dataflow id="5852" from="or_ln942_11" to="xor_ln942_139" fromId="920" toId="921">
</dataflow>
<dataflow id="5853" from="xor_ln942_139" to="underflow_11" fromId="921" toId="922">
</dataflow>
<dataflow id="5854" from="p_Result_66" to="underflow_11" fromId="895" toId="922">
</dataflow>
<dataflow id="5855" from="overflow_23" to="or_ln392_11" fromId="918" toId="923">
</dataflow>
<dataflow id="5856" from="underflow_11" to="or_ln392_11" fromId="922" toId="923">
</dataflow>
<dataflow id="5857" from="sext_ln1319_12" to="r_V_141" fromId="677" toId="924">
</dataflow>
<dataflow id="5858" from="sext_ln1317_12" to="r_V_141" fromId="676" toId="924">
</dataflow>
<dataflow id="5859" from="sext_ln1319_13" to="r_V_142" fromId="680" toId="925">
</dataflow>
<dataflow id="5860" from="sext_ln1317_13" to="r_V_142" fromId="679" toId="925">
</dataflow>
<dataflow id="5861" from="sext_ln1319_14" to="r_V_143" fromId="811" toId="926">
</dataflow>
<dataflow id="5862" from="sext_ln1317_14" to="r_V_143" fromId="810" toId="926">
</dataflow>
<dataflow id="5863" from="sext_ln1319_15" to="r_V_144" fromId="814" toId="927">
</dataflow>
<dataflow id="5864" from="sext_ln1317_15" to="r_V_144" fromId="813" toId="927">
</dataflow>
<dataflow id="5865" from="di_V_16" to="sext_ln1317_16" fromId="172" toId="928">
</dataflow>
<dataflow id="5866" from="wi_V_16" to="sext_ln1319_16" fromId="174" toId="929">
</dataflow>
<dataflow id="5867" from="sext_ln1319_16" to="r_V_145" fromId="929" toId="930">
</dataflow>
<dataflow id="5868" from="sext_ln1317_16" to="r_V_145" fromId="928" toId="930">
</dataflow>
<dataflow id="5869" from="di_V_17" to="sext_ln1317_17" fromId="175" toId="931">
</dataflow>
<dataflow id="5870" from="wi_V_17" to="sext_ln1319_17" fromId="176" toId="932">
</dataflow>
<dataflow id="5871" from="sext_ln1319_17" to="r_V_146" fromId="932" toId="933">
</dataflow>
<dataflow id="5872" from="sext_ln1317_17" to="r_V_146" fromId="931" toId="933">
</dataflow>
<dataflow id="5873" from="overflow_21" to="select_ln392_31" fromId="887" toId="934">
</dataflow>
<dataflow id="5874" from="StgValue_4401" to="select_ln392_31" fromId="4401" toId="934">
</dataflow>
<dataflow id="5875" from="StgValue_4403" to="select_ln392_31" fromId="4403" toId="934">
</dataflow>
<dataflow id="5876" from="or_ln392_10" to="tp_V_32" fromId="892" toId="935">
</dataflow>
<dataflow id="5877" from="select_ln392_31" to="tp_V_32" fromId="934" toId="935">
</dataflow>
<dataflow id="5878" from="tp_V_31" to="tp_V_32" fromId="869" toId="935">
</dataflow>
<dataflow id="5879" from="sum_V_20" to="sext_ln859_20" fromId="861" toId="936">
</dataflow>
<dataflow id="5880" from="tp_V_32" to="sext_ln859_21" fromId="935" toId="937">
</dataflow>
<dataflow id="5881" from="sext_ln859_21" to="ret_V_10" fromId="937" toId="938">
</dataflow>
<dataflow id="5882" from="sext_ln859_20" to="ret_V_10" fromId="936" toId="938">
</dataflow>
<dataflow id="5883" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_64" fromId="4412" toId="939">
</dataflow>
<dataflow id="5884" from="ret_V_10" to="p_Result_64" fromId="938" toId="939">
</dataflow>
<dataflow id="5885" from="StgValue_3823" to="p_Result_64" fromId="3823" toId="939">
</dataflow>
<dataflow id="5886" from="tp_V_32" to="sum_V_21" fromId="935" toId="940">
</dataflow>
<dataflow id="5887" from="sum_V_20" to="sum_V_21" fromId="861" toId="940">
</dataflow>
<dataflow id="5888" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_65" fromId="4150" toId="941">
</dataflow>
<dataflow id="5889" from="sum_V_21" to="p_Result_65" fromId="940" toId="941">
</dataflow>
<dataflow id="5890" from="StgValue_4153" to="p_Result_65" fromId="4153" toId="941">
</dataflow>
<dataflow id="5891" from="p_Result_64" to="xor_ln941_33" fromId="939" toId="942">
</dataflow>
<dataflow id="5892" from="StgValue_4156" to="xor_ln941_33" fromId="4156" toId="942">
</dataflow>
<dataflow id="5893" from="p_Result_65" to="overflow_22" fromId="941" toId="943">
</dataflow>
<dataflow id="5894" from="xor_ln941_33" to="overflow_22" fromId="942" toId="943">
</dataflow>
<dataflow id="5895" from="p_Result_64" to="xor_ln348_11" fromId="939" toId="944">
</dataflow>
<dataflow id="5896" from="p_Result_65" to="xor_ln348_11" fromId="941" toId="944">
</dataflow>
<dataflow id="5897" from="overflow_22" to="select_ln392_33" fromId="943" toId="945">
</dataflow>
<dataflow id="5898" from="StgValue_4401" to="select_ln392_33" fromId="4401" toId="945">
</dataflow>
<dataflow id="5899" from="StgValue_4403" to="select_ln392_33" fromId="4403" toId="945">
</dataflow>
<dataflow id="5900" from="xor_ln348_11" to="sum_V_22" fromId="944" toId="946">
</dataflow>
<dataflow id="5901" from="select_ln392_33" to="sum_V_22" fromId="945" toId="946">
</dataflow>
<dataflow id="5902" from="sum_V_21" to="sum_V_22" fromId="940" toId="946">
</dataflow>
<dataflow id="5903" from="overflow_23" to="select_ln392_34" fromId="918" toId="947">
</dataflow>
<dataflow id="5904" from="StgValue_4401" to="select_ln392_34" fromId="4401" toId="947">
</dataflow>
<dataflow id="5905" from="StgValue_4403" to="select_ln392_34" fromId="4403" toId="947">
</dataflow>
<dataflow id="5906" from="or_ln392_11" to="tp_V_35" fromId="923" toId="948">
</dataflow>
<dataflow id="5907" from="select_ln392_34" to="tp_V_35" fromId="947" toId="948">
</dataflow>
<dataflow id="5908" from="tp_V_34" to="tp_V_35" fromId="900" toId="948">
</dataflow>
<dataflow id="5909" from="sum_V_22" to="sext_ln859_22" fromId="946" toId="949">
</dataflow>
<dataflow id="5910" from="tp_V_35" to="sext_ln859_23" fromId="948" toId="950">
</dataflow>
<dataflow id="5911" from="sext_ln859_23" to="ret_V_11" fromId="950" toId="951">
</dataflow>
<dataflow id="5912" from="sext_ln859_22" to="ret_V_11" fromId="949" toId="951">
</dataflow>
<dataflow id="5913" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_69" fromId="4412" toId="952">
</dataflow>
<dataflow id="5914" from="ret_V_11" to="p_Result_69" fromId="951" toId="952">
</dataflow>
<dataflow id="5915" from="StgValue_3823" to="p_Result_69" fromId="3823" toId="952">
</dataflow>
<dataflow id="5916" from="tp_V_35" to="sum_V_23" fromId="948" toId="953">
</dataflow>
<dataflow id="5917" from="sum_V_22" to="sum_V_23" fromId="946" toId="953">
</dataflow>
<dataflow id="5918" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_70" fromId="4150" toId="954">
</dataflow>
<dataflow id="5919" from="sum_V_23" to="p_Result_70" fromId="953" toId="954">
</dataflow>
<dataflow id="5920" from="StgValue_4153" to="p_Result_70" fromId="4153" toId="954">
</dataflow>
<dataflow id="5921" from="p_Result_69" to="xor_ln941_36" fromId="952" toId="955">
</dataflow>
<dataflow id="5922" from="StgValue_4156" to="xor_ln941_36" fromId="4156" toId="955">
</dataflow>
<dataflow id="5923" from="p_Result_70" to="overflow_24" fromId="954" toId="956">
</dataflow>
<dataflow id="5924" from="xor_ln941_36" to="overflow_24" fromId="955" toId="956">
</dataflow>
<dataflow id="5925" from="p_Result_69" to="xor_ln348_12" fromId="952" toId="957">
</dataflow>
<dataflow id="5926" from="p_Result_70" to="xor_ln348_12" fromId="954" toId="957">
</dataflow>
<dataflow id="5927" from="overflow_24" to="select_ln392_36" fromId="956" toId="958">
</dataflow>
<dataflow id="5928" from="StgValue_4401" to="select_ln392_36" fromId="4401" toId="958">
</dataflow>
<dataflow id="5929" from="StgValue_4403" to="select_ln392_36" fromId="4403" toId="958">
</dataflow>
<dataflow id="5930" from="xor_ln348_12" to="sum_V_24" fromId="957" toId="959">
</dataflow>
<dataflow id="5931" from="select_ln392_36" to="sum_V_24" fromId="958" toId="959">
</dataflow>
<dataflow id="5932" from="sum_V_23" to="sum_V_24" fromId="953" toId="959">
</dataflow>
<dataflow id="5933" from="sext_ln1319_12" to="r_V_141" fromId="677" toId="960">
</dataflow>
<dataflow id="5934" from="sext_ln1317_12" to="r_V_141" fromId="676" toId="960">
</dataflow>
<dataflow id="5935" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="961">
</dataflow>
<dataflow id="5936" from="r_V_141" to="specfucore_ln1319" fromId="960" toId="961">
</dataflow>
<dataflow id="5937" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="961">
</dataflow>
<dataflow id="5938" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="961">
</dataflow>
<dataflow id="5939" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="961">
</dataflow>
<dataflow id="5940" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_71" fromId="4129" toId="962">
</dataflow>
<dataflow id="5941" from="r_V_141" to="p_Result_71" fromId="960" toId="962">
</dataflow>
<dataflow id="5942" from="StgValue_3825" to="p_Result_71" fromId="3825" toId="962">
</dataflow>
<dataflow id="5943" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_36" fromId="4133" toId="963">
</dataflow>
<dataflow id="5944" from="r_V_141" to="tp_V_36" fromId="960" toId="963">
</dataflow>
<dataflow id="5945" from="StgValue_4136" to="tp_V_36" fromId="4136" toId="963">
</dataflow>
<dataflow id="5946" from="StgValue_4138" to="tp_V_36" fromId="4138" toId="963">
</dataflow>
<dataflow id="5947" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_72" fromId="4129" toId="964">
</dataflow>
<dataflow id="5948" from="r_V_141" to="p_Result_72" fromId="960" toId="964">
</dataflow>
<dataflow id="5949" from="StgValue_4138" to="p_Result_72" fromId="4138" toId="964">
</dataflow>
<dataflow id="5950" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_91" fromId="4129" toId="965">
</dataflow>
<dataflow id="5951" from="r_V_141" to="tmp_91" fromId="960" toId="965">
</dataflow>
<dataflow id="5952" from="StgValue_4145" to="tmp_91" fromId="4145" toId="965">
</dataflow>
<dataflow id="5953" from="tmp_91" to="zext_ln423_12" fromId="965" toId="966">
</dataflow>
<dataflow id="5954" from="zext_ln423_12" to="tp_V_37" fromId="966" toId="967">
</dataflow>
<dataflow id="5955" from="tp_V_36" to="tp_V_37" fromId="963" toId="967">
</dataflow>
<dataflow id="5956" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_73" fromId="4150" toId="968">
</dataflow>
<dataflow id="5957" from="tp_V_37" to="p_Result_73" fromId="967" toId="968">
</dataflow>
<dataflow id="5958" from="StgValue_4153" to="p_Result_73" fromId="4153" toId="968">
</dataflow>
<dataflow id="5959" from="p_Result_73" to="xor_ln942_24" fromId="968" toId="969">
</dataflow>
<dataflow id="5960" from="StgValue_4156" to="xor_ln942_24" fromId="4156" toId="969">
</dataflow>
<dataflow id="5961" from="p_Result_72" to="carry_25" fromId="964" toId="970">
</dataflow>
<dataflow id="5962" from="xor_ln942_24" to="carry_25" fromId="969" toId="970">
</dataflow>
<dataflow id="5963" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_222" fromId="4160" toId="971">
</dataflow>
<dataflow id="5964" from="r_V_141" to="tmp_222" fromId="960" toId="971">
</dataflow>
<dataflow id="5965" from="StgValue_4163" to="tmp_222" fromId="4163" toId="971">
</dataflow>
<dataflow id="5966" from="StgValue_3825" to="tmp_222" fromId="3825" toId="971">
</dataflow>
<dataflow id="5967" from="tmp_222" to="Range2_all_ones_12" fromId="971" toId="972">
</dataflow>
<dataflow id="5968" from="StgValue_4167" to="Range2_all_ones_12" fromId="4167" toId="972">
</dataflow>
<dataflow id="5969" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_223" fromId="4169" toId="973">
</dataflow>
<dataflow id="5970" from="r_V_141" to="tmp_223" fromId="960" toId="973">
</dataflow>
<dataflow id="5971" from="StgValue_4172" to="tmp_223" fromId="4172" toId="973">
</dataflow>
<dataflow id="5972" from="StgValue_3825" to="tmp_223" fromId="3825" toId="973">
</dataflow>
<dataflow id="5973" from="tmp_223" to="Range1_all_ones_24" fromId="973" toId="974">
</dataflow>
<dataflow id="5974" from="StgValue_4176" to="Range1_all_ones_24" fromId="4176" toId="974">
</dataflow>
<dataflow id="5975" from="tmp_223" to="Range1_all_zeros_12" fromId="973" toId="975">
</dataflow>
<dataflow id="5976" from="StgValue_4179" to="Range1_all_zeros_12" fromId="4179" toId="975">
</dataflow>
<dataflow id="5977" from="carry_25" to="deleted_zeros_12" fromId="970" toId="976">
</dataflow>
<dataflow id="5978" from="Range1_all_ones_24" to="deleted_zeros_12" fromId="974" toId="976">
</dataflow>
<dataflow id="5979" from="Range1_all_zeros_12" to="deleted_zeros_12" fromId="975" toId="976">
</dataflow>
<dataflow id="5980" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_93" fromId="4129" toId="977">
</dataflow>
<dataflow id="5981" from="r_V_141" to="tmp_93" fromId="960" toId="977">
</dataflow>
<dataflow id="5982" from="StgValue_4172" to="tmp_93" fromId="4172" toId="977">
</dataflow>
<dataflow id="5983" from="tmp_93" to="xor_ln936_12" fromId="977" toId="978">
</dataflow>
<dataflow id="5984" from="StgValue_4156" to="xor_ln936_12" fromId="4156" toId="978">
</dataflow>
<dataflow id="5985" from="Range2_all_ones_12" to="and_ln936_12" fromId="972" toId="979">
</dataflow>
<dataflow id="5986" from="xor_ln936_12" to="and_ln936_12" fromId="978" toId="979">
</dataflow>
<dataflow id="5987" from="carry_25" to="deleted_ones_24" fromId="970" toId="980">
</dataflow>
<dataflow id="5988" from="and_ln936_12" to="deleted_ones_24" fromId="979" toId="980">
</dataflow>
<dataflow id="5989" from="Range1_all_ones_24" to="deleted_ones_24" fromId="974" toId="980">
</dataflow>
<dataflow id="5990" from="carry_25" to="and_ln937_12" fromId="970" toId="981">
</dataflow>
<dataflow id="5991" from="Range1_all_ones_24" to="and_ln937_12" fromId="974" toId="981">
</dataflow>
<dataflow id="5992" from="deleted_zeros_12" to="xor_ln941_37" fromId="976" toId="982">
</dataflow>
<dataflow id="5993" from="StgValue_4156" to="xor_ln941_37" fromId="4156" toId="982">
</dataflow>
<dataflow id="5994" from="p_Result_73" to="or_ln941_12" fromId="968" toId="983">
</dataflow>
<dataflow id="5995" from="xor_ln941_37" to="or_ln941_12" fromId="982" toId="983">
</dataflow>
<dataflow id="5996" from="p_Result_71" to="xor_ln941_38" fromId="962" toId="984">
</dataflow>
<dataflow id="5997" from="StgValue_4156" to="xor_ln941_38" fromId="4156" toId="984">
</dataflow>
<dataflow id="5998" from="or_ln941_12" to="overflow_25" fromId="983" toId="985">
</dataflow>
<dataflow id="5999" from="xor_ln941_38" to="overflow_25" fromId="984" toId="985">
</dataflow>
<dataflow id="6000" from="deleted_ones_24" to="xor_ln942_25" fromId="980" toId="986">
</dataflow>
<dataflow id="6001" from="StgValue_4156" to="xor_ln942_25" fromId="4156" toId="986">
</dataflow>
<dataflow id="6002" from="xor_ln942_24" to="or_ln942_12" fromId="969" toId="987">
</dataflow>
<dataflow id="6003" from="xor_ln942_25" to="or_ln942_12" fromId="986" toId="987">
</dataflow>
<dataflow id="6004" from="and_ln937_12" to="xor_ln942_140" fromId="981" toId="988">
</dataflow>
<dataflow id="6005" from="or_ln942_12" to="xor_ln942_140" fromId="987" toId="988">
</dataflow>
<dataflow id="6006" from="xor_ln942_140" to="underflow_12" fromId="988" toId="989">
</dataflow>
<dataflow id="6007" from="p_Result_71" to="underflow_12" fromId="962" toId="989">
</dataflow>
<dataflow id="6008" from="overflow_25" to="or_ln392_12" fromId="985" toId="990">
</dataflow>
<dataflow id="6009" from="underflow_12" to="or_ln392_12" fromId="989" toId="990">
</dataflow>
<dataflow id="6010" from="sext_ln1319_13" to="r_V_142" fromId="680" toId="991">
</dataflow>
<dataflow id="6011" from="sext_ln1317_13" to="r_V_142" fromId="679" toId="991">
</dataflow>
<dataflow id="6012" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="992">
</dataflow>
<dataflow id="6013" from="r_V_142" to="specfucore_ln1319" fromId="991" toId="992">
</dataflow>
<dataflow id="6014" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="992">
</dataflow>
<dataflow id="6015" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="992">
</dataflow>
<dataflow id="6016" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="992">
</dataflow>
<dataflow id="6017" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_76" fromId="4129" toId="993">
</dataflow>
<dataflow id="6018" from="r_V_142" to="p_Result_76" fromId="991" toId="993">
</dataflow>
<dataflow id="6019" from="StgValue_3825" to="p_Result_76" fromId="3825" toId="993">
</dataflow>
<dataflow id="6020" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_39" fromId="4133" toId="994">
</dataflow>
<dataflow id="6021" from="r_V_142" to="tp_V_39" fromId="991" toId="994">
</dataflow>
<dataflow id="6022" from="StgValue_4136" to="tp_V_39" fromId="4136" toId="994">
</dataflow>
<dataflow id="6023" from="StgValue_4138" to="tp_V_39" fromId="4138" toId="994">
</dataflow>
<dataflow id="6024" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_77" fromId="4129" toId="995">
</dataflow>
<dataflow id="6025" from="r_V_142" to="p_Result_77" fromId="991" toId="995">
</dataflow>
<dataflow id="6026" from="StgValue_4138" to="p_Result_77" fromId="4138" toId="995">
</dataflow>
<dataflow id="6027" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_98" fromId="4129" toId="996">
</dataflow>
<dataflow id="6028" from="r_V_142" to="tmp_98" fromId="991" toId="996">
</dataflow>
<dataflow id="6029" from="StgValue_4145" to="tmp_98" fromId="4145" toId="996">
</dataflow>
<dataflow id="6030" from="tmp_98" to="zext_ln423_13" fromId="996" toId="997">
</dataflow>
<dataflow id="6031" from="zext_ln423_13" to="tp_V_40" fromId="997" toId="998">
</dataflow>
<dataflow id="6032" from="tp_V_39" to="tp_V_40" fromId="994" toId="998">
</dataflow>
<dataflow id="6033" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_78" fromId="4150" toId="999">
</dataflow>
<dataflow id="6034" from="tp_V_40" to="p_Result_78" fromId="998" toId="999">
</dataflow>
<dataflow id="6035" from="StgValue_4153" to="p_Result_78" fromId="4153" toId="999">
</dataflow>
<dataflow id="6036" from="p_Result_78" to="xor_ln942_26" fromId="999" toId="1000">
</dataflow>
<dataflow id="6037" from="StgValue_4156" to="xor_ln942_26" fromId="4156" toId="1000">
</dataflow>
<dataflow id="6038" from="p_Result_77" to="carry_27" fromId="995" toId="1001">
</dataflow>
<dataflow id="6039" from="xor_ln942_26" to="carry_27" fromId="1000" toId="1001">
</dataflow>
<dataflow id="6040" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_224" fromId="4160" toId="1002">
</dataflow>
<dataflow id="6041" from="r_V_142" to="tmp_224" fromId="991" toId="1002">
</dataflow>
<dataflow id="6042" from="StgValue_4163" to="tmp_224" fromId="4163" toId="1002">
</dataflow>
<dataflow id="6043" from="StgValue_3825" to="tmp_224" fromId="3825" toId="1002">
</dataflow>
<dataflow id="6044" from="tmp_224" to="Range2_all_ones_13" fromId="1002" toId="1003">
</dataflow>
<dataflow id="6045" from="StgValue_4167" to="Range2_all_ones_13" fromId="4167" toId="1003">
</dataflow>
<dataflow id="6046" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_225" fromId="4169" toId="1004">
</dataflow>
<dataflow id="6047" from="r_V_142" to="tmp_225" fromId="991" toId="1004">
</dataflow>
<dataflow id="6048" from="StgValue_4172" to="tmp_225" fromId="4172" toId="1004">
</dataflow>
<dataflow id="6049" from="StgValue_3825" to="tmp_225" fromId="3825" toId="1004">
</dataflow>
<dataflow id="6050" from="tmp_225" to="Range1_all_ones_26" fromId="1004" toId="1005">
</dataflow>
<dataflow id="6051" from="StgValue_4176" to="Range1_all_ones_26" fromId="4176" toId="1005">
</dataflow>
<dataflow id="6052" from="tmp_225" to="Range1_all_zeros_13" fromId="1004" toId="1006">
</dataflow>
<dataflow id="6053" from="StgValue_4179" to="Range1_all_zeros_13" fromId="4179" toId="1006">
</dataflow>
<dataflow id="6054" from="carry_27" to="deleted_zeros_13" fromId="1001" toId="1007">
</dataflow>
<dataflow id="6055" from="Range1_all_ones_26" to="deleted_zeros_13" fromId="1005" toId="1007">
</dataflow>
<dataflow id="6056" from="Range1_all_zeros_13" to="deleted_zeros_13" fromId="1006" toId="1007">
</dataflow>
<dataflow id="6057" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_100" fromId="4129" toId="1008">
</dataflow>
<dataflow id="6058" from="r_V_142" to="tmp_100" fromId="991" toId="1008">
</dataflow>
<dataflow id="6059" from="StgValue_4172" to="tmp_100" fromId="4172" toId="1008">
</dataflow>
<dataflow id="6060" from="tmp_100" to="xor_ln936_13" fromId="1008" toId="1009">
</dataflow>
<dataflow id="6061" from="StgValue_4156" to="xor_ln936_13" fromId="4156" toId="1009">
</dataflow>
<dataflow id="6062" from="Range2_all_ones_13" to="and_ln936_13" fromId="1003" toId="1010">
</dataflow>
<dataflow id="6063" from="xor_ln936_13" to="and_ln936_13" fromId="1009" toId="1010">
</dataflow>
<dataflow id="6064" from="carry_27" to="deleted_ones_26" fromId="1001" toId="1011">
</dataflow>
<dataflow id="6065" from="and_ln936_13" to="deleted_ones_26" fromId="1010" toId="1011">
</dataflow>
<dataflow id="6066" from="Range1_all_ones_26" to="deleted_ones_26" fromId="1005" toId="1011">
</dataflow>
<dataflow id="6067" from="carry_27" to="and_ln937_13" fromId="1001" toId="1012">
</dataflow>
<dataflow id="6068" from="Range1_all_ones_26" to="and_ln937_13" fromId="1005" toId="1012">
</dataflow>
<dataflow id="6069" from="deleted_zeros_13" to="xor_ln941_40" fromId="1007" toId="1013">
</dataflow>
<dataflow id="6070" from="StgValue_4156" to="xor_ln941_40" fromId="4156" toId="1013">
</dataflow>
<dataflow id="6071" from="p_Result_78" to="or_ln941_13" fromId="999" toId="1014">
</dataflow>
<dataflow id="6072" from="xor_ln941_40" to="or_ln941_13" fromId="1013" toId="1014">
</dataflow>
<dataflow id="6073" from="p_Result_76" to="xor_ln941_41" fromId="993" toId="1015">
</dataflow>
<dataflow id="6074" from="StgValue_4156" to="xor_ln941_41" fromId="4156" toId="1015">
</dataflow>
<dataflow id="6075" from="or_ln941_13" to="overflow_27" fromId="1014" toId="1016">
</dataflow>
<dataflow id="6076" from="xor_ln941_41" to="overflow_27" fromId="1015" toId="1016">
</dataflow>
<dataflow id="6077" from="deleted_ones_26" to="xor_ln942_27" fromId="1011" toId="1017">
</dataflow>
<dataflow id="6078" from="StgValue_4156" to="xor_ln942_27" fromId="4156" toId="1017">
</dataflow>
<dataflow id="6079" from="xor_ln942_26" to="or_ln942_13" fromId="1000" toId="1018">
</dataflow>
<dataflow id="6080" from="xor_ln942_27" to="or_ln942_13" fromId="1017" toId="1018">
</dataflow>
<dataflow id="6081" from="and_ln937_13" to="xor_ln942_141" fromId="1012" toId="1019">
</dataflow>
<dataflow id="6082" from="or_ln942_13" to="xor_ln942_141" fromId="1018" toId="1019">
</dataflow>
<dataflow id="6083" from="xor_ln942_141" to="underflow_13" fromId="1019" toId="1020">
</dataflow>
<dataflow id="6084" from="p_Result_76" to="underflow_13" fromId="993" toId="1020">
</dataflow>
<dataflow id="6085" from="overflow_27" to="or_ln392_13" fromId="1016" toId="1021">
</dataflow>
<dataflow id="6086" from="underflow_13" to="or_ln392_13" fromId="1020" toId="1021">
</dataflow>
<dataflow id="6087" from="sext_ln1319_14" to="r_V_143" fromId="811" toId="1022">
</dataflow>
<dataflow id="6088" from="sext_ln1317_14" to="r_V_143" fromId="810" toId="1022">
</dataflow>
<dataflow id="6089" from="sext_ln1319_15" to="r_V_144" fromId="814" toId="1023">
</dataflow>
<dataflow id="6090" from="sext_ln1317_15" to="r_V_144" fromId="813" toId="1023">
</dataflow>
<dataflow id="6091" from="sext_ln1319_16" to="r_V_145" fromId="929" toId="1024">
</dataflow>
<dataflow id="6092" from="sext_ln1317_16" to="r_V_145" fromId="928" toId="1024">
</dataflow>
<dataflow id="6093" from="sext_ln1319_17" to="r_V_146" fromId="932" toId="1025">
</dataflow>
<dataflow id="6094" from="sext_ln1317_17" to="r_V_146" fromId="931" toId="1025">
</dataflow>
<dataflow id="6095" from="di_V_18" to="sext_ln1317_18" fromId="177" toId="1026">
</dataflow>
<dataflow id="6096" from="wi_V_18" to="sext_ln1319_18" fromId="178" toId="1027">
</dataflow>
<dataflow id="6097" from="sext_ln1319_18" to="r_V_147" fromId="1027" toId="1028">
</dataflow>
<dataflow id="6098" from="sext_ln1317_18" to="r_V_147" fromId="1026" toId="1028">
</dataflow>
<dataflow id="6099" from="di_V_19" to="sext_ln1317_19" fromId="179" toId="1029">
</dataflow>
<dataflow id="6100" from="wi_V_19" to="sext_ln1319_19" fromId="180" toId="1030">
</dataflow>
<dataflow id="6101" from="sext_ln1319_19" to="r_V_148" fromId="1030" toId="1031">
</dataflow>
<dataflow id="6102" from="sext_ln1317_19" to="r_V_148" fromId="1029" toId="1031">
</dataflow>
<dataflow id="6103" from="overflow_25" to="select_ln392_37" fromId="985" toId="1032">
</dataflow>
<dataflow id="6104" from="StgValue_4401" to="select_ln392_37" fromId="4401" toId="1032">
</dataflow>
<dataflow id="6105" from="StgValue_4403" to="select_ln392_37" fromId="4403" toId="1032">
</dataflow>
<dataflow id="6106" from="or_ln392_12" to="tp_V_38" fromId="990" toId="1033">
</dataflow>
<dataflow id="6107" from="select_ln392_37" to="tp_V_38" fromId="1032" toId="1033">
</dataflow>
<dataflow id="6108" from="tp_V_37" to="tp_V_38" fromId="967" toId="1033">
</dataflow>
<dataflow id="6109" from="sum_V_24" to="sext_ln859_24" fromId="959" toId="1034">
</dataflow>
<dataflow id="6110" from="tp_V_38" to="sext_ln859_25" fromId="1033" toId="1035">
</dataflow>
<dataflow id="6111" from="sext_ln859_25" to="ret_V_12" fromId="1035" toId="1036">
</dataflow>
<dataflow id="6112" from="sext_ln859_24" to="ret_V_12" fromId="1034" toId="1036">
</dataflow>
<dataflow id="6113" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_74" fromId="4412" toId="1037">
</dataflow>
<dataflow id="6114" from="ret_V_12" to="p_Result_74" fromId="1036" toId="1037">
</dataflow>
<dataflow id="6115" from="StgValue_3823" to="p_Result_74" fromId="3823" toId="1037">
</dataflow>
<dataflow id="6116" from="tp_V_38" to="sum_V_25" fromId="1033" toId="1038">
</dataflow>
<dataflow id="6117" from="sum_V_24" to="sum_V_25" fromId="959" toId="1038">
</dataflow>
<dataflow id="6118" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_75" fromId="4150" toId="1039">
</dataflow>
<dataflow id="6119" from="sum_V_25" to="p_Result_75" fromId="1038" toId="1039">
</dataflow>
<dataflow id="6120" from="StgValue_4153" to="p_Result_75" fromId="4153" toId="1039">
</dataflow>
<dataflow id="6121" from="p_Result_74" to="xor_ln941_39" fromId="1037" toId="1040">
</dataflow>
<dataflow id="6122" from="StgValue_4156" to="xor_ln941_39" fromId="4156" toId="1040">
</dataflow>
<dataflow id="6123" from="p_Result_75" to="overflow_26" fromId="1039" toId="1041">
</dataflow>
<dataflow id="6124" from="xor_ln941_39" to="overflow_26" fromId="1040" toId="1041">
</dataflow>
<dataflow id="6125" from="p_Result_74" to="xor_ln348_13" fromId="1037" toId="1042">
</dataflow>
<dataflow id="6126" from="p_Result_75" to="xor_ln348_13" fromId="1039" toId="1042">
</dataflow>
<dataflow id="6127" from="overflow_26" to="select_ln392_39" fromId="1041" toId="1043">
</dataflow>
<dataflow id="6128" from="StgValue_4401" to="select_ln392_39" fromId="4401" toId="1043">
</dataflow>
<dataflow id="6129" from="StgValue_4403" to="select_ln392_39" fromId="4403" toId="1043">
</dataflow>
<dataflow id="6130" from="xor_ln348_13" to="sum_V_26" fromId="1042" toId="1044">
</dataflow>
<dataflow id="6131" from="select_ln392_39" to="sum_V_26" fromId="1043" toId="1044">
</dataflow>
<dataflow id="6132" from="sum_V_25" to="sum_V_26" fromId="1038" toId="1044">
</dataflow>
<dataflow id="6133" from="overflow_27" to="select_ln392_40" fromId="1016" toId="1045">
</dataflow>
<dataflow id="6134" from="StgValue_4401" to="select_ln392_40" fromId="4401" toId="1045">
</dataflow>
<dataflow id="6135" from="StgValue_4403" to="select_ln392_40" fromId="4403" toId="1045">
</dataflow>
<dataflow id="6136" from="or_ln392_13" to="tp_V_41" fromId="1021" toId="1046">
</dataflow>
<dataflow id="6137" from="select_ln392_40" to="tp_V_41" fromId="1045" toId="1046">
</dataflow>
<dataflow id="6138" from="tp_V_40" to="tp_V_41" fromId="998" toId="1046">
</dataflow>
<dataflow id="6139" from="sum_V_26" to="sext_ln859_26" fromId="1044" toId="1047">
</dataflow>
<dataflow id="6140" from="tp_V_41" to="sext_ln859_27" fromId="1046" toId="1048">
</dataflow>
<dataflow id="6141" from="sext_ln859_27" to="ret_V_13" fromId="1048" toId="1049">
</dataflow>
<dataflow id="6142" from="sext_ln859_26" to="ret_V_13" fromId="1047" toId="1049">
</dataflow>
<dataflow id="6143" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_79" fromId="4412" toId="1050">
</dataflow>
<dataflow id="6144" from="ret_V_13" to="p_Result_79" fromId="1049" toId="1050">
</dataflow>
<dataflow id="6145" from="StgValue_3823" to="p_Result_79" fromId="3823" toId="1050">
</dataflow>
<dataflow id="6146" from="tp_V_41" to="sum_V_27" fromId="1046" toId="1051">
</dataflow>
<dataflow id="6147" from="sum_V_26" to="sum_V_27" fromId="1044" toId="1051">
</dataflow>
<dataflow id="6148" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_80" fromId="4150" toId="1052">
</dataflow>
<dataflow id="6149" from="sum_V_27" to="p_Result_80" fromId="1051" toId="1052">
</dataflow>
<dataflow id="6150" from="StgValue_4153" to="p_Result_80" fromId="4153" toId="1052">
</dataflow>
<dataflow id="6151" from="p_Result_79" to="xor_ln941_42" fromId="1050" toId="1053">
</dataflow>
<dataflow id="6152" from="StgValue_4156" to="xor_ln941_42" fromId="4156" toId="1053">
</dataflow>
<dataflow id="6153" from="p_Result_80" to="overflow_28" fromId="1052" toId="1054">
</dataflow>
<dataflow id="6154" from="xor_ln941_42" to="overflow_28" fromId="1053" toId="1054">
</dataflow>
<dataflow id="6155" from="p_Result_79" to="xor_ln348_14" fromId="1050" toId="1055">
</dataflow>
<dataflow id="6156" from="p_Result_80" to="xor_ln348_14" fromId="1052" toId="1055">
</dataflow>
<dataflow id="6157" from="overflow_28" to="select_ln392_42" fromId="1054" toId="1056">
</dataflow>
<dataflow id="6158" from="StgValue_4401" to="select_ln392_42" fromId="4401" toId="1056">
</dataflow>
<dataflow id="6159" from="StgValue_4403" to="select_ln392_42" fromId="4403" toId="1056">
</dataflow>
<dataflow id="6160" from="xor_ln348_14" to="sum_V_28" fromId="1055" toId="1057">
</dataflow>
<dataflow id="6161" from="select_ln392_42" to="sum_V_28" fromId="1056" toId="1057">
</dataflow>
<dataflow id="6162" from="sum_V_27" to="sum_V_28" fromId="1051" toId="1057">
</dataflow>
<dataflow id="6163" from="sext_ln1319_14" to="r_V_143" fromId="811" toId="1058">
</dataflow>
<dataflow id="6164" from="sext_ln1317_14" to="r_V_143" fromId="810" toId="1058">
</dataflow>
<dataflow id="6165" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1059">
</dataflow>
<dataflow id="6166" from="r_V_143" to="specfucore_ln1319" fromId="1058" toId="1059">
</dataflow>
<dataflow id="6167" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1059">
</dataflow>
<dataflow id="6168" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1059">
</dataflow>
<dataflow id="6169" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1059">
</dataflow>
<dataflow id="6170" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_81" fromId="4129" toId="1060">
</dataflow>
<dataflow id="6171" from="r_V_143" to="p_Result_81" fromId="1058" toId="1060">
</dataflow>
<dataflow id="6172" from="StgValue_3825" to="p_Result_81" fromId="3825" toId="1060">
</dataflow>
<dataflow id="6173" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_42" fromId="4133" toId="1061">
</dataflow>
<dataflow id="6174" from="r_V_143" to="tp_V_42" fromId="1058" toId="1061">
</dataflow>
<dataflow id="6175" from="StgValue_4136" to="tp_V_42" fromId="4136" toId="1061">
</dataflow>
<dataflow id="6176" from="StgValue_4138" to="tp_V_42" fromId="4138" toId="1061">
</dataflow>
<dataflow id="6177" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_82" fromId="4129" toId="1062">
</dataflow>
<dataflow id="6178" from="r_V_143" to="p_Result_82" fromId="1058" toId="1062">
</dataflow>
<dataflow id="6179" from="StgValue_4138" to="p_Result_82" fromId="4138" toId="1062">
</dataflow>
<dataflow id="6180" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_105" fromId="4129" toId="1063">
</dataflow>
<dataflow id="6181" from="r_V_143" to="tmp_105" fromId="1058" toId="1063">
</dataflow>
<dataflow id="6182" from="StgValue_4145" to="tmp_105" fromId="4145" toId="1063">
</dataflow>
<dataflow id="6183" from="tmp_105" to="zext_ln423_14" fromId="1063" toId="1064">
</dataflow>
<dataflow id="6184" from="zext_ln423_14" to="tp_V_43" fromId="1064" toId="1065">
</dataflow>
<dataflow id="6185" from="tp_V_42" to="tp_V_43" fromId="1061" toId="1065">
</dataflow>
<dataflow id="6186" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_83" fromId="4150" toId="1066">
</dataflow>
<dataflow id="6187" from="tp_V_43" to="p_Result_83" fromId="1065" toId="1066">
</dataflow>
<dataflow id="6188" from="StgValue_4153" to="p_Result_83" fromId="4153" toId="1066">
</dataflow>
<dataflow id="6189" from="p_Result_83" to="xor_ln942_28" fromId="1066" toId="1067">
</dataflow>
<dataflow id="6190" from="StgValue_4156" to="xor_ln942_28" fromId="4156" toId="1067">
</dataflow>
<dataflow id="6191" from="p_Result_82" to="carry_29" fromId="1062" toId="1068">
</dataflow>
<dataflow id="6192" from="xor_ln942_28" to="carry_29" fromId="1067" toId="1068">
</dataflow>
<dataflow id="6193" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_226" fromId="4160" toId="1069">
</dataflow>
<dataflow id="6194" from="r_V_143" to="tmp_226" fromId="1058" toId="1069">
</dataflow>
<dataflow id="6195" from="StgValue_4163" to="tmp_226" fromId="4163" toId="1069">
</dataflow>
<dataflow id="6196" from="StgValue_3825" to="tmp_226" fromId="3825" toId="1069">
</dataflow>
<dataflow id="6197" from="tmp_226" to="Range2_all_ones_14" fromId="1069" toId="1070">
</dataflow>
<dataflow id="6198" from="StgValue_4167" to="Range2_all_ones_14" fromId="4167" toId="1070">
</dataflow>
<dataflow id="6199" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_227" fromId="4169" toId="1071">
</dataflow>
<dataflow id="6200" from="r_V_143" to="tmp_227" fromId="1058" toId="1071">
</dataflow>
<dataflow id="6201" from="StgValue_4172" to="tmp_227" fromId="4172" toId="1071">
</dataflow>
<dataflow id="6202" from="StgValue_3825" to="tmp_227" fromId="3825" toId="1071">
</dataflow>
<dataflow id="6203" from="tmp_227" to="Range1_all_ones_28" fromId="1071" toId="1072">
</dataflow>
<dataflow id="6204" from="StgValue_4176" to="Range1_all_ones_28" fromId="4176" toId="1072">
</dataflow>
<dataflow id="6205" from="tmp_227" to="Range1_all_zeros_14" fromId="1071" toId="1073">
</dataflow>
<dataflow id="6206" from="StgValue_4179" to="Range1_all_zeros_14" fromId="4179" toId="1073">
</dataflow>
<dataflow id="6207" from="carry_29" to="deleted_zeros_14" fromId="1068" toId="1074">
</dataflow>
<dataflow id="6208" from="Range1_all_ones_28" to="deleted_zeros_14" fromId="1072" toId="1074">
</dataflow>
<dataflow id="6209" from="Range1_all_zeros_14" to="deleted_zeros_14" fromId="1073" toId="1074">
</dataflow>
<dataflow id="6210" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_107" fromId="4129" toId="1075">
</dataflow>
<dataflow id="6211" from="r_V_143" to="tmp_107" fromId="1058" toId="1075">
</dataflow>
<dataflow id="6212" from="StgValue_4172" to="tmp_107" fromId="4172" toId="1075">
</dataflow>
<dataflow id="6213" from="tmp_107" to="xor_ln936_14" fromId="1075" toId="1076">
</dataflow>
<dataflow id="6214" from="StgValue_4156" to="xor_ln936_14" fromId="4156" toId="1076">
</dataflow>
<dataflow id="6215" from="Range2_all_ones_14" to="and_ln936_14" fromId="1070" toId="1077">
</dataflow>
<dataflow id="6216" from="xor_ln936_14" to="and_ln936_14" fromId="1076" toId="1077">
</dataflow>
<dataflow id="6217" from="carry_29" to="deleted_ones_28" fromId="1068" toId="1078">
</dataflow>
<dataflow id="6218" from="and_ln936_14" to="deleted_ones_28" fromId="1077" toId="1078">
</dataflow>
<dataflow id="6219" from="Range1_all_ones_28" to="deleted_ones_28" fromId="1072" toId="1078">
</dataflow>
<dataflow id="6220" from="carry_29" to="and_ln937_14" fromId="1068" toId="1079">
</dataflow>
<dataflow id="6221" from="Range1_all_ones_28" to="and_ln937_14" fromId="1072" toId="1079">
</dataflow>
<dataflow id="6222" from="deleted_zeros_14" to="xor_ln941_43" fromId="1074" toId="1080">
</dataflow>
<dataflow id="6223" from="StgValue_4156" to="xor_ln941_43" fromId="4156" toId="1080">
</dataflow>
<dataflow id="6224" from="p_Result_83" to="or_ln941_14" fromId="1066" toId="1081">
</dataflow>
<dataflow id="6225" from="xor_ln941_43" to="or_ln941_14" fromId="1080" toId="1081">
</dataflow>
<dataflow id="6226" from="p_Result_81" to="xor_ln941_44" fromId="1060" toId="1082">
</dataflow>
<dataflow id="6227" from="StgValue_4156" to="xor_ln941_44" fromId="4156" toId="1082">
</dataflow>
<dataflow id="6228" from="or_ln941_14" to="overflow_29" fromId="1081" toId="1083">
</dataflow>
<dataflow id="6229" from="xor_ln941_44" to="overflow_29" fromId="1082" toId="1083">
</dataflow>
<dataflow id="6230" from="deleted_ones_28" to="xor_ln942_29" fromId="1078" toId="1084">
</dataflow>
<dataflow id="6231" from="StgValue_4156" to="xor_ln942_29" fromId="4156" toId="1084">
</dataflow>
<dataflow id="6232" from="xor_ln942_28" to="or_ln942_14" fromId="1067" toId="1085">
</dataflow>
<dataflow id="6233" from="xor_ln942_29" to="or_ln942_14" fromId="1084" toId="1085">
</dataflow>
<dataflow id="6234" from="and_ln937_14" to="xor_ln942_142" fromId="1079" toId="1086">
</dataflow>
<dataflow id="6235" from="or_ln942_14" to="xor_ln942_142" fromId="1085" toId="1086">
</dataflow>
<dataflow id="6236" from="xor_ln942_142" to="underflow_14" fromId="1086" toId="1087">
</dataflow>
<dataflow id="6237" from="p_Result_81" to="underflow_14" fromId="1060" toId="1087">
</dataflow>
<dataflow id="6238" from="overflow_29" to="or_ln392_14" fromId="1083" toId="1088">
</dataflow>
<dataflow id="6239" from="underflow_14" to="or_ln392_14" fromId="1087" toId="1088">
</dataflow>
<dataflow id="6240" from="sext_ln1319_15" to="r_V_144" fromId="814" toId="1089">
</dataflow>
<dataflow id="6241" from="sext_ln1317_15" to="r_V_144" fromId="813" toId="1089">
</dataflow>
<dataflow id="6242" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1090">
</dataflow>
<dataflow id="6243" from="r_V_144" to="specfucore_ln1319" fromId="1089" toId="1090">
</dataflow>
<dataflow id="6244" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1090">
</dataflow>
<dataflow id="6245" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1090">
</dataflow>
<dataflow id="6246" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1090">
</dataflow>
<dataflow id="6247" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_86" fromId="4129" toId="1091">
</dataflow>
<dataflow id="6248" from="r_V_144" to="p_Result_86" fromId="1089" toId="1091">
</dataflow>
<dataflow id="6249" from="StgValue_3825" to="p_Result_86" fromId="3825" toId="1091">
</dataflow>
<dataflow id="6250" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_45" fromId="4133" toId="1092">
</dataflow>
<dataflow id="6251" from="r_V_144" to="tp_V_45" fromId="1089" toId="1092">
</dataflow>
<dataflow id="6252" from="StgValue_4136" to="tp_V_45" fromId="4136" toId="1092">
</dataflow>
<dataflow id="6253" from="StgValue_4138" to="tp_V_45" fromId="4138" toId="1092">
</dataflow>
<dataflow id="6254" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_87" fromId="4129" toId="1093">
</dataflow>
<dataflow id="6255" from="r_V_144" to="p_Result_87" fromId="1089" toId="1093">
</dataflow>
<dataflow id="6256" from="StgValue_4138" to="p_Result_87" fromId="4138" toId="1093">
</dataflow>
<dataflow id="6257" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_112" fromId="4129" toId="1094">
</dataflow>
<dataflow id="6258" from="r_V_144" to="tmp_112" fromId="1089" toId="1094">
</dataflow>
<dataflow id="6259" from="StgValue_4145" to="tmp_112" fromId="4145" toId="1094">
</dataflow>
<dataflow id="6260" from="tmp_112" to="zext_ln423_15" fromId="1094" toId="1095">
</dataflow>
<dataflow id="6261" from="zext_ln423_15" to="tp_V_46" fromId="1095" toId="1096">
</dataflow>
<dataflow id="6262" from="tp_V_45" to="tp_V_46" fromId="1092" toId="1096">
</dataflow>
<dataflow id="6263" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_88" fromId="4150" toId="1097">
</dataflow>
<dataflow id="6264" from="tp_V_46" to="p_Result_88" fromId="1096" toId="1097">
</dataflow>
<dataflow id="6265" from="StgValue_4153" to="p_Result_88" fromId="4153" toId="1097">
</dataflow>
<dataflow id="6266" from="p_Result_88" to="xor_ln942_30" fromId="1097" toId="1098">
</dataflow>
<dataflow id="6267" from="StgValue_4156" to="xor_ln942_30" fromId="4156" toId="1098">
</dataflow>
<dataflow id="6268" from="p_Result_87" to="carry_31" fromId="1093" toId="1099">
</dataflow>
<dataflow id="6269" from="xor_ln942_30" to="carry_31" fromId="1098" toId="1099">
</dataflow>
<dataflow id="6270" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_228" fromId="4160" toId="1100">
</dataflow>
<dataflow id="6271" from="r_V_144" to="tmp_228" fromId="1089" toId="1100">
</dataflow>
<dataflow id="6272" from="StgValue_4163" to="tmp_228" fromId="4163" toId="1100">
</dataflow>
<dataflow id="6273" from="StgValue_3825" to="tmp_228" fromId="3825" toId="1100">
</dataflow>
<dataflow id="6274" from="tmp_228" to="Range2_all_ones_15" fromId="1100" toId="1101">
</dataflow>
<dataflow id="6275" from="StgValue_4167" to="Range2_all_ones_15" fromId="4167" toId="1101">
</dataflow>
<dataflow id="6276" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_229" fromId="4169" toId="1102">
</dataflow>
<dataflow id="6277" from="r_V_144" to="tmp_229" fromId="1089" toId="1102">
</dataflow>
<dataflow id="6278" from="StgValue_4172" to="tmp_229" fromId="4172" toId="1102">
</dataflow>
<dataflow id="6279" from="StgValue_3825" to="tmp_229" fromId="3825" toId="1102">
</dataflow>
<dataflow id="6280" from="tmp_229" to="Range1_all_ones_30" fromId="1102" toId="1103">
</dataflow>
<dataflow id="6281" from="StgValue_4176" to="Range1_all_ones_30" fromId="4176" toId="1103">
</dataflow>
<dataflow id="6282" from="tmp_229" to="Range1_all_zeros_15" fromId="1102" toId="1104">
</dataflow>
<dataflow id="6283" from="StgValue_4179" to="Range1_all_zeros_15" fromId="4179" toId="1104">
</dataflow>
<dataflow id="6284" from="carry_31" to="deleted_zeros_15" fromId="1099" toId="1105">
</dataflow>
<dataflow id="6285" from="Range1_all_ones_30" to="deleted_zeros_15" fromId="1103" toId="1105">
</dataflow>
<dataflow id="6286" from="Range1_all_zeros_15" to="deleted_zeros_15" fromId="1104" toId="1105">
</dataflow>
<dataflow id="6287" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_114" fromId="4129" toId="1106">
</dataflow>
<dataflow id="6288" from="r_V_144" to="tmp_114" fromId="1089" toId="1106">
</dataflow>
<dataflow id="6289" from="StgValue_4172" to="tmp_114" fromId="4172" toId="1106">
</dataflow>
<dataflow id="6290" from="tmp_114" to="xor_ln936_15" fromId="1106" toId="1107">
</dataflow>
<dataflow id="6291" from="StgValue_4156" to="xor_ln936_15" fromId="4156" toId="1107">
</dataflow>
<dataflow id="6292" from="Range2_all_ones_15" to="and_ln936_15" fromId="1101" toId="1108">
</dataflow>
<dataflow id="6293" from="xor_ln936_15" to="and_ln936_15" fromId="1107" toId="1108">
</dataflow>
<dataflow id="6294" from="carry_31" to="deleted_ones_30" fromId="1099" toId="1109">
</dataflow>
<dataflow id="6295" from="and_ln936_15" to="deleted_ones_30" fromId="1108" toId="1109">
</dataflow>
<dataflow id="6296" from="Range1_all_ones_30" to="deleted_ones_30" fromId="1103" toId="1109">
</dataflow>
<dataflow id="6297" from="carry_31" to="and_ln937_15" fromId="1099" toId="1110">
</dataflow>
<dataflow id="6298" from="Range1_all_ones_30" to="and_ln937_15" fromId="1103" toId="1110">
</dataflow>
<dataflow id="6299" from="deleted_zeros_15" to="xor_ln941_46" fromId="1105" toId="1111">
</dataflow>
<dataflow id="6300" from="StgValue_4156" to="xor_ln941_46" fromId="4156" toId="1111">
</dataflow>
<dataflow id="6301" from="p_Result_88" to="or_ln941_15" fromId="1097" toId="1112">
</dataflow>
<dataflow id="6302" from="xor_ln941_46" to="or_ln941_15" fromId="1111" toId="1112">
</dataflow>
<dataflow id="6303" from="p_Result_86" to="xor_ln941_47" fromId="1091" toId="1113">
</dataflow>
<dataflow id="6304" from="StgValue_4156" to="xor_ln941_47" fromId="4156" toId="1113">
</dataflow>
<dataflow id="6305" from="or_ln941_15" to="overflow_31" fromId="1112" toId="1114">
</dataflow>
<dataflow id="6306" from="xor_ln941_47" to="overflow_31" fromId="1113" toId="1114">
</dataflow>
<dataflow id="6307" from="deleted_ones_30" to="xor_ln942_31" fromId="1109" toId="1115">
</dataflow>
<dataflow id="6308" from="StgValue_4156" to="xor_ln942_31" fromId="4156" toId="1115">
</dataflow>
<dataflow id="6309" from="xor_ln942_30" to="or_ln942_15" fromId="1098" toId="1116">
</dataflow>
<dataflow id="6310" from="xor_ln942_31" to="or_ln942_15" fromId="1115" toId="1116">
</dataflow>
<dataflow id="6311" from="and_ln937_15" to="xor_ln942_143" fromId="1110" toId="1117">
</dataflow>
<dataflow id="6312" from="or_ln942_15" to="xor_ln942_143" fromId="1116" toId="1117">
</dataflow>
<dataflow id="6313" from="xor_ln942_143" to="underflow_15" fromId="1117" toId="1118">
</dataflow>
<dataflow id="6314" from="p_Result_86" to="underflow_15" fromId="1091" toId="1118">
</dataflow>
<dataflow id="6315" from="overflow_31" to="or_ln392_15" fromId="1114" toId="1119">
</dataflow>
<dataflow id="6316" from="underflow_15" to="or_ln392_15" fromId="1118" toId="1119">
</dataflow>
<dataflow id="6317" from="sext_ln1319_16" to="r_V_145" fromId="929" toId="1120">
</dataflow>
<dataflow id="6318" from="sext_ln1317_16" to="r_V_145" fromId="928" toId="1120">
</dataflow>
<dataflow id="6319" from="sext_ln1319_17" to="r_V_146" fromId="932" toId="1121">
</dataflow>
<dataflow id="6320" from="sext_ln1317_17" to="r_V_146" fromId="931" toId="1121">
</dataflow>
<dataflow id="6321" from="sext_ln1319_18" to="r_V_147" fromId="1027" toId="1122">
</dataflow>
<dataflow id="6322" from="sext_ln1317_18" to="r_V_147" fromId="1026" toId="1122">
</dataflow>
<dataflow id="6323" from="sext_ln1319_19" to="r_V_148" fromId="1030" toId="1123">
</dataflow>
<dataflow id="6324" from="sext_ln1317_19" to="r_V_148" fromId="1029" toId="1123">
</dataflow>
<dataflow id="6325" from="di_V_20" to="sext_ln1317_20" fromId="182" toId="1124">
</dataflow>
<dataflow id="6326" from="wi_V_20" to="sext_ln1319_20" fromId="184" toId="1125">
</dataflow>
<dataflow id="6327" from="sext_ln1319_20" to="r_V_149" fromId="1125" toId="1126">
</dataflow>
<dataflow id="6328" from="sext_ln1317_20" to="r_V_149" fromId="1124" toId="1126">
</dataflow>
<dataflow id="6329" from="di_V_21" to="sext_ln1317_21" fromId="185" toId="1127">
</dataflow>
<dataflow id="6330" from="wi_V_21" to="sext_ln1319_21" fromId="186" toId="1128">
</dataflow>
<dataflow id="6331" from="sext_ln1319_21" to="r_V_150" fromId="1128" toId="1129">
</dataflow>
<dataflow id="6332" from="sext_ln1317_21" to="r_V_150" fromId="1127" toId="1129">
</dataflow>
<dataflow id="6333" from="overflow_29" to="select_ln392_43" fromId="1083" toId="1130">
</dataflow>
<dataflow id="6334" from="StgValue_4401" to="select_ln392_43" fromId="4401" toId="1130">
</dataflow>
<dataflow id="6335" from="StgValue_4403" to="select_ln392_43" fromId="4403" toId="1130">
</dataflow>
<dataflow id="6336" from="or_ln392_14" to="tp_V_44" fromId="1088" toId="1131">
</dataflow>
<dataflow id="6337" from="select_ln392_43" to="tp_V_44" fromId="1130" toId="1131">
</dataflow>
<dataflow id="6338" from="tp_V_43" to="tp_V_44" fromId="1065" toId="1131">
</dataflow>
<dataflow id="6339" from="sum_V_28" to="sext_ln859_28" fromId="1057" toId="1132">
</dataflow>
<dataflow id="6340" from="tp_V_44" to="sext_ln859_29" fromId="1131" toId="1133">
</dataflow>
<dataflow id="6341" from="sext_ln859_29" to="ret_V_14" fromId="1133" toId="1134">
</dataflow>
<dataflow id="6342" from="sext_ln859_28" to="ret_V_14" fromId="1132" toId="1134">
</dataflow>
<dataflow id="6343" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_84" fromId="4412" toId="1135">
</dataflow>
<dataflow id="6344" from="ret_V_14" to="p_Result_84" fromId="1134" toId="1135">
</dataflow>
<dataflow id="6345" from="StgValue_3823" to="p_Result_84" fromId="3823" toId="1135">
</dataflow>
<dataflow id="6346" from="tp_V_44" to="sum_V_29" fromId="1131" toId="1136">
</dataflow>
<dataflow id="6347" from="sum_V_28" to="sum_V_29" fromId="1057" toId="1136">
</dataflow>
<dataflow id="6348" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_85" fromId="4150" toId="1137">
</dataflow>
<dataflow id="6349" from="sum_V_29" to="p_Result_85" fromId="1136" toId="1137">
</dataflow>
<dataflow id="6350" from="StgValue_4153" to="p_Result_85" fromId="4153" toId="1137">
</dataflow>
<dataflow id="6351" from="p_Result_84" to="xor_ln941_45" fromId="1135" toId="1138">
</dataflow>
<dataflow id="6352" from="StgValue_4156" to="xor_ln941_45" fromId="4156" toId="1138">
</dataflow>
<dataflow id="6353" from="p_Result_85" to="overflow_30" fromId="1137" toId="1139">
</dataflow>
<dataflow id="6354" from="xor_ln941_45" to="overflow_30" fromId="1138" toId="1139">
</dataflow>
<dataflow id="6355" from="p_Result_84" to="xor_ln348_15" fromId="1135" toId="1140">
</dataflow>
<dataflow id="6356" from="p_Result_85" to="xor_ln348_15" fromId="1137" toId="1140">
</dataflow>
<dataflow id="6357" from="overflow_30" to="select_ln392_45" fromId="1139" toId="1141">
</dataflow>
<dataflow id="6358" from="StgValue_4401" to="select_ln392_45" fromId="4401" toId="1141">
</dataflow>
<dataflow id="6359" from="StgValue_4403" to="select_ln392_45" fromId="4403" toId="1141">
</dataflow>
<dataflow id="6360" from="xor_ln348_15" to="sum_V_30" fromId="1140" toId="1142">
</dataflow>
<dataflow id="6361" from="select_ln392_45" to="sum_V_30" fromId="1141" toId="1142">
</dataflow>
<dataflow id="6362" from="sum_V_29" to="sum_V_30" fromId="1136" toId="1142">
</dataflow>
<dataflow id="6363" from="overflow_31" to="select_ln392_46" fromId="1114" toId="1143">
</dataflow>
<dataflow id="6364" from="StgValue_4401" to="select_ln392_46" fromId="4401" toId="1143">
</dataflow>
<dataflow id="6365" from="StgValue_4403" to="select_ln392_46" fromId="4403" toId="1143">
</dataflow>
<dataflow id="6366" from="or_ln392_15" to="tp_V_47" fromId="1119" toId="1144">
</dataflow>
<dataflow id="6367" from="select_ln392_46" to="tp_V_47" fromId="1143" toId="1144">
</dataflow>
<dataflow id="6368" from="tp_V_46" to="tp_V_47" fromId="1096" toId="1144">
</dataflow>
<dataflow id="6369" from="sum_V_30" to="sext_ln859_30" fromId="1142" toId="1145">
</dataflow>
<dataflow id="6370" from="tp_V_47" to="sext_ln859_31" fromId="1144" toId="1146">
</dataflow>
<dataflow id="6371" from="sext_ln859_31" to="ret_V_15" fromId="1146" toId="1147">
</dataflow>
<dataflow id="6372" from="sext_ln859_30" to="ret_V_15" fromId="1145" toId="1147">
</dataflow>
<dataflow id="6373" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_89" fromId="4412" toId="1148">
</dataflow>
<dataflow id="6374" from="ret_V_15" to="p_Result_89" fromId="1147" toId="1148">
</dataflow>
<dataflow id="6375" from="StgValue_3823" to="p_Result_89" fromId="3823" toId="1148">
</dataflow>
<dataflow id="6376" from="tp_V_47" to="sum_V_31" fromId="1144" toId="1149">
</dataflow>
<dataflow id="6377" from="sum_V_30" to="sum_V_31" fromId="1142" toId="1149">
</dataflow>
<dataflow id="6378" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_90" fromId="4150" toId="1150">
</dataflow>
<dataflow id="6379" from="sum_V_31" to="p_Result_90" fromId="1149" toId="1150">
</dataflow>
<dataflow id="6380" from="StgValue_4153" to="p_Result_90" fromId="4153" toId="1150">
</dataflow>
<dataflow id="6381" from="p_Result_89" to="xor_ln941_48" fromId="1148" toId="1151">
</dataflow>
<dataflow id="6382" from="StgValue_4156" to="xor_ln941_48" fromId="4156" toId="1151">
</dataflow>
<dataflow id="6383" from="p_Result_90" to="overflow_32" fromId="1150" toId="1152">
</dataflow>
<dataflow id="6384" from="xor_ln941_48" to="overflow_32" fromId="1151" toId="1152">
</dataflow>
<dataflow id="6385" from="p_Result_89" to="xor_ln348_16" fromId="1148" toId="1153">
</dataflow>
<dataflow id="6386" from="p_Result_90" to="xor_ln348_16" fromId="1150" toId="1153">
</dataflow>
<dataflow id="6387" from="overflow_32" to="select_ln392_48" fromId="1152" toId="1154">
</dataflow>
<dataflow id="6388" from="StgValue_4401" to="select_ln392_48" fromId="4401" toId="1154">
</dataflow>
<dataflow id="6389" from="StgValue_4403" to="select_ln392_48" fromId="4403" toId="1154">
</dataflow>
<dataflow id="6390" from="xor_ln348_16" to="sum_V_32" fromId="1153" toId="1155">
</dataflow>
<dataflow id="6391" from="select_ln392_48" to="sum_V_32" fromId="1154" toId="1155">
</dataflow>
<dataflow id="6392" from="sum_V_31" to="sum_V_32" fromId="1149" toId="1155">
</dataflow>
<dataflow id="6393" from="sext_ln1319_16" to="r_V_145" fromId="929" toId="1156">
</dataflow>
<dataflow id="6394" from="sext_ln1317_16" to="r_V_145" fromId="928" toId="1156">
</dataflow>
<dataflow id="6395" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1157">
</dataflow>
<dataflow id="6396" from="r_V_145" to="specfucore_ln1319" fromId="1156" toId="1157">
</dataflow>
<dataflow id="6397" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1157">
</dataflow>
<dataflow id="6398" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1157">
</dataflow>
<dataflow id="6399" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1157">
</dataflow>
<dataflow id="6400" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_91" fromId="4129" toId="1158">
</dataflow>
<dataflow id="6401" from="r_V_145" to="p_Result_91" fromId="1156" toId="1158">
</dataflow>
<dataflow id="6402" from="StgValue_3825" to="p_Result_91" fromId="3825" toId="1158">
</dataflow>
<dataflow id="6403" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_48" fromId="4133" toId="1159">
</dataflow>
<dataflow id="6404" from="r_V_145" to="tp_V_48" fromId="1156" toId="1159">
</dataflow>
<dataflow id="6405" from="StgValue_4136" to="tp_V_48" fromId="4136" toId="1159">
</dataflow>
<dataflow id="6406" from="StgValue_4138" to="tp_V_48" fromId="4138" toId="1159">
</dataflow>
<dataflow id="6407" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_92" fromId="4129" toId="1160">
</dataflow>
<dataflow id="6408" from="r_V_145" to="p_Result_92" fromId="1156" toId="1160">
</dataflow>
<dataflow id="6409" from="StgValue_4138" to="p_Result_92" fromId="4138" toId="1160">
</dataflow>
<dataflow id="6410" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_119" fromId="4129" toId="1161">
</dataflow>
<dataflow id="6411" from="r_V_145" to="tmp_119" fromId="1156" toId="1161">
</dataflow>
<dataflow id="6412" from="StgValue_4145" to="tmp_119" fromId="4145" toId="1161">
</dataflow>
<dataflow id="6413" from="tmp_119" to="zext_ln423_16" fromId="1161" toId="1162">
</dataflow>
<dataflow id="6414" from="zext_ln423_16" to="tp_V_49" fromId="1162" toId="1163">
</dataflow>
<dataflow id="6415" from="tp_V_48" to="tp_V_49" fromId="1159" toId="1163">
</dataflow>
<dataflow id="6416" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_93" fromId="4150" toId="1164">
</dataflow>
<dataflow id="6417" from="tp_V_49" to="p_Result_93" fromId="1163" toId="1164">
</dataflow>
<dataflow id="6418" from="StgValue_4153" to="p_Result_93" fromId="4153" toId="1164">
</dataflow>
<dataflow id="6419" from="p_Result_93" to="xor_ln942_32" fromId="1164" toId="1165">
</dataflow>
<dataflow id="6420" from="StgValue_4156" to="xor_ln942_32" fromId="4156" toId="1165">
</dataflow>
<dataflow id="6421" from="p_Result_92" to="carry_33" fromId="1160" toId="1166">
</dataflow>
<dataflow id="6422" from="xor_ln942_32" to="carry_33" fromId="1165" toId="1166">
</dataflow>
<dataflow id="6423" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_231" fromId="4160" toId="1167">
</dataflow>
<dataflow id="6424" from="r_V_145" to="tmp_231" fromId="1156" toId="1167">
</dataflow>
<dataflow id="6425" from="StgValue_4163" to="tmp_231" fromId="4163" toId="1167">
</dataflow>
<dataflow id="6426" from="StgValue_3825" to="tmp_231" fromId="3825" toId="1167">
</dataflow>
<dataflow id="6427" from="tmp_231" to="Range2_all_ones_16" fromId="1167" toId="1168">
</dataflow>
<dataflow id="6428" from="StgValue_4167" to="Range2_all_ones_16" fromId="4167" toId="1168">
</dataflow>
<dataflow id="6429" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_232" fromId="4169" toId="1169">
</dataflow>
<dataflow id="6430" from="r_V_145" to="tmp_232" fromId="1156" toId="1169">
</dataflow>
<dataflow id="6431" from="StgValue_4172" to="tmp_232" fromId="4172" toId="1169">
</dataflow>
<dataflow id="6432" from="StgValue_3825" to="tmp_232" fromId="3825" toId="1169">
</dataflow>
<dataflow id="6433" from="tmp_232" to="Range1_all_ones_32" fromId="1169" toId="1170">
</dataflow>
<dataflow id="6434" from="StgValue_4176" to="Range1_all_ones_32" fromId="4176" toId="1170">
</dataflow>
<dataflow id="6435" from="tmp_232" to="Range1_all_zeros_16" fromId="1169" toId="1171">
</dataflow>
<dataflow id="6436" from="StgValue_4179" to="Range1_all_zeros_16" fromId="4179" toId="1171">
</dataflow>
<dataflow id="6437" from="carry_33" to="deleted_zeros_16" fromId="1166" toId="1172">
</dataflow>
<dataflow id="6438" from="Range1_all_ones_32" to="deleted_zeros_16" fromId="1170" toId="1172">
</dataflow>
<dataflow id="6439" from="Range1_all_zeros_16" to="deleted_zeros_16" fromId="1171" toId="1172">
</dataflow>
<dataflow id="6440" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_121" fromId="4129" toId="1173">
</dataflow>
<dataflow id="6441" from="r_V_145" to="tmp_121" fromId="1156" toId="1173">
</dataflow>
<dataflow id="6442" from="StgValue_4172" to="tmp_121" fromId="4172" toId="1173">
</dataflow>
<dataflow id="6443" from="tmp_121" to="xor_ln936_16" fromId="1173" toId="1174">
</dataflow>
<dataflow id="6444" from="StgValue_4156" to="xor_ln936_16" fromId="4156" toId="1174">
</dataflow>
<dataflow id="6445" from="Range2_all_ones_16" to="and_ln936_16" fromId="1168" toId="1175">
</dataflow>
<dataflow id="6446" from="xor_ln936_16" to="and_ln936_16" fromId="1174" toId="1175">
</dataflow>
<dataflow id="6447" from="carry_33" to="deleted_ones_32" fromId="1166" toId="1176">
</dataflow>
<dataflow id="6448" from="and_ln936_16" to="deleted_ones_32" fromId="1175" toId="1176">
</dataflow>
<dataflow id="6449" from="Range1_all_ones_32" to="deleted_ones_32" fromId="1170" toId="1176">
</dataflow>
<dataflow id="6450" from="carry_33" to="and_ln937_16" fromId="1166" toId="1177">
</dataflow>
<dataflow id="6451" from="Range1_all_ones_32" to="and_ln937_16" fromId="1170" toId="1177">
</dataflow>
<dataflow id="6452" from="deleted_zeros_16" to="xor_ln941_49" fromId="1172" toId="1178">
</dataflow>
<dataflow id="6453" from="StgValue_4156" to="xor_ln941_49" fromId="4156" toId="1178">
</dataflow>
<dataflow id="6454" from="p_Result_93" to="or_ln941_16" fromId="1164" toId="1179">
</dataflow>
<dataflow id="6455" from="xor_ln941_49" to="or_ln941_16" fromId="1178" toId="1179">
</dataflow>
<dataflow id="6456" from="p_Result_91" to="xor_ln941_50" fromId="1158" toId="1180">
</dataflow>
<dataflow id="6457" from="StgValue_4156" to="xor_ln941_50" fromId="4156" toId="1180">
</dataflow>
<dataflow id="6458" from="or_ln941_16" to="overflow_33" fromId="1179" toId="1181">
</dataflow>
<dataflow id="6459" from="xor_ln941_50" to="overflow_33" fromId="1180" toId="1181">
</dataflow>
<dataflow id="6460" from="deleted_ones_32" to="xor_ln942_33" fromId="1176" toId="1182">
</dataflow>
<dataflow id="6461" from="StgValue_4156" to="xor_ln942_33" fromId="4156" toId="1182">
</dataflow>
<dataflow id="6462" from="xor_ln942_32" to="or_ln942_16" fromId="1165" toId="1183">
</dataflow>
<dataflow id="6463" from="xor_ln942_33" to="or_ln942_16" fromId="1182" toId="1183">
</dataflow>
<dataflow id="6464" from="and_ln937_16" to="xor_ln942_144" fromId="1177" toId="1184">
</dataflow>
<dataflow id="6465" from="or_ln942_16" to="xor_ln942_144" fromId="1183" toId="1184">
</dataflow>
<dataflow id="6466" from="xor_ln942_144" to="underflow_16" fromId="1184" toId="1185">
</dataflow>
<dataflow id="6467" from="p_Result_91" to="underflow_16" fromId="1158" toId="1185">
</dataflow>
<dataflow id="6468" from="overflow_33" to="or_ln392_16" fromId="1181" toId="1186">
</dataflow>
<dataflow id="6469" from="underflow_16" to="or_ln392_16" fromId="1185" toId="1186">
</dataflow>
<dataflow id="6470" from="sext_ln1319_17" to="r_V_146" fromId="932" toId="1187">
</dataflow>
<dataflow id="6471" from="sext_ln1317_17" to="r_V_146" fromId="931" toId="1187">
</dataflow>
<dataflow id="6472" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1188">
</dataflow>
<dataflow id="6473" from="r_V_146" to="specfucore_ln1319" fromId="1187" toId="1188">
</dataflow>
<dataflow id="6474" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1188">
</dataflow>
<dataflow id="6475" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1188">
</dataflow>
<dataflow id="6476" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1188">
</dataflow>
<dataflow id="6477" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_96" fromId="4129" toId="1189">
</dataflow>
<dataflow id="6478" from="r_V_146" to="p_Result_96" fromId="1187" toId="1189">
</dataflow>
<dataflow id="6479" from="StgValue_3825" to="p_Result_96" fromId="3825" toId="1189">
</dataflow>
<dataflow id="6480" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_51" fromId="4133" toId="1190">
</dataflow>
<dataflow id="6481" from="r_V_146" to="tp_V_51" fromId="1187" toId="1190">
</dataflow>
<dataflow id="6482" from="StgValue_4136" to="tp_V_51" fromId="4136" toId="1190">
</dataflow>
<dataflow id="6483" from="StgValue_4138" to="tp_V_51" fromId="4138" toId="1190">
</dataflow>
<dataflow id="6484" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_97" fromId="4129" toId="1191">
</dataflow>
<dataflow id="6485" from="r_V_146" to="p_Result_97" fromId="1187" toId="1191">
</dataflow>
<dataflow id="6486" from="StgValue_4138" to="p_Result_97" fromId="4138" toId="1191">
</dataflow>
<dataflow id="6487" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_126" fromId="4129" toId="1192">
</dataflow>
<dataflow id="6488" from="r_V_146" to="tmp_126" fromId="1187" toId="1192">
</dataflow>
<dataflow id="6489" from="StgValue_4145" to="tmp_126" fromId="4145" toId="1192">
</dataflow>
<dataflow id="6490" from="tmp_126" to="zext_ln423_17" fromId="1192" toId="1193">
</dataflow>
<dataflow id="6491" from="zext_ln423_17" to="tp_V_52" fromId="1193" toId="1194">
</dataflow>
<dataflow id="6492" from="tp_V_51" to="tp_V_52" fromId="1190" toId="1194">
</dataflow>
<dataflow id="6493" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_98" fromId="4150" toId="1195">
</dataflow>
<dataflow id="6494" from="tp_V_52" to="p_Result_98" fromId="1194" toId="1195">
</dataflow>
<dataflow id="6495" from="StgValue_4153" to="p_Result_98" fromId="4153" toId="1195">
</dataflow>
<dataflow id="6496" from="p_Result_98" to="xor_ln942_34" fromId="1195" toId="1196">
</dataflow>
<dataflow id="6497" from="StgValue_4156" to="xor_ln942_34" fromId="4156" toId="1196">
</dataflow>
<dataflow id="6498" from="p_Result_97" to="carry_35" fromId="1191" toId="1197">
</dataflow>
<dataflow id="6499" from="xor_ln942_34" to="carry_35" fromId="1196" toId="1197">
</dataflow>
<dataflow id="6500" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_233" fromId="4160" toId="1198">
</dataflow>
<dataflow id="6501" from="r_V_146" to="tmp_233" fromId="1187" toId="1198">
</dataflow>
<dataflow id="6502" from="StgValue_4163" to="tmp_233" fromId="4163" toId="1198">
</dataflow>
<dataflow id="6503" from="StgValue_3825" to="tmp_233" fromId="3825" toId="1198">
</dataflow>
<dataflow id="6504" from="tmp_233" to="Range2_all_ones_17" fromId="1198" toId="1199">
</dataflow>
<dataflow id="6505" from="StgValue_4167" to="Range2_all_ones_17" fromId="4167" toId="1199">
</dataflow>
<dataflow id="6506" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_234" fromId="4169" toId="1200">
</dataflow>
<dataflow id="6507" from="r_V_146" to="tmp_234" fromId="1187" toId="1200">
</dataflow>
<dataflow id="6508" from="StgValue_4172" to="tmp_234" fromId="4172" toId="1200">
</dataflow>
<dataflow id="6509" from="StgValue_3825" to="tmp_234" fromId="3825" toId="1200">
</dataflow>
<dataflow id="6510" from="tmp_234" to="Range1_all_ones_34" fromId="1200" toId="1201">
</dataflow>
<dataflow id="6511" from="StgValue_4176" to="Range1_all_ones_34" fromId="4176" toId="1201">
</dataflow>
<dataflow id="6512" from="tmp_234" to="Range1_all_zeros_17" fromId="1200" toId="1202">
</dataflow>
<dataflow id="6513" from="StgValue_4179" to="Range1_all_zeros_17" fromId="4179" toId="1202">
</dataflow>
<dataflow id="6514" from="carry_35" to="deleted_zeros_17" fromId="1197" toId="1203">
</dataflow>
<dataflow id="6515" from="Range1_all_ones_34" to="deleted_zeros_17" fromId="1201" toId="1203">
</dataflow>
<dataflow id="6516" from="Range1_all_zeros_17" to="deleted_zeros_17" fromId="1202" toId="1203">
</dataflow>
<dataflow id="6517" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_128" fromId="4129" toId="1204">
</dataflow>
<dataflow id="6518" from="r_V_146" to="tmp_128" fromId="1187" toId="1204">
</dataflow>
<dataflow id="6519" from="StgValue_4172" to="tmp_128" fromId="4172" toId="1204">
</dataflow>
<dataflow id="6520" from="tmp_128" to="xor_ln936_17" fromId="1204" toId="1205">
</dataflow>
<dataflow id="6521" from="StgValue_4156" to="xor_ln936_17" fromId="4156" toId="1205">
</dataflow>
<dataflow id="6522" from="Range2_all_ones_17" to="and_ln936_17" fromId="1199" toId="1206">
</dataflow>
<dataflow id="6523" from="xor_ln936_17" to="and_ln936_17" fromId="1205" toId="1206">
</dataflow>
<dataflow id="6524" from="carry_35" to="deleted_ones_34" fromId="1197" toId="1207">
</dataflow>
<dataflow id="6525" from="and_ln936_17" to="deleted_ones_34" fromId="1206" toId="1207">
</dataflow>
<dataflow id="6526" from="Range1_all_ones_34" to="deleted_ones_34" fromId="1201" toId="1207">
</dataflow>
<dataflow id="6527" from="carry_35" to="and_ln937_17" fromId="1197" toId="1208">
</dataflow>
<dataflow id="6528" from="Range1_all_ones_34" to="and_ln937_17" fromId="1201" toId="1208">
</dataflow>
<dataflow id="6529" from="deleted_zeros_17" to="xor_ln941_52" fromId="1203" toId="1209">
</dataflow>
<dataflow id="6530" from="StgValue_4156" to="xor_ln941_52" fromId="4156" toId="1209">
</dataflow>
<dataflow id="6531" from="p_Result_98" to="or_ln941_17" fromId="1195" toId="1210">
</dataflow>
<dataflow id="6532" from="xor_ln941_52" to="or_ln941_17" fromId="1209" toId="1210">
</dataflow>
<dataflow id="6533" from="p_Result_96" to="xor_ln941_53" fromId="1189" toId="1211">
</dataflow>
<dataflow id="6534" from="StgValue_4156" to="xor_ln941_53" fromId="4156" toId="1211">
</dataflow>
<dataflow id="6535" from="or_ln941_17" to="overflow_35" fromId="1210" toId="1212">
</dataflow>
<dataflow id="6536" from="xor_ln941_53" to="overflow_35" fromId="1211" toId="1212">
</dataflow>
<dataflow id="6537" from="deleted_ones_34" to="xor_ln942_35" fromId="1207" toId="1213">
</dataflow>
<dataflow id="6538" from="StgValue_4156" to="xor_ln942_35" fromId="4156" toId="1213">
</dataflow>
<dataflow id="6539" from="xor_ln942_34" to="or_ln942_17" fromId="1196" toId="1214">
</dataflow>
<dataflow id="6540" from="xor_ln942_35" to="or_ln942_17" fromId="1213" toId="1214">
</dataflow>
<dataflow id="6541" from="and_ln937_17" to="xor_ln942_145" fromId="1208" toId="1215">
</dataflow>
<dataflow id="6542" from="or_ln942_17" to="xor_ln942_145" fromId="1214" toId="1215">
</dataflow>
<dataflow id="6543" from="xor_ln942_145" to="underflow_17" fromId="1215" toId="1216">
</dataflow>
<dataflow id="6544" from="p_Result_96" to="underflow_17" fromId="1189" toId="1216">
</dataflow>
<dataflow id="6545" from="overflow_35" to="or_ln392_17" fromId="1212" toId="1217">
</dataflow>
<dataflow id="6546" from="underflow_17" to="or_ln392_17" fromId="1216" toId="1217">
</dataflow>
<dataflow id="6547" from="sext_ln1319_18" to="r_V_147" fromId="1027" toId="1218">
</dataflow>
<dataflow id="6548" from="sext_ln1317_18" to="r_V_147" fromId="1026" toId="1218">
</dataflow>
<dataflow id="6549" from="sext_ln1319_19" to="r_V_148" fromId="1030" toId="1219">
</dataflow>
<dataflow id="6550" from="sext_ln1317_19" to="r_V_148" fromId="1029" toId="1219">
</dataflow>
<dataflow id="6551" from="sext_ln1319_20" to="r_V_149" fromId="1125" toId="1220">
</dataflow>
<dataflow id="6552" from="sext_ln1317_20" to="r_V_149" fromId="1124" toId="1220">
</dataflow>
<dataflow id="6553" from="sext_ln1319_21" to="r_V_150" fromId="1128" toId="1221">
</dataflow>
<dataflow id="6554" from="sext_ln1317_21" to="r_V_150" fromId="1127" toId="1221">
</dataflow>
<dataflow id="6555" from="di_V_22" to="sext_ln1317_22" fromId="187" toId="1222">
</dataflow>
<dataflow id="6556" from="wi_V_22" to="sext_ln1319_22" fromId="188" toId="1223">
</dataflow>
<dataflow id="6557" from="sext_ln1319_22" to="r_V_151" fromId="1223" toId="1224">
</dataflow>
<dataflow id="6558" from="sext_ln1317_22" to="r_V_151" fromId="1222" toId="1224">
</dataflow>
<dataflow id="6559" from="di_V_23" to="sext_ln1317_23" fromId="189" toId="1225">
</dataflow>
<dataflow id="6560" from="wi_V_23" to="sext_ln1319_23" fromId="190" toId="1226">
</dataflow>
<dataflow id="6561" from="sext_ln1319_23" to="r_V_152" fromId="1226" toId="1227">
</dataflow>
<dataflow id="6562" from="sext_ln1317_23" to="r_V_152" fromId="1225" toId="1227">
</dataflow>
<dataflow id="6563" from="overflow_33" to="select_ln392_49" fromId="1181" toId="1228">
</dataflow>
<dataflow id="6564" from="StgValue_4401" to="select_ln392_49" fromId="4401" toId="1228">
</dataflow>
<dataflow id="6565" from="StgValue_4403" to="select_ln392_49" fromId="4403" toId="1228">
</dataflow>
<dataflow id="6566" from="or_ln392_16" to="tp_V_50" fromId="1186" toId="1229">
</dataflow>
<dataflow id="6567" from="select_ln392_49" to="tp_V_50" fromId="1228" toId="1229">
</dataflow>
<dataflow id="6568" from="tp_V_49" to="tp_V_50" fromId="1163" toId="1229">
</dataflow>
<dataflow id="6569" from="sum_V_32" to="sext_ln859_32" fromId="1155" toId="1230">
</dataflow>
<dataflow id="6570" from="tp_V_50" to="sext_ln859_33" fromId="1229" toId="1231">
</dataflow>
<dataflow id="6571" from="sext_ln859_33" to="ret_V_16" fromId="1231" toId="1232">
</dataflow>
<dataflow id="6572" from="sext_ln859_32" to="ret_V_16" fromId="1230" toId="1232">
</dataflow>
<dataflow id="6573" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_94" fromId="4412" toId="1233">
</dataflow>
<dataflow id="6574" from="ret_V_16" to="p_Result_94" fromId="1232" toId="1233">
</dataflow>
<dataflow id="6575" from="StgValue_3823" to="p_Result_94" fromId="3823" toId="1233">
</dataflow>
<dataflow id="6576" from="tp_V_50" to="sum_V_33" fromId="1229" toId="1234">
</dataflow>
<dataflow id="6577" from="sum_V_32" to="sum_V_33" fromId="1155" toId="1234">
</dataflow>
<dataflow id="6578" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_95" fromId="4150" toId="1235">
</dataflow>
<dataflow id="6579" from="sum_V_33" to="p_Result_95" fromId="1234" toId="1235">
</dataflow>
<dataflow id="6580" from="StgValue_4153" to="p_Result_95" fromId="4153" toId="1235">
</dataflow>
<dataflow id="6581" from="p_Result_94" to="xor_ln941_51" fromId="1233" toId="1236">
</dataflow>
<dataflow id="6582" from="StgValue_4156" to="xor_ln941_51" fromId="4156" toId="1236">
</dataflow>
<dataflow id="6583" from="p_Result_95" to="overflow_34" fromId="1235" toId="1237">
</dataflow>
<dataflow id="6584" from="xor_ln941_51" to="overflow_34" fromId="1236" toId="1237">
</dataflow>
<dataflow id="6585" from="p_Result_94" to="xor_ln348_17" fromId="1233" toId="1238">
</dataflow>
<dataflow id="6586" from="p_Result_95" to="xor_ln348_17" fromId="1235" toId="1238">
</dataflow>
<dataflow id="6587" from="overflow_34" to="select_ln392_51" fromId="1237" toId="1239">
</dataflow>
<dataflow id="6588" from="StgValue_4401" to="select_ln392_51" fromId="4401" toId="1239">
</dataflow>
<dataflow id="6589" from="StgValue_4403" to="select_ln392_51" fromId="4403" toId="1239">
</dataflow>
<dataflow id="6590" from="xor_ln348_17" to="sum_V_34" fromId="1238" toId="1240">
</dataflow>
<dataflow id="6591" from="select_ln392_51" to="sum_V_34" fromId="1239" toId="1240">
</dataflow>
<dataflow id="6592" from="sum_V_33" to="sum_V_34" fromId="1234" toId="1240">
</dataflow>
<dataflow id="6593" from="overflow_35" to="select_ln392_52" fromId="1212" toId="1241">
</dataflow>
<dataflow id="6594" from="StgValue_4401" to="select_ln392_52" fromId="4401" toId="1241">
</dataflow>
<dataflow id="6595" from="StgValue_4403" to="select_ln392_52" fromId="4403" toId="1241">
</dataflow>
<dataflow id="6596" from="or_ln392_17" to="tp_V_53" fromId="1217" toId="1242">
</dataflow>
<dataflow id="6597" from="select_ln392_52" to="tp_V_53" fromId="1241" toId="1242">
</dataflow>
<dataflow id="6598" from="tp_V_52" to="tp_V_53" fromId="1194" toId="1242">
</dataflow>
<dataflow id="6599" from="sum_V_34" to="sext_ln859_34" fromId="1240" toId="1243">
</dataflow>
<dataflow id="6600" from="tp_V_53" to="sext_ln859_35" fromId="1242" toId="1244">
</dataflow>
<dataflow id="6601" from="sext_ln859_35" to="ret_V_17" fromId="1244" toId="1245">
</dataflow>
<dataflow id="6602" from="sext_ln859_34" to="ret_V_17" fromId="1243" toId="1245">
</dataflow>
<dataflow id="6603" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_99" fromId="4412" toId="1246">
</dataflow>
<dataflow id="6604" from="ret_V_17" to="p_Result_99" fromId="1245" toId="1246">
</dataflow>
<dataflow id="6605" from="StgValue_3823" to="p_Result_99" fromId="3823" toId="1246">
</dataflow>
<dataflow id="6606" from="tp_V_53" to="sum_V_35" fromId="1242" toId="1247">
</dataflow>
<dataflow id="6607" from="sum_V_34" to="sum_V_35" fromId="1240" toId="1247">
</dataflow>
<dataflow id="6608" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_100" fromId="4150" toId="1248">
</dataflow>
<dataflow id="6609" from="sum_V_35" to="p_Result_100" fromId="1247" toId="1248">
</dataflow>
<dataflow id="6610" from="StgValue_4153" to="p_Result_100" fromId="4153" toId="1248">
</dataflow>
<dataflow id="6611" from="p_Result_99" to="xor_ln941_54" fromId="1246" toId="1249">
</dataflow>
<dataflow id="6612" from="StgValue_4156" to="xor_ln941_54" fromId="4156" toId="1249">
</dataflow>
<dataflow id="6613" from="p_Result_100" to="overflow_36" fromId="1248" toId="1250">
</dataflow>
<dataflow id="6614" from="xor_ln941_54" to="overflow_36" fromId="1249" toId="1250">
</dataflow>
<dataflow id="6615" from="p_Result_99" to="xor_ln348_18" fromId="1246" toId="1251">
</dataflow>
<dataflow id="6616" from="p_Result_100" to="xor_ln348_18" fromId="1248" toId="1251">
</dataflow>
<dataflow id="6617" from="overflow_36" to="select_ln392_54" fromId="1250" toId="1252">
</dataflow>
<dataflow id="6618" from="StgValue_4401" to="select_ln392_54" fromId="4401" toId="1252">
</dataflow>
<dataflow id="6619" from="StgValue_4403" to="select_ln392_54" fromId="4403" toId="1252">
</dataflow>
<dataflow id="6620" from="xor_ln348_18" to="sum_V_36" fromId="1251" toId="1253">
</dataflow>
<dataflow id="6621" from="select_ln392_54" to="sum_V_36" fromId="1252" toId="1253">
</dataflow>
<dataflow id="6622" from="sum_V_35" to="sum_V_36" fromId="1247" toId="1253">
</dataflow>
<dataflow id="6623" from="sext_ln1319_18" to="r_V_147" fromId="1027" toId="1254">
</dataflow>
<dataflow id="6624" from="sext_ln1317_18" to="r_V_147" fromId="1026" toId="1254">
</dataflow>
<dataflow id="6625" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1255">
</dataflow>
<dataflow id="6626" from="r_V_147" to="specfucore_ln1319" fromId="1254" toId="1255">
</dataflow>
<dataflow id="6627" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1255">
</dataflow>
<dataflow id="6628" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1255">
</dataflow>
<dataflow id="6629" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1255">
</dataflow>
<dataflow id="6630" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_101" fromId="4129" toId="1256">
</dataflow>
<dataflow id="6631" from="r_V_147" to="p_Result_101" fromId="1254" toId="1256">
</dataflow>
<dataflow id="6632" from="StgValue_3825" to="p_Result_101" fromId="3825" toId="1256">
</dataflow>
<dataflow id="6633" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_54" fromId="4133" toId="1257">
</dataflow>
<dataflow id="6634" from="r_V_147" to="tp_V_54" fromId="1254" toId="1257">
</dataflow>
<dataflow id="6635" from="StgValue_4136" to="tp_V_54" fromId="4136" toId="1257">
</dataflow>
<dataflow id="6636" from="StgValue_4138" to="tp_V_54" fromId="4138" toId="1257">
</dataflow>
<dataflow id="6637" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_102" fromId="4129" toId="1258">
</dataflow>
<dataflow id="6638" from="r_V_147" to="p_Result_102" fromId="1254" toId="1258">
</dataflow>
<dataflow id="6639" from="StgValue_4138" to="p_Result_102" fromId="4138" toId="1258">
</dataflow>
<dataflow id="6640" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_133" fromId="4129" toId="1259">
</dataflow>
<dataflow id="6641" from="r_V_147" to="tmp_133" fromId="1254" toId="1259">
</dataflow>
<dataflow id="6642" from="StgValue_4145" to="tmp_133" fromId="4145" toId="1259">
</dataflow>
<dataflow id="6643" from="tmp_133" to="zext_ln423_18" fromId="1259" toId="1260">
</dataflow>
<dataflow id="6644" from="zext_ln423_18" to="tp_V_55" fromId="1260" toId="1261">
</dataflow>
<dataflow id="6645" from="tp_V_54" to="tp_V_55" fromId="1257" toId="1261">
</dataflow>
<dataflow id="6646" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_103" fromId="4150" toId="1262">
</dataflow>
<dataflow id="6647" from="tp_V_55" to="p_Result_103" fromId="1261" toId="1262">
</dataflow>
<dataflow id="6648" from="StgValue_4153" to="p_Result_103" fromId="4153" toId="1262">
</dataflow>
<dataflow id="6649" from="p_Result_103" to="xor_ln942_36" fromId="1262" toId="1263">
</dataflow>
<dataflow id="6650" from="StgValue_4156" to="xor_ln942_36" fromId="4156" toId="1263">
</dataflow>
<dataflow id="6651" from="p_Result_102" to="carry_37" fromId="1258" toId="1264">
</dataflow>
<dataflow id="6652" from="xor_ln942_36" to="carry_37" fromId="1263" toId="1264">
</dataflow>
<dataflow id="6653" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_235" fromId="4160" toId="1265">
</dataflow>
<dataflow id="6654" from="r_V_147" to="tmp_235" fromId="1254" toId="1265">
</dataflow>
<dataflow id="6655" from="StgValue_4163" to="tmp_235" fromId="4163" toId="1265">
</dataflow>
<dataflow id="6656" from="StgValue_3825" to="tmp_235" fromId="3825" toId="1265">
</dataflow>
<dataflow id="6657" from="tmp_235" to="Range2_all_ones_18" fromId="1265" toId="1266">
</dataflow>
<dataflow id="6658" from="StgValue_4167" to="Range2_all_ones_18" fromId="4167" toId="1266">
</dataflow>
<dataflow id="6659" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_236" fromId="4169" toId="1267">
</dataflow>
<dataflow id="6660" from="r_V_147" to="tmp_236" fromId="1254" toId="1267">
</dataflow>
<dataflow id="6661" from="StgValue_4172" to="tmp_236" fromId="4172" toId="1267">
</dataflow>
<dataflow id="6662" from="StgValue_3825" to="tmp_236" fromId="3825" toId="1267">
</dataflow>
<dataflow id="6663" from="tmp_236" to="Range1_all_ones_36" fromId="1267" toId="1268">
</dataflow>
<dataflow id="6664" from="StgValue_4176" to="Range1_all_ones_36" fromId="4176" toId="1268">
</dataflow>
<dataflow id="6665" from="tmp_236" to="Range1_all_zeros_18" fromId="1267" toId="1269">
</dataflow>
<dataflow id="6666" from="StgValue_4179" to="Range1_all_zeros_18" fromId="4179" toId="1269">
</dataflow>
<dataflow id="6667" from="carry_37" to="deleted_zeros_18" fromId="1264" toId="1270">
</dataflow>
<dataflow id="6668" from="Range1_all_ones_36" to="deleted_zeros_18" fromId="1268" toId="1270">
</dataflow>
<dataflow id="6669" from="Range1_all_zeros_18" to="deleted_zeros_18" fromId="1269" toId="1270">
</dataflow>
<dataflow id="6670" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_135" fromId="4129" toId="1271">
</dataflow>
<dataflow id="6671" from="r_V_147" to="tmp_135" fromId="1254" toId="1271">
</dataflow>
<dataflow id="6672" from="StgValue_4172" to="tmp_135" fromId="4172" toId="1271">
</dataflow>
<dataflow id="6673" from="tmp_135" to="xor_ln936_18" fromId="1271" toId="1272">
</dataflow>
<dataflow id="6674" from="StgValue_4156" to="xor_ln936_18" fromId="4156" toId="1272">
</dataflow>
<dataflow id="6675" from="Range2_all_ones_18" to="and_ln936_18" fromId="1266" toId="1273">
</dataflow>
<dataflow id="6676" from="xor_ln936_18" to="and_ln936_18" fromId="1272" toId="1273">
</dataflow>
<dataflow id="6677" from="carry_37" to="deleted_ones_36" fromId="1264" toId="1274">
</dataflow>
<dataflow id="6678" from="and_ln936_18" to="deleted_ones_36" fromId="1273" toId="1274">
</dataflow>
<dataflow id="6679" from="Range1_all_ones_36" to="deleted_ones_36" fromId="1268" toId="1274">
</dataflow>
<dataflow id="6680" from="carry_37" to="and_ln937_18" fromId="1264" toId="1275">
</dataflow>
<dataflow id="6681" from="Range1_all_ones_36" to="and_ln937_18" fromId="1268" toId="1275">
</dataflow>
<dataflow id="6682" from="deleted_zeros_18" to="xor_ln941_55" fromId="1270" toId="1276">
</dataflow>
<dataflow id="6683" from="StgValue_4156" to="xor_ln941_55" fromId="4156" toId="1276">
</dataflow>
<dataflow id="6684" from="p_Result_103" to="or_ln941_18" fromId="1262" toId="1277">
</dataflow>
<dataflow id="6685" from="xor_ln941_55" to="or_ln941_18" fromId="1276" toId="1277">
</dataflow>
<dataflow id="6686" from="p_Result_101" to="xor_ln941_56" fromId="1256" toId="1278">
</dataflow>
<dataflow id="6687" from="StgValue_4156" to="xor_ln941_56" fromId="4156" toId="1278">
</dataflow>
<dataflow id="6688" from="or_ln941_18" to="overflow_37" fromId="1277" toId="1279">
</dataflow>
<dataflow id="6689" from="xor_ln941_56" to="overflow_37" fromId="1278" toId="1279">
</dataflow>
<dataflow id="6690" from="deleted_ones_36" to="xor_ln942_37" fromId="1274" toId="1280">
</dataflow>
<dataflow id="6691" from="StgValue_4156" to="xor_ln942_37" fromId="4156" toId="1280">
</dataflow>
<dataflow id="6692" from="xor_ln942_36" to="or_ln942_18" fromId="1263" toId="1281">
</dataflow>
<dataflow id="6693" from="xor_ln942_37" to="or_ln942_18" fromId="1280" toId="1281">
</dataflow>
<dataflow id="6694" from="and_ln937_18" to="xor_ln942_146" fromId="1275" toId="1282">
</dataflow>
<dataflow id="6695" from="or_ln942_18" to="xor_ln942_146" fromId="1281" toId="1282">
</dataflow>
<dataflow id="6696" from="xor_ln942_146" to="underflow_18" fromId="1282" toId="1283">
</dataflow>
<dataflow id="6697" from="p_Result_101" to="underflow_18" fromId="1256" toId="1283">
</dataflow>
<dataflow id="6698" from="overflow_37" to="or_ln392_18" fromId="1279" toId="1284">
</dataflow>
<dataflow id="6699" from="underflow_18" to="or_ln392_18" fromId="1283" toId="1284">
</dataflow>
<dataflow id="6700" from="sext_ln1319_19" to="r_V_148" fromId="1030" toId="1285">
</dataflow>
<dataflow id="6701" from="sext_ln1317_19" to="r_V_148" fromId="1029" toId="1285">
</dataflow>
<dataflow id="6702" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1286">
</dataflow>
<dataflow id="6703" from="r_V_148" to="specfucore_ln1319" fromId="1285" toId="1286">
</dataflow>
<dataflow id="6704" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1286">
</dataflow>
<dataflow id="6705" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1286">
</dataflow>
<dataflow id="6706" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1286">
</dataflow>
<dataflow id="6707" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_106" fromId="4129" toId="1287">
</dataflow>
<dataflow id="6708" from="r_V_148" to="p_Result_106" fromId="1285" toId="1287">
</dataflow>
<dataflow id="6709" from="StgValue_3825" to="p_Result_106" fromId="3825" toId="1287">
</dataflow>
<dataflow id="6710" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_57" fromId="4133" toId="1288">
</dataflow>
<dataflow id="6711" from="r_V_148" to="tp_V_57" fromId="1285" toId="1288">
</dataflow>
<dataflow id="6712" from="StgValue_4136" to="tp_V_57" fromId="4136" toId="1288">
</dataflow>
<dataflow id="6713" from="StgValue_4138" to="tp_V_57" fromId="4138" toId="1288">
</dataflow>
<dataflow id="6714" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_107" fromId="4129" toId="1289">
</dataflow>
<dataflow id="6715" from="r_V_148" to="p_Result_107" fromId="1285" toId="1289">
</dataflow>
<dataflow id="6716" from="StgValue_4138" to="p_Result_107" fromId="4138" toId="1289">
</dataflow>
<dataflow id="6717" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_140" fromId="4129" toId="1290">
</dataflow>
<dataflow id="6718" from="r_V_148" to="tmp_140" fromId="1285" toId="1290">
</dataflow>
<dataflow id="6719" from="StgValue_4145" to="tmp_140" fromId="4145" toId="1290">
</dataflow>
<dataflow id="6720" from="tmp_140" to="zext_ln423_19" fromId="1290" toId="1291">
</dataflow>
<dataflow id="6721" from="zext_ln423_19" to="tp_V_58" fromId="1291" toId="1292">
</dataflow>
<dataflow id="6722" from="tp_V_57" to="tp_V_58" fromId="1288" toId="1292">
</dataflow>
<dataflow id="6723" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_108" fromId="4150" toId="1293">
</dataflow>
<dataflow id="6724" from="tp_V_58" to="p_Result_108" fromId="1292" toId="1293">
</dataflow>
<dataflow id="6725" from="StgValue_4153" to="p_Result_108" fromId="4153" toId="1293">
</dataflow>
<dataflow id="6726" from="p_Result_108" to="xor_ln942_38" fromId="1293" toId="1294">
</dataflow>
<dataflow id="6727" from="StgValue_4156" to="xor_ln942_38" fromId="4156" toId="1294">
</dataflow>
<dataflow id="6728" from="p_Result_107" to="carry_39" fromId="1289" toId="1295">
</dataflow>
<dataflow id="6729" from="xor_ln942_38" to="carry_39" fromId="1294" toId="1295">
</dataflow>
<dataflow id="6730" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_237" fromId="4160" toId="1296">
</dataflow>
<dataflow id="6731" from="r_V_148" to="tmp_237" fromId="1285" toId="1296">
</dataflow>
<dataflow id="6732" from="StgValue_4163" to="tmp_237" fromId="4163" toId="1296">
</dataflow>
<dataflow id="6733" from="StgValue_3825" to="tmp_237" fromId="3825" toId="1296">
</dataflow>
<dataflow id="6734" from="tmp_237" to="Range2_all_ones_19" fromId="1296" toId="1297">
</dataflow>
<dataflow id="6735" from="StgValue_4167" to="Range2_all_ones_19" fromId="4167" toId="1297">
</dataflow>
<dataflow id="6736" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_238" fromId="4169" toId="1298">
</dataflow>
<dataflow id="6737" from="r_V_148" to="tmp_238" fromId="1285" toId="1298">
</dataflow>
<dataflow id="6738" from="StgValue_4172" to="tmp_238" fromId="4172" toId="1298">
</dataflow>
<dataflow id="6739" from="StgValue_3825" to="tmp_238" fromId="3825" toId="1298">
</dataflow>
<dataflow id="6740" from="tmp_238" to="Range1_all_ones_38" fromId="1298" toId="1299">
</dataflow>
<dataflow id="6741" from="StgValue_4176" to="Range1_all_ones_38" fromId="4176" toId="1299">
</dataflow>
<dataflow id="6742" from="tmp_238" to="Range1_all_zeros_19" fromId="1298" toId="1300">
</dataflow>
<dataflow id="6743" from="StgValue_4179" to="Range1_all_zeros_19" fromId="4179" toId="1300">
</dataflow>
<dataflow id="6744" from="carry_39" to="deleted_zeros_19" fromId="1295" toId="1301">
</dataflow>
<dataflow id="6745" from="Range1_all_ones_38" to="deleted_zeros_19" fromId="1299" toId="1301">
</dataflow>
<dataflow id="6746" from="Range1_all_zeros_19" to="deleted_zeros_19" fromId="1300" toId="1301">
</dataflow>
<dataflow id="6747" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_142" fromId="4129" toId="1302">
</dataflow>
<dataflow id="6748" from="r_V_148" to="tmp_142" fromId="1285" toId="1302">
</dataflow>
<dataflow id="6749" from="StgValue_4172" to="tmp_142" fromId="4172" toId="1302">
</dataflow>
<dataflow id="6750" from="tmp_142" to="xor_ln936_19" fromId="1302" toId="1303">
</dataflow>
<dataflow id="6751" from="StgValue_4156" to="xor_ln936_19" fromId="4156" toId="1303">
</dataflow>
<dataflow id="6752" from="Range2_all_ones_19" to="and_ln936_19" fromId="1297" toId="1304">
</dataflow>
<dataflow id="6753" from="xor_ln936_19" to="and_ln936_19" fromId="1303" toId="1304">
</dataflow>
<dataflow id="6754" from="carry_39" to="deleted_ones_38" fromId="1295" toId="1305">
</dataflow>
<dataflow id="6755" from="and_ln936_19" to="deleted_ones_38" fromId="1304" toId="1305">
</dataflow>
<dataflow id="6756" from="Range1_all_ones_38" to="deleted_ones_38" fromId="1299" toId="1305">
</dataflow>
<dataflow id="6757" from="carry_39" to="and_ln937_19" fromId="1295" toId="1306">
</dataflow>
<dataflow id="6758" from="Range1_all_ones_38" to="and_ln937_19" fromId="1299" toId="1306">
</dataflow>
<dataflow id="6759" from="deleted_zeros_19" to="xor_ln941_58" fromId="1301" toId="1307">
</dataflow>
<dataflow id="6760" from="StgValue_4156" to="xor_ln941_58" fromId="4156" toId="1307">
</dataflow>
<dataflow id="6761" from="p_Result_108" to="or_ln941_19" fromId="1293" toId="1308">
</dataflow>
<dataflow id="6762" from="xor_ln941_58" to="or_ln941_19" fromId="1307" toId="1308">
</dataflow>
<dataflow id="6763" from="p_Result_106" to="xor_ln941_59" fromId="1287" toId="1309">
</dataflow>
<dataflow id="6764" from="StgValue_4156" to="xor_ln941_59" fromId="4156" toId="1309">
</dataflow>
<dataflow id="6765" from="or_ln941_19" to="overflow_39" fromId="1308" toId="1310">
</dataflow>
<dataflow id="6766" from="xor_ln941_59" to="overflow_39" fromId="1309" toId="1310">
</dataflow>
<dataflow id="6767" from="deleted_ones_38" to="xor_ln942_39" fromId="1305" toId="1311">
</dataflow>
<dataflow id="6768" from="StgValue_4156" to="xor_ln942_39" fromId="4156" toId="1311">
</dataflow>
<dataflow id="6769" from="xor_ln942_38" to="or_ln942_19" fromId="1294" toId="1312">
</dataflow>
<dataflow id="6770" from="xor_ln942_39" to="or_ln942_19" fromId="1311" toId="1312">
</dataflow>
<dataflow id="6771" from="and_ln937_19" to="xor_ln942_147" fromId="1306" toId="1313">
</dataflow>
<dataflow id="6772" from="or_ln942_19" to="xor_ln942_147" fromId="1312" toId="1313">
</dataflow>
<dataflow id="6773" from="xor_ln942_147" to="underflow_19" fromId="1313" toId="1314">
</dataflow>
<dataflow id="6774" from="p_Result_106" to="underflow_19" fromId="1287" toId="1314">
</dataflow>
<dataflow id="6775" from="overflow_39" to="or_ln392_19" fromId="1310" toId="1315">
</dataflow>
<dataflow id="6776" from="underflow_19" to="or_ln392_19" fromId="1314" toId="1315">
</dataflow>
<dataflow id="6777" from="sext_ln1319_20" to="r_V_149" fromId="1125" toId="1316">
</dataflow>
<dataflow id="6778" from="sext_ln1317_20" to="r_V_149" fromId="1124" toId="1316">
</dataflow>
<dataflow id="6779" from="sext_ln1319_21" to="r_V_150" fromId="1128" toId="1317">
</dataflow>
<dataflow id="6780" from="sext_ln1317_21" to="r_V_150" fromId="1127" toId="1317">
</dataflow>
<dataflow id="6781" from="sext_ln1319_22" to="r_V_151" fromId="1223" toId="1318">
</dataflow>
<dataflow id="6782" from="sext_ln1317_22" to="r_V_151" fromId="1222" toId="1318">
</dataflow>
<dataflow id="6783" from="sext_ln1319_23" to="r_V_152" fromId="1226" toId="1319">
</dataflow>
<dataflow id="6784" from="sext_ln1317_23" to="r_V_152" fromId="1225" toId="1319">
</dataflow>
<dataflow id="6785" from="di_V_24" to="sext_ln1317_24" fromId="280" toId="1320">
</dataflow>
<dataflow id="6786" from="wi_V_24" to="sext_ln1319_24" fromId="282" toId="1321">
</dataflow>
<dataflow id="6787" from="sext_ln1319_24" to="r_V_153" fromId="1321" toId="1322">
</dataflow>
<dataflow id="6788" from="sext_ln1317_24" to="r_V_153" fromId="1320" toId="1322">
</dataflow>
<dataflow id="6789" from="di_V_25" to="sext_ln1317_25" fromId="283" toId="1323">
</dataflow>
<dataflow id="6790" from="wi_V_25" to="sext_ln1319_25" fromId="284" toId="1324">
</dataflow>
<dataflow id="6791" from="sext_ln1319_25" to="r_V_154" fromId="1324" toId="1325">
</dataflow>
<dataflow id="6792" from="sext_ln1317_25" to="r_V_154" fromId="1323" toId="1325">
</dataflow>
<dataflow id="6793" from="overflow_37" to="select_ln392_55" fromId="1279" toId="1326">
</dataflow>
<dataflow id="6794" from="StgValue_4401" to="select_ln392_55" fromId="4401" toId="1326">
</dataflow>
<dataflow id="6795" from="StgValue_4403" to="select_ln392_55" fromId="4403" toId="1326">
</dataflow>
<dataflow id="6796" from="or_ln392_18" to="tp_V_56" fromId="1284" toId="1327">
</dataflow>
<dataflow id="6797" from="select_ln392_55" to="tp_V_56" fromId="1326" toId="1327">
</dataflow>
<dataflow id="6798" from="tp_V_55" to="tp_V_56" fromId="1261" toId="1327">
</dataflow>
<dataflow id="6799" from="sum_V_36" to="sext_ln859_36" fromId="1253" toId="1328">
</dataflow>
<dataflow id="6800" from="tp_V_56" to="sext_ln859_37" fromId="1327" toId="1329">
</dataflow>
<dataflow id="6801" from="sext_ln859_37" to="ret_V_18" fromId="1329" toId="1330">
</dataflow>
<dataflow id="6802" from="sext_ln859_36" to="ret_V_18" fromId="1328" toId="1330">
</dataflow>
<dataflow id="6803" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_104" fromId="4412" toId="1331">
</dataflow>
<dataflow id="6804" from="ret_V_18" to="p_Result_104" fromId="1330" toId="1331">
</dataflow>
<dataflow id="6805" from="StgValue_3823" to="p_Result_104" fromId="3823" toId="1331">
</dataflow>
<dataflow id="6806" from="tp_V_56" to="sum_V_37" fromId="1327" toId="1332">
</dataflow>
<dataflow id="6807" from="sum_V_36" to="sum_V_37" fromId="1253" toId="1332">
</dataflow>
<dataflow id="6808" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_105" fromId="4150" toId="1333">
</dataflow>
<dataflow id="6809" from="sum_V_37" to="p_Result_105" fromId="1332" toId="1333">
</dataflow>
<dataflow id="6810" from="StgValue_4153" to="p_Result_105" fromId="4153" toId="1333">
</dataflow>
<dataflow id="6811" from="p_Result_104" to="xor_ln941_57" fromId="1331" toId="1334">
</dataflow>
<dataflow id="6812" from="StgValue_4156" to="xor_ln941_57" fromId="4156" toId="1334">
</dataflow>
<dataflow id="6813" from="p_Result_105" to="overflow_38" fromId="1333" toId="1335">
</dataflow>
<dataflow id="6814" from="xor_ln941_57" to="overflow_38" fromId="1334" toId="1335">
</dataflow>
<dataflow id="6815" from="p_Result_104" to="xor_ln348_19" fromId="1331" toId="1336">
</dataflow>
<dataflow id="6816" from="p_Result_105" to="xor_ln348_19" fromId="1333" toId="1336">
</dataflow>
<dataflow id="6817" from="overflow_38" to="select_ln392_57" fromId="1335" toId="1337">
</dataflow>
<dataflow id="6818" from="StgValue_4401" to="select_ln392_57" fromId="4401" toId="1337">
</dataflow>
<dataflow id="6819" from="StgValue_4403" to="select_ln392_57" fromId="4403" toId="1337">
</dataflow>
<dataflow id="6820" from="xor_ln348_19" to="sum_V_38" fromId="1336" toId="1338">
</dataflow>
<dataflow id="6821" from="select_ln392_57" to="sum_V_38" fromId="1337" toId="1338">
</dataflow>
<dataflow id="6822" from="sum_V_37" to="sum_V_38" fromId="1332" toId="1338">
</dataflow>
<dataflow id="6823" from="overflow_39" to="select_ln392_58" fromId="1310" toId="1339">
</dataflow>
<dataflow id="6824" from="StgValue_4401" to="select_ln392_58" fromId="4401" toId="1339">
</dataflow>
<dataflow id="6825" from="StgValue_4403" to="select_ln392_58" fromId="4403" toId="1339">
</dataflow>
<dataflow id="6826" from="or_ln392_19" to="tp_V_59" fromId="1315" toId="1340">
</dataflow>
<dataflow id="6827" from="select_ln392_58" to="tp_V_59" fromId="1339" toId="1340">
</dataflow>
<dataflow id="6828" from="tp_V_58" to="tp_V_59" fromId="1292" toId="1340">
</dataflow>
<dataflow id="6829" from="sum_V_38" to="sext_ln859_38" fromId="1338" toId="1341">
</dataflow>
<dataflow id="6830" from="tp_V_59" to="sext_ln859_39" fromId="1340" toId="1342">
</dataflow>
<dataflow id="6831" from="sext_ln859_39" to="ret_V_19" fromId="1342" toId="1343">
</dataflow>
<dataflow id="6832" from="sext_ln859_38" to="ret_V_19" fromId="1341" toId="1343">
</dataflow>
<dataflow id="6833" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_109" fromId="4412" toId="1344">
</dataflow>
<dataflow id="6834" from="ret_V_19" to="p_Result_109" fromId="1343" toId="1344">
</dataflow>
<dataflow id="6835" from="StgValue_3823" to="p_Result_109" fromId="3823" toId="1344">
</dataflow>
<dataflow id="6836" from="tp_V_59" to="sum_V_39" fromId="1340" toId="1345">
</dataflow>
<dataflow id="6837" from="sum_V_38" to="sum_V_39" fromId="1338" toId="1345">
</dataflow>
<dataflow id="6838" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_110" fromId="4150" toId="1346">
</dataflow>
<dataflow id="6839" from="sum_V_39" to="p_Result_110" fromId="1345" toId="1346">
</dataflow>
<dataflow id="6840" from="StgValue_4153" to="p_Result_110" fromId="4153" toId="1346">
</dataflow>
<dataflow id="6841" from="p_Result_109" to="xor_ln941_60" fromId="1344" toId="1347">
</dataflow>
<dataflow id="6842" from="StgValue_4156" to="xor_ln941_60" fromId="4156" toId="1347">
</dataflow>
<dataflow id="6843" from="p_Result_110" to="overflow_40" fromId="1346" toId="1348">
</dataflow>
<dataflow id="6844" from="xor_ln941_60" to="overflow_40" fromId="1347" toId="1348">
</dataflow>
<dataflow id="6845" from="p_Result_109" to="xor_ln348_20" fromId="1344" toId="1349">
</dataflow>
<dataflow id="6846" from="p_Result_110" to="xor_ln348_20" fromId="1346" toId="1349">
</dataflow>
<dataflow id="6847" from="overflow_40" to="select_ln392_60" fromId="1348" toId="1350">
</dataflow>
<dataflow id="6848" from="StgValue_4401" to="select_ln392_60" fromId="4401" toId="1350">
</dataflow>
<dataflow id="6849" from="StgValue_4403" to="select_ln392_60" fromId="4403" toId="1350">
</dataflow>
<dataflow id="6850" from="xor_ln348_20" to="sum_V_40" fromId="1349" toId="1351">
</dataflow>
<dataflow id="6851" from="select_ln392_60" to="sum_V_40" fromId="1350" toId="1351">
</dataflow>
<dataflow id="6852" from="sum_V_39" to="sum_V_40" fromId="1345" toId="1351">
</dataflow>
<dataflow id="6853" from="sext_ln1319_20" to="r_V_149" fromId="1125" toId="1352">
</dataflow>
<dataflow id="6854" from="sext_ln1317_20" to="r_V_149" fromId="1124" toId="1352">
</dataflow>
<dataflow id="6855" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1353">
</dataflow>
<dataflow id="6856" from="r_V_149" to="specfucore_ln1319" fromId="1352" toId="1353">
</dataflow>
<dataflow id="6857" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1353">
</dataflow>
<dataflow id="6858" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1353">
</dataflow>
<dataflow id="6859" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1353">
</dataflow>
<dataflow id="6860" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_111" fromId="4129" toId="1354">
</dataflow>
<dataflow id="6861" from="r_V_149" to="p_Result_111" fromId="1352" toId="1354">
</dataflow>
<dataflow id="6862" from="StgValue_3825" to="p_Result_111" fromId="3825" toId="1354">
</dataflow>
<dataflow id="6863" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_60" fromId="4133" toId="1355">
</dataflow>
<dataflow id="6864" from="r_V_149" to="tp_V_60" fromId="1352" toId="1355">
</dataflow>
<dataflow id="6865" from="StgValue_4136" to="tp_V_60" fromId="4136" toId="1355">
</dataflow>
<dataflow id="6866" from="StgValue_4138" to="tp_V_60" fromId="4138" toId="1355">
</dataflow>
<dataflow id="6867" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_112" fromId="4129" toId="1356">
</dataflow>
<dataflow id="6868" from="r_V_149" to="p_Result_112" fromId="1352" toId="1356">
</dataflow>
<dataflow id="6869" from="StgValue_4138" to="p_Result_112" fromId="4138" toId="1356">
</dataflow>
<dataflow id="6870" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_147" fromId="4129" toId="1357">
</dataflow>
<dataflow id="6871" from="r_V_149" to="tmp_147" fromId="1352" toId="1357">
</dataflow>
<dataflow id="6872" from="StgValue_4145" to="tmp_147" fromId="4145" toId="1357">
</dataflow>
<dataflow id="6873" from="tmp_147" to="zext_ln423_20" fromId="1357" toId="1358">
</dataflow>
<dataflow id="6874" from="zext_ln423_20" to="tp_V_61" fromId="1358" toId="1359">
</dataflow>
<dataflow id="6875" from="tp_V_60" to="tp_V_61" fromId="1355" toId="1359">
</dataflow>
<dataflow id="6876" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_113" fromId="4150" toId="1360">
</dataflow>
<dataflow id="6877" from="tp_V_61" to="p_Result_113" fromId="1359" toId="1360">
</dataflow>
<dataflow id="6878" from="StgValue_4153" to="p_Result_113" fromId="4153" toId="1360">
</dataflow>
<dataflow id="6879" from="p_Result_113" to="xor_ln942_40" fromId="1360" toId="1361">
</dataflow>
<dataflow id="6880" from="StgValue_4156" to="xor_ln942_40" fromId="4156" toId="1361">
</dataflow>
<dataflow id="6881" from="p_Result_112" to="carry_41" fromId="1356" toId="1362">
</dataflow>
<dataflow id="6882" from="xor_ln942_40" to="carry_41" fromId="1361" toId="1362">
</dataflow>
<dataflow id="6883" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_240" fromId="4160" toId="1363">
</dataflow>
<dataflow id="6884" from="r_V_149" to="tmp_240" fromId="1352" toId="1363">
</dataflow>
<dataflow id="6885" from="StgValue_4163" to="tmp_240" fromId="4163" toId="1363">
</dataflow>
<dataflow id="6886" from="StgValue_3825" to="tmp_240" fromId="3825" toId="1363">
</dataflow>
<dataflow id="6887" from="tmp_240" to="Range2_all_ones_20" fromId="1363" toId="1364">
</dataflow>
<dataflow id="6888" from="StgValue_4167" to="Range2_all_ones_20" fromId="4167" toId="1364">
</dataflow>
<dataflow id="6889" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_241" fromId="4169" toId="1365">
</dataflow>
<dataflow id="6890" from="r_V_149" to="tmp_241" fromId="1352" toId="1365">
</dataflow>
<dataflow id="6891" from="StgValue_4172" to="tmp_241" fromId="4172" toId="1365">
</dataflow>
<dataflow id="6892" from="StgValue_3825" to="tmp_241" fromId="3825" toId="1365">
</dataflow>
<dataflow id="6893" from="tmp_241" to="Range1_all_ones_40" fromId="1365" toId="1366">
</dataflow>
<dataflow id="6894" from="StgValue_4176" to="Range1_all_ones_40" fromId="4176" toId="1366">
</dataflow>
<dataflow id="6895" from="tmp_241" to="Range1_all_zeros_20" fromId="1365" toId="1367">
</dataflow>
<dataflow id="6896" from="StgValue_4179" to="Range1_all_zeros_20" fromId="4179" toId="1367">
</dataflow>
<dataflow id="6897" from="carry_41" to="deleted_zeros_20" fromId="1362" toId="1368">
</dataflow>
<dataflow id="6898" from="Range1_all_ones_40" to="deleted_zeros_20" fromId="1366" toId="1368">
</dataflow>
<dataflow id="6899" from="Range1_all_zeros_20" to="deleted_zeros_20" fromId="1367" toId="1368">
</dataflow>
<dataflow id="6900" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_149" fromId="4129" toId="1369">
</dataflow>
<dataflow id="6901" from="r_V_149" to="tmp_149" fromId="1352" toId="1369">
</dataflow>
<dataflow id="6902" from="StgValue_4172" to="tmp_149" fromId="4172" toId="1369">
</dataflow>
<dataflow id="6903" from="tmp_149" to="xor_ln936_20" fromId="1369" toId="1370">
</dataflow>
<dataflow id="6904" from="StgValue_4156" to="xor_ln936_20" fromId="4156" toId="1370">
</dataflow>
<dataflow id="6905" from="Range2_all_ones_20" to="and_ln936_20" fromId="1364" toId="1371">
</dataflow>
<dataflow id="6906" from="xor_ln936_20" to="and_ln936_20" fromId="1370" toId="1371">
</dataflow>
<dataflow id="6907" from="carry_41" to="deleted_ones_40" fromId="1362" toId="1372">
</dataflow>
<dataflow id="6908" from="and_ln936_20" to="deleted_ones_40" fromId="1371" toId="1372">
</dataflow>
<dataflow id="6909" from="Range1_all_ones_40" to="deleted_ones_40" fromId="1366" toId="1372">
</dataflow>
<dataflow id="6910" from="carry_41" to="and_ln937_20" fromId="1362" toId="1373">
</dataflow>
<dataflow id="6911" from="Range1_all_ones_40" to="and_ln937_20" fromId="1366" toId="1373">
</dataflow>
<dataflow id="6912" from="deleted_zeros_20" to="xor_ln941_61" fromId="1368" toId="1374">
</dataflow>
<dataflow id="6913" from="StgValue_4156" to="xor_ln941_61" fromId="4156" toId="1374">
</dataflow>
<dataflow id="6914" from="p_Result_113" to="or_ln941_20" fromId="1360" toId="1375">
</dataflow>
<dataflow id="6915" from="xor_ln941_61" to="or_ln941_20" fromId="1374" toId="1375">
</dataflow>
<dataflow id="6916" from="p_Result_111" to="xor_ln941_62" fromId="1354" toId="1376">
</dataflow>
<dataflow id="6917" from="StgValue_4156" to="xor_ln941_62" fromId="4156" toId="1376">
</dataflow>
<dataflow id="6918" from="or_ln941_20" to="overflow_41" fromId="1375" toId="1377">
</dataflow>
<dataflow id="6919" from="xor_ln941_62" to="overflow_41" fromId="1376" toId="1377">
</dataflow>
<dataflow id="6920" from="deleted_ones_40" to="xor_ln942_41" fromId="1372" toId="1378">
</dataflow>
<dataflow id="6921" from="StgValue_4156" to="xor_ln942_41" fromId="4156" toId="1378">
</dataflow>
<dataflow id="6922" from="xor_ln942_40" to="or_ln942_20" fromId="1361" toId="1379">
</dataflow>
<dataflow id="6923" from="xor_ln942_41" to="or_ln942_20" fromId="1378" toId="1379">
</dataflow>
<dataflow id="6924" from="and_ln937_20" to="xor_ln942_148" fromId="1373" toId="1380">
</dataflow>
<dataflow id="6925" from="or_ln942_20" to="xor_ln942_148" fromId="1379" toId="1380">
</dataflow>
<dataflow id="6926" from="xor_ln942_148" to="underflow_20" fromId="1380" toId="1381">
</dataflow>
<dataflow id="6927" from="p_Result_111" to="underflow_20" fromId="1354" toId="1381">
</dataflow>
<dataflow id="6928" from="overflow_41" to="or_ln392_20" fromId="1377" toId="1382">
</dataflow>
<dataflow id="6929" from="underflow_20" to="or_ln392_20" fromId="1381" toId="1382">
</dataflow>
<dataflow id="6930" from="sext_ln1319_21" to="r_V_150" fromId="1128" toId="1383">
</dataflow>
<dataflow id="6931" from="sext_ln1317_21" to="r_V_150" fromId="1127" toId="1383">
</dataflow>
<dataflow id="6932" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1384">
</dataflow>
<dataflow id="6933" from="r_V_150" to="specfucore_ln1319" fromId="1383" toId="1384">
</dataflow>
<dataflow id="6934" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1384">
</dataflow>
<dataflow id="6935" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1384">
</dataflow>
<dataflow id="6936" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1384">
</dataflow>
<dataflow id="6937" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_116" fromId="4129" toId="1385">
</dataflow>
<dataflow id="6938" from="r_V_150" to="p_Result_116" fromId="1383" toId="1385">
</dataflow>
<dataflow id="6939" from="StgValue_3825" to="p_Result_116" fromId="3825" toId="1385">
</dataflow>
<dataflow id="6940" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_63" fromId="4133" toId="1386">
</dataflow>
<dataflow id="6941" from="r_V_150" to="tp_V_63" fromId="1383" toId="1386">
</dataflow>
<dataflow id="6942" from="StgValue_4136" to="tp_V_63" fromId="4136" toId="1386">
</dataflow>
<dataflow id="6943" from="StgValue_4138" to="tp_V_63" fromId="4138" toId="1386">
</dataflow>
<dataflow id="6944" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_117" fromId="4129" toId="1387">
</dataflow>
<dataflow id="6945" from="r_V_150" to="p_Result_117" fromId="1383" toId="1387">
</dataflow>
<dataflow id="6946" from="StgValue_4138" to="p_Result_117" fromId="4138" toId="1387">
</dataflow>
<dataflow id="6947" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_154" fromId="4129" toId="1388">
</dataflow>
<dataflow id="6948" from="r_V_150" to="tmp_154" fromId="1383" toId="1388">
</dataflow>
<dataflow id="6949" from="StgValue_4145" to="tmp_154" fromId="4145" toId="1388">
</dataflow>
<dataflow id="6950" from="tmp_154" to="zext_ln423_21" fromId="1388" toId="1389">
</dataflow>
<dataflow id="6951" from="zext_ln423_21" to="tp_V_64" fromId="1389" toId="1390">
</dataflow>
<dataflow id="6952" from="tp_V_63" to="tp_V_64" fromId="1386" toId="1390">
</dataflow>
<dataflow id="6953" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_118" fromId="4150" toId="1391">
</dataflow>
<dataflow id="6954" from="tp_V_64" to="p_Result_118" fromId="1390" toId="1391">
</dataflow>
<dataflow id="6955" from="StgValue_4153" to="p_Result_118" fromId="4153" toId="1391">
</dataflow>
<dataflow id="6956" from="p_Result_118" to="xor_ln942_42" fromId="1391" toId="1392">
</dataflow>
<dataflow id="6957" from="StgValue_4156" to="xor_ln942_42" fromId="4156" toId="1392">
</dataflow>
<dataflow id="6958" from="p_Result_117" to="carry_43" fromId="1387" toId="1393">
</dataflow>
<dataflow id="6959" from="xor_ln942_42" to="carry_43" fromId="1392" toId="1393">
</dataflow>
<dataflow id="6960" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_242" fromId="4160" toId="1394">
</dataflow>
<dataflow id="6961" from="r_V_150" to="tmp_242" fromId="1383" toId="1394">
</dataflow>
<dataflow id="6962" from="StgValue_4163" to="tmp_242" fromId="4163" toId="1394">
</dataflow>
<dataflow id="6963" from="StgValue_3825" to="tmp_242" fromId="3825" toId="1394">
</dataflow>
<dataflow id="6964" from="tmp_242" to="Range2_all_ones_21" fromId="1394" toId="1395">
</dataflow>
<dataflow id="6965" from="StgValue_4167" to="Range2_all_ones_21" fromId="4167" toId="1395">
</dataflow>
<dataflow id="6966" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_243" fromId="4169" toId="1396">
</dataflow>
<dataflow id="6967" from="r_V_150" to="tmp_243" fromId="1383" toId="1396">
</dataflow>
<dataflow id="6968" from="StgValue_4172" to="tmp_243" fromId="4172" toId="1396">
</dataflow>
<dataflow id="6969" from="StgValue_3825" to="tmp_243" fromId="3825" toId="1396">
</dataflow>
<dataflow id="6970" from="tmp_243" to="Range1_all_ones_42" fromId="1396" toId="1397">
</dataflow>
<dataflow id="6971" from="StgValue_4176" to="Range1_all_ones_42" fromId="4176" toId="1397">
</dataflow>
<dataflow id="6972" from="tmp_243" to="Range1_all_zeros_21" fromId="1396" toId="1398">
</dataflow>
<dataflow id="6973" from="StgValue_4179" to="Range1_all_zeros_21" fromId="4179" toId="1398">
</dataflow>
<dataflow id="6974" from="carry_43" to="deleted_zeros_21" fromId="1393" toId="1399">
</dataflow>
<dataflow id="6975" from="Range1_all_ones_42" to="deleted_zeros_21" fromId="1397" toId="1399">
</dataflow>
<dataflow id="6976" from="Range1_all_zeros_21" to="deleted_zeros_21" fromId="1398" toId="1399">
</dataflow>
<dataflow id="6977" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_156" fromId="4129" toId="1400">
</dataflow>
<dataflow id="6978" from="r_V_150" to="tmp_156" fromId="1383" toId="1400">
</dataflow>
<dataflow id="6979" from="StgValue_4172" to="tmp_156" fromId="4172" toId="1400">
</dataflow>
<dataflow id="6980" from="tmp_156" to="xor_ln936_21" fromId="1400" toId="1401">
</dataflow>
<dataflow id="6981" from="StgValue_4156" to="xor_ln936_21" fromId="4156" toId="1401">
</dataflow>
<dataflow id="6982" from="Range2_all_ones_21" to="and_ln936_21" fromId="1395" toId="1402">
</dataflow>
<dataflow id="6983" from="xor_ln936_21" to="and_ln936_21" fromId="1401" toId="1402">
</dataflow>
<dataflow id="6984" from="carry_43" to="deleted_ones_42" fromId="1393" toId="1403">
</dataflow>
<dataflow id="6985" from="and_ln936_21" to="deleted_ones_42" fromId="1402" toId="1403">
</dataflow>
<dataflow id="6986" from="Range1_all_ones_42" to="deleted_ones_42" fromId="1397" toId="1403">
</dataflow>
<dataflow id="6987" from="carry_43" to="and_ln937_21" fromId="1393" toId="1404">
</dataflow>
<dataflow id="6988" from="Range1_all_ones_42" to="and_ln937_21" fromId="1397" toId="1404">
</dataflow>
<dataflow id="6989" from="deleted_zeros_21" to="xor_ln941_64" fromId="1399" toId="1405">
</dataflow>
<dataflow id="6990" from="StgValue_4156" to="xor_ln941_64" fromId="4156" toId="1405">
</dataflow>
<dataflow id="6991" from="p_Result_118" to="or_ln941_21" fromId="1391" toId="1406">
</dataflow>
<dataflow id="6992" from="xor_ln941_64" to="or_ln941_21" fromId="1405" toId="1406">
</dataflow>
<dataflow id="6993" from="p_Result_116" to="xor_ln941_65" fromId="1385" toId="1407">
</dataflow>
<dataflow id="6994" from="StgValue_4156" to="xor_ln941_65" fromId="4156" toId="1407">
</dataflow>
<dataflow id="6995" from="or_ln941_21" to="overflow_43" fromId="1406" toId="1408">
</dataflow>
<dataflow id="6996" from="xor_ln941_65" to="overflow_43" fromId="1407" toId="1408">
</dataflow>
<dataflow id="6997" from="deleted_ones_42" to="xor_ln942_43" fromId="1403" toId="1409">
</dataflow>
<dataflow id="6998" from="StgValue_4156" to="xor_ln942_43" fromId="4156" toId="1409">
</dataflow>
<dataflow id="6999" from="xor_ln942_42" to="or_ln942_21" fromId="1392" toId="1410">
</dataflow>
<dataflow id="7000" from="xor_ln942_43" to="or_ln942_21" fromId="1409" toId="1410">
</dataflow>
<dataflow id="7001" from="and_ln937_21" to="xor_ln942_149" fromId="1404" toId="1411">
</dataflow>
<dataflow id="7002" from="or_ln942_21" to="xor_ln942_149" fromId="1410" toId="1411">
</dataflow>
<dataflow id="7003" from="xor_ln942_149" to="underflow_21" fromId="1411" toId="1412">
</dataflow>
<dataflow id="7004" from="p_Result_116" to="underflow_21" fromId="1385" toId="1412">
</dataflow>
<dataflow id="7005" from="overflow_43" to="or_ln392_21" fromId="1408" toId="1413">
</dataflow>
<dataflow id="7006" from="underflow_21" to="or_ln392_21" fromId="1412" toId="1413">
</dataflow>
<dataflow id="7007" from="sext_ln1319_22" to="r_V_151" fromId="1223" toId="1414">
</dataflow>
<dataflow id="7008" from="sext_ln1317_22" to="r_V_151" fromId="1222" toId="1414">
</dataflow>
<dataflow id="7009" from="sext_ln1319_23" to="r_V_152" fromId="1226" toId="1415">
</dataflow>
<dataflow id="7010" from="sext_ln1317_23" to="r_V_152" fromId="1225" toId="1415">
</dataflow>
<dataflow id="7011" from="sext_ln1319_24" to="r_V_153" fromId="1321" toId="1416">
</dataflow>
<dataflow id="7012" from="sext_ln1317_24" to="r_V_153" fromId="1320" toId="1416">
</dataflow>
<dataflow id="7013" from="sext_ln1319_25" to="r_V_154" fromId="1324" toId="1417">
</dataflow>
<dataflow id="7014" from="sext_ln1317_25" to="r_V_154" fromId="1323" toId="1417">
</dataflow>
<dataflow id="7015" from="di_V_26" to="sext_ln1317_26" fromId="285" toId="1418">
</dataflow>
<dataflow id="7016" from="wi_V_26" to="sext_ln1319_26" fromId="286" toId="1419">
</dataflow>
<dataflow id="7017" from="sext_ln1319_26" to="r_V_155" fromId="1419" toId="1420">
</dataflow>
<dataflow id="7018" from="sext_ln1317_26" to="r_V_155" fromId="1418" toId="1420">
</dataflow>
<dataflow id="7019" from="di_V_27" to="sext_ln1317_27" fromId="287" toId="1421">
</dataflow>
<dataflow id="7020" from="wi_V_27" to="sext_ln1319_27" fromId="288" toId="1422">
</dataflow>
<dataflow id="7021" from="sext_ln1319_27" to="r_V_156" fromId="1422" toId="1423">
</dataflow>
<dataflow id="7022" from="sext_ln1317_27" to="r_V_156" fromId="1421" toId="1423">
</dataflow>
<dataflow id="7023" from="overflow_41" to="select_ln392_61" fromId="1377" toId="1424">
</dataflow>
<dataflow id="7024" from="StgValue_4401" to="select_ln392_61" fromId="4401" toId="1424">
</dataflow>
<dataflow id="7025" from="StgValue_4403" to="select_ln392_61" fromId="4403" toId="1424">
</dataflow>
<dataflow id="7026" from="or_ln392_20" to="tp_V_62" fromId="1382" toId="1425">
</dataflow>
<dataflow id="7027" from="select_ln392_61" to="tp_V_62" fromId="1424" toId="1425">
</dataflow>
<dataflow id="7028" from="tp_V_61" to="tp_V_62" fromId="1359" toId="1425">
</dataflow>
<dataflow id="7029" from="sum_V_40" to="sext_ln859_40" fromId="1351" toId="1426">
</dataflow>
<dataflow id="7030" from="tp_V_62" to="sext_ln859_41" fromId="1425" toId="1427">
</dataflow>
<dataflow id="7031" from="sext_ln859_41" to="ret_V_20" fromId="1427" toId="1428">
</dataflow>
<dataflow id="7032" from="sext_ln859_40" to="ret_V_20" fromId="1426" toId="1428">
</dataflow>
<dataflow id="7033" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_114" fromId="4412" toId="1429">
</dataflow>
<dataflow id="7034" from="ret_V_20" to="p_Result_114" fromId="1428" toId="1429">
</dataflow>
<dataflow id="7035" from="StgValue_3823" to="p_Result_114" fromId="3823" toId="1429">
</dataflow>
<dataflow id="7036" from="tp_V_62" to="sum_V_41" fromId="1425" toId="1430">
</dataflow>
<dataflow id="7037" from="sum_V_40" to="sum_V_41" fromId="1351" toId="1430">
</dataflow>
<dataflow id="7038" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_115" fromId="4150" toId="1431">
</dataflow>
<dataflow id="7039" from="sum_V_41" to="p_Result_115" fromId="1430" toId="1431">
</dataflow>
<dataflow id="7040" from="StgValue_4153" to="p_Result_115" fromId="4153" toId="1431">
</dataflow>
<dataflow id="7041" from="p_Result_114" to="xor_ln941_63" fromId="1429" toId="1432">
</dataflow>
<dataflow id="7042" from="StgValue_4156" to="xor_ln941_63" fromId="4156" toId="1432">
</dataflow>
<dataflow id="7043" from="p_Result_115" to="overflow_42" fromId="1431" toId="1433">
</dataflow>
<dataflow id="7044" from="xor_ln941_63" to="overflow_42" fromId="1432" toId="1433">
</dataflow>
<dataflow id="7045" from="p_Result_114" to="xor_ln348_21" fromId="1429" toId="1434">
</dataflow>
<dataflow id="7046" from="p_Result_115" to="xor_ln348_21" fromId="1431" toId="1434">
</dataflow>
<dataflow id="7047" from="overflow_42" to="select_ln392_63" fromId="1433" toId="1435">
</dataflow>
<dataflow id="7048" from="StgValue_4401" to="select_ln392_63" fromId="4401" toId="1435">
</dataflow>
<dataflow id="7049" from="StgValue_4403" to="select_ln392_63" fromId="4403" toId="1435">
</dataflow>
<dataflow id="7050" from="xor_ln348_21" to="sum_V_42" fromId="1434" toId="1436">
</dataflow>
<dataflow id="7051" from="select_ln392_63" to="sum_V_42" fromId="1435" toId="1436">
</dataflow>
<dataflow id="7052" from="sum_V_41" to="sum_V_42" fromId="1430" toId="1436">
</dataflow>
<dataflow id="7053" from="overflow_43" to="select_ln392_64" fromId="1408" toId="1437">
</dataflow>
<dataflow id="7054" from="StgValue_4401" to="select_ln392_64" fromId="4401" toId="1437">
</dataflow>
<dataflow id="7055" from="StgValue_4403" to="select_ln392_64" fromId="4403" toId="1437">
</dataflow>
<dataflow id="7056" from="or_ln392_21" to="tp_V_65" fromId="1413" toId="1438">
</dataflow>
<dataflow id="7057" from="select_ln392_64" to="tp_V_65" fromId="1437" toId="1438">
</dataflow>
<dataflow id="7058" from="tp_V_64" to="tp_V_65" fromId="1390" toId="1438">
</dataflow>
<dataflow id="7059" from="sum_V_42" to="sext_ln859_42" fromId="1436" toId="1439">
</dataflow>
<dataflow id="7060" from="tp_V_65" to="sext_ln859_43" fromId="1438" toId="1440">
</dataflow>
<dataflow id="7061" from="sext_ln859_43" to="ret_V_21" fromId="1440" toId="1441">
</dataflow>
<dataflow id="7062" from="sext_ln859_42" to="ret_V_21" fromId="1439" toId="1441">
</dataflow>
<dataflow id="7063" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_119" fromId="4412" toId="1442">
</dataflow>
<dataflow id="7064" from="ret_V_21" to="p_Result_119" fromId="1441" toId="1442">
</dataflow>
<dataflow id="7065" from="StgValue_3823" to="p_Result_119" fromId="3823" toId="1442">
</dataflow>
<dataflow id="7066" from="tp_V_65" to="sum_V_43" fromId="1438" toId="1443">
</dataflow>
<dataflow id="7067" from="sum_V_42" to="sum_V_43" fromId="1436" toId="1443">
</dataflow>
<dataflow id="7068" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_120" fromId="4150" toId="1444">
</dataflow>
<dataflow id="7069" from="sum_V_43" to="p_Result_120" fromId="1443" toId="1444">
</dataflow>
<dataflow id="7070" from="StgValue_4153" to="p_Result_120" fromId="4153" toId="1444">
</dataflow>
<dataflow id="7071" from="p_Result_119" to="xor_ln941_66" fromId="1442" toId="1445">
</dataflow>
<dataflow id="7072" from="StgValue_4156" to="xor_ln941_66" fromId="4156" toId="1445">
</dataflow>
<dataflow id="7073" from="p_Result_120" to="overflow_44" fromId="1444" toId="1446">
</dataflow>
<dataflow id="7074" from="xor_ln941_66" to="overflow_44" fromId="1445" toId="1446">
</dataflow>
<dataflow id="7075" from="p_Result_119" to="xor_ln348_22" fromId="1442" toId="1447">
</dataflow>
<dataflow id="7076" from="p_Result_120" to="xor_ln348_22" fromId="1444" toId="1447">
</dataflow>
<dataflow id="7077" from="overflow_44" to="select_ln392_66" fromId="1446" toId="1448">
</dataflow>
<dataflow id="7078" from="StgValue_4401" to="select_ln392_66" fromId="4401" toId="1448">
</dataflow>
<dataflow id="7079" from="StgValue_4403" to="select_ln392_66" fromId="4403" toId="1448">
</dataflow>
<dataflow id="7080" from="xor_ln348_22" to="sum_V_44" fromId="1447" toId="1449">
</dataflow>
<dataflow id="7081" from="select_ln392_66" to="sum_V_44" fromId="1448" toId="1449">
</dataflow>
<dataflow id="7082" from="sum_V_43" to="sum_V_44" fromId="1443" toId="1449">
</dataflow>
<dataflow id="7083" from="sext_ln1319_22" to="r_V_151" fromId="1223" toId="1450">
</dataflow>
<dataflow id="7084" from="sext_ln1317_22" to="r_V_151" fromId="1222" toId="1450">
</dataflow>
<dataflow id="7085" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1451">
</dataflow>
<dataflow id="7086" from="r_V_151" to="specfucore_ln1319" fromId="1450" toId="1451">
</dataflow>
<dataflow id="7087" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1451">
</dataflow>
<dataflow id="7088" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1451">
</dataflow>
<dataflow id="7089" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1451">
</dataflow>
<dataflow id="7090" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_121" fromId="4129" toId="1452">
</dataflow>
<dataflow id="7091" from="r_V_151" to="p_Result_121" fromId="1450" toId="1452">
</dataflow>
<dataflow id="7092" from="StgValue_3825" to="p_Result_121" fromId="3825" toId="1452">
</dataflow>
<dataflow id="7093" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_66" fromId="4133" toId="1453">
</dataflow>
<dataflow id="7094" from="r_V_151" to="tp_V_66" fromId="1450" toId="1453">
</dataflow>
<dataflow id="7095" from="StgValue_4136" to="tp_V_66" fromId="4136" toId="1453">
</dataflow>
<dataflow id="7096" from="StgValue_4138" to="tp_V_66" fromId="4138" toId="1453">
</dataflow>
<dataflow id="7097" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_122" fromId="4129" toId="1454">
</dataflow>
<dataflow id="7098" from="r_V_151" to="p_Result_122" fromId="1450" toId="1454">
</dataflow>
<dataflow id="7099" from="StgValue_4138" to="p_Result_122" fromId="4138" toId="1454">
</dataflow>
<dataflow id="7100" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_161" fromId="4129" toId="1455">
</dataflow>
<dataflow id="7101" from="r_V_151" to="tmp_161" fromId="1450" toId="1455">
</dataflow>
<dataflow id="7102" from="StgValue_4145" to="tmp_161" fromId="4145" toId="1455">
</dataflow>
<dataflow id="7103" from="tmp_161" to="zext_ln423_22" fromId="1455" toId="1456">
</dataflow>
<dataflow id="7104" from="zext_ln423_22" to="tp_V_67" fromId="1456" toId="1457">
</dataflow>
<dataflow id="7105" from="tp_V_66" to="tp_V_67" fromId="1453" toId="1457">
</dataflow>
<dataflow id="7106" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_123" fromId="4150" toId="1458">
</dataflow>
<dataflow id="7107" from="tp_V_67" to="p_Result_123" fromId="1457" toId="1458">
</dataflow>
<dataflow id="7108" from="StgValue_4153" to="p_Result_123" fromId="4153" toId="1458">
</dataflow>
<dataflow id="7109" from="p_Result_123" to="xor_ln942_44" fromId="1458" toId="1459">
</dataflow>
<dataflow id="7110" from="StgValue_4156" to="xor_ln942_44" fromId="4156" toId="1459">
</dataflow>
<dataflow id="7111" from="p_Result_122" to="carry_45" fromId="1454" toId="1460">
</dataflow>
<dataflow id="7112" from="xor_ln942_44" to="carry_45" fromId="1459" toId="1460">
</dataflow>
<dataflow id="7113" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_244" fromId="4160" toId="1461">
</dataflow>
<dataflow id="7114" from="r_V_151" to="tmp_244" fromId="1450" toId="1461">
</dataflow>
<dataflow id="7115" from="StgValue_4163" to="tmp_244" fromId="4163" toId="1461">
</dataflow>
<dataflow id="7116" from="StgValue_3825" to="tmp_244" fromId="3825" toId="1461">
</dataflow>
<dataflow id="7117" from="tmp_244" to="Range2_all_ones_22" fromId="1461" toId="1462">
</dataflow>
<dataflow id="7118" from="StgValue_4167" to="Range2_all_ones_22" fromId="4167" toId="1462">
</dataflow>
<dataflow id="7119" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_245" fromId="4169" toId="1463">
</dataflow>
<dataflow id="7120" from="r_V_151" to="tmp_245" fromId="1450" toId="1463">
</dataflow>
<dataflow id="7121" from="StgValue_4172" to="tmp_245" fromId="4172" toId="1463">
</dataflow>
<dataflow id="7122" from="StgValue_3825" to="tmp_245" fromId="3825" toId="1463">
</dataflow>
<dataflow id="7123" from="tmp_245" to="Range1_all_ones_44" fromId="1463" toId="1464">
</dataflow>
<dataflow id="7124" from="StgValue_4176" to="Range1_all_ones_44" fromId="4176" toId="1464">
</dataflow>
<dataflow id="7125" from="tmp_245" to="Range1_all_zeros_22" fromId="1463" toId="1465">
</dataflow>
<dataflow id="7126" from="StgValue_4179" to="Range1_all_zeros_22" fromId="4179" toId="1465">
</dataflow>
<dataflow id="7127" from="carry_45" to="deleted_zeros_22" fromId="1460" toId="1466">
</dataflow>
<dataflow id="7128" from="Range1_all_ones_44" to="deleted_zeros_22" fromId="1464" toId="1466">
</dataflow>
<dataflow id="7129" from="Range1_all_zeros_22" to="deleted_zeros_22" fromId="1465" toId="1466">
</dataflow>
<dataflow id="7130" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_163" fromId="4129" toId="1467">
</dataflow>
<dataflow id="7131" from="r_V_151" to="tmp_163" fromId="1450" toId="1467">
</dataflow>
<dataflow id="7132" from="StgValue_4172" to="tmp_163" fromId="4172" toId="1467">
</dataflow>
<dataflow id="7133" from="tmp_163" to="xor_ln936_22" fromId="1467" toId="1468">
</dataflow>
<dataflow id="7134" from="StgValue_4156" to="xor_ln936_22" fromId="4156" toId="1468">
</dataflow>
<dataflow id="7135" from="Range2_all_ones_22" to="and_ln936_22" fromId="1462" toId="1469">
</dataflow>
<dataflow id="7136" from="xor_ln936_22" to="and_ln936_22" fromId="1468" toId="1469">
</dataflow>
<dataflow id="7137" from="carry_45" to="deleted_ones_44" fromId="1460" toId="1470">
</dataflow>
<dataflow id="7138" from="and_ln936_22" to="deleted_ones_44" fromId="1469" toId="1470">
</dataflow>
<dataflow id="7139" from="Range1_all_ones_44" to="deleted_ones_44" fromId="1464" toId="1470">
</dataflow>
<dataflow id="7140" from="carry_45" to="and_ln937_22" fromId="1460" toId="1471">
</dataflow>
<dataflow id="7141" from="Range1_all_ones_44" to="and_ln937_22" fromId="1464" toId="1471">
</dataflow>
<dataflow id="7142" from="deleted_zeros_22" to="xor_ln941_67" fromId="1466" toId="1472">
</dataflow>
<dataflow id="7143" from="StgValue_4156" to="xor_ln941_67" fromId="4156" toId="1472">
</dataflow>
<dataflow id="7144" from="p_Result_123" to="or_ln941_22" fromId="1458" toId="1473">
</dataflow>
<dataflow id="7145" from="xor_ln941_67" to="or_ln941_22" fromId="1472" toId="1473">
</dataflow>
<dataflow id="7146" from="p_Result_121" to="xor_ln941_68" fromId="1452" toId="1474">
</dataflow>
<dataflow id="7147" from="StgValue_4156" to="xor_ln941_68" fromId="4156" toId="1474">
</dataflow>
<dataflow id="7148" from="or_ln941_22" to="overflow_45" fromId="1473" toId="1475">
</dataflow>
<dataflow id="7149" from="xor_ln941_68" to="overflow_45" fromId="1474" toId="1475">
</dataflow>
<dataflow id="7150" from="deleted_ones_44" to="xor_ln942_45" fromId="1470" toId="1476">
</dataflow>
<dataflow id="7151" from="StgValue_4156" to="xor_ln942_45" fromId="4156" toId="1476">
</dataflow>
<dataflow id="7152" from="xor_ln942_44" to="or_ln942_22" fromId="1459" toId="1477">
</dataflow>
<dataflow id="7153" from="xor_ln942_45" to="or_ln942_22" fromId="1476" toId="1477">
</dataflow>
<dataflow id="7154" from="and_ln937_22" to="xor_ln942_150" fromId="1471" toId="1478">
</dataflow>
<dataflow id="7155" from="or_ln942_22" to="xor_ln942_150" fromId="1477" toId="1478">
</dataflow>
<dataflow id="7156" from="xor_ln942_150" to="underflow_22" fromId="1478" toId="1479">
</dataflow>
<dataflow id="7157" from="p_Result_121" to="underflow_22" fromId="1452" toId="1479">
</dataflow>
<dataflow id="7158" from="overflow_45" to="or_ln392_22" fromId="1475" toId="1480">
</dataflow>
<dataflow id="7159" from="underflow_22" to="or_ln392_22" fromId="1479" toId="1480">
</dataflow>
<dataflow id="7160" from="sext_ln1319_23" to="r_V_152" fromId="1226" toId="1481">
</dataflow>
<dataflow id="7161" from="sext_ln1317_23" to="r_V_152" fromId="1225" toId="1481">
</dataflow>
<dataflow id="7162" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1482">
</dataflow>
<dataflow id="7163" from="r_V_152" to="specfucore_ln1319" fromId="1481" toId="1482">
</dataflow>
<dataflow id="7164" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1482">
</dataflow>
<dataflow id="7165" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1482">
</dataflow>
<dataflow id="7166" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1482">
</dataflow>
<dataflow id="7167" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_126" fromId="4129" toId="1483">
</dataflow>
<dataflow id="7168" from="r_V_152" to="p_Result_126" fromId="1481" toId="1483">
</dataflow>
<dataflow id="7169" from="StgValue_3825" to="p_Result_126" fromId="3825" toId="1483">
</dataflow>
<dataflow id="7170" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_69" fromId="4133" toId="1484">
</dataflow>
<dataflow id="7171" from="r_V_152" to="tp_V_69" fromId="1481" toId="1484">
</dataflow>
<dataflow id="7172" from="StgValue_4136" to="tp_V_69" fromId="4136" toId="1484">
</dataflow>
<dataflow id="7173" from="StgValue_4138" to="tp_V_69" fromId="4138" toId="1484">
</dataflow>
<dataflow id="7174" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_127" fromId="4129" toId="1485">
</dataflow>
<dataflow id="7175" from="r_V_152" to="p_Result_127" fromId="1481" toId="1485">
</dataflow>
<dataflow id="7176" from="StgValue_4138" to="p_Result_127" fromId="4138" toId="1485">
</dataflow>
<dataflow id="7177" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_168" fromId="4129" toId="1486">
</dataflow>
<dataflow id="7178" from="r_V_152" to="tmp_168" fromId="1481" toId="1486">
</dataflow>
<dataflow id="7179" from="StgValue_4145" to="tmp_168" fromId="4145" toId="1486">
</dataflow>
<dataflow id="7180" from="tmp_168" to="zext_ln423_23" fromId="1486" toId="1487">
</dataflow>
<dataflow id="7181" from="zext_ln423_23" to="tp_V_70" fromId="1487" toId="1488">
</dataflow>
<dataflow id="7182" from="tp_V_69" to="tp_V_70" fromId="1484" toId="1488">
</dataflow>
<dataflow id="7183" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_128" fromId="4150" toId="1489">
</dataflow>
<dataflow id="7184" from="tp_V_70" to="p_Result_128" fromId="1488" toId="1489">
</dataflow>
<dataflow id="7185" from="StgValue_4153" to="p_Result_128" fromId="4153" toId="1489">
</dataflow>
<dataflow id="7186" from="p_Result_128" to="xor_ln942_46" fromId="1489" toId="1490">
</dataflow>
<dataflow id="7187" from="StgValue_4156" to="xor_ln942_46" fromId="4156" toId="1490">
</dataflow>
<dataflow id="7188" from="p_Result_127" to="carry_47" fromId="1485" toId="1491">
</dataflow>
<dataflow id="7189" from="xor_ln942_46" to="carry_47" fromId="1490" toId="1491">
</dataflow>
<dataflow id="7190" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_246" fromId="4160" toId="1492">
</dataflow>
<dataflow id="7191" from="r_V_152" to="tmp_246" fromId="1481" toId="1492">
</dataflow>
<dataflow id="7192" from="StgValue_4163" to="tmp_246" fromId="4163" toId="1492">
</dataflow>
<dataflow id="7193" from="StgValue_3825" to="tmp_246" fromId="3825" toId="1492">
</dataflow>
<dataflow id="7194" from="tmp_246" to="Range2_all_ones_23" fromId="1492" toId="1493">
</dataflow>
<dataflow id="7195" from="StgValue_4167" to="Range2_all_ones_23" fromId="4167" toId="1493">
</dataflow>
<dataflow id="7196" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_247" fromId="4169" toId="1494">
</dataflow>
<dataflow id="7197" from="r_V_152" to="tmp_247" fromId="1481" toId="1494">
</dataflow>
<dataflow id="7198" from="StgValue_4172" to="tmp_247" fromId="4172" toId="1494">
</dataflow>
<dataflow id="7199" from="StgValue_3825" to="tmp_247" fromId="3825" toId="1494">
</dataflow>
<dataflow id="7200" from="tmp_247" to="Range1_all_ones_46" fromId="1494" toId="1495">
</dataflow>
<dataflow id="7201" from="StgValue_4176" to="Range1_all_ones_46" fromId="4176" toId="1495">
</dataflow>
<dataflow id="7202" from="tmp_247" to="Range1_all_zeros_23" fromId="1494" toId="1496">
</dataflow>
<dataflow id="7203" from="StgValue_4179" to="Range1_all_zeros_23" fromId="4179" toId="1496">
</dataflow>
<dataflow id="7204" from="carry_47" to="deleted_zeros_23" fromId="1491" toId="1497">
</dataflow>
<dataflow id="7205" from="Range1_all_ones_46" to="deleted_zeros_23" fromId="1495" toId="1497">
</dataflow>
<dataflow id="7206" from="Range1_all_zeros_23" to="deleted_zeros_23" fromId="1496" toId="1497">
</dataflow>
<dataflow id="7207" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_170" fromId="4129" toId="1498">
</dataflow>
<dataflow id="7208" from="r_V_152" to="tmp_170" fromId="1481" toId="1498">
</dataflow>
<dataflow id="7209" from="StgValue_4172" to="tmp_170" fromId="4172" toId="1498">
</dataflow>
<dataflow id="7210" from="tmp_170" to="xor_ln936_23" fromId="1498" toId="1499">
</dataflow>
<dataflow id="7211" from="StgValue_4156" to="xor_ln936_23" fromId="4156" toId="1499">
</dataflow>
<dataflow id="7212" from="Range2_all_ones_23" to="and_ln936_23" fromId="1493" toId="1500">
</dataflow>
<dataflow id="7213" from="xor_ln936_23" to="and_ln936_23" fromId="1499" toId="1500">
</dataflow>
<dataflow id="7214" from="carry_47" to="deleted_ones_46" fromId="1491" toId="1501">
</dataflow>
<dataflow id="7215" from="and_ln936_23" to="deleted_ones_46" fromId="1500" toId="1501">
</dataflow>
<dataflow id="7216" from="Range1_all_ones_46" to="deleted_ones_46" fromId="1495" toId="1501">
</dataflow>
<dataflow id="7217" from="carry_47" to="and_ln937_23" fromId="1491" toId="1502">
</dataflow>
<dataflow id="7218" from="Range1_all_ones_46" to="and_ln937_23" fromId="1495" toId="1502">
</dataflow>
<dataflow id="7219" from="deleted_zeros_23" to="xor_ln941_70" fromId="1497" toId="1503">
</dataflow>
<dataflow id="7220" from="StgValue_4156" to="xor_ln941_70" fromId="4156" toId="1503">
</dataflow>
<dataflow id="7221" from="p_Result_128" to="or_ln941_23" fromId="1489" toId="1504">
</dataflow>
<dataflow id="7222" from="xor_ln941_70" to="or_ln941_23" fromId="1503" toId="1504">
</dataflow>
<dataflow id="7223" from="p_Result_126" to="xor_ln941_71" fromId="1483" toId="1505">
</dataflow>
<dataflow id="7224" from="StgValue_4156" to="xor_ln941_71" fromId="4156" toId="1505">
</dataflow>
<dataflow id="7225" from="or_ln941_23" to="overflow_47" fromId="1504" toId="1506">
</dataflow>
<dataflow id="7226" from="xor_ln941_71" to="overflow_47" fromId="1505" toId="1506">
</dataflow>
<dataflow id="7227" from="deleted_ones_46" to="xor_ln942_47" fromId="1501" toId="1507">
</dataflow>
<dataflow id="7228" from="StgValue_4156" to="xor_ln942_47" fromId="4156" toId="1507">
</dataflow>
<dataflow id="7229" from="xor_ln942_46" to="or_ln942_23" fromId="1490" toId="1508">
</dataflow>
<dataflow id="7230" from="xor_ln942_47" to="or_ln942_23" fromId="1507" toId="1508">
</dataflow>
<dataflow id="7231" from="and_ln937_23" to="xor_ln942_151" fromId="1502" toId="1509">
</dataflow>
<dataflow id="7232" from="or_ln942_23" to="xor_ln942_151" fromId="1508" toId="1509">
</dataflow>
<dataflow id="7233" from="xor_ln942_151" to="underflow_23" fromId="1509" toId="1510">
</dataflow>
<dataflow id="7234" from="p_Result_126" to="underflow_23" fromId="1483" toId="1510">
</dataflow>
<dataflow id="7235" from="overflow_47" to="or_ln392_23" fromId="1506" toId="1511">
</dataflow>
<dataflow id="7236" from="underflow_23" to="or_ln392_23" fromId="1510" toId="1511">
</dataflow>
<dataflow id="7237" from="sext_ln1319_24" to="r_V_153" fromId="1321" toId="1512">
</dataflow>
<dataflow id="7238" from="sext_ln1317_24" to="r_V_153" fromId="1320" toId="1512">
</dataflow>
<dataflow id="7239" from="sext_ln1319_25" to="r_V_154" fromId="1324" toId="1513">
</dataflow>
<dataflow id="7240" from="sext_ln1317_25" to="r_V_154" fromId="1323" toId="1513">
</dataflow>
<dataflow id="7241" from="sext_ln1319_26" to="r_V_155" fromId="1419" toId="1514">
</dataflow>
<dataflow id="7242" from="sext_ln1317_26" to="r_V_155" fromId="1418" toId="1514">
</dataflow>
<dataflow id="7243" from="sext_ln1319_27" to="r_V_156" fromId="1422" toId="1515">
</dataflow>
<dataflow id="7244" from="sext_ln1317_27" to="r_V_156" fromId="1421" toId="1515">
</dataflow>
<dataflow id="7245" from="di_V_28" to="sext_ln1317_28" fromId="290" toId="1516">
</dataflow>
<dataflow id="7246" from="wi_V_28" to="sext_ln1319_28" fromId="292" toId="1517">
</dataflow>
<dataflow id="7247" from="sext_ln1319_28" to="r_V_157" fromId="1517" toId="1518">
</dataflow>
<dataflow id="7248" from="sext_ln1317_28" to="r_V_157" fromId="1516" toId="1518">
</dataflow>
<dataflow id="7249" from="di_V_29" to="sext_ln1317_29" fromId="293" toId="1519">
</dataflow>
<dataflow id="7250" from="wi_V_29" to="sext_ln1319_29" fromId="294" toId="1520">
</dataflow>
<dataflow id="7251" from="sext_ln1319_29" to="r_V_158" fromId="1520" toId="1521">
</dataflow>
<dataflow id="7252" from="sext_ln1317_29" to="r_V_158" fromId="1519" toId="1521">
</dataflow>
<dataflow id="7253" from="overflow_45" to="select_ln392_67" fromId="1475" toId="1522">
</dataflow>
<dataflow id="7254" from="StgValue_4401" to="select_ln392_67" fromId="4401" toId="1522">
</dataflow>
<dataflow id="7255" from="StgValue_4403" to="select_ln392_67" fromId="4403" toId="1522">
</dataflow>
<dataflow id="7256" from="or_ln392_22" to="tp_V_68" fromId="1480" toId="1523">
</dataflow>
<dataflow id="7257" from="select_ln392_67" to="tp_V_68" fromId="1522" toId="1523">
</dataflow>
<dataflow id="7258" from="tp_V_67" to="tp_V_68" fromId="1457" toId="1523">
</dataflow>
<dataflow id="7259" from="sum_V_44" to="sext_ln859_44" fromId="1449" toId="1524">
</dataflow>
<dataflow id="7260" from="tp_V_68" to="sext_ln859_45" fromId="1523" toId="1525">
</dataflow>
<dataflow id="7261" from="sext_ln859_45" to="ret_V_22" fromId="1525" toId="1526">
</dataflow>
<dataflow id="7262" from="sext_ln859_44" to="ret_V_22" fromId="1524" toId="1526">
</dataflow>
<dataflow id="7263" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_124" fromId="4412" toId="1527">
</dataflow>
<dataflow id="7264" from="ret_V_22" to="p_Result_124" fromId="1526" toId="1527">
</dataflow>
<dataflow id="7265" from="StgValue_3823" to="p_Result_124" fromId="3823" toId="1527">
</dataflow>
<dataflow id="7266" from="tp_V_68" to="sum_V_45" fromId="1523" toId="1528">
</dataflow>
<dataflow id="7267" from="sum_V_44" to="sum_V_45" fromId="1449" toId="1528">
</dataflow>
<dataflow id="7268" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_125" fromId="4150" toId="1529">
</dataflow>
<dataflow id="7269" from="sum_V_45" to="p_Result_125" fromId="1528" toId="1529">
</dataflow>
<dataflow id="7270" from="StgValue_4153" to="p_Result_125" fromId="4153" toId="1529">
</dataflow>
<dataflow id="7271" from="p_Result_124" to="xor_ln941_69" fromId="1527" toId="1530">
</dataflow>
<dataflow id="7272" from="StgValue_4156" to="xor_ln941_69" fromId="4156" toId="1530">
</dataflow>
<dataflow id="7273" from="p_Result_125" to="overflow_46" fromId="1529" toId="1531">
</dataflow>
<dataflow id="7274" from="xor_ln941_69" to="overflow_46" fromId="1530" toId="1531">
</dataflow>
<dataflow id="7275" from="p_Result_124" to="xor_ln348_23" fromId="1527" toId="1532">
</dataflow>
<dataflow id="7276" from="p_Result_125" to="xor_ln348_23" fromId="1529" toId="1532">
</dataflow>
<dataflow id="7277" from="overflow_46" to="select_ln392_69" fromId="1531" toId="1533">
</dataflow>
<dataflow id="7278" from="StgValue_4401" to="select_ln392_69" fromId="4401" toId="1533">
</dataflow>
<dataflow id="7279" from="StgValue_4403" to="select_ln392_69" fromId="4403" toId="1533">
</dataflow>
<dataflow id="7280" from="xor_ln348_23" to="sum_V_46" fromId="1532" toId="1534">
</dataflow>
<dataflow id="7281" from="select_ln392_69" to="sum_V_46" fromId="1533" toId="1534">
</dataflow>
<dataflow id="7282" from="sum_V_45" to="sum_V_46" fromId="1528" toId="1534">
</dataflow>
<dataflow id="7283" from="overflow_47" to="select_ln392_70" fromId="1506" toId="1535">
</dataflow>
<dataflow id="7284" from="StgValue_4401" to="select_ln392_70" fromId="4401" toId="1535">
</dataflow>
<dataflow id="7285" from="StgValue_4403" to="select_ln392_70" fromId="4403" toId="1535">
</dataflow>
<dataflow id="7286" from="or_ln392_23" to="tp_V_71" fromId="1511" toId="1536">
</dataflow>
<dataflow id="7287" from="select_ln392_70" to="tp_V_71" fromId="1535" toId="1536">
</dataflow>
<dataflow id="7288" from="tp_V_70" to="tp_V_71" fromId="1488" toId="1536">
</dataflow>
<dataflow id="7289" from="sum_V_46" to="sext_ln859_46" fromId="1534" toId="1537">
</dataflow>
<dataflow id="7290" from="tp_V_71" to="sext_ln859_47" fromId="1536" toId="1538">
</dataflow>
<dataflow id="7291" from="sext_ln859_47" to="ret_V_23" fromId="1538" toId="1539">
</dataflow>
<dataflow id="7292" from="sext_ln859_46" to="ret_V_23" fromId="1537" toId="1539">
</dataflow>
<dataflow id="7293" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_129" fromId="4412" toId="1540">
</dataflow>
<dataflow id="7294" from="ret_V_23" to="p_Result_129" fromId="1539" toId="1540">
</dataflow>
<dataflow id="7295" from="StgValue_3823" to="p_Result_129" fromId="3823" toId="1540">
</dataflow>
<dataflow id="7296" from="tp_V_71" to="sum_V_47" fromId="1536" toId="1541">
</dataflow>
<dataflow id="7297" from="sum_V_46" to="sum_V_47" fromId="1534" toId="1541">
</dataflow>
<dataflow id="7298" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_130" fromId="4150" toId="1542">
</dataflow>
<dataflow id="7299" from="sum_V_47" to="p_Result_130" fromId="1541" toId="1542">
</dataflow>
<dataflow id="7300" from="StgValue_4153" to="p_Result_130" fromId="4153" toId="1542">
</dataflow>
<dataflow id="7301" from="p_Result_129" to="xor_ln941_72" fromId="1540" toId="1543">
</dataflow>
<dataflow id="7302" from="StgValue_4156" to="xor_ln941_72" fromId="4156" toId="1543">
</dataflow>
<dataflow id="7303" from="p_Result_130" to="overflow_48" fromId="1542" toId="1544">
</dataflow>
<dataflow id="7304" from="xor_ln941_72" to="overflow_48" fromId="1543" toId="1544">
</dataflow>
<dataflow id="7305" from="p_Result_129" to="xor_ln348_24" fromId="1540" toId="1545">
</dataflow>
<dataflow id="7306" from="p_Result_130" to="xor_ln348_24" fromId="1542" toId="1545">
</dataflow>
<dataflow id="7307" from="overflow_48" to="select_ln392_72" fromId="1544" toId="1546">
</dataflow>
<dataflow id="7308" from="StgValue_4401" to="select_ln392_72" fromId="4401" toId="1546">
</dataflow>
<dataflow id="7309" from="StgValue_4403" to="select_ln392_72" fromId="4403" toId="1546">
</dataflow>
<dataflow id="7310" from="xor_ln348_24" to="sum_V_48" fromId="1545" toId="1547">
</dataflow>
<dataflow id="7311" from="select_ln392_72" to="sum_V_48" fromId="1546" toId="1547">
</dataflow>
<dataflow id="7312" from="sum_V_47" to="sum_V_48" fromId="1541" toId="1547">
</dataflow>
<dataflow id="7313" from="sext_ln1319_24" to="r_V_153" fromId="1321" toId="1548">
</dataflow>
<dataflow id="7314" from="sext_ln1317_24" to="r_V_153" fromId="1320" toId="1548">
</dataflow>
<dataflow id="7315" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1549">
</dataflow>
<dataflow id="7316" from="r_V_153" to="specfucore_ln1319" fromId="1548" toId="1549">
</dataflow>
<dataflow id="7317" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1549">
</dataflow>
<dataflow id="7318" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1549">
</dataflow>
<dataflow id="7319" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1549">
</dataflow>
<dataflow id="7320" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_131" fromId="4129" toId="1550">
</dataflow>
<dataflow id="7321" from="r_V_153" to="p_Result_131" fromId="1548" toId="1550">
</dataflow>
<dataflow id="7322" from="StgValue_3825" to="p_Result_131" fromId="3825" toId="1550">
</dataflow>
<dataflow id="7323" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_72" fromId="4133" toId="1551">
</dataflow>
<dataflow id="7324" from="r_V_153" to="tp_V_72" fromId="1548" toId="1551">
</dataflow>
<dataflow id="7325" from="StgValue_4136" to="tp_V_72" fromId="4136" toId="1551">
</dataflow>
<dataflow id="7326" from="StgValue_4138" to="tp_V_72" fromId="4138" toId="1551">
</dataflow>
<dataflow id="7327" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_132" fromId="4129" toId="1552">
</dataflow>
<dataflow id="7328" from="r_V_153" to="p_Result_132" fromId="1548" toId="1552">
</dataflow>
<dataflow id="7329" from="StgValue_4138" to="p_Result_132" fromId="4138" toId="1552">
</dataflow>
<dataflow id="7330" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_175" fromId="4129" toId="1553">
</dataflow>
<dataflow id="7331" from="r_V_153" to="tmp_175" fromId="1548" toId="1553">
</dataflow>
<dataflow id="7332" from="StgValue_4145" to="tmp_175" fromId="4145" toId="1553">
</dataflow>
<dataflow id="7333" from="tmp_175" to="zext_ln423_24" fromId="1553" toId="1554">
</dataflow>
<dataflow id="7334" from="zext_ln423_24" to="tp_V_73" fromId="1554" toId="1555">
</dataflow>
<dataflow id="7335" from="tp_V_72" to="tp_V_73" fromId="1551" toId="1555">
</dataflow>
<dataflow id="7336" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_133" fromId="4150" toId="1556">
</dataflow>
<dataflow id="7337" from="tp_V_73" to="p_Result_133" fromId="1555" toId="1556">
</dataflow>
<dataflow id="7338" from="StgValue_4153" to="p_Result_133" fromId="4153" toId="1556">
</dataflow>
<dataflow id="7339" from="p_Result_133" to="xor_ln942_48" fromId="1556" toId="1557">
</dataflow>
<dataflow id="7340" from="StgValue_4156" to="xor_ln942_48" fromId="4156" toId="1557">
</dataflow>
<dataflow id="7341" from="p_Result_132" to="carry_49" fromId="1552" toId="1558">
</dataflow>
<dataflow id="7342" from="xor_ln942_48" to="carry_49" fromId="1557" toId="1558">
</dataflow>
<dataflow id="7343" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_249" fromId="4160" toId="1559">
</dataflow>
<dataflow id="7344" from="r_V_153" to="tmp_249" fromId="1548" toId="1559">
</dataflow>
<dataflow id="7345" from="StgValue_4163" to="tmp_249" fromId="4163" toId="1559">
</dataflow>
<dataflow id="7346" from="StgValue_3825" to="tmp_249" fromId="3825" toId="1559">
</dataflow>
<dataflow id="7347" from="tmp_249" to="Range2_all_ones_24" fromId="1559" toId="1560">
</dataflow>
<dataflow id="7348" from="StgValue_4167" to="Range2_all_ones_24" fromId="4167" toId="1560">
</dataflow>
<dataflow id="7349" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_250" fromId="4169" toId="1561">
</dataflow>
<dataflow id="7350" from="r_V_153" to="tmp_250" fromId="1548" toId="1561">
</dataflow>
<dataflow id="7351" from="StgValue_4172" to="tmp_250" fromId="4172" toId="1561">
</dataflow>
<dataflow id="7352" from="StgValue_3825" to="tmp_250" fromId="3825" toId="1561">
</dataflow>
<dataflow id="7353" from="tmp_250" to="Range1_all_ones_48" fromId="1561" toId="1562">
</dataflow>
<dataflow id="7354" from="StgValue_4176" to="Range1_all_ones_48" fromId="4176" toId="1562">
</dataflow>
<dataflow id="7355" from="tmp_250" to="Range1_all_zeros_24" fromId="1561" toId="1563">
</dataflow>
<dataflow id="7356" from="StgValue_4179" to="Range1_all_zeros_24" fromId="4179" toId="1563">
</dataflow>
<dataflow id="7357" from="carry_49" to="deleted_zeros_24" fromId="1558" toId="1564">
</dataflow>
<dataflow id="7358" from="Range1_all_ones_48" to="deleted_zeros_24" fromId="1562" toId="1564">
</dataflow>
<dataflow id="7359" from="Range1_all_zeros_24" to="deleted_zeros_24" fromId="1563" toId="1564">
</dataflow>
<dataflow id="7360" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_177" fromId="4129" toId="1565">
</dataflow>
<dataflow id="7361" from="r_V_153" to="tmp_177" fromId="1548" toId="1565">
</dataflow>
<dataflow id="7362" from="StgValue_4172" to="tmp_177" fromId="4172" toId="1565">
</dataflow>
<dataflow id="7363" from="tmp_177" to="xor_ln936_24" fromId="1565" toId="1566">
</dataflow>
<dataflow id="7364" from="StgValue_4156" to="xor_ln936_24" fromId="4156" toId="1566">
</dataflow>
<dataflow id="7365" from="Range2_all_ones_24" to="and_ln936_24" fromId="1560" toId="1567">
</dataflow>
<dataflow id="7366" from="xor_ln936_24" to="and_ln936_24" fromId="1566" toId="1567">
</dataflow>
<dataflow id="7367" from="carry_49" to="deleted_ones_48" fromId="1558" toId="1568">
</dataflow>
<dataflow id="7368" from="and_ln936_24" to="deleted_ones_48" fromId="1567" toId="1568">
</dataflow>
<dataflow id="7369" from="Range1_all_ones_48" to="deleted_ones_48" fromId="1562" toId="1568">
</dataflow>
<dataflow id="7370" from="carry_49" to="and_ln937_24" fromId="1558" toId="1569">
</dataflow>
<dataflow id="7371" from="Range1_all_ones_48" to="and_ln937_24" fromId="1562" toId="1569">
</dataflow>
<dataflow id="7372" from="deleted_zeros_24" to="xor_ln941_73" fromId="1564" toId="1570">
</dataflow>
<dataflow id="7373" from="StgValue_4156" to="xor_ln941_73" fromId="4156" toId="1570">
</dataflow>
<dataflow id="7374" from="p_Result_133" to="or_ln941_24" fromId="1556" toId="1571">
</dataflow>
<dataflow id="7375" from="xor_ln941_73" to="or_ln941_24" fromId="1570" toId="1571">
</dataflow>
<dataflow id="7376" from="p_Result_131" to="xor_ln941_74" fromId="1550" toId="1572">
</dataflow>
<dataflow id="7377" from="StgValue_4156" to="xor_ln941_74" fromId="4156" toId="1572">
</dataflow>
<dataflow id="7378" from="or_ln941_24" to="overflow_49" fromId="1571" toId="1573">
</dataflow>
<dataflow id="7379" from="xor_ln941_74" to="overflow_49" fromId="1572" toId="1573">
</dataflow>
<dataflow id="7380" from="deleted_ones_48" to="xor_ln942_49" fromId="1568" toId="1574">
</dataflow>
<dataflow id="7381" from="StgValue_4156" to="xor_ln942_49" fromId="4156" toId="1574">
</dataflow>
<dataflow id="7382" from="xor_ln942_48" to="or_ln942_24" fromId="1557" toId="1575">
</dataflow>
<dataflow id="7383" from="xor_ln942_49" to="or_ln942_24" fromId="1574" toId="1575">
</dataflow>
<dataflow id="7384" from="and_ln937_24" to="xor_ln942_152" fromId="1569" toId="1576">
</dataflow>
<dataflow id="7385" from="or_ln942_24" to="xor_ln942_152" fromId="1575" toId="1576">
</dataflow>
<dataflow id="7386" from="xor_ln942_152" to="underflow_24" fromId="1576" toId="1577">
</dataflow>
<dataflow id="7387" from="p_Result_131" to="underflow_24" fromId="1550" toId="1577">
</dataflow>
<dataflow id="7388" from="overflow_49" to="or_ln392_24" fromId="1573" toId="1578">
</dataflow>
<dataflow id="7389" from="underflow_24" to="or_ln392_24" fromId="1577" toId="1578">
</dataflow>
<dataflow id="7390" from="sext_ln1319_25" to="r_V_154" fromId="1324" toId="1579">
</dataflow>
<dataflow id="7391" from="sext_ln1317_25" to="r_V_154" fromId="1323" toId="1579">
</dataflow>
<dataflow id="7392" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1580">
</dataflow>
<dataflow id="7393" from="r_V_154" to="specfucore_ln1319" fromId="1579" toId="1580">
</dataflow>
<dataflow id="7394" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1580">
</dataflow>
<dataflow id="7395" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1580">
</dataflow>
<dataflow id="7396" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1580">
</dataflow>
<dataflow id="7397" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_136" fromId="4129" toId="1581">
</dataflow>
<dataflow id="7398" from="r_V_154" to="p_Result_136" fromId="1579" toId="1581">
</dataflow>
<dataflow id="7399" from="StgValue_3825" to="p_Result_136" fromId="3825" toId="1581">
</dataflow>
<dataflow id="7400" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_75" fromId="4133" toId="1582">
</dataflow>
<dataflow id="7401" from="r_V_154" to="tp_V_75" fromId="1579" toId="1582">
</dataflow>
<dataflow id="7402" from="StgValue_4136" to="tp_V_75" fromId="4136" toId="1582">
</dataflow>
<dataflow id="7403" from="StgValue_4138" to="tp_V_75" fromId="4138" toId="1582">
</dataflow>
<dataflow id="7404" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_137" fromId="4129" toId="1583">
</dataflow>
<dataflow id="7405" from="r_V_154" to="p_Result_137" fromId="1579" toId="1583">
</dataflow>
<dataflow id="7406" from="StgValue_4138" to="p_Result_137" fromId="4138" toId="1583">
</dataflow>
<dataflow id="7407" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_182" fromId="4129" toId="1584">
</dataflow>
<dataflow id="7408" from="r_V_154" to="tmp_182" fromId="1579" toId="1584">
</dataflow>
<dataflow id="7409" from="StgValue_4145" to="tmp_182" fromId="4145" toId="1584">
</dataflow>
<dataflow id="7410" from="tmp_182" to="zext_ln423_25" fromId="1584" toId="1585">
</dataflow>
<dataflow id="7411" from="zext_ln423_25" to="tp_V_76" fromId="1585" toId="1586">
</dataflow>
<dataflow id="7412" from="tp_V_75" to="tp_V_76" fromId="1582" toId="1586">
</dataflow>
<dataflow id="7413" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_138" fromId="4150" toId="1587">
</dataflow>
<dataflow id="7414" from="tp_V_76" to="p_Result_138" fromId="1586" toId="1587">
</dataflow>
<dataflow id="7415" from="StgValue_4153" to="p_Result_138" fromId="4153" toId="1587">
</dataflow>
<dataflow id="7416" from="p_Result_138" to="xor_ln942_50" fromId="1587" toId="1588">
</dataflow>
<dataflow id="7417" from="StgValue_4156" to="xor_ln942_50" fromId="4156" toId="1588">
</dataflow>
<dataflow id="7418" from="p_Result_137" to="carry_51" fromId="1583" toId="1589">
</dataflow>
<dataflow id="7419" from="xor_ln942_50" to="carry_51" fromId="1588" toId="1589">
</dataflow>
<dataflow id="7420" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_251" fromId="4160" toId="1590">
</dataflow>
<dataflow id="7421" from="r_V_154" to="tmp_251" fromId="1579" toId="1590">
</dataflow>
<dataflow id="7422" from="StgValue_4163" to="tmp_251" fromId="4163" toId="1590">
</dataflow>
<dataflow id="7423" from="StgValue_3825" to="tmp_251" fromId="3825" toId="1590">
</dataflow>
<dataflow id="7424" from="tmp_251" to="Range2_all_ones_25" fromId="1590" toId="1591">
</dataflow>
<dataflow id="7425" from="StgValue_4167" to="Range2_all_ones_25" fromId="4167" toId="1591">
</dataflow>
<dataflow id="7426" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_252" fromId="4169" toId="1592">
</dataflow>
<dataflow id="7427" from="r_V_154" to="tmp_252" fromId="1579" toId="1592">
</dataflow>
<dataflow id="7428" from="StgValue_4172" to="tmp_252" fromId="4172" toId="1592">
</dataflow>
<dataflow id="7429" from="StgValue_3825" to="tmp_252" fromId="3825" toId="1592">
</dataflow>
<dataflow id="7430" from="tmp_252" to="Range1_all_ones_50" fromId="1592" toId="1593">
</dataflow>
<dataflow id="7431" from="StgValue_4176" to="Range1_all_ones_50" fromId="4176" toId="1593">
</dataflow>
<dataflow id="7432" from="tmp_252" to="Range1_all_zeros_25" fromId="1592" toId="1594">
</dataflow>
<dataflow id="7433" from="StgValue_4179" to="Range1_all_zeros_25" fromId="4179" toId="1594">
</dataflow>
<dataflow id="7434" from="carry_51" to="deleted_zeros_25" fromId="1589" toId="1595">
</dataflow>
<dataflow id="7435" from="Range1_all_ones_50" to="deleted_zeros_25" fromId="1593" toId="1595">
</dataflow>
<dataflow id="7436" from="Range1_all_zeros_25" to="deleted_zeros_25" fromId="1594" toId="1595">
</dataflow>
<dataflow id="7437" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_184" fromId="4129" toId="1596">
</dataflow>
<dataflow id="7438" from="r_V_154" to="tmp_184" fromId="1579" toId="1596">
</dataflow>
<dataflow id="7439" from="StgValue_4172" to="tmp_184" fromId="4172" toId="1596">
</dataflow>
<dataflow id="7440" from="tmp_184" to="xor_ln936_25" fromId="1596" toId="1597">
</dataflow>
<dataflow id="7441" from="StgValue_4156" to="xor_ln936_25" fromId="4156" toId="1597">
</dataflow>
<dataflow id="7442" from="Range2_all_ones_25" to="and_ln936_25" fromId="1591" toId="1598">
</dataflow>
<dataflow id="7443" from="xor_ln936_25" to="and_ln936_25" fromId="1597" toId="1598">
</dataflow>
<dataflow id="7444" from="carry_51" to="deleted_ones_50" fromId="1589" toId="1599">
</dataflow>
<dataflow id="7445" from="and_ln936_25" to="deleted_ones_50" fromId="1598" toId="1599">
</dataflow>
<dataflow id="7446" from="Range1_all_ones_50" to="deleted_ones_50" fromId="1593" toId="1599">
</dataflow>
<dataflow id="7447" from="carry_51" to="and_ln937_25" fromId="1589" toId="1600">
</dataflow>
<dataflow id="7448" from="Range1_all_ones_50" to="and_ln937_25" fromId="1593" toId="1600">
</dataflow>
<dataflow id="7449" from="deleted_zeros_25" to="xor_ln941_76" fromId="1595" toId="1601">
</dataflow>
<dataflow id="7450" from="StgValue_4156" to="xor_ln941_76" fromId="4156" toId="1601">
</dataflow>
<dataflow id="7451" from="p_Result_138" to="or_ln941_25" fromId="1587" toId="1602">
</dataflow>
<dataflow id="7452" from="xor_ln941_76" to="or_ln941_25" fromId="1601" toId="1602">
</dataflow>
<dataflow id="7453" from="p_Result_136" to="xor_ln941_77" fromId="1581" toId="1603">
</dataflow>
<dataflow id="7454" from="StgValue_4156" to="xor_ln941_77" fromId="4156" toId="1603">
</dataflow>
<dataflow id="7455" from="or_ln941_25" to="overflow_51" fromId="1602" toId="1604">
</dataflow>
<dataflow id="7456" from="xor_ln941_77" to="overflow_51" fromId="1603" toId="1604">
</dataflow>
<dataflow id="7457" from="deleted_ones_50" to="xor_ln942_51" fromId="1599" toId="1605">
</dataflow>
<dataflow id="7458" from="StgValue_4156" to="xor_ln942_51" fromId="4156" toId="1605">
</dataflow>
<dataflow id="7459" from="xor_ln942_50" to="or_ln942_25" fromId="1588" toId="1606">
</dataflow>
<dataflow id="7460" from="xor_ln942_51" to="or_ln942_25" fromId="1605" toId="1606">
</dataflow>
<dataflow id="7461" from="and_ln937_25" to="xor_ln942_153" fromId="1600" toId="1607">
</dataflow>
<dataflow id="7462" from="or_ln942_25" to="xor_ln942_153" fromId="1606" toId="1607">
</dataflow>
<dataflow id="7463" from="xor_ln942_153" to="underflow_25" fromId="1607" toId="1608">
</dataflow>
<dataflow id="7464" from="p_Result_136" to="underflow_25" fromId="1581" toId="1608">
</dataflow>
<dataflow id="7465" from="overflow_51" to="or_ln392_25" fromId="1604" toId="1609">
</dataflow>
<dataflow id="7466" from="underflow_25" to="or_ln392_25" fromId="1608" toId="1609">
</dataflow>
<dataflow id="7467" from="sext_ln1319_26" to="r_V_155" fromId="1419" toId="1610">
</dataflow>
<dataflow id="7468" from="sext_ln1317_26" to="r_V_155" fromId="1418" toId="1610">
</dataflow>
<dataflow id="7469" from="sext_ln1319_27" to="r_V_156" fromId="1422" toId="1611">
</dataflow>
<dataflow id="7470" from="sext_ln1317_27" to="r_V_156" fromId="1421" toId="1611">
</dataflow>
<dataflow id="7471" from="sext_ln1319_28" to="r_V_157" fromId="1517" toId="1612">
</dataflow>
<dataflow id="7472" from="sext_ln1317_28" to="r_V_157" fromId="1516" toId="1612">
</dataflow>
<dataflow id="7473" from="sext_ln1319_29" to="r_V_158" fromId="1520" toId="1613">
</dataflow>
<dataflow id="7474" from="sext_ln1317_29" to="r_V_158" fromId="1519" toId="1613">
</dataflow>
<dataflow id="7475" from="di_V_30" to="sext_ln1317_30" fromId="295" toId="1614">
</dataflow>
<dataflow id="7476" from="wi_V_30" to="sext_ln1319_30" fromId="296" toId="1615">
</dataflow>
<dataflow id="7477" from="sext_ln1319_30" to="r_V_159" fromId="1615" toId="1616">
</dataflow>
<dataflow id="7478" from="sext_ln1317_30" to="r_V_159" fromId="1614" toId="1616">
</dataflow>
<dataflow id="7479" from="di_V_31" to="sext_ln1317_31" fromId="297" toId="1617">
</dataflow>
<dataflow id="7480" from="wi_V_31" to="sext_ln1319_31" fromId="298" toId="1618">
</dataflow>
<dataflow id="7481" from="sext_ln1319_31" to="r_V_160" fromId="1618" toId="1619">
</dataflow>
<dataflow id="7482" from="sext_ln1317_31" to="r_V_160" fromId="1617" toId="1619">
</dataflow>
<dataflow id="7483" from="overflow_49" to="select_ln392_73" fromId="1573" toId="1620">
</dataflow>
<dataflow id="7484" from="StgValue_4401" to="select_ln392_73" fromId="4401" toId="1620">
</dataflow>
<dataflow id="7485" from="StgValue_4403" to="select_ln392_73" fromId="4403" toId="1620">
</dataflow>
<dataflow id="7486" from="or_ln392_24" to="tp_V_74" fromId="1578" toId="1621">
</dataflow>
<dataflow id="7487" from="select_ln392_73" to="tp_V_74" fromId="1620" toId="1621">
</dataflow>
<dataflow id="7488" from="tp_V_73" to="tp_V_74" fromId="1555" toId="1621">
</dataflow>
<dataflow id="7489" from="sum_V_48" to="sext_ln859_48" fromId="1547" toId="1622">
</dataflow>
<dataflow id="7490" from="tp_V_74" to="sext_ln859_49" fromId="1621" toId="1623">
</dataflow>
<dataflow id="7491" from="sext_ln859_49" to="ret_V_24" fromId="1623" toId="1624">
</dataflow>
<dataflow id="7492" from="sext_ln859_48" to="ret_V_24" fromId="1622" toId="1624">
</dataflow>
<dataflow id="7493" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_134" fromId="4412" toId="1625">
</dataflow>
<dataflow id="7494" from="ret_V_24" to="p_Result_134" fromId="1624" toId="1625">
</dataflow>
<dataflow id="7495" from="StgValue_3823" to="p_Result_134" fromId="3823" toId="1625">
</dataflow>
<dataflow id="7496" from="tp_V_74" to="sum_V_49" fromId="1621" toId="1626">
</dataflow>
<dataflow id="7497" from="sum_V_48" to="sum_V_49" fromId="1547" toId="1626">
</dataflow>
<dataflow id="7498" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_135" fromId="4150" toId="1627">
</dataflow>
<dataflow id="7499" from="sum_V_49" to="p_Result_135" fromId="1626" toId="1627">
</dataflow>
<dataflow id="7500" from="StgValue_4153" to="p_Result_135" fromId="4153" toId="1627">
</dataflow>
<dataflow id="7501" from="p_Result_134" to="xor_ln941_75" fromId="1625" toId="1628">
</dataflow>
<dataflow id="7502" from="StgValue_4156" to="xor_ln941_75" fromId="4156" toId="1628">
</dataflow>
<dataflow id="7503" from="p_Result_135" to="overflow_50" fromId="1627" toId="1629">
</dataflow>
<dataflow id="7504" from="xor_ln941_75" to="overflow_50" fromId="1628" toId="1629">
</dataflow>
<dataflow id="7505" from="p_Result_134" to="xor_ln348_25" fromId="1625" toId="1630">
</dataflow>
<dataflow id="7506" from="p_Result_135" to="xor_ln348_25" fromId="1627" toId="1630">
</dataflow>
<dataflow id="7507" from="overflow_50" to="select_ln392_75" fromId="1629" toId="1631">
</dataflow>
<dataflow id="7508" from="StgValue_4401" to="select_ln392_75" fromId="4401" toId="1631">
</dataflow>
<dataflow id="7509" from="StgValue_4403" to="select_ln392_75" fromId="4403" toId="1631">
</dataflow>
<dataflow id="7510" from="xor_ln348_25" to="sum_V_50" fromId="1630" toId="1632">
</dataflow>
<dataflow id="7511" from="select_ln392_75" to="sum_V_50" fromId="1631" toId="1632">
</dataflow>
<dataflow id="7512" from="sum_V_49" to="sum_V_50" fromId="1626" toId="1632">
</dataflow>
<dataflow id="7513" from="overflow_51" to="select_ln392_76" fromId="1604" toId="1633">
</dataflow>
<dataflow id="7514" from="StgValue_4401" to="select_ln392_76" fromId="4401" toId="1633">
</dataflow>
<dataflow id="7515" from="StgValue_4403" to="select_ln392_76" fromId="4403" toId="1633">
</dataflow>
<dataflow id="7516" from="or_ln392_25" to="tp_V_77" fromId="1609" toId="1634">
</dataflow>
<dataflow id="7517" from="select_ln392_76" to="tp_V_77" fromId="1633" toId="1634">
</dataflow>
<dataflow id="7518" from="tp_V_76" to="tp_V_77" fromId="1586" toId="1634">
</dataflow>
<dataflow id="7519" from="sum_V_50" to="sext_ln859_50" fromId="1632" toId="1635">
</dataflow>
<dataflow id="7520" from="tp_V_77" to="sext_ln859_51" fromId="1634" toId="1636">
</dataflow>
<dataflow id="7521" from="sext_ln859_51" to="ret_V_25" fromId="1636" toId="1637">
</dataflow>
<dataflow id="7522" from="sext_ln859_50" to="ret_V_25" fromId="1635" toId="1637">
</dataflow>
<dataflow id="7523" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_139" fromId="4412" toId="1638">
</dataflow>
<dataflow id="7524" from="ret_V_25" to="p_Result_139" fromId="1637" toId="1638">
</dataflow>
<dataflow id="7525" from="StgValue_3823" to="p_Result_139" fromId="3823" toId="1638">
</dataflow>
<dataflow id="7526" from="tp_V_77" to="sum_V_51" fromId="1634" toId="1639">
</dataflow>
<dataflow id="7527" from="sum_V_50" to="sum_V_51" fromId="1632" toId="1639">
</dataflow>
<dataflow id="7528" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_140" fromId="4150" toId="1640">
</dataflow>
<dataflow id="7529" from="sum_V_51" to="p_Result_140" fromId="1639" toId="1640">
</dataflow>
<dataflow id="7530" from="StgValue_4153" to="p_Result_140" fromId="4153" toId="1640">
</dataflow>
<dataflow id="7531" from="p_Result_139" to="xor_ln941_78" fromId="1638" toId="1641">
</dataflow>
<dataflow id="7532" from="StgValue_4156" to="xor_ln941_78" fromId="4156" toId="1641">
</dataflow>
<dataflow id="7533" from="p_Result_140" to="overflow_52" fromId="1640" toId="1642">
</dataflow>
<dataflow id="7534" from="xor_ln941_78" to="overflow_52" fromId="1641" toId="1642">
</dataflow>
<dataflow id="7535" from="p_Result_139" to="xor_ln348_26" fromId="1638" toId="1643">
</dataflow>
<dataflow id="7536" from="p_Result_140" to="xor_ln348_26" fromId="1640" toId="1643">
</dataflow>
<dataflow id="7537" from="overflow_52" to="select_ln392_78" fromId="1642" toId="1644">
</dataflow>
<dataflow id="7538" from="StgValue_4401" to="select_ln392_78" fromId="4401" toId="1644">
</dataflow>
<dataflow id="7539" from="StgValue_4403" to="select_ln392_78" fromId="4403" toId="1644">
</dataflow>
<dataflow id="7540" from="xor_ln348_26" to="sum_V_52" fromId="1643" toId="1645">
</dataflow>
<dataflow id="7541" from="select_ln392_78" to="sum_V_52" fromId="1644" toId="1645">
</dataflow>
<dataflow id="7542" from="sum_V_51" to="sum_V_52" fromId="1639" toId="1645">
</dataflow>
<dataflow id="7543" from="sext_ln1319_26" to="r_V_155" fromId="1419" toId="1646">
</dataflow>
<dataflow id="7544" from="sext_ln1317_26" to="r_V_155" fromId="1418" toId="1646">
</dataflow>
<dataflow id="7545" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1647">
</dataflow>
<dataflow id="7546" from="r_V_155" to="specfucore_ln1319" fromId="1646" toId="1647">
</dataflow>
<dataflow id="7547" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1647">
</dataflow>
<dataflow id="7548" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1647">
</dataflow>
<dataflow id="7549" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1647">
</dataflow>
<dataflow id="7550" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_141" fromId="4129" toId="1648">
</dataflow>
<dataflow id="7551" from="r_V_155" to="p_Result_141" fromId="1646" toId="1648">
</dataflow>
<dataflow id="7552" from="StgValue_3825" to="p_Result_141" fromId="3825" toId="1648">
</dataflow>
<dataflow id="7553" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_78" fromId="4133" toId="1649">
</dataflow>
<dataflow id="7554" from="r_V_155" to="tp_V_78" fromId="1646" toId="1649">
</dataflow>
<dataflow id="7555" from="StgValue_4136" to="tp_V_78" fromId="4136" toId="1649">
</dataflow>
<dataflow id="7556" from="StgValue_4138" to="tp_V_78" fromId="4138" toId="1649">
</dataflow>
<dataflow id="7557" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_142" fromId="4129" toId="1650">
</dataflow>
<dataflow id="7558" from="r_V_155" to="p_Result_142" fromId="1646" toId="1650">
</dataflow>
<dataflow id="7559" from="StgValue_4138" to="p_Result_142" fromId="4138" toId="1650">
</dataflow>
<dataflow id="7560" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_189" fromId="4129" toId="1651">
</dataflow>
<dataflow id="7561" from="r_V_155" to="tmp_189" fromId="1646" toId="1651">
</dataflow>
<dataflow id="7562" from="StgValue_4145" to="tmp_189" fromId="4145" toId="1651">
</dataflow>
<dataflow id="7563" from="tmp_189" to="zext_ln423_26" fromId="1651" toId="1652">
</dataflow>
<dataflow id="7564" from="zext_ln423_26" to="tp_V_79" fromId="1652" toId="1653">
</dataflow>
<dataflow id="7565" from="tp_V_78" to="tp_V_79" fromId="1649" toId="1653">
</dataflow>
<dataflow id="7566" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_143" fromId="4150" toId="1654">
</dataflow>
<dataflow id="7567" from="tp_V_79" to="p_Result_143" fromId="1653" toId="1654">
</dataflow>
<dataflow id="7568" from="StgValue_4153" to="p_Result_143" fromId="4153" toId="1654">
</dataflow>
<dataflow id="7569" from="p_Result_143" to="xor_ln942_52" fromId="1654" toId="1655">
</dataflow>
<dataflow id="7570" from="StgValue_4156" to="xor_ln942_52" fromId="4156" toId="1655">
</dataflow>
<dataflow id="7571" from="p_Result_142" to="carry_53" fromId="1650" toId="1656">
</dataflow>
<dataflow id="7572" from="xor_ln942_52" to="carry_53" fromId="1655" toId="1656">
</dataflow>
<dataflow id="7573" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_253" fromId="4160" toId="1657">
</dataflow>
<dataflow id="7574" from="r_V_155" to="tmp_253" fromId="1646" toId="1657">
</dataflow>
<dataflow id="7575" from="StgValue_4163" to="tmp_253" fromId="4163" toId="1657">
</dataflow>
<dataflow id="7576" from="StgValue_3825" to="tmp_253" fromId="3825" toId="1657">
</dataflow>
<dataflow id="7577" from="tmp_253" to="Range2_all_ones_26" fromId="1657" toId="1658">
</dataflow>
<dataflow id="7578" from="StgValue_4167" to="Range2_all_ones_26" fromId="4167" toId="1658">
</dataflow>
<dataflow id="7579" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_254" fromId="4169" toId="1659">
</dataflow>
<dataflow id="7580" from="r_V_155" to="tmp_254" fromId="1646" toId="1659">
</dataflow>
<dataflow id="7581" from="StgValue_4172" to="tmp_254" fromId="4172" toId="1659">
</dataflow>
<dataflow id="7582" from="StgValue_3825" to="tmp_254" fromId="3825" toId="1659">
</dataflow>
<dataflow id="7583" from="tmp_254" to="Range1_all_ones_52" fromId="1659" toId="1660">
</dataflow>
<dataflow id="7584" from="StgValue_4176" to="Range1_all_ones_52" fromId="4176" toId="1660">
</dataflow>
<dataflow id="7585" from="tmp_254" to="Range1_all_zeros_26" fromId="1659" toId="1661">
</dataflow>
<dataflow id="7586" from="StgValue_4179" to="Range1_all_zeros_26" fromId="4179" toId="1661">
</dataflow>
<dataflow id="7587" from="carry_53" to="deleted_zeros_26" fromId="1656" toId="1662">
</dataflow>
<dataflow id="7588" from="Range1_all_ones_52" to="deleted_zeros_26" fromId="1660" toId="1662">
</dataflow>
<dataflow id="7589" from="Range1_all_zeros_26" to="deleted_zeros_26" fromId="1661" toId="1662">
</dataflow>
<dataflow id="7590" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_191" fromId="4129" toId="1663">
</dataflow>
<dataflow id="7591" from="r_V_155" to="tmp_191" fromId="1646" toId="1663">
</dataflow>
<dataflow id="7592" from="StgValue_4172" to="tmp_191" fromId="4172" toId="1663">
</dataflow>
<dataflow id="7593" from="tmp_191" to="xor_ln936_26" fromId="1663" toId="1664">
</dataflow>
<dataflow id="7594" from="StgValue_4156" to="xor_ln936_26" fromId="4156" toId="1664">
</dataflow>
<dataflow id="7595" from="Range2_all_ones_26" to="and_ln936_26" fromId="1658" toId="1665">
</dataflow>
<dataflow id="7596" from="xor_ln936_26" to="and_ln936_26" fromId="1664" toId="1665">
</dataflow>
<dataflow id="7597" from="carry_53" to="deleted_ones_52" fromId="1656" toId="1666">
</dataflow>
<dataflow id="7598" from="and_ln936_26" to="deleted_ones_52" fromId="1665" toId="1666">
</dataflow>
<dataflow id="7599" from="Range1_all_ones_52" to="deleted_ones_52" fromId="1660" toId="1666">
</dataflow>
<dataflow id="7600" from="carry_53" to="and_ln937_26" fromId="1656" toId="1667">
</dataflow>
<dataflow id="7601" from="Range1_all_ones_52" to="and_ln937_26" fromId="1660" toId="1667">
</dataflow>
<dataflow id="7602" from="deleted_zeros_26" to="xor_ln941_79" fromId="1662" toId="1668">
</dataflow>
<dataflow id="7603" from="StgValue_4156" to="xor_ln941_79" fromId="4156" toId="1668">
</dataflow>
<dataflow id="7604" from="p_Result_143" to="or_ln941_26" fromId="1654" toId="1669">
</dataflow>
<dataflow id="7605" from="xor_ln941_79" to="or_ln941_26" fromId="1668" toId="1669">
</dataflow>
<dataflow id="7606" from="p_Result_141" to="xor_ln941_80" fromId="1648" toId="1670">
</dataflow>
<dataflow id="7607" from="StgValue_4156" to="xor_ln941_80" fromId="4156" toId="1670">
</dataflow>
<dataflow id="7608" from="or_ln941_26" to="overflow_53" fromId="1669" toId="1671">
</dataflow>
<dataflow id="7609" from="xor_ln941_80" to="overflow_53" fromId="1670" toId="1671">
</dataflow>
<dataflow id="7610" from="deleted_ones_52" to="xor_ln942_53" fromId="1666" toId="1672">
</dataflow>
<dataflow id="7611" from="StgValue_4156" to="xor_ln942_53" fromId="4156" toId="1672">
</dataflow>
<dataflow id="7612" from="xor_ln942_52" to="or_ln942_26" fromId="1655" toId="1673">
</dataflow>
<dataflow id="7613" from="xor_ln942_53" to="or_ln942_26" fromId="1672" toId="1673">
</dataflow>
<dataflow id="7614" from="and_ln937_26" to="xor_ln942_154" fromId="1667" toId="1674">
</dataflow>
<dataflow id="7615" from="or_ln942_26" to="xor_ln942_154" fromId="1673" toId="1674">
</dataflow>
<dataflow id="7616" from="xor_ln942_154" to="underflow_26" fromId="1674" toId="1675">
</dataflow>
<dataflow id="7617" from="p_Result_141" to="underflow_26" fromId="1648" toId="1675">
</dataflow>
<dataflow id="7618" from="overflow_53" to="or_ln392_26" fromId="1671" toId="1676">
</dataflow>
<dataflow id="7619" from="underflow_26" to="or_ln392_26" fromId="1675" toId="1676">
</dataflow>
<dataflow id="7620" from="sext_ln1319_27" to="r_V_156" fromId="1422" toId="1677">
</dataflow>
<dataflow id="7621" from="sext_ln1317_27" to="r_V_156" fromId="1421" toId="1677">
</dataflow>
<dataflow id="7622" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1678">
</dataflow>
<dataflow id="7623" from="r_V_156" to="specfucore_ln1319" fromId="1677" toId="1678">
</dataflow>
<dataflow id="7624" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1678">
</dataflow>
<dataflow id="7625" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1678">
</dataflow>
<dataflow id="7626" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1678">
</dataflow>
<dataflow id="7627" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_146" fromId="4129" toId="1679">
</dataflow>
<dataflow id="7628" from="r_V_156" to="p_Result_146" fromId="1677" toId="1679">
</dataflow>
<dataflow id="7629" from="StgValue_3825" to="p_Result_146" fromId="3825" toId="1679">
</dataflow>
<dataflow id="7630" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_81" fromId="4133" toId="1680">
</dataflow>
<dataflow id="7631" from="r_V_156" to="tp_V_81" fromId="1677" toId="1680">
</dataflow>
<dataflow id="7632" from="StgValue_4136" to="tp_V_81" fromId="4136" toId="1680">
</dataflow>
<dataflow id="7633" from="StgValue_4138" to="tp_V_81" fromId="4138" toId="1680">
</dataflow>
<dataflow id="7634" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_147" fromId="4129" toId="1681">
</dataflow>
<dataflow id="7635" from="r_V_156" to="p_Result_147" fromId="1677" toId="1681">
</dataflow>
<dataflow id="7636" from="StgValue_4138" to="p_Result_147" fromId="4138" toId="1681">
</dataflow>
<dataflow id="7637" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_255" fromId="4129" toId="1682">
</dataflow>
<dataflow id="7638" from="r_V_156" to="tmp_255" fromId="1677" toId="1682">
</dataflow>
<dataflow id="7639" from="StgValue_4145" to="tmp_255" fromId="4145" toId="1682">
</dataflow>
<dataflow id="7640" from="tmp_255" to="zext_ln423_27" fromId="1682" toId="1683">
</dataflow>
<dataflow id="7641" from="zext_ln423_27" to="tp_V_82" fromId="1683" toId="1684">
</dataflow>
<dataflow id="7642" from="tp_V_81" to="tp_V_82" fromId="1680" toId="1684">
</dataflow>
<dataflow id="7643" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_148" fromId="4150" toId="1685">
</dataflow>
<dataflow id="7644" from="tp_V_82" to="p_Result_148" fromId="1684" toId="1685">
</dataflow>
<dataflow id="7645" from="StgValue_4153" to="p_Result_148" fromId="4153" toId="1685">
</dataflow>
<dataflow id="7646" from="p_Result_148" to="xor_ln942_54" fromId="1685" toId="1686">
</dataflow>
<dataflow id="7647" from="StgValue_4156" to="xor_ln942_54" fromId="4156" toId="1686">
</dataflow>
<dataflow id="7648" from="p_Result_147" to="carry_55" fromId="1681" toId="1687">
</dataflow>
<dataflow id="7649" from="xor_ln942_54" to="carry_55" fromId="1686" toId="1687">
</dataflow>
<dataflow id="7650" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_256" fromId="4160" toId="1688">
</dataflow>
<dataflow id="7651" from="r_V_156" to="tmp_256" fromId="1677" toId="1688">
</dataflow>
<dataflow id="7652" from="StgValue_4163" to="tmp_256" fromId="4163" toId="1688">
</dataflow>
<dataflow id="7653" from="StgValue_3825" to="tmp_256" fromId="3825" toId="1688">
</dataflow>
<dataflow id="7654" from="tmp_256" to="Range2_all_ones_27" fromId="1688" toId="1689">
</dataflow>
<dataflow id="7655" from="StgValue_4167" to="Range2_all_ones_27" fromId="4167" toId="1689">
</dataflow>
<dataflow id="7656" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_257" fromId="4169" toId="1690">
</dataflow>
<dataflow id="7657" from="r_V_156" to="tmp_257" fromId="1677" toId="1690">
</dataflow>
<dataflow id="7658" from="StgValue_4172" to="tmp_257" fromId="4172" toId="1690">
</dataflow>
<dataflow id="7659" from="StgValue_3825" to="tmp_257" fromId="3825" toId="1690">
</dataflow>
<dataflow id="7660" from="tmp_257" to="Range1_all_ones_54" fromId="1690" toId="1691">
</dataflow>
<dataflow id="7661" from="StgValue_4176" to="Range1_all_ones_54" fromId="4176" toId="1691">
</dataflow>
<dataflow id="7662" from="tmp_257" to="Range1_all_zeros_27" fromId="1690" toId="1692">
</dataflow>
<dataflow id="7663" from="StgValue_4179" to="Range1_all_zeros_27" fromId="4179" toId="1692">
</dataflow>
<dataflow id="7664" from="carry_55" to="deleted_zeros_27" fromId="1687" toId="1693">
</dataflow>
<dataflow id="7665" from="Range1_all_ones_54" to="deleted_zeros_27" fromId="1691" toId="1693">
</dataflow>
<dataflow id="7666" from="Range1_all_zeros_27" to="deleted_zeros_27" fromId="1692" toId="1693">
</dataflow>
<dataflow id="7667" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_258" fromId="4129" toId="1694">
</dataflow>
<dataflow id="7668" from="r_V_156" to="tmp_258" fromId="1677" toId="1694">
</dataflow>
<dataflow id="7669" from="StgValue_4172" to="tmp_258" fromId="4172" toId="1694">
</dataflow>
<dataflow id="7670" from="tmp_258" to="xor_ln936_27" fromId="1694" toId="1695">
</dataflow>
<dataflow id="7671" from="StgValue_4156" to="xor_ln936_27" fromId="4156" toId="1695">
</dataflow>
<dataflow id="7672" from="Range2_all_ones_27" to="and_ln936_27" fromId="1689" toId="1696">
</dataflow>
<dataflow id="7673" from="xor_ln936_27" to="and_ln936_27" fromId="1695" toId="1696">
</dataflow>
<dataflow id="7674" from="carry_55" to="deleted_ones_54" fromId="1687" toId="1697">
</dataflow>
<dataflow id="7675" from="and_ln936_27" to="deleted_ones_54" fromId="1696" toId="1697">
</dataflow>
<dataflow id="7676" from="Range1_all_ones_54" to="deleted_ones_54" fromId="1691" toId="1697">
</dataflow>
<dataflow id="7677" from="carry_55" to="and_ln937_27" fromId="1687" toId="1698">
</dataflow>
<dataflow id="7678" from="Range1_all_ones_54" to="and_ln937_27" fromId="1691" toId="1698">
</dataflow>
<dataflow id="7679" from="deleted_zeros_27" to="xor_ln941_82" fromId="1693" toId="1699">
</dataflow>
<dataflow id="7680" from="StgValue_4156" to="xor_ln941_82" fromId="4156" toId="1699">
</dataflow>
<dataflow id="7681" from="p_Result_148" to="or_ln941_27" fromId="1685" toId="1700">
</dataflow>
<dataflow id="7682" from="xor_ln941_82" to="or_ln941_27" fromId="1699" toId="1700">
</dataflow>
<dataflow id="7683" from="p_Result_146" to="xor_ln941_83" fromId="1679" toId="1701">
</dataflow>
<dataflow id="7684" from="StgValue_4156" to="xor_ln941_83" fromId="4156" toId="1701">
</dataflow>
<dataflow id="7685" from="or_ln941_27" to="overflow_55" fromId="1700" toId="1702">
</dataflow>
<dataflow id="7686" from="xor_ln941_83" to="overflow_55" fromId="1701" toId="1702">
</dataflow>
<dataflow id="7687" from="deleted_ones_54" to="xor_ln942_55" fromId="1697" toId="1703">
</dataflow>
<dataflow id="7688" from="StgValue_4156" to="xor_ln942_55" fromId="4156" toId="1703">
</dataflow>
<dataflow id="7689" from="xor_ln942_54" to="or_ln942_27" fromId="1686" toId="1704">
</dataflow>
<dataflow id="7690" from="xor_ln942_55" to="or_ln942_27" fromId="1703" toId="1704">
</dataflow>
<dataflow id="7691" from="and_ln937_27" to="xor_ln942_155" fromId="1698" toId="1705">
</dataflow>
<dataflow id="7692" from="or_ln942_27" to="xor_ln942_155" fromId="1704" toId="1705">
</dataflow>
<dataflow id="7693" from="xor_ln942_155" to="underflow_27" fromId="1705" toId="1706">
</dataflow>
<dataflow id="7694" from="p_Result_146" to="underflow_27" fromId="1679" toId="1706">
</dataflow>
<dataflow id="7695" from="overflow_55" to="or_ln392_27" fromId="1702" toId="1707">
</dataflow>
<dataflow id="7696" from="underflow_27" to="or_ln392_27" fromId="1706" toId="1707">
</dataflow>
<dataflow id="7697" from="sext_ln1319_28" to="r_V_157" fromId="1517" toId="1708">
</dataflow>
<dataflow id="7698" from="sext_ln1317_28" to="r_V_157" fromId="1516" toId="1708">
</dataflow>
<dataflow id="7699" from="sext_ln1319_29" to="r_V_158" fromId="1520" toId="1709">
</dataflow>
<dataflow id="7700" from="sext_ln1317_29" to="r_V_158" fromId="1519" toId="1709">
</dataflow>
<dataflow id="7701" from="sext_ln1319_30" to="r_V_159" fromId="1615" toId="1710">
</dataflow>
<dataflow id="7702" from="sext_ln1317_30" to="r_V_159" fromId="1614" toId="1710">
</dataflow>
<dataflow id="7703" from="sext_ln1319_31" to="r_V_160" fromId="1618" toId="1711">
</dataflow>
<dataflow id="7704" from="sext_ln1317_31" to="r_V_160" fromId="1617" toId="1711">
</dataflow>
<dataflow id="7705" from="di_V_32" to="sext_ln1317_32" fromId="415" toId="1712">
</dataflow>
<dataflow id="7706" from="wi_V_32" to="sext_ln1319_32" fromId="417" toId="1713">
</dataflow>
<dataflow id="7707" from="sext_ln1319_32" to="r_V_161" fromId="1713" toId="1714">
</dataflow>
<dataflow id="7708" from="sext_ln1317_32" to="r_V_161" fromId="1712" toId="1714">
</dataflow>
<dataflow id="7709" from="di_V_33" to="sext_ln1317_33" fromId="418" toId="1715">
</dataflow>
<dataflow id="7710" from="wi_V_33" to="sext_ln1319_33" fromId="419" toId="1716">
</dataflow>
<dataflow id="7711" from="sext_ln1319_33" to="r_V_162" fromId="1716" toId="1717">
</dataflow>
<dataflow id="7712" from="sext_ln1317_33" to="r_V_162" fromId="1715" toId="1717">
</dataflow>
<dataflow id="7713" from="overflow_53" to="select_ln392_79" fromId="1671" toId="1718">
</dataflow>
<dataflow id="7714" from="StgValue_4401" to="select_ln392_79" fromId="4401" toId="1718">
</dataflow>
<dataflow id="7715" from="StgValue_4403" to="select_ln392_79" fromId="4403" toId="1718">
</dataflow>
<dataflow id="7716" from="or_ln392_26" to="tp_V_80" fromId="1676" toId="1719">
</dataflow>
<dataflow id="7717" from="select_ln392_79" to="tp_V_80" fromId="1718" toId="1719">
</dataflow>
<dataflow id="7718" from="tp_V_79" to="tp_V_80" fromId="1653" toId="1719">
</dataflow>
<dataflow id="7719" from="sum_V_52" to="sext_ln859_52" fromId="1645" toId="1720">
</dataflow>
<dataflow id="7720" from="tp_V_80" to="sext_ln859_53" fromId="1719" toId="1721">
</dataflow>
<dataflow id="7721" from="sext_ln859_53" to="ret_V_26" fromId="1721" toId="1722">
</dataflow>
<dataflow id="7722" from="sext_ln859_52" to="ret_V_26" fromId="1720" toId="1722">
</dataflow>
<dataflow id="7723" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_144" fromId="4412" toId="1723">
</dataflow>
<dataflow id="7724" from="ret_V_26" to="p_Result_144" fromId="1722" toId="1723">
</dataflow>
<dataflow id="7725" from="StgValue_3823" to="p_Result_144" fromId="3823" toId="1723">
</dataflow>
<dataflow id="7726" from="tp_V_80" to="sum_V_53" fromId="1719" toId="1724">
</dataflow>
<dataflow id="7727" from="sum_V_52" to="sum_V_53" fromId="1645" toId="1724">
</dataflow>
<dataflow id="7728" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_145" fromId="4150" toId="1725">
</dataflow>
<dataflow id="7729" from="sum_V_53" to="p_Result_145" fromId="1724" toId="1725">
</dataflow>
<dataflow id="7730" from="StgValue_4153" to="p_Result_145" fromId="4153" toId="1725">
</dataflow>
<dataflow id="7731" from="p_Result_144" to="xor_ln941_81" fromId="1723" toId="1726">
</dataflow>
<dataflow id="7732" from="StgValue_4156" to="xor_ln941_81" fromId="4156" toId="1726">
</dataflow>
<dataflow id="7733" from="p_Result_145" to="overflow_54" fromId="1725" toId="1727">
</dataflow>
<dataflow id="7734" from="xor_ln941_81" to="overflow_54" fromId="1726" toId="1727">
</dataflow>
<dataflow id="7735" from="p_Result_144" to="xor_ln348_27" fromId="1723" toId="1728">
</dataflow>
<dataflow id="7736" from="p_Result_145" to="xor_ln348_27" fromId="1725" toId="1728">
</dataflow>
<dataflow id="7737" from="overflow_54" to="select_ln392_81" fromId="1727" toId="1729">
</dataflow>
<dataflow id="7738" from="StgValue_4401" to="select_ln392_81" fromId="4401" toId="1729">
</dataflow>
<dataflow id="7739" from="StgValue_4403" to="select_ln392_81" fromId="4403" toId="1729">
</dataflow>
<dataflow id="7740" from="xor_ln348_27" to="sum_V_54" fromId="1728" toId="1730">
</dataflow>
<dataflow id="7741" from="select_ln392_81" to="sum_V_54" fromId="1729" toId="1730">
</dataflow>
<dataflow id="7742" from="sum_V_53" to="sum_V_54" fromId="1724" toId="1730">
</dataflow>
<dataflow id="7743" from="overflow_55" to="select_ln392_82" fromId="1702" toId="1731">
</dataflow>
<dataflow id="7744" from="StgValue_4401" to="select_ln392_82" fromId="4401" toId="1731">
</dataflow>
<dataflow id="7745" from="StgValue_4403" to="select_ln392_82" fromId="4403" toId="1731">
</dataflow>
<dataflow id="7746" from="or_ln392_27" to="tp_V_83" fromId="1707" toId="1732">
</dataflow>
<dataflow id="7747" from="select_ln392_82" to="tp_V_83" fromId="1731" toId="1732">
</dataflow>
<dataflow id="7748" from="tp_V_82" to="tp_V_83" fromId="1684" toId="1732">
</dataflow>
<dataflow id="7749" from="sum_V_54" to="sext_ln859_54" fromId="1730" toId="1733">
</dataflow>
<dataflow id="7750" from="tp_V_83" to="sext_ln859_55" fromId="1732" toId="1734">
</dataflow>
<dataflow id="7751" from="sext_ln859_55" to="ret_V_27" fromId="1734" toId="1735">
</dataflow>
<dataflow id="7752" from="sext_ln859_54" to="ret_V_27" fromId="1733" toId="1735">
</dataflow>
<dataflow id="7753" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_149" fromId="4412" toId="1736">
</dataflow>
<dataflow id="7754" from="ret_V_27" to="p_Result_149" fromId="1735" toId="1736">
</dataflow>
<dataflow id="7755" from="StgValue_3823" to="p_Result_149" fromId="3823" toId="1736">
</dataflow>
<dataflow id="7756" from="tp_V_83" to="sum_V_55" fromId="1732" toId="1737">
</dataflow>
<dataflow id="7757" from="sum_V_54" to="sum_V_55" fromId="1730" toId="1737">
</dataflow>
<dataflow id="7758" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_150" fromId="4150" toId="1738">
</dataflow>
<dataflow id="7759" from="sum_V_55" to="p_Result_150" fromId="1737" toId="1738">
</dataflow>
<dataflow id="7760" from="StgValue_4153" to="p_Result_150" fromId="4153" toId="1738">
</dataflow>
<dataflow id="7761" from="p_Result_149" to="xor_ln941_84" fromId="1736" toId="1739">
</dataflow>
<dataflow id="7762" from="StgValue_4156" to="xor_ln941_84" fromId="4156" toId="1739">
</dataflow>
<dataflow id="7763" from="p_Result_150" to="overflow_56" fromId="1738" toId="1740">
</dataflow>
<dataflow id="7764" from="xor_ln941_84" to="overflow_56" fromId="1739" toId="1740">
</dataflow>
<dataflow id="7765" from="p_Result_149" to="xor_ln348_28" fromId="1736" toId="1741">
</dataflow>
<dataflow id="7766" from="p_Result_150" to="xor_ln348_28" fromId="1738" toId="1741">
</dataflow>
<dataflow id="7767" from="overflow_56" to="select_ln392_84" fromId="1740" toId="1742">
</dataflow>
<dataflow id="7768" from="StgValue_4401" to="select_ln392_84" fromId="4401" toId="1742">
</dataflow>
<dataflow id="7769" from="StgValue_4403" to="select_ln392_84" fromId="4403" toId="1742">
</dataflow>
<dataflow id="7770" from="xor_ln348_28" to="sum_V_56" fromId="1741" toId="1743">
</dataflow>
<dataflow id="7771" from="select_ln392_84" to="sum_V_56" fromId="1742" toId="1743">
</dataflow>
<dataflow id="7772" from="sum_V_55" to="sum_V_56" fromId="1737" toId="1743">
</dataflow>
<dataflow id="7773" from="sext_ln1319_28" to="r_V_157" fromId="1517" toId="1744">
</dataflow>
<dataflow id="7774" from="sext_ln1317_28" to="r_V_157" fromId="1516" toId="1744">
</dataflow>
<dataflow id="7775" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1745">
</dataflow>
<dataflow id="7776" from="r_V_157" to="specfucore_ln1319" fromId="1744" toId="1745">
</dataflow>
<dataflow id="7777" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1745">
</dataflow>
<dataflow id="7778" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1745">
</dataflow>
<dataflow id="7779" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1745">
</dataflow>
<dataflow id="7780" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_151" fromId="4129" toId="1746">
</dataflow>
<dataflow id="7781" from="r_V_157" to="p_Result_151" fromId="1744" toId="1746">
</dataflow>
<dataflow id="7782" from="StgValue_3825" to="p_Result_151" fromId="3825" toId="1746">
</dataflow>
<dataflow id="7783" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_84" fromId="4133" toId="1747">
</dataflow>
<dataflow id="7784" from="r_V_157" to="tp_V_84" fromId="1744" toId="1747">
</dataflow>
<dataflow id="7785" from="StgValue_4136" to="tp_V_84" fromId="4136" toId="1747">
</dataflow>
<dataflow id="7786" from="StgValue_4138" to="tp_V_84" fromId="4138" toId="1747">
</dataflow>
<dataflow id="7787" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_152" fromId="4129" toId="1748">
</dataflow>
<dataflow id="7788" from="r_V_157" to="p_Result_152" fromId="1744" toId="1748">
</dataflow>
<dataflow id="7789" from="StgValue_4138" to="p_Result_152" fromId="4138" toId="1748">
</dataflow>
<dataflow id="7790" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_263" fromId="4129" toId="1749">
</dataflow>
<dataflow id="7791" from="r_V_157" to="tmp_263" fromId="1744" toId="1749">
</dataflow>
<dataflow id="7792" from="StgValue_4145" to="tmp_263" fromId="4145" toId="1749">
</dataflow>
<dataflow id="7793" from="tmp_263" to="zext_ln423_28" fromId="1749" toId="1750">
</dataflow>
<dataflow id="7794" from="zext_ln423_28" to="tp_V_85" fromId="1750" toId="1751">
</dataflow>
<dataflow id="7795" from="tp_V_84" to="tp_V_85" fromId="1747" toId="1751">
</dataflow>
<dataflow id="7796" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_153" fromId="4150" toId="1752">
</dataflow>
<dataflow id="7797" from="tp_V_85" to="p_Result_153" fromId="1751" toId="1752">
</dataflow>
<dataflow id="7798" from="StgValue_4153" to="p_Result_153" fromId="4153" toId="1752">
</dataflow>
<dataflow id="7799" from="p_Result_153" to="xor_ln942_56" fromId="1752" toId="1753">
</dataflow>
<dataflow id="7800" from="StgValue_4156" to="xor_ln942_56" fromId="4156" toId="1753">
</dataflow>
<dataflow id="7801" from="p_Result_152" to="carry_57" fromId="1748" toId="1754">
</dataflow>
<dataflow id="7802" from="xor_ln942_56" to="carry_57" fromId="1753" toId="1754">
</dataflow>
<dataflow id="7803" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_260" fromId="4160" toId="1755">
</dataflow>
<dataflow id="7804" from="r_V_157" to="tmp_260" fromId="1744" toId="1755">
</dataflow>
<dataflow id="7805" from="StgValue_4163" to="tmp_260" fromId="4163" toId="1755">
</dataflow>
<dataflow id="7806" from="StgValue_3825" to="tmp_260" fromId="3825" toId="1755">
</dataflow>
<dataflow id="7807" from="tmp_260" to="Range2_all_ones_28" fromId="1755" toId="1756">
</dataflow>
<dataflow id="7808" from="StgValue_4167" to="Range2_all_ones_28" fromId="4167" toId="1756">
</dataflow>
<dataflow id="7809" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_261" fromId="4169" toId="1757">
</dataflow>
<dataflow id="7810" from="r_V_157" to="tmp_261" fromId="1744" toId="1757">
</dataflow>
<dataflow id="7811" from="StgValue_4172" to="tmp_261" fromId="4172" toId="1757">
</dataflow>
<dataflow id="7812" from="StgValue_3825" to="tmp_261" fromId="3825" toId="1757">
</dataflow>
<dataflow id="7813" from="tmp_261" to="Range1_all_ones_56" fromId="1757" toId="1758">
</dataflow>
<dataflow id="7814" from="StgValue_4176" to="Range1_all_ones_56" fromId="4176" toId="1758">
</dataflow>
<dataflow id="7815" from="tmp_261" to="Range1_all_zeros_28" fromId="1757" toId="1759">
</dataflow>
<dataflow id="7816" from="StgValue_4179" to="Range1_all_zeros_28" fromId="4179" toId="1759">
</dataflow>
<dataflow id="7817" from="carry_57" to="deleted_zeros_28" fromId="1754" toId="1760">
</dataflow>
<dataflow id="7818" from="Range1_all_ones_56" to="deleted_zeros_28" fromId="1758" toId="1760">
</dataflow>
<dataflow id="7819" from="Range1_all_zeros_28" to="deleted_zeros_28" fromId="1759" toId="1760">
</dataflow>
<dataflow id="7820" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_265" fromId="4129" toId="1761">
</dataflow>
<dataflow id="7821" from="r_V_157" to="tmp_265" fromId="1744" toId="1761">
</dataflow>
<dataflow id="7822" from="StgValue_4172" to="tmp_265" fromId="4172" toId="1761">
</dataflow>
<dataflow id="7823" from="tmp_265" to="xor_ln936_28" fromId="1761" toId="1762">
</dataflow>
<dataflow id="7824" from="StgValue_4156" to="xor_ln936_28" fromId="4156" toId="1762">
</dataflow>
<dataflow id="7825" from="Range2_all_ones_28" to="and_ln936_28" fromId="1756" toId="1763">
</dataflow>
<dataflow id="7826" from="xor_ln936_28" to="and_ln936_28" fromId="1762" toId="1763">
</dataflow>
<dataflow id="7827" from="carry_57" to="deleted_ones_56" fromId="1754" toId="1764">
</dataflow>
<dataflow id="7828" from="and_ln936_28" to="deleted_ones_56" fromId="1763" toId="1764">
</dataflow>
<dataflow id="7829" from="Range1_all_ones_56" to="deleted_ones_56" fromId="1758" toId="1764">
</dataflow>
<dataflow id="7830" from="carry_57" to="and_ln937_28" fromId="1754" toId="1765">
</dataflow>
<dataflow id="7831" from="Range1_all_ones_56" to="and_ln937_28" fromId="1758" toId="1765">
</dataflow>
<dataflow id="7832" from="deleted_zeros_28" to="xor_ln941_85" fromId="1760" toId="1766">
</dataflow>
<dataflow id="7833" from="StgValue_4156" to="xor_ln941_85" fromId="4156" toId="1766">
</dataflow>
<dataflow id="7834" from="p_Result_153" to="or_ln941_28" fromId="1752" toId="1767">
</dataflow>
<dataflow id="7835" from="xor_ln941_85" to="or_ln941_28" fromId="1766" toId="1767">
</dataflow>
<dataflow id="7836" from="p_Result_151" to="xor_ln941_86" fromId="1746" toId="1768">
</dataflow>
<dataflow id="7837" from="StgValue_4156" to="xor_ln941_86" fromId="4156" toId="1768">
</dataflow>
<dataflow id="7838" from="or_ln941_28" to="overflow_57" fromId="1767" toId="1769">
</dataflow>
<dataflow id="7839" from="xor_ln941_86" to="overflow_57" fromId="1768" toId="1769">
</dataflow>
<dataflow id="7840" from="deleted_ones_56" to="xor_ln942_57" fromId="1764" toId="1770">
</dataflow>
<dataflow id="7841" from="StgValue_4156" to="xor_ln942_57" fromId="4156" toId="1770">
</dataflow>
<dataflow id="7842" from="xor_ln942_56" to="or_ln942_28" fromId="1753" toId="1771">
</dataflow>
<dataflow id="7843" from="xor_ln942_57" to="or_ln942_28" fromId="1770" toId="1771">
</dataflow>
<dataflow id="7844" from="and_ln937_28" to="xor_ln942_156" fromId="1765" toId="1772">
</dataflow>
<dataflow id="7845" from="or_ln942_28" to="xor_ln942_156" fromId="1771" toId="1772">
</dataflow>
<dataflow id="7846" from="xor_ln942_156" to="underflow_28" fromId="1772" toId="1773">
</dataflow>
<dataflow id="7847" from="p_Result_151" to="underflow_28" fromId="1746" toId="1773">
</dataflow>
<dataflow id="7848" from="overflow_57" to="or_ln392_28" fromId="1769" toId="1774">
</dataflow>
<dataflow id="7849" from="underflow_28" to="or_ln392_28" fromId="1773" toId="1774">
</dataflow>
<dataflow id="7850" from="sext_ln1319_29" to="r_V_158" fromId="1520" toId="1775">
</dataflow>
<dataflow id="7851" from="sext_ln1317_29" to="r_V_158" fromId="1519" toId="1775">
</dataflow>
<dataflow id="7852" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1776">
</dataflow>
<dataflow id="7853" from="r_V_158" to="specfucore_ln1319" fromId="1775" toId="1776">
</dataflow>
<dataflow id="7854" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1776">
</dataflow>
<dataflow id="7855" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1776">
</dataflow>
<dataflow id="7856" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1776">
</dataflow>
<dataflow id="7857" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_156" fromId="4129" toId="1777">
</dataflow>
<dataflow id="7858" from="r_V_158" to="p_Result_156" fromId="1775" toId="1777">
</dataflow>
<dataflow id="7859" from="StgValue_3825" to="p_Result_156" fromId="3825" toId="1777">
</dataflow>
<dataflow id="7860" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_87" fromId="4133" toId="1778">
</dataflow>
<dataflow id="7861" from="r_V_158" to="tp_V_87" fromId="1775" toId="1778">
</dataflow>
<dataflow id="7862" from="StgValue_4136" to="tp_V_87" fromId="4136" toId="1778">
</dataflow>
<dataflow id="7863" from="StgValue_4138" to="tp_V_87" fromId="4138" toId="1778">
</dataflow>
<dataflow id="7864" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_157" fromId="4129" toId="1779">
</dataflow>
<dataflow id="7865" from="r_V_158" to="p_Result_157" fromId="1775" toId="1779">
</dataflow>
<dataflow id="7866" from="StgValue_4138" to="p_Result_157" fromId="4138" toId="1779">
</dataflow>
<dataflow id="7867" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_270" fromId="4129" toId="1780">
</dataflow>
<dataflow id="7868" from="r_V_158" to="tmp_270" fromId="1775" toId="1780">
</dataflow>
<dataflow id="7869" from="StgValue_4145" to="tmp_270" fromId="4145" toId="1780">
</dataflow>
<dataflow id="7870" from="tmp_270" to="zext_ln423_29" fromId="1780" toId="1781">
</dataflow>
<dataflow id="7871" from="zext_ln423_29" to="tp_V_88" fromId="1781" toId="1782">
</dataflow>
<dataflow id="7872" from="tp_V_87" to="tp_V_88" fromId="1778" toId="1782">
</dataflow>
<dataflow id="7873" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_158" fromId="4150" toId="1783">
</dataflow>
<dataflow id="7874" from="tp_V_88" to="p_Result_158" fromId="1782" toId="1783">
</dataflow>
<dataflow id="7875" from="StgValue_4153" to="p_Result_158" fromId="4153" toId="1783">
</dataflow>
<dataflow id="7876" from="p_Result_158" to="xor_ln942_58" fromId="1783" toId="1784">
</dataflow>
<dataflow id="7877" from="StgValue_4156" to="xor_ln942_58" fromId="4156" toId="1784">
</dataflow>
<dataflow id="7878" from="p_Result_157" to="carry_59" fromId="1779" toId="1785">
</dataflow>
<dataflow id="7879" from="xor_ln942_58" to="carry_59" fromId="1784" toId="1785">
</dataflow>
<dataflow id="7880" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_262" fromId="4160" toId="1786">
</dataflow>
<dataflow id="7881" from="r_V_158" to="tmp_262" fromId="1775" toId="1786">
</dataflow>
<dataflow id="7882" from="StgValue_4163" to="tmp_262" fromId="4163" toId="1786">
</dataflow>
<dataflow id="7883" from="StgValue_3825" to="tmp_262" fromId="3825" toId="1786">
</dataflow>
<dataflow id="7884" from="tmp_262" to="Range2_all_ones_29" fromId="1786" toId="1787">
</dataflow>
<dataflow id="7885" from="StgValue_4167" to="Range2_all_ones_29" fromId="4167" toId="1787">
</dataflow>
<dataflow id="7886" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_264" fromId="4169" toId="1788">
</dataflow>
<dataflow id="7887" from="r_V_158" to="tmp_264" fromId="1775" toId="1788">
</dataflow>
<dataflow id="7888" from="StgValue_4172" to="tmp_264" fromId="4172" toId="1788">
</dataflow>
<dataflow id="7889" from="StgValue_3825" to="tmp_264" fromId="3825" toId="1788">
</dataflow>
<dataflow id="7890" from="tmp_264" to="Range1_all_ones_58" fromId="1788" toId="1789">
</dataflow>
<dataflow id="7891" from="StgValue_4176" to="Range1_all_ones_58" fromId="4176" toId="1789">
</dataflow>
<dataflow id="7892" from="tmp_264" to="Range1_all_zeros_29" fromId="1788" toId="1790">
</dataflow>
<dataflow id="7893" from="StgValue_4179" to="Range1_all_zeros_29" fromId="4179" toId="1790">
</dataflow>
<dataflow id="7894" from="carry_59" to="deleted_zeros_29" fromId="1785" toId="1791">
</dataflow>
<dataflow id="7895" from="Range1_all_ones_58" to="deleted_zeros_29" fromId="1789" toId="1791">
</dataflow>
<dataflow id="7896" from="Range1_all_zeros_29" to="deleted_zeros_29" fromId="1790" toId="1791">
</dataflow>
<dataflow id="7897" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_272" fromId="4129" toId="1792">
</dataflow>
<dataflow id="7898" from="r_V_158" to="tmp_272" fromId="1775" toId="1792">
</dataflow>
<dataflow id="7899" from="StgValue_4172" to="tmp_272" fromId="4172" toId="1792">
</dataflow>
<dataflow id="7900" from="tmp_272" to="xor_ln936_29" fromId="1792" toId="1793">
</dataflow>
<dataflow id="7901" from="StgValue_4156" to="xor_ln936_29" fromId="4156" toId="1793">
</dataflow>
<dataflow id="7902" from="Range2_all_ones_29" to="and_ln936_29" fromId="1787" toId="1794">
</dataflow>
<dataflow id="7903" from="xor_ln936_29" to="and_ln936_29" fromId="1793" toId="1794">
</dataflow>
<dataflow id="7904" from="carry_59" to="deleted_ones_58" fromId="1785" toId="1795">
</dataflow>
<dataflow id="7905" from="and_ln936_29" to="deleted_ones_58" fromId="1794" toId="1795">
</dataflow>
<dataflow id="7906" from="Range1_all_ones_58" to="deleted_ones_58" fromId="1789" toId="1795">
</dataflow>
<dataflow id="7907" from="carry_59" to="and_ln937_29" fromId="1785" toId="1796">
</dataflow>
<dataflow id="7908" from="Range1_all_ones_58" to="and_ln937_29" fromId="1789" toId="1796">
</dataflow>
<dataflow id="7909" from="deleted_zeros_29" to="xor_ln941_88" fromId="1791" toId="1797">
</dataflow>
<dataflow id="7910" from="StgValue_4156" to="xor_ln941_88" fromId="4156" toId="1797">
</dataflow>
<dataflow id="7911" from="p_Result_158" to="or_ln941_29" fromId="1783" toId="1798">
</dataflow>
<dataflow id="7912" from="xor_ln941_88" to="or_ln941_29" fromId="1797" toId="1798">
</dataflow>
<dataflow id="7913" from="p_Result_156" to="xor_ln941_89" fromId="1777" toId="1799">
</dataflow>
<dataflow id="7914" from="StgValue_4156" to="xor_ln941_89" fromId="4156" toId="1799">
</dataflow>
<dataflow id="7915" from="or_ln941_29" to="overflow_59" fromId="1798" toId="1800">
</dataflow>
<dataflow id="7916" from="xor_ln941_89" to="overflow_59" fromId="1799" toId="1800">
</dataflow>
<dataflow id="7917" from="deleted_ones_58" to="xor_ln942_59" fromId="1795" toId="1801">
</dataflow>
<dataflow id="7918" from="StgValue_4156" to="xor_ln942_59" fromId="4156" toId="1801">
</dataflow>
<dataflow id="7919" from="xor_ln942_58" to="or_ln942_29" fromId="1784" toId="1802">
</dataflow>
<dataflow id="7920" from="xor_ln942_59" to="or_ln942_29" fromId="1801" toId="1802">
</dataflow>
<dataflow id="7921" from="and_ln937_29" to="xor_ln942_157" fromId="1796" toId="1803">
</dataflow>
<dataflow id="7922" from="or_ln942_29" to="xor_ln942_157" fromId="1802" toId="1803">
</dataflow>
<dataflow id="7923" from="xor_ln942_157" to="underflow_29" fromId="1803" toId="1804">
</dataflow>
<dataflow id="7924" from="p_Result_156" to="underflow_29" fromId="1777" toId="1804">
</dataflow>
<dataflow id="7925" from="overflow_59" to="or_ln392_29" fromId="1800" toId="1805">
</dataflow>
<dataflow id="7926" from="underflow_29" to="or_ln392_29" fromId="1804" toId="1805">
</dataflow>
<dataflow id="7927" from="sext_ln1319_30" to="r_V_159" fromId="1615" toId="1806">
</dataflow>
<dataflow id="7928" from="sext_ln1317_30" to="r_V_159" fromId="1614" toId="1806">
</dataflow>
<dataflow id="7929" from="sext_ln1319_31" to="r_V_160" fromId="1618" toId="1807">
</dataflow>
<dataflow id="7930" from="sext_ln1317_31" to="r_V_160" fromId="1617" toId="1807">
</dataflow>
<dataflow id="7931" from="sext_ln1319_32" to="r_V_161" fromId="1713" toId="1808">
</dataflow>
<dataflow id="7932" from="sext_ln1317_32" to="r_V_161" fromId="1712" toId="1808">
</dataflow>
<dataflow id="7933" from="sext_ln1319_33" to="r_V_162" fromId="1716" toId="1809">
</dataflow>
<dataflow id="7934" from="sext_ln1317_33" to="r_V_162" fromId="1715" toId="1809">
</dataflow>
<dataflow id="7935" from="di_V_34" to="sext_ln1317_34" fromId="420" toId="1810">
</dataflow>
<dataflow id="7936" from="wi_V_34" to="sext_ln1319_34" fromId="421" toId="1811">
</dataflow>
<dataflow id="7937" from="sext_ln1319_34" to="r_V_163" fromId="1811" toId="1812">
</dataflow>
<dataflow id="7938" from="sext_ln1317_34" to="r_V_163" fromId="1810" toId="1812">
</dataflow>
<dataflow id="7939" from="di_V_35" to="sext_ln1317_35" fromId="422" toId="1813">
</dataflow>
<dataflow id="7940" from="wi_V_35" to="sext_ln1319_35" fromId="423" toId="1814">
</dataflow>
<dataflow id="7941" from="sext_ln1319_35" to="r_V_164" fromId="1814" toId="1815">
</dataflow>
<dataflow id="7942" from="sext_ln1317_35" to="r_V_164" fromId="1813" toId="1815">
</dataflow>
<dataflow id="7943" from="overflow_57" to="select_ln392_85" fromId="1769" toId="1816">
</dataflow>
<dataflow id="7944" from="StgValue_4401" to="select_ln392_85" fromId="4401" toId="1816">
</dataflow>
<dataflow id="7945" from="StgValue_4403" to="select_ln392_85" fromId="4403" toId="1816">
</dataflow>
<dataflow id="7946" from="or_ln392_28" to="tp_V_86" fromId="1774" toId="1817">
</dataflow>
<dataflow id="7947" from="select_ln392_85" to="tp_V_86" fromId="1816" toId="1817">
</dataflow>
<dataflow id="7948" from="tp_V_85" to="tp_V_86" fromId="1751" toId="1817">
</dataflow>
<dataflow id="7949" from="sum_V_56" to="sext_ln859_56" fromId="1743" toId="1818">
</dataflow>
<dataflow id="7950" from="tp_V_86" to="sext_ln859_57" fromId="1817" toId="1819">
</dataflow>
<dataflow id="7951" from="sext_ln859_57" to="ret_V_28" fromId="1819" toId="1820">
</dataflow>
<dataflow id="7952" from="sext_ln859_56" to="ret_V_28" fromId="1818" toId="1820">
</dataflow>
<dataflow id="7953" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_154" fromId="4412" toId="1821">
</dataflow>
<dataflow id="7954" from="ret_V_28" to="p_Result_154" fromId="1820" toId="1821">
</dataflow>
<dataflow id="7955" from="StgValue_3823" to="p_Result_154" fromId="3823" toId="1821">
</dataflow>
<dataflow id="7956" from="tp_V_86" to="sum_V_57" fromId="1817" toId="1822">
</dataflow>
<dataflow id="7957" from="sum_V_56" to="sum_V_57" fromId="1743" toId="1822">
</dataflow>
<dataflow id="7958" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_155" fromId="4150" toId="1823">
</dataflow>
<dataflow id="7959" from="sum_V_57" to="p_Result_155" fromId="1822" toId="1823">
</dataflow>
<dataflow id="7960" from="StgValue_4153" to="p_Result_155" fromId="4153" toId="1823">
</dataflow>
<dataflow id="7961" from="p_Result_154" to="xor_ln941_87" fromId="1821" toId="1824">
</dataflow>
<dataflow id="7962" from="StgValue_4156" to="xor_ln941_87" fromId="4156" toId="1824">
</dataflow>
<dataflow id="7963" from="p_Result_155" to="overflow_58" fromId="1823" toId="1825">
</dataflow>
<dataflow id="7964" from="xor_ln941_87" to="overflow_58" fromId="1824" toId="1825">
</dataflow>
<dataflow id="7965" from="p_Result_154" to="xor_ln348_29" fromId="1821" toId="1826">
</dataflow>
<dataflow id="7966" from="p_Result_155" to="xor_ln348_29" fromId="1823" toId="1826">
</dataflow>
<dataflow id="7967" from="overflow_58" to="select_ln392_87" fromId="1825" toId="1827">
</dataflow>
<dataflow id="7968" from="StgValue_4401" to="select_ln392_87" fromId="4401" toId="1827">
</dataflow>
<dataflow id="7969" from="StgValue_4403" to="select_ln392_87" fromId="4403" toId="1827">
</dataflow>
<dataflow id="7970" from="xor_ln348_29" to="sum_V_58" fromId="1826" toId="1828">
</dataflow>
<dataflow id="7971" from="select_ln392_87" to="sum_V_58" fromId="1827" toId="1828">
</dataflow>
<dataflow id="7972" from="sum_V_57" to="sum_V_58" fromId="1822" toId="1828">
</dataflow>
<dataflow id="7973" from="overflow_59" to="select_ln392_88" fromId="1800" toId="1829">
</dataflow>
<dataflow id="7974" from="StgValue_4401" to="select_ln392_88" fromId="4401" toId="1829">
</dataflow>
<dataflow id="7975" from="StgValue_4403" to="select_ln392_88" fromId="4403" toId="1829">
</dataflow>
<dataflow id="7976" from="or_ln392_29" to="tp_V_89" fromId="1805" toId="1830">
</dataflow>
<dataflow id="7977" from="select_ln392_88" to="tp_V_89" fromId="1829" toId="1830">
</dataflow>
<dataflow id="7978" from="tp_V_88" to="tp_V_89" fromId="1782" toId="1830">
</dataflow>
<dataflow id="7979" from="sum_V_58" to="sext_ln859_58" fromId="1828" toId="1831">
</dataflow>
<dataflow id="7980" from="tp_V_89" to="sext_ln859_59" fromId="1830" toId="1832">
</dataflow>
<dataflow id="7981" from="sext_ln859_59" to="ret_V_29" fromId="1832" toId="1833">
</dataflow>
<dataflow id="7982" from="sext_ln859_58" to="ret_V_29" fromId="1831" toId="1833">
</dataflow>
<dataflow id="7983" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_159" fromId="4412" toId="1834">
</dataflow>
<dataflow id="7984" from="ret_V_29" to="p_Result_159" fromId="1833" toId="1834">
</dataflow>
<dataflow id="7985" from="StgValue_3823" to="p_Result_159" fromId="3823" toId="1834">
</dataflow>
<dataflow id="7986" from="tp_V_89" to="sum_V_59" fromId="1830" toId="1835">
</dataflow>
<dataflow id="7987" from="sum_V_58" to="sum_V_59" fromId="1828" toId="1835">
</dataflow>
<dataflow id="7988" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_160" fromId="4150" toId="1836">
</dataflow>
<dataflow id="7989" from="sum_V_59" to="p_Result_160" fromId="1835" toId="1836">
</dataflow>
<dataflow id="7990" from="StgValue_4153" to="p_Result_160" fromId="4153" toId="1836">
</dataflow>
<dataflow id="7991" from="p_Result_159" to="xor_ln941_90" fromId="1834" toId="1837">
</dataflow>
<dataflow id="7992" from="StgValue_4156" to="xor_ln941_90" fromId="4156" toId="1837">
</dataflow>
<dataflow id="7993" from="p_Result_160" to="overflow_60" fromId="1836" toId="1838">
</dataflow>
<dataflow id="7994" from="xor_ln941_90" to="overflow_60" fromId="1837" toId="1838">
</dataflow>
<dataflow id="7995" from="p_Result_159" to="xor_ln348_30" fromId="1834" toId="1839">
</dataflow>
<dataflow id="7996" from="p_Result_160" to="xor_ln348_30" fromId="1836" toId="1839">
</dataflow>
<dataflow id="7997" from="overflow_60" to="select_ln392_90" fromId="1838" toId="1840">
</dataflow>
<dataflow id="7998" from="StgValue_4401" to="select_ln392_90" fromId="4401" toId="1840">
</dataflow>
<dataflow id="7999" from="StgValue_4403" to="select_ln392_90" fromId="4403" toId="1840">
</dataflow>
<dataflow id="8000" from="xor_ln348_30" to="sum_V_60" fromId="1839" toId="1841">
</dataflow>
<dataflow id="8001" from="select_ln392_90" to="sum_V_60" fromId="1840" toId="1841">
</dataflow>
<dataflow id="8002" from="sum_V_59" to="sum_V_60" fromId="1835" toId="1841">
</dataflow>
<dataflow id="8003" from="sext_ln1319_30" to="r_V_159" fromId="1615" toId="1842">
</dataflow>
<dataflow id="8004" from="sext_ln1317_30" to="r_V_159" fromId="1614" toId="1842">
</dataflow>
<dataflow id="8005" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1843">
</dataflow>
<dataflow id="8006" from="r_V_159" to="specfucore_ln1319" fromId="1842" toId="1843">
</dataflow>
<dataflow id="8007" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1843">
</dataflow>
<dataflow id="8008" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1843">
</dataflow>
<dataflow id="8009" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1843">
</dataflow>
<dataflow id="8010" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_161" fromId="4129" toId="1844">
</dataflow>
<dataflow id="8011" from="r_V_159" to="p_Result_161" fromId="1842" toId="1844">
</dataflow>
<dataflow id="8012" from="StgValue_3825" to="p_Result_161" fromId="3825" toId="1844">
</dataflow>
<dataflow id="8013" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_90" fromId="4133" toId="1845">
</dataflow>
<dataflow id="8014" from="r_V_159" to="tp_V_90" fromId="1842" toId="1845">
</dataflow>
<dataflow id="8015" from="StgValue_4136" to="tp_V_90" fromId="4136" toId="1845">
</dataflow>
<dataflow id="8016" from="StgValue_4138" to="tp_V_90" fromId="4138" toId="1845">
</dataflow>
<dataflow id="8017" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_162" fromId="4129" toId="1846">
</dataflow>
<dataflow id="8018" from="r_V_159" to="p_Result_162" fromId="1842" toId="1846">
</dataflow>
<dataflow id="8019" from="StgValue_4138" to="p_Result_162" fromId="4138" toId="1846">
</dataflow>
<dataflow id="8020" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_285" fromId="4129" toId="1847">
</dataflow>
<dataflow id="8021" from="r_V_159" to="tmp_285" fromId="1842" toId="1847">
</dataflow>
<dataflow id="8022" from="StgValue_4145" to="tmp_285" fromId="4145" toId="1847">
</dataflow>
<dataflow id="8023" from="tmp_285" to="zext_ln423_30" fromId="1847" toId="1848">
</dataflow>
<dataflow id="8024" from="zext_ln423_30" to="tp_V_91" fromId="1848" toId="1849">
</dataflow>
<dataflow id="8025" from="tp_V_90" to="tp_V_91" fromId="1845" toId="1849">
</dataflow>
<dataflow id="8026" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_163" fromId="4150" toId="1850">
</dataflow>
<dataflow id="8027" from="tp_V_91" to="p_Result_163" fromId="1849" toId="1850">
</dataflow>
<dataflow id="8028" from="StgValue_4153" to="p_Result_163" fromId="4153" toId="1850">
</dataflow>
<dataflow id="8029" from="p_Result_163" to="xor_ln942_60" fromId="1850" toId="1851">
</dataflow>
<dataflow id="8030" from="StgValue_4156" to="xor_ln942_60" fromId="4156" toId="1851">
</dataflow>
<dataflow id="8031" from="p_Result_162" to="carry_61" fromId="1846" toId="1852">
</dataflow>
<dataflow id="8032" from="xor_ln942_60" to="carry_61" fromId="1851" toId="1852">
</dataflow>
<dataflow id="8033" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_266" fromId="4160" toId="1853">
</dataflow>
<dataflow id="8034" from="r_V_159" to="tmp_266" fromId="1842" toId="1853">
</dataflow>
<dataflow id="8035" from="StgValue_4163" to="tmp_266" fromId="4163" toId="1853">
</dataflow>
<dataflow id="8036" from="StgValue_3825" to="tmp_266" fromId="3825" toId="1853">
</dataflow>
<dataflow id="8037" from="tmp_266" to="Range2_all_ones_30" fromId="1853" toId="1854">
</dataflow>
<dataflow id="8038" from="StgValue_4167" to="Range2_all_ones_30" fromId="4167" toId="1854">
</dataflow>
<dataflow id="8039" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_267" fromId="4169" toId="1855">
</dataflow>
<dataflow id="8040" from="r_V_159" to="tmp_267" fromId="1842" toId="1855">
</dataflow>
<dataflow id="8041" from="StgValue_4172" to="tmp_267" fromId="4172" toId="1855">
</dataflow>
<dataflow id="8042" from="StgValue_3825" to="tmp_267" fromId="3825" toId="1855">
</dataflow>
<dataflow id="8043" from="tmp_267" to="Range1_all_ones_60" fromId="1855" toId="1856">
</dataflow>
<dataflow id="8044" from="StgValue_4176" to="Range1_all_ones_60" fromId="4176" toId="1856">
</dataflow>
<dataflow id="8045" from="tmp_267" to="Range1_all_zeros_30" fromId="1855" toId="1857">
</dataflow>
<dataflow id="8046" from="StgValue_4179" to="Range1_all_zeros_30" fromId="4179" toId="1857">
</dataflow>
<dataflow id="8047" from="carry_61" to="deleted_zeros_30" fromId="1852" toId="1858">
</dataflow>
<dataflow id="8048" from="Range1_all_ones_60" to="deleted_zeros_30" fromId="1856" toId="1858">
</dataflow>
<dataflow id="8049" from="Range1_all_zeros_30" to="deleted_zeros_30" fromId="1857" toId="1858">
</dataflow>
<dataflow id="8050" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_287" fromId="4129" toId="1859">
</dataflow>
<dataflow id="8051" from="r_V_159" to="tmp_287" fromId="1842" toId="1859">
</dataflow>
<dataflow id="8052" from="StgValue_4172" to="tmp_287" fromId="4172" toId="1859">
</dataflow>
<dataflow id="8053" from="tmp_287" to="xor_ln936_30" fromId="1859" toId="1860">
</dataflow>
<dataflow id="8054" from="StgValue_4156" to="xor_ln936_30" fromId="4156" toId="1860">
</dataflow>
<dataflow id="8055" from="Range2_all_ones_30" to="and_ln936_30" fromId="1854" toId="1861">
</dataflow>
<dataflow id="8056" from="xor_ln936_30" to="and_ln936_30" fromId="1860" toId="1861">
</dataflow>
<dataflow id="8057" from="carry_61" to="deleted_ones_60" fromId="1852" toId="1862">
</dataflow>
<dataflow id="8058" from="and_ln936_30" to="deleted_ones_60" fromId="1861" toId="1862">
</dataflow>
<dataflow id="8059" from="Range1_all_ones_60" to="deleted_ones_60" fromId="1856" toId="1862">
</dataflow>
<dataflow id="8060" from="carry_61" to="and_ln937_30" fromId="1852" toId="1863">
</dataflow>
<dataflow id="8061" from="Range1_all_ones_60" to="and_ln937_30" fromId="1856" toId="1863">
</dataflow>
<dataflow id="8062" from="deleted_zeros_30" to="xor_ln941_91" fromId="1858" toId="1864">
</dataflow>
<dataflow id="8063" from="StgValue_4156" to="xor_ln941_91" fromId="4156" toId="1864">
</dataflow>
<dataflow id="8064" from="p_Result_163" to="or_ln941_30" fromId="1850" toId="1865">
</dataflow>
<dataflow id="8065" from="xor_ln941_91" to="or_ln941_30" fromId="1864" toId="1865">
</dataflow>
<dataflow id="8066" from="p_Result_161" to="xor_ln941_92" fromId="1844" toId="1866">
</dataflow>
<dataflow id="8067" from="StgValue_4156" to="xor_ln941_92" fromId="4156" toId="1866">
</dataflow>
<dataflow id="8068" from="or_ln941_30" to="overflow_61" fromId="1865" toId="1867">
</dataflow>
<dataflow id="8069" from="xor_ln941_92" to="overflow_61" fromId="1866" toId="1867">
</dataflow>
<dataflow id="8070" from="deleted_ones_60" to="xor_ln942_61" fromId="1862" toId="1868">
</dataflow>
<dataflow id="8071" from="StgValue_4156" to="xor_ln942_61" fromId="4156" toId="1868">
</dataflow>
<dataflow id="8072" from="xor_ln942_60" to="or_ln942_30" fromId="1851" toId="1869">
</dataflow>
<dataflow id="8073" from="xor_ln942_61" to="or_ln942_30" fromId="1868" toId="1869">
</dataflow>
<dataflow id="8074" from="and_ln937_30" to="xor_ln942_158" fromId="1863" toId="1870">
</dataflow>
<dataflow id="8075" from="or_ln942_30" to="xor_ln942_158" fromId="1869" toId="1870">
</dataflow>
<dataflow id="8076" from="xor_ln942_158" to="underflow_30" fromId="1870" toId="1871">
</dataflow>
<dataflow id="8077" from="p_Result_161" to="underflow_30" fromId="1844" toId="1871">
</dataflow>
<dataflow id="8078" from="overflow_61" to="or_ln392_30" fromId="1867" toId="1872">
</dataflow>
<dataflow id="8079" from="underflow_30" to="or_ln392_30" fromId="1871" toId="1872">
</dataflow>
<dataflow id="8080" from="sext_ln1319_31" to="r_V_160" fromId="1618" toId="1873">
</dataflow>
<dataflow id="8081" from="sext_ln1317_31" to="r_V_160" fromId="1617" toId="1873">
</dataflow>
<dataflow id="8082" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1874">
</dataflow>
<dataflow id="8083" from="r_V_160" to="specfucore_ln1319" fromId="1873" toId="1874">
</dataflow>
<dataflow id="8084" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1874">
</dataflow>
<dataflow id="8085" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1874">
</dataflow>
<dataflow id="8086" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1874">
</dataflow>
<dataflow id="8087" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_166" fromId="4129" toId="1875">
</dataflow>
<dataflow id="8088" from="r_V_160" to="p_Result_166" fromId="1873" toId="1875">
</dataflow>
<dataflow id="8089" from="StgValue_3825" to="p_Result_166" fromId="3825" toId="1875">
</dataflow>
<dataflow id="8090" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_93" fromId="4133" toId="1876">
</dataflow>
<dataflow id="8091" from="r_V_160" to="tp_V_93" fromId="1873" toId="1876">
</dataflow>
<dataflow id="8092" from="StgValue_4136" to="tp_V_93" fromId="4136" toId="1876">
</dataflow>
<dataflow id="8093" from="StgValue_4138" to="tp_V_93" fromId="4138" toId="1876">
</dataflow>
<dataflow id="8094" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_167" fromId="4129" toId="1877">
</dataflow>
<dataflow id="8095" from="r_V_160" to="p_Result_167" fromId="1873" toId="1877">
</dataflow>
<dataflow id="8096" from="StgValue_4138" to="p_Result_167" fromId="4138" toId="1877">
</dataflow>
<dataflow id="8097" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_292" fromId="4129" toId="1878">
</dataflow>
<dataflow id="8098" from="r_V_160" to="tmp_292" fromId="1873" toId="1878">
</dataflow>
<dataflow id="8099" from="StgValue_4145" to="tmp_292" fromId="4145" toId="1878">
</dataflow>
<dataflow id="8100" from="tmp_292" to="zext_ln423_31" fromId="1878" toId="1879">
</dataflow>
<dataflow id="8101" from="zext_ln423_31" to="tp_V_94" fromId="1879" toId="1880">
</dataflow>
<dataflow id="8102" from="tp_V_93" to="tp_V_94" fromId="1876" toId="1880">
</dataflow>
<dataflow id="8103" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_168" fromId="4150" toId="1881">
</dataflow>
<dataflow id="8104" from="tp_V_94" to="p_Result_168" fromId="1880" toId="1881">
</dataflow>
<dataflow id="8105" from="StgValue_4153" to="p_Result_168" fromId="4153" toId="1881">
</dataflow>
<dataflow id="8106" from="p_Result_168" to="xor_ln942_62" fromId="1881" toId="1882">
</dataflow>
<dataflow id="8107" from="StgValue_4156" to="xor_ln942_62" fromId="4156" toId="1882">
</dataflow>
<dataflow id="8108" from="p_Result_167" to="carry_63" fromId="1877" toId="1883">
</dataflow>
<dataflow id="8109" from="xor_ln942_62" to="carry_63" fromId="1882" toId="1883">
</dataflow>
<dataflow id="8110" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_268" fromId="4160" toId="1884">
</dataflow>
<dataflow id="8111" from="r_V_160" to="tmp_268" fromId="1873" toId="1884">
</dataflow>
<dataflow id="8112" from="StgValue_4163" to="tmp_268" fromId="4163" toId="1884">
</dataflow>
<dataflow id="8113" from="StgValue_3825" to="tmp_268" fromId="3825" toId="1884">
</dataflow>
<dataflow id="8114" from="tmp_268" to="Range2_all_ones_31" fromId="1884" toId="1885">
</dataflow>
<dataflow id="8115" from="StgValue_4167" to="Range2_all_ones_31" fromId="4167" toId="1885">
</dataflow>
<dataflow id="8116" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_269" fromId="4169" toId="1886">
</dataflow>
<dataflow id="8117" from="r_V_160" to="tmp_269" fromId="1873" toId="1886">
</dataflow>
<dataflow id="8118" from="StgValue_4172" to="tmp_269" fromId="4172" toId="1886">
</dataflow>
<dataflow id="8119" from="StgValue_3825" to="tmp_269" fromId="3825" toId="1886">
</dataflow>
<dataflow id="8120" from="tmp_269" to="Range1_all_ones_62" fromId="1886" toId="1887">
</dataflow>
<dataflow id="8121" from="StgValue_4176" to="Range1_all_ones_62" fromId="4176" toId="1887">
</dataflow>
<dataflow id="8122" from="tmp_269" to="Range1_all_zeros_31" fromId="1886" toId="1888">
</dataflow>
<dataflow id="8123" from="StgValue_4179" to="Range1_all_zeros_31" fromId="4179" toId="1888">
</dataflow>
<dataflow id="8124" from="carry_63" to="deleted_zeros_31" fromId="1883" toId="1889">
</dataflow>
<dataflow id="8125" from="Range1_all_ones_62" to="deleted_zeros_31" fromId="1887" toId="1889">
</dataflow>
<dataflow id="8126" from="Range1_all_zeros_31" to="deleted_zeros_31" fromId="1888" toId="1889">
</dataflow>
<dataflow id="8127" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_294" fromId="4129" toId="1890">
</dataflow>
<dataflow id="8128" from="r_V_160" to="tmp_294" fromId="1873" toId="1890">
</dataflow>
<dataflow id="8129" from="StgValue_4172" to="tmp_294" fromId="4172" toId="1890">
</dataflow>
<dataflow id="8130" from="tmp_294" to="xor_ln936_31" fromId="1890" toId="1891">
</dataflow>
<dataflow id="8131" from="StgValue_4156" to="xor_ln936_31" fromId="4156" toId="1891">
</dataflow>
<dataflow id="8132" from="Range2_all_ones_31" to="and_ln936_31" fromId="1885" toId="1892">
</dataflow>
<dataflow id="8133" from="xor_ln936_31" to="and_ln936_31" fromId="1891" toId="1892">
</dataflow>
<dataflow id="8134" from="carry_63" to="deleted_ones_62" fromId="1883" toId="1893">
</dataflow>
<dataflow id="8135" from="and_ln936_31" to="deleted_ones_62" fromId="1892" toId="1893">
</dataflow>
<dataflow id="8136" from="Range1_all_ones_62" to="deleted_ones_62" fromId="1887" toId="1893">
</dataflow>
<dataflow id="8137" from="carry_63" to="and_ln937_31" fromId="1883" toId="1894">
</dataflow>
<dataflow id="8138" from="Range1_all_ones_62" to="and_ln937_31" fromId="1887" toId="1894">
</dataflow>
<dataflow id="8139" from="deleted_zeros_31" to="xor_ln941_94" fromId="1889" toId="1895">
</dataflow>
<dataflow id="8140" from="StgValue_4156" to="xor_ln941_94" fromId="4156" toId="1895">
</dataflow>
<dataflow id="8141" from="p_Result_168" to="or_ln941_31" fromId="1881" toId="1896">
</dataflow>
<dataflow id="8142" from="xor_ln941_94" to="or_ln941_31" fromId="1895" toId="1896">
</dataflow>
<dataflow id="8143" from="p_Result_166" to="xor_ln941_95" fromId="1875" toId="1897">
</dataflow>
<dataflow id="8144" from="StgValue_4156" to="xor_ln941_95" fromId="4156" toId="1897">
</dataflow>
<dataflow id="8145" from="or_ln941_31" to="overflow_63" fromId="1896" toId="1898">
</dataflow>
<dataflow id="8146" from="xor_ln941_95" to="overflow_63" fromId="1897" toId="1898">
</dataflow>
<dataflow id="8147" from="deleted_ones_62" to="xor_ln942_63" fromId="1893" toId="1899">
</dataflow>
<dataflow id="8148" from="StgValue_4156" to="xor_ln942_63" fromId="4156" toId="1899">
</dataflow>
<dataflow id="8149" from="xor_ln942_62" to="or_ln942_31" fromId="1882" toId="1900">
</dataflow>
<dataflow id="8150" from="xor_ln942_63" to="or_ln942_31" fromId="1899" toId="1900">
</dataflow>
<dataflow id="8151" from="and_ln937_31" to="xor_ln942_159" fromId="1894" toId="1901">
</dataflow>
<dataflow id="8152" from="or_ln942_31" to="xor_ln942_159" fromId="1900" toId="1901">
</dataflow>
<dataflow id="8153" from="xor_ln942_159" to="underflow_31" fromId="1901" toId="1902">
</dataflow>
<dataflow id="8154" from="p_Result_166" to="underflow_31" fromId="1875" toId="1902">
</dataflow>
<dataflow id="8155" from="overflow_63" to="or_ln392_31" fromId="1898" toId="1903">
</dataflow>
<dataflow id="8156" from="underflow_31" to="or_ln392_31" fromId="1902" toId="1903">
</dataflow>
<dataflow id="8157" from="sext_ln1319_32" to="r_V_161" fromId="1713" toId="1904">
</dataflow>
<dataflow id="8158" from="sext_ln1317_32" to="r_V_161" fromId="1712" toId="1904">
</dataflow>
<dataflow id="8159" from="sext_ln1319_33" to="r_V_162" fromId="1716" toId="1905">
</dataflow>
<dataflow id="8160" from="sext_ln1317_33" to="r_V_162" fromId="1715" toId="1905">
</dataflow>
<dataflow id="8161" from="sext_ln1319_34" to="r_V_163" fromId="1811" toId="1906">
</dataflow>
<dataflow id="8162" from="sext_ln1317_34" to="r_V_163" fromId="1810" toId="1906">
</dataflow>
<dataflow id="8163" from="sext_ln1319_35" to="r_V_164" fromId="1814" toId="1907">
</dataflow>
<dataflow id="8164" from="sext_ln1317_35" to="r_V_164" fromId="1813" toId="1907">
</dataflow>
<dataflow id="8165" from="di_V_36" to="sext_ln1317_36" fromId="425" toId="1908">
</dataflow>
<dataflow id="8166" from="wi_V_36" to="sext_ln1319_36" fromId="427" toId="1909">
</dataflow>
<dataflow id="8167" from="sext_ln1319_36" to="r_V_165" fromId="1909" toId="1910">
</dataflow>
<dataflow id="8168" from="sext_ln1317_36" to="r_V_165" fromId="1908" toId="1910">
</dataflow>
<dataflow id="8169" from="di_V_37" to="sext_ln1317_37" fromId="428" toId="1911">
</dataflow>
<dataflow id="8170" from="wi_V_37" to="sext_ln1319_37" fromId="429" toId="1912">
</dataflow>
<dataflow id="8171" from="sext_ln1319_37" to="r_V_166" fromId="1912" toId="1913">
</dataflow>
<dataflow id="8172" from="sext_ln1317_37" to="r_V_166" fromId="1911" toId="1913">
</dataflow>
<dataflow id="8173" from="overflow_61" to="select_ln392_91" fromId="1867" toId="1914">
</dataflow>
<dataflow id="8174" from="StgValue_4401" to="select_ln392_91" fromId="4401" toId="1914">
</dataflow>
<dataflow id="8175" from="StgValue_4403" to="select_ln392_91" fromId="4403" toId="1914">
</dataflow>
<dataflow id="8176" from="or_ln392_30" to="tp_V_92" fromId="1872" toId="1915">
</dataflow>
<dataflow id="8177" from="select_ln392_91" to="tp_V_92" fromId="1914" toId="1915">
</dataflow>
<dataflow id="8178" from="tp_V_91" to="tp_V_92" fromId="1849" toId="1915">
</dataflow>
<dataflow id="8179" from="sum_V_60" to="sext_ln859_60" fromId="1841" toId="1916">
</dataflow>
<dataflow id="8180" from="tp_V_92" to="sext_ln859_61" fromId="1915" toId="1917">
</dataflow>
<dataflow id="8181" from="sext_ln859_61" to="ret_V_30" fromId="1917" toId="1918">
</dataflow>
<dataflow id="8182" from="sext_ln859_60" to="ret_V_30" fromId="1916" toId="1918">
</dataflow>
<dataflow id="8183" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_164" fromId="4412" toId="1919">
</dataflow>
<dataflow id="8184" from="ret_V_30" to="p_Result_164" fromId="1918" toId="1919">
</dataflow>
<dataflow id="8185" from="StgValue_3823" to="p_Result_164" fromId="3823" toId="1919">
</dataflow>
<dataflow id="8186" from="tp_V_92" to="sum_V_61" fromId="1915" toId="1920">
</dataflow>
<dataflow id="8187" from="sum_V_60" to="sum_V_61" fromId="1841" toId="1920">
</dataflow>
<dataflow id="8188" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_165" fromId="4150" toId="1921">
</dataflow>
<dataflow id="8189" from="sum_V_61" to="p_Result_165" fromId="1920" toId="1921">
</dataflow>
<dataflow id="8190" from="StgValue_4153" to="p_Result_165" fromId="4153" toId="1921">
</dataflow>
<dataflow id="8191" from="p_Result_164" to="xor_ln941_93" fromId="1919" toId="1922">
</dataflow>
<dataflow id="8192" from="StgValue_4156" to="xor_ln941_93" fromId="4156" toId="1922">
</dataflow>
<dataflow id="8193" from="p_Result_165" to="overflow_62" fromId="1921" toId="1923">
</dataflow>
<dataflow id="8194" from="xor_ln941_93" to="overflow_62" fromId="1922" toId="1923">
</dataflow>
<dataflow id="8195" from="p_Result_164" to="xor_ln348_31" fromId="1919" toId="1924">
</dataflow>
<dataflow id="8196" from="p_Result_165" to="xor_ln348_31" fromId="1921" toId="1924">
</dataflow>
<dataflow id="8197" from="overflow_62" to="select_ln392_93" fromId="1923" toId="1925">
</dataflow>
<dataflow id="8198" from="StgValue_4401" to="select_ln392_93" fromId="4401" toId="1925">
</dataflow>
<dataflow id="8199" from="StgValue_4403" to="select_ln392_93" fromId="4403" toId="1925">
</dataflow>
<dataflow id="8200" from="xor_ln348_31" to="sum_V_62" fromId="1924" toId="1926">
</dataflow>
<dataflow id="8201" from="select_ln392_93" to="sum_V_62" fromId="1925" toId="1926">
</dataflow>
<dataflow id="8202" from="sum_V_61" to="sum_V_62" fromId="1920" toId="1926">
</dataflow>
<dataflow id="8203" from="overflow_63" to="select_ln392_94" fromId="1898" toId="1927">
</dataflow>
<dataflow id="8204" from="StgValue_4401" to="select_ln392_94" fromId="4401" toId="1927">
</dataflow>
<dataflow id="8205" from="StgValue_4403" to="select_ln392_94" fromId="4403" toId="1927">
</dataflow>
<dataflow id="8206" from="or_ln392_31" to="tp_V_95" fromId="1903" toId="1928">
</dataflow>
<dataflow id="8207" from="select_ln392_94" to="tp_V_95" fromId="1927" toId="1928">
</dataflow>
<dataflow id="8208" from="tp_V_94" to="tp_V_95" fromId="1880" toId="1928">
</dataflow>
<dataflow id="8209" from="sum_V_62" to="sext_ln859_62" fromId="1926" toId="1929">
</dataflow>
<dataflow id="8210" from="tp_V_95" to="sext_ln859_63" fromId="1928" toId="1930">
</dataflow>
<dataflow id="8211" from="sext_ln859_63" to="ret_V_31" fromId="1930" toId="1931">
</dataflow>
<dataflow id="8212" from="sext_ln859_62" to="ret_V_31" fromId="1929" toId="1931">
</dataflow>
<dataflow id="8213" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_169" fromId="4412" toId="1932">
</dataflow>
<dataflow id="8214" from="ret_V_31" to="p_Result_169" fromId="1931" toId="1932">
</dataflow>
<dataflow id="8215" from="StgValue_3823" to="p_Result_169" fromId="3823" toId="1932">
</dataflow>
<dataflow id="8216" from="tp_V_95" to="sum_V_63" fromId="1928" toId="1933">
</dataflow>
<dataflow id="8217" from="sum_V_62" to="sum_V_63" fromId="1926" toId="1933">
</dataflow>
<dataflow id="8218" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_170" fromId="4150" toId="1934">
</dataflow>
<dataflow id="8219" from="sum_V_63" to="p_Result_170" fromId="1933" toId="1934">
</dataflow>
<dataflow id="8220" from="StgValue_4153" to="p_Result_170" fromId="4153" toId="1934">
</dataflow>
<dataflow id="8221" from="p_Result_169" to="xor_ln941_96" fromId="1932" toId="1935">
</dataflow>
<dataflow id="8222" from="StgValue_4156" to="xor_ln941_96" fromId="4156" toId="1935">
</dataflow>
<dataflow id="8223" from="p_Result_170" to="overflow_64" fromId="1934" toId="1936">
</dataflow>
<dataflow id="8224" from="xor_ln941_96" to="overflow_64" fromId="1935" toId="1936">
</dataflow>
<dataflow id="8225" from="p_Result_169" to="xor_ln348_32" fromId="1932" toId="1937">
</dataflow>
<dataflow id="8226" from="p_Result_170" to="xor_ln348_32" fromId="1934" toId="1937">
</dataflow>
<dataflow id="8227" from="overflow_64" to="select_ln392_96" fromId="1936" toId="1938">
</dataflow>
<dataflow id="8228" from="StgValue_4401" to="select_ln392_96" fromId="4401" toId="1938">
</dataflow>
<dataflow id="8229" from="StgValue_4403" to="select_ln392_96" fromId="4403" toId="1938">
</dataflow>
<dataflow id="8230" from="xor_ln348_32" to="sum_V_64" fromId="1937" toId="1939">
</dataflow>
<dataflow id="8231" from="select_ln392_96" to="sum_V_64" fromId="1938" toId="1939">
</dataflow>
<dataflow id="8232" from="sum_V_63" to="sum_V_64" fromId="1933" toId="1939">
</dataflow>
<dataflow id="8233" from="sext_ln1319_32" to="r_V_161" fromId="1713" toId="1940">
</dataflow>
<dataflow id="8234" from="sext_ln1317_32" to="r_V_161" fromId="1712" toId="1940">
</dataflow>
<dataflow id="8235" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1941">
</dataflow>
<dataflow id="8236" from="r_V_161" to="specfucore_ln1319" fromId="1940" toId="1941">
</dataflow>
<dataflow id="8237" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1941">
</dataflow>
<dataflow id="8238" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1941">
</dataflow>
<dataflow id="8239" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1941">
</dataflow>
<dataflow id="8240" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_171" fromId="4129" toId="1942">
</dataflow>
<dataflow id="8241" from="r_V_161" to="p_Result_171" fromId="1940" toId="1942">
</dataflow>
<dataflow id="8242" from="StgValue_3825" to="p_Result_171" fromId="3825" toId="1942">
</dataflow>
<dataflow id="8243" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_96" fromId="4133" toId="1943">
</dataflow>
<dataflow id="8244" from="r_V_161" to="tp_V_96" fromId="1940" toId="1943">
</dataflow>
<dataflow id="8245" from="StgValue_4136" to="tp_V_96" fromId="4136" toId="1943">
</dataflow>
<dataflow id="8246" from="StgValue_4138" to="tp_V_96" fromId="4138" toId="1943">
</dataflow>
<dataflow id="8247" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_172" fromId="4129" toId="1944">
</dataflow>
<dataflow id="8248" from="r_V_161" to="p_Result_172" fromId="1940" toId="1944">
</dataflow>
<dataflow id="8249" from="StgValue_4138" to="p_Result_172" fromId="4138" toId="1944">
</dataflow>
<dataflow id="8250" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_299" fromId="4129" toId="1945">
</dataflow>
<dataflow id="8251" from="r_V_161" to="tmp_299" fromId="1940" toId="1945">
</dataflow>
<dataflow id="8252" from="StgValue_4145" to="tmp_299" fromId="4145" toId="1945">
</dataflow>
<dataflow id="8253" from="tmp_299" to="zext_ln423_32" fromId="1945" toId="1946">
</dataflow>
<dataflow id="8254" from="zext_ln423_32" to="tp_V_97" fromId="1946" toId="1947">
</dataflow>
<dataflow id="8255" from="tp_V_96" to="tp_V_97" fromId="1943" toId="1947">
</dataflow>
<dataflow id="8256" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_173" fromId="4150" toId="1948">
</dataflow>
<dataflow id="8257" from="tp_V_97" to="p_Result_173" fromId="1947" toId="1948">
</dataflow>
<dataflow id="8258" from="StgValue_4153" to="p_Result_173" fromId="4153" toId="1948">
</dataflow>
<dataflow id="8259" from="p_Result_173" to="xor_ln942_64" fromId="1948" toId="1949">
</dataflow>
<dataflow id="8260" from="StgValue_4156" to="xor_ln942_64" fromId="4156" toId="1949">
</dataflow>
<dataflow id="8261" from="p_Result_172" to="carry_65" fromId="1944" toId="1950">
</dataflow>
<dataflow id="8262" from="xor_ln942_64" to="carry_65" fromId="1949" toId="1950">
</dataflow>
<dataflow id="8263" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_273" fromId="4160" toId="1951">
</dataflow>
<dataflow id="8264" from="r_V_161" to="tmp_273" fromId="1940" toId="1951">
</dataflow>
<dataflow id="8265" from="StgValue_4163" to="tmp_273" fromId="4163" toId="1951">
</dataflow>
<dataflow id="8266" from="StgValue_3825" to="tmp_273" fromId="3825" toId="1951">
</dataflow>
<dataflow id="8267" from="tmp_273" to="Range2_all_ones_32" fromId="1951" toId="1952">
</dataflow>
<dataflow id="8268" from="StgValue_4167" to="Range2_all_ones_32" fromId="4167" toId="1952">
</dataflow>
<dataflow id="8269" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_274" fromId="4169" toId="1953">
</dataflow>
<dataflow id="8270" from="r_V_161" to="tmp_274" fromId="1940" toId="1953">
</dataflow>
<dataflow id="8271" from="StgValue_4172" to="tmp_274" fromId="4172" toId="1953">
</dataflow>
<dataflow id="8272" from="StgValue_3825" to="tmp_274" fromId="3825" toId="1953">
</dataflow>
<dataflow id="8273" from="tmp_274" to="Range1_all_ones_64" fromId="1953" toId="1954">
</dataflow>
<dataflow id="8274" from="StgValue_4176" to="Range1_all_ones_64" fromId="4176" toId="1954">
</dataflow>
<dataflow id="8275" from="tmp_274" to="Range1_all_zeros_32" fromId="1953" toId="1955">
</dataflow>
<dataflow id="8276" from="StgValue_4179" to="Range1_all_zeros_32" fromId="4179" toId="1955">
</dataflow>
<dataflow id="8277" from="carry_65" to="deleted_zeros_32" fromId="1950" toId="1956">
</dataflow>
<dataflow id="8278" from="Range1_all_ones_64" to="deleted_zeros_32" fromId="1954" toId="1956">
</dataflow>
<dataflow id="8279" from="Range1_all_zeros_32" to="deleted_zeros_32" fromId="1955" toId="1956">
</dataflow>
<dataflow id="8280" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_301" fromId="4129" toId="1957">
</dataflow>
<dataflow id="8281" from="r_V_161" to="tmp_301" fromId="1940" toId="1957">
</dataflow>
<dataflow id="8282" from="StgValue_4172" to="tmp_301" fromId="4172" toId="1957">
</dataflow>
<dataflow id="8283" from="tmp_301" to="xor_ln936_32" fromId="1957" toId="1958">
</dataflow>
<dataflow id="8284" from="StgValue_4156" to="xor_ln936_32" fromId="4156" toId="1958">
</dataflow>
<dataflow id="8285" from="Range2_all_ones_32" to="and_ln936_32" fromId="1952" toId="1959">
</dataflow>
<dataflow id="8286" from="xor_ln936_32" to="and_ln936_32" fromId="1958" toId="1959">
</dataflow>
<dataflow id="8287" from="carry_65" to="deleted_ones_64" fromId="1950" toId="1960">
</dataflow>
<dataflow id="8288" from="and_ln936_32" to="deleted_ones_64" fromId="1959" toId="1960">
</dataflow>
<dataflow id="8289" from="Range1_all_ones_64" to="deleted_ones_64" fromId="1954" toId="1960">
</dataflow>
<dataflow id="8290" from="carry_65" to="and_ln937_32" fromId="1950" toId="1961">
</dataflow>
<dataflow id="8291" from="Range1_all_ones_64" to="and_ln937_32" fromId="1954" toId="1961">
</dataflow>
<dataflow id="8292" from="deleted_zeros_32" to="xor_ln941_97" fromId="1956" toId="1962">
</dataflow>
<dataflow id="8293" from="StgValue_4156" to="xor_ln941_97" fromId="4156" toId="1962">
</dataflow>
<dataflow id="8294" from="p_Result_173" to="or_ln941_32" fromId="1948" toId="1963">
</dataflow>
<dataflow id="8295" from="xor_ln941_97" to="or_ln941_32" fromId="1962" toId="1963">
</dataflow>
<dataflow id="8296" from="p_Result_171" to="xor_ln941_98" fromId="1942" toId="1964">
</dataflow>
<dataflow id="8297" from="StgValue_4156" to="xor_ln941_98" fromId="4156" toId="1964">
</dataflow>
<dataflow id="8298" from="or_ln941_32" to="overflow_65" fromId="1963" toId="1965">
</dataflow>
<dataflow id="8299" from="xor_ln941_98" to="overflow_65" fromId="1964" toId="1965">
</dataflow>
<dataflow id="8300" from="deleted_ones_64" to="xor_ln942_65" fromId="1960" toId="1966">
</dataflow>
<dataflow id="8301" from="StgValue_4156" to="xor_ln942_65" fromId="4156" toId="1966">
</dataflow>
<dataflow id="8302" from="xor_ln942_64" to="or_ln942_32" fromId="1949" toId="1967">
</dataflow>
<dataflow id="8303" from="xor_ln942_65" to="or_ln942_32" fromId="1966" toId="1967">
</dataflow>
<dataflow id="8304" from="and_ln937_32" to="xor_ln942_160" fromId="1961" toId="1968">
</dataflow>
<dataflow id="8305" from="or_ln942_32" to="xor_ln942_160" fromId="1967" toId="1968">
</dataflow>
<dataflow id="8306" from="xor_ln942_160" to="underflow_32" fromId="1968" toId="1969">
</dataflow>
<dataflow id="8307" from="p_Result_171" to="underflow_32" fromId="1942" toId="1969">
</dataflow>
<dataflow id="8308" from="overflow_65" to="or_ln392_32" fromId="1965" toId="1970">
</dataflow>
<dataflow id="8309" from="underflow_32" to="or_ln392_32" fromId="1969" toId="1970">
</dataflow>
<dataflow id="8310" from="sext_ln1319_33" to="r_V_162" fromId="1716" toId="1971">
</dataflow>
<dataflow id="8311" from="sext_ln1317_33" to="r_V_162" fromId="1715" toId="1971">
</dataflow>
<dataflow id="8312" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="1972">
</dataflow>
<dataflow id="8313" from="r_V_162" to="specfucore_ln1319" fromId="1971" toId="1972">
</dataflow>
<dataflow id="8314" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="1972">
</dataflow>
<dataflow id="8315" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="1972">
</dataflow>
<dataflow id="8316" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="1972">
</dataflow>
<dataflow id="8317" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_176" fromId="4129" toId="1973">
</dataflow>
<dataflow id="8318" from="r_V_162" to="p_Result_176" fromId="1971" toId="1973">
</dataflow>
<dataflow id="8319" from="StgValue_3825" to="p_Result_176" fromId="3825" toId="1973">
</dataflow>
<dataflow id="8320" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_99" fromId="4133" toId="1974">
</dataflow>
<dataflow id="8321" from="r_V_162" to="tp_V_99" fromId="1971" toId="1974">
</dataflow>
<dataflow id="8322" from="StgValue_4136" to="tp_V_99" fromId="4136" toId="1974">
</dataflow>
<dataflow id="8323" from="StgValue_4138" to="tp_V_99" fromId="4138" toId="1974">
</dataflow>
<dataflow id="8324" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_177" fromId="4129" toId="1975">
</dataflow>
<dataflow id="8325" from="r_V_162" to="p_Result_177" fromId="1971" toId="1975">
</dataflow>
<dataflow id="8326" from="StgValue_4138" to="p_Result_177" fromId="4138" toId="1975">
</dataflow>
<dataflow id="8327" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_306" fromId="4129" toId="1976">
</dataflow>
<dataflow id="8328" from="r_V_162" to="tmp_306" fromId="1971" toId="1976">
</dataflow>
<dataflow id="8329" from="StgValue_4145" to="tmp_306" fromId="4145" toId="1976">
</dataflow>
<dataflow id="8330" from="tmp_306" to="zext_ln423_33" fromId="1976" toId="1977">
</dataflow>
<dataflow id="8331" from="zext_ln423_33" to="tp_V_100" fromId="1977" toId="1978">
</dataflow>
<dataflow id="8332" from="tp_V_99" to="tp_V_100" fromId="1974" toId="1978">
</dataflow>
<dataflow id="8333" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_178" fromId="4150" toId="1979">
</dataflow>
<dataflow id="8334" from="tp_V_100" to="p_Result_178" fromId="1978" toId="1979">
</dataflow>
<dataflow id="8335" from="StgValue_4153" to="p_Result_178" fromId="4153" toId="1979">
</dataflow>
<dataflow id="8336" from="p_Result_178" to="xor_ln942_66" fromId="1979" toId="1980">
</dataflow>
<dataflow id="8337" from="StgValue_4156" to="xor_ln942_66" fromId="4156" toId="1980">
</dataflow>
<dataflow id="8338" from="p_Result_177" to="carry_67" fromId="1975" toId="1981">
</dataflow>
<dataflow id="8339" from="xor_ln942_66" to="carry_67" fromId="1980" toId="1981">
</dataflow>
<dataflow id="8340" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_275" fromId="4160" toId="1982">
</dataflow>
<dataflow id="8341" from="r_V_162" to="tmp_275" fromId="1971" toId="1982">
</dataflow>
<dataflow id="8342" from="StgValue_4163" to="tmp_275" fromId="4163" toId="1982">
</dataflow>
<dataflow id="8343" from="StgValue_3825" to="tmp_275" fromId="3825" toId="1982">
</dataflow>
<dataflow id="8344" from="tmp_275" to="Range2_all_ones_33" fromId="1982" toId="1983">
</dataflow>
<dataflow id="8345" from="StgValue_4167" to="Range2_all_ones_33" fromId="4167" toId="1983">
</dataflow>
<dataflow id="8346" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_283" fromId="4169" toId="1984">
</dataflow>
<dataflow id="8347" from="r_V_162" to="tmp_283" fromId="1971" toId="1984">
</dataflow>
<dataflow id="8348" from="StgValue_4172" to="tmp_283" fromId="4172" toId="1984">
</dataflow>
<dataflow id="8349" from="StgValue_3825" to="tmp_283" fromId="3825" toId="1984">
</dataflow>
<dataflow id="8350" from="tmp_283" to="Range1_all_ones_66" fromId="1984" toId="1985">
</dataflow>
<dataflow id="8351" from="StgValue_4176" to="Range1_all_ones_66" fromId="4176" toId="1985">
</dataflow>
<dataflow id="8352" from="tmp_283" to="Range1_all_zeros_33" fromId="1984" toId="1986">
</dataflow>
<dataflow id="8353" from="StgValue_4179" to="Range1_all_zeros_33" fromId="4179" toId="1986">
</dataflow>
<dataflow id="8354" from="carry_67" to="deleted_zeros_33" fromId="1981" toId="1987">
</dataflow>
<dataflow id="8355" from="Range1_all_ones_66" to="deleted_zeros_33" fromId="1985" toId="1987">
</dataflow>
<dataflow id="8356" from="Range1_all_zeros_33" to="deleted_zeros_33" fromId="1986" toId="1987">
</dataflow>
<dataflow id="8357" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_308" fromId="4129" toId="1988">
</dataflow>
<dataflow id="8358" from="r_V_162" to="tmp_308" fromId="1971" toId="1988">
</dataflow>
<dataflow id="8359" from="StgValue_4172" to="tmp_308" fromId="4172" toId="1988">
</dataflow>
<dataflow id="8360" from="tmp_308" to="xor_ln936_33" fromId="1988" toId="1989">
</dataflow>
<dataflow id="8361" from="StgValue_4156" to="xor_ln936_33" fromId="4156" toId="1989">
</dataflow>
<dataflow id="8362" from="Range2_all_ones_33" to="and_ln936_33" fromId="1983" toId="1990">
</dataflow>
<dataflow id="8363" from="xor_ln936_33" to="and_ln936_33" fromId="1989" toId="1990">
</dataflow>
<dataflow id="8364" from="carry_67" to="deleted_ones_66" fromId="1981" toId="1991">
</dataflow>
<dataflow id="8365" from="and_ln936_33" to="deleted_ones_66" fromId="1990" toId="1991">
</dataflow>
<dataflow id="8366" from="Range1_all_ones_66" to="deleted_ones_66" fromId="1985" toId="1991">
</dataflow>
<dataflow id="8367" from="carry_67" to="and_ln937_33" fromId="1981" toId="1992">
</dataflow>
<dataflow id="8368" from="Range1_all_ones_66" to="and_ln937_33" fromId="1985" toId="1992">
</dataflow>
<dataflow id="8369" from="deleted_zeros_33" to="xor_ln941_100" fromId="1987" toId="1993">
</dataflow>
<dataflow id="8370" from="StgValue_4156" to="xor_ln941_100" fromId="4156" toId="1993">
</dataflow>
<dataflow id="8371" from="p_Result_178" to="or_ln941_33" fromId="1979" toId="1994">
</dataflow>
<dataflow id="8372" from="xor_ln941_100" to="or_ln941_33" fromId="1993" toId="1994">
</dataflow>
<dataflow id="8373" from="p_Result_176" to="xor_ln941_101" fromId="1973" toId="1995">
</dataflow>
<dataflow id="8374" from="StgValue_4156" to="xor_ln941_101" fromId="4156" toId="1995">
</dataflow>
<dataflow id="8375" from="or_ln941_33" to="overflow_67" fromId="1994" toId="1996">
</dataflow>
<dataflow id="8376" from="xor_ln941_101" to="overflow_67" fromId="1995" toId="1996">
</dataflow>
<dataflow id="8377" from="deleted_ones_66" to="xor_ln942_67" fromId="1991" toId="1997">
</dataflow>
<dataflow id="8378" from="StgValue_4156" to="xor_ln942_67" fromId="4156" toId="1997">
</dataflow>
<dataflow id="8379" from="xor_ln942_66" to="or_ln942_33" fromId="1980" toId="1998">
</dataflow>
<dataflow id="8380" from="xor_ln942_67" to="or_ln942_33" fromId="1997" toId="1998">
</dataflow>
<dataflow id="8381" from="and_ln937_33" to="xor_ln942_161" fromId="1992" toId="1999">
</dataflow>
<dataflow id="8382" from="or_ln942_33" to="xor_ln942_161" fromId="1998" toId="1999">
</dataflow>
<dataflow id="8383" from="xor_ln942_161" to="underflow_33" fromId="1999" toId="2000">
</dataflow>
<dataflow id="8384" from="p_Result_176" to="underflow_33" fromId="1973" toId="2000">
</dataflow>
<dataflow id="8385" from="overflow_67" to="or_ln392_33" fromId="1996" toId="2001">
</dataflow>
<dataflow id="8386" from="underflow_33" to="or_ln392_33" fromId="2000" toId="2001">
</dataflow>
<dataflow id="8387" from="sext_ln1319_34" to="r_V_163" fromId="1811" toId="2002">
</dataflow>
<dataflow id="8388" from="sext_ln1317_34" to="r_V_163" fromId="1810" toId="2002">
</dataflow>
<dataflow id="8389" from="sext_ln1319_35" to="r_V_164" fromId="1814" toId="2003">
</dataflow>
<dataflow id="8390" from="sext_ln1317_35" to="r_V_164" fromId="1813" toId="2003">
</dataflow>
<dataflow id="8391" from="sext_ln1319_36" to="r_V_165" fromId="1909" toId="2004">
</dataflow>
<dataflow id="8392" from="sext_ln1317_36" to="r_V_165" fromId="1908" toId="2004">
</dataflow>
<dataflow id="8393" from="sext_ln1319_37" to="r_V_166" fromId="1912" toId="2005">
</dataflow>
<dataflow id="8394" from="sext_ln1317_37" to="r_V_166" fromId="1911" toId="2005">
</dataflow>
<dataflow id="8395" from="di_V_38" to="sext_ln1317_38" fromId="430" toId="2006">
</dataflow>
<dataflow id="8396" from="wi_V_38" to="sext_ln1319_38" fromId="431" toId="2007">
</dataflow>
<dataflow id="8397" from="sext_ln1319_38" to="r_V_167" fromId="2007" toId="2008">
</dataflow>
<dataflow id="8398" from="sext_ln1317_38" to="r_V_167" fromId="2006" toId="2008">
</dataflow>
<dataflow id="8399" from="di_V_39" to="sext_ln1317_39" fromId="432" toId="2009">
</dataflow>
<dataflow id="8400" from="wi_V_39" to="sext_ln1319_39" fromId="433" toId="2010">
</dataflow>
<dataflow id="8401" from="sext_ln1319_39" to="r_V_168" fromId="2010" toId="2011">
</dataflow>
<dataflow id="8402" from="sext_ln1317_39" to="r_V_168" fromId="2009" toId="2011">
</dataflow>
<dataflow id="8403" from="overflow_65" to="select_ln392_97" fromId="1965" toId="2012">
</dataflow>
<dataflow id="8404" from="StgValue_4401" to="select_ln392_97" fromId="4401" toId="2012">
</dataflow>
<dataflow id="8405" from="StgValue_4403" to="select_ln392_97" fromId="4403" toId="2012">
</dataflow>
<dataflow id="8406" from="or_ln392_32" to="tp_V_98" fromId="1970" toId="2013">
</dataflow>
<dataflow id="8407" from="select_ln392_97" to="tp_V_98" fromId="2012" toId="2013">
</dataflow>
<dataflow id="8408" from="tp_V_97" to="tp_V_98" fromId="1947" toId="2013">
</dataflow>
<dataflow id="8409" from="sum_V_64" to="sext_ln859_64" fromId="1939" toId="2014">
</dataflow>
<dataflow id="8410" from="tp_V_98" to="sext_ln859_65" fromId="2013" toId="2015">
</dataflow>
<dataflow id="8411" from="sext_ln859_65" to="ret_V_32" fromId="2015" toId="2016">
</dataflow>
<dataflow id="8412" from="sext_ln859_64" to="ret_V_32" fromId="2014" toId="2016">
</dataflow>
<dataflow id="8413" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_174" fromId="4412" toId="2017">
</dataflow>
<dataflow id="8414" from="ret_V_32" to="p_Result_174" fromId="2016" toId="2017">
</dataflow>
<dataflow id="8415" from="StgValue_3823" to="p_Result_174" fromId="3823" toId="2017">
</dataflow>
<dataflow id="8416" from="tp_V_98" to="sum_V_65" fromId="2013" toId="2018">
</dataflow>
<dataflow id="8417" from="sum_V_64" to="sum_V_65" fromId="1939" toId="2018">
</dataflow>
<dataflow id="8418" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_175" fromId="4150" toId="2019">
</dataflow>
<dataflow id="8419" from="sum_V_65" to="p_Result_175" fromId="2018" toId="2019">
</dataflow>
<dataflow id="8420" from="StgValue_4153" to="p_Result_175" fromId="4153" toId="2019">
</dataflow>
<dataflow id="8421" from="p_Result_174" to="xor_ln941_99" fromId="2017" toId="2020">
</dataflow>
<dataflow id="8422" from="StgValue_4156" to="xor_ln941_99" fromId="4156" toId="2020">
</dataflow>
<dataflow id="8423" from="p_Result_175" to="overflow_66" fromId="2019" toId="2021">
</dataflow>
<dataflow id="8424" from="xor_ln941_99" to="overflow_66" fromId="2020" toId="2021">
</dataflow>
<dataflow id="8425" from="p_Result_174" to="xor_ln348_33" fromId="2017" toId="2022">
</dataflow>
<dataflow id="8426" from="p_Result_175" to="xor_ln348_33" fromId="2019" toId="2022">
</dataflow>
<dataflow id="8427" from="overflow_66" to="select_ln392_99" fromId="2021" toId="2023">
</dataflow>
<dataflow id="8428" from="StgValue_4401" to="select_ln392_99" fromId="4401" toId="2023">
</dataflow>
<dataflow id="8429" from="StgValue_4403" to="select_ln392_99" fromId="4403" toId="2023">
</dataflow>
<dataflow id="8430" from="xor_ln348_33" to="sum_V_66" fromId="2022" toId="2024">
</dataflow>
<dataflow id="8431" from="select_ln392_99" to="sum_V_66" fromId="2023" toId="2024">
</dataflow>
<dataflow id="8432" from="sum_V_65" to="sum_V_66" fromId="2018" toId="2024">
</dataflow>
<dataflow id="8433" from="overflow_67" to="select_ln392_100" fromId="1996" toId="2025">
</dataflow>
<dataflow id="8434" from="StgValue_4401" to="select_ln392_100" fromId="4401" toId="2025">
</dataflow>
<dataflow id="8435" from="StgValue_4403" to="select_ln392_100" fromId="4403" toId="2025">
</dataflow>
<dataflow id="8436" from="or_ln392_33" to="tp_V_101" fromId="2001" toId="2026">
</dataflow>
<dataflow id="8437" from="select_ln392_100" to="tp_V_101" fromId="2025" toId="2026">
</dataflow>
<dataflow id="8438" from="tp_V_100" to="tp_V_101" fromId="1978" toId="2026">
</dataflow>
<dataflow id="8439" from="sum_V_66" to="sext_ln859_66" fromId="2024" toId="2027">
</dataflow>
<dataflow id="8440" from="tp_V_101" to="sext_ln859_67" fromId="2026" toId="2028">
</dataflow>
<dataflow id="8441" from="sext_ln859_67" to="ret_V_33" fromId="2028" toId="2029">
</dataflow>
<dataflow id="8442" from="sext_ln859_66" to="ret_V_33" fromId="2027" toId="2029">
</dataflow>
<dataflow id="8443" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_179" fromId="4412" toId="2030">
</dataflow>
<dataflow id="8444" from="ret_V_33" to="p_Result_179" fromId="2029" toId="2030">
</dataflow>
<dataflow id="8445" from="StgValue_3823" to="p_Result_179" fromId="3823" toId="2030">
</dataflow>
<dataflow id="8446" from="tp_V_101" to="sum_V_67" fromId="2026" toId="2031">
</dataflow>
<dataflow id="8447" from="sum_V_66" to="sum_V_67" fromId="2024" toId="2031">
</dataflow>
<dataflow id="8448" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_180" fromId="4150" toId="2032">
</dataflow>
<dataflow id="8449" from="sum_V_67" to="p_Result_180" fromId="2031" toId="2032">
</dataflow>
<dataflow id="8450" from="StgValue_4153" to="p_Result_180" fromId="4153" toId="2032">
</dataflow>
<dataflow id="8451" from="p_Result_179" to="xor_ln941_102" fromId="2030" toId="2033">
</dataflow>
<dataflow id="8452" from="StgValue_4156" to="xor_ln941_102" fromId="4156" toId="2033">
</dataflow>
<dataflow id="8453" from="p_Result_180" to="overflow_68" fromId="2032" toId="2034">
</dataflow>
<dataflow id="8454" from="xor_ln941_102" to="overflow_68" fromId="2033" toId="2034">
</dataflow>
<dataflow id="8455" from="p_Result_179" to="xor_ln348_34" fromId="2030" toId="2035">
</dataflow>
<dataflow id="8456" from="p_Result_180" to="xor_ln348_34" fromId="2032" toId="2035">
</dataflow>
<dataflow id="8457" from="overflow_68" to="select_ln392_102" fromId="2034" toId="2036">
</dataflow>
<dataflow id="8458" from="StgValue_4401" to="select_ln392_102" fromId="4401" toId="2036">
</dataflow>
<dataflow id="8459" from="StgValue_4403" to="select_ln392_102" fromId="4403" toId="2036">
</dataflow>
<dataflow id="8460" from="xor_ln348_34" to="sum_V_68" fromId="2035" toId="2037">
</dataflow>
<dataflow id="8461" from="select_ln392_102" to="sum_V_68" fromId="2036" toId="2037">
</dataflow>
<dataflow id="8462" from="sum_V_67" to="sum_V_68" fromId="2031" toId="2037">
</dataflow>
<dataflow id="8463" from="sext_ln1319_34" to="r_V_163" fromId="1811" toId="2038">
</dataflow>
<dataflow id="8464" from="sext_ln1317_34" to="r_V_163" fromId="1810" toId="2038">
</dataflow>
<dataflow id="8465" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2039">
</dataflow>
<dataflow id="8466" from="r_V_163" to="specfucore_ln1319" fromId="2038" toId="2039">
</dataflow>
<dataflow id="8467" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2039">
</dataflow>
<dataflow id="8468" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2039">
</dataflow>
<dataflow id="8469" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2039">
</dataflow>
<dataflow id="8470" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_181" fromId="4129" toId="2040">
</dataflow>
<dataflow id="8471" from="r_V_163" to="p_Result_181" fromId="2038" toId="2040">
</dataflow>
<dataflow id="8472" from="StgValue_3825" to="p_Result_181" fromId="3825" toId="2040">
</dataflow>
<dataflow id="8473" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_102" fromId="4133" toId="2041">
</dataflow>
<dataflow id="8474" from="r_V_163" to="tp_V_102" fromId="2038" toId="2041">
</dataflow>
<dataflow id="8475" from="StgValue_4136" to="tp_V_102" fromId="4136" toId="2041">
</dataflow>
<dataflow id="8476" from="StgValue_4138" to="tp_V_102" fromId="4138" toId="2041">
</dataflow>
<dataflow id="8477" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_182" fromId="4129" toId="2042">
</dataflow>
<dataflow id="8478" from="r_V_163" to="p_Result_182" fromId="2038" toId="2042">
</dataflow>
<dataflow id="8479" from="StgValue_4138" to="p_Result_182" fromId="4138" toId="2042">
</dataflow>
<dataflow id="8480" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_313" fromId="4129" toId="2043">
</dataflow>
<dataflow id="8481" from="r_V_163" to="tmp_313" fromId="2038" toId="2043">
</dataflow>
<dataflow id="8482" from="StgValue_4145" to="tmp_313" fromId="4145" toId="2043">
</dataflow>
<dataflow id="8483" from="tmp_313" to="zext_ln423_34" fromId="2043" toId="2044">
</dataflow>
<dataflow id="8484" from="zext_ln423_34" to="tp_V_103" fromId="2044" toId="2045">
</dataflow>
<dataflow id="8485" from="tp_V_102" to="tp_V_103" fromId="2041" toId="2045">
</dataflow>
<dataflow id="8486" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_183" fromId="4150" toId="2046">
</dataflow>
<dataflow id="8487" from="tp_V_103" to="p_Result_183" fromId="2045" toId="2046">
</dataflow>
<dataflow id="8488" from="StgValue_4153" to="p_Result_183" fromId="4153" toId="2046">
</dataflow>
<dataflow id="8489" from="p_Result_183" to="xor_ln942_68" fromId="2046" toId="2047">
</dataflow>
<dataflow id="8490" from="StgValue_4156" to="xor_ln942_68" fromId="4156" toId="2047">
</dataflow>
<dataflow id="8491" from="p_Result_182" to="carry_69" fromId="2042" toId="2048">
</dataflow>
<dataflow id="8492" from="xor_ln942_68" to="carry_69" fromId="2047" toId="2048">
</dataflow>
<dataflow id="8493" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_284" fromId="4160" toId="2049">
</dataflow>
<dataflow id="8494" from="r_V_163" to="tmp_284" fromId="2038" toId="2049">
</dataflow>
<dataflow id="8495" from="StgValue_4163" to="tmp_284" fromId="4163" toId="2049">
</dataflow>
<dataflow id="8496" from="StgValue_3825" to="tmp_284" fromId="3825" toId="2049">
</dataflow>
<dataflow id="8497" from="tmp_284" to="Range2_all_ones_34" fromId="2049" toId="2050">
</dataflow>
<dataflow id="8498" from="StgValue_4167" to="Range2_all_ones_34" fromId="4167" toId="2050">
</dataflow>
<dataflow id="8499" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_286" fromId="4169" toId="2051">
</dataflow>
<dataflow id="8500" from="r_V_163" to="tmp_286" fromId="2038" toId="2051">
</dataflow>
<dataflow id="8501" from="StgValue_4172" to="tmp_286" fromId="4172" toId="2051">
</dataflow>
<dataflow id="8502" from="StgValue_3825" to="tmp_286" fromId="3825" toId="2051">
</dataflow>
<dataflow id="8503" from="tmp_286" to="Range1_all_ones_68" fromId="2051" toId="2052">
</dataflow>
<dataflow id="8504" from="StgValue_4176" to="Range1_all_ones_68" fromId="4176" toId="2052">
</dataflow>
<dataflow id="8505" from="tmp_286" to="Range1_all_zeros_34" fromId="2051" toId="2053">
</dataflow>
<dataflow id="8506" from="StgValue_4179" to="Range1_all_zeros_34" fromId="4179" toId="2053">
</dataflow>
<dataflow id="8507" from="carry_69" to="deleted_zeros_34" fromId="2048" toId="2054">
</dataflow>
<dataflow id="8508" from="Range1_all_ones_68" to="deleted_zeros_34" fromId="2052" toId="2054">
</dataflow>
<dataflow id="8509" from="Range1_all_zeros_34" to="deleted_zeros_34" fromId="2053" toId="2054">
</dataflow>
<dataflow id="8510" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_315" fromId="4129" toId="2055">
</dataflow>
<dataflow id="8511" from="r_V_163" to="tmp_315" fromId="2038" toId="2055">
</dataflow>
<dataflow id="8512" from="StgValue_4172" to="tmp_315" fromId="4172" toId="2055">
</dataflow>
<dataflow id="8513" from="tmp_315" to="xor_ln936_34" fromId="2055" toId="2056">
</dataflow>
<dataflow id="8514" from="StgValue_4156" to="xor_ln936_34" fromId="4156" toId="2056">
</dataflow>
<dataflow id="8515" from="Range2_all_ones_34" to="and_ln936_34" fromId="2050" toId="2057">
</dataflow>
<dataflow id="8516" from="xor_ln936_34" to="and_ln936_34" fromId="2056" toId="2057">
</dataflow>
<dataflow id="8517" from="carry_69" to="deleted_ones_68" fromId="2048" toId="2058">
</dataflow>
<dataflow id="8518" from="and_ln936_34" to="deleted_ones_68" fromId="2057" toId="2058">
</dataflow>
<dataflow id="8519" from="Range1_all_ones_68" to="deleted_ones_68" fromId="2052" toId="2058">
</dataflow>
<dataflow id="8520" from="carry_69" to="and_ln937_34" fromId="2048" toId="2059">
</dataflow>
<dataflow id="8521" from="Range1_all_ones_68" to="and_ln937_34" fromId="2052" toId="2059">
</dataflow>
<dataflow id="8522" from="deleted_zeros_34" to="xor_ln941_103" fromId="2054" toId="2060">
</dataflow>
<dataflow id="8523" from="StgValue_4156" to="xor_ln941_103" fromId="4156" toId="2060">
</dataflow>
<dataflow id="8524" from="p_Result_183" to="or_ln941_34" fromId="2046" toId="2061">
</dataflow>
<dataflow id="8525" from="xor_ln941_103" to="or_ln941_34" fromId="2060" toId="2061">
</dataflow>
<dataflow id="8526" from="p_Result_181" to="xor_ln941_104" fromId="2040" toId="2062">
</dataflow>
<dataflow id="8527" from="StgValue_4156" to="xor_ln941_104" fromId="4156" toId="2062">
</dataflow>
<dataflow id="8528" from="or_ln941_34" to="overflow_69" fromId="2061" toId="2063">
</dataflow>
<dataflow id="8529" from="xor_ln941_104" to="overflow_69" fromId="2062" toId="2063">
</dataflow>
<dataflow id="8530" from="deleted_ones_68" to="xor_ln942_69" fromId="2058" toId="2064">
</dataflow>
<dataflow id="8531" from="StgValue_4156" to="xor_ln942_69" fromId="4156" toId="2064">
</dataflow>
<dataflow id="8532" from="xor_ln942_68" to="or_ln942_34" fromId="2047" toId="2065">
</dataflow>
<dataflow id="8533" from="xor_ln942_69" to="or_ln942_34" fromId="2064" toId="2065">
</dataflow>
<dataflow id="8534" from="and_ln937_34" to="xor_ln942_162" fromId="2059" toId="2066">
</dataflow>
<dataflow id="8535" from="or_ln942_34" to="xor_ln942_162" fromId="2065" toId="2066">
</dataflow>
<dataflow id="8536" from="xor_ln942_162" to="underflow_34" fromId="2066" toId="2067">
</dataflow>
<dataflow id="8537" from="p_Result_181" to="underflow_34" fromId="2040" toId="2067">
</dataflow>
<dataflow id="8538" from="overflow_69" to="or_ln392_34" fromId="2063" toId="2068">
</dataflow>
<dataflow id="8539" from="underflow_34" to="or_ln392_34" fromId="2067" toId="2068">
</dataflow>
<dataflow id="8540" from="sext_ln1319_35" to="r_V_164" fromId="1814" toId="2069">
</dataflow>
<dataflow id="8541" from="sext_ln1317_35" to="r_V_164" fromId="1813" toId="2069">
</dataflow>
<dataflow id="8542" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2070">
</dataflow>
<dataflow id="8543" from="r_V_164" to="specfucore_ln1319" fromId="2069" toId="2070">
</dataflow>
<dataflow id="8544" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2070">
</dataflow>
<dataflow id="8545" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2070">
</dataflow>
<dataflow id="8546" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2070">
</dataflow>
<dataflow id="8547" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_186" fromId="4129" toId="2071">
</dataflow>
<dataflow id="8548" from="r_V_164" to="p_Result_186" fromId="2069" toId="2071">
</dataflow>
<dataflow id="8549" from="StgValue_3825" to="p_Result_186" fromId="3825" toId="2071">
</dataflow>
<dataflow id="8550" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_105" fromId="4133" toId="2072">
</dataflow>
<dataflow id="8551" from="r_V_164" to="tp_V_105" fromId="2069" toId="2072">
</dataflow>
<dataflow id="8552" from="StgValue_4136" to="tp_V_105" fromId="4136" toId="2072">
</dataflow>
<dataflow id="8553" from="StgValue_4138" to="tp_V_105" fromId="4138" toId="2072">
</dataflow>
<dataflow id="8554" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_187" fromId="4129" toId="2073">
</dataflow>
<dataflow id="8555" from="r_V_164" to="p_Result_187" fromId="2069" toId="2073">
</dataflow>
<dataflow id="8556" from="StgValue_4138" to="p_Result_187" fromId="4138" toId="2073">
</dataflow>
<dataflow id="8557" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_320" fromId="4129" toId="2074">
</dataflow>
<dataflow id="8558" from="r_V_164" to="tmp_320" fromId="2069" toId="2074">
</dataflow>
<dataflow id="8559" from="StgValue_4145" to="tmp_320" fromId="4145" toId="2074">
</dataflow>
<dataflow id="8560" from="tmp_320" to="zext_ln423_35" fromId="2074" toId="2075">
</dataflow>
<dataflow id="8561" from="zext_ln423_35" to="tp_V_106" fromId="2075" toId="2076">
</dataflow>
<dataflow id="8562" from="tp_V_105" to="tp_V_106" fromId="2072" toId="2076">
</dataflow>
<dataflow id="8563" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_188" fromId="4150" toId="2077">
</dataflow>
<dataflow id="8564" from="tp_V_106" to="p_Result_188" fromId="2076" toId="2077">
</dataflow>
<dataflow id="8565" from="StgValue_4153" to="p_Result_188" fromId="4153" toId="2077">
</dataflow>
<dataflow id="8566" from="p_Result_188" to="xor_ln942_70" fromId="2077" toId="2078">
</dataflow>
<dataflow id="8567" from="StgValue_4156" to="xor_ln942_70" fromId="4156" toId="2078">
</dataflow>
<dataflow id="8568" from="p_Result_187" to="carry_71" fromId="2073" toId="2079">
</dataflow>
<dataflow id="8569" from="xor_ln942_70" to="carry_71" fromId="2078" toId="2079">
</dataflow>
<dataflow id="8570" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_288" fromId="4160" toId="2080">
</dataflow>
<dataflow id="8571" from="r_V_164" to="tmp_288" fromId="2069" toId="2080">
</dataflow>
<dataflow id="8572" from="StgValue_4163" to="tmp_288" fromId="4163" toId="2080">
</dataflow>
<dataflow id="8573" from="StgValue_3825" to="tmp_288" fromId="3825" toId="2080">
</dataflow>
<dataflow id="8574" from="tmp_288" to="Range2_all_ones_35" fromId="2080" toId="2081">
</dataflow>
<dataflow id="8575" from="StgValue_4167" to="Range2_all_ones_35" fromId="4167" toId="2081">
</dataflow>
<dataflow id="8576" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_289" fromId="4169" toId="2082">
</dataflow>
<dataflow id="8577" from="r_V_164" to="tmp_289" fromId="2069" toId="2082">
</dataflow>
<dataflow id="8578" from="StgValue_4172" to="tmp_289" fromId="4172" toId="2082">
</dataflow>
<dataflow id="8579" from="StgValue_3825" to="tmp_289" fromId="3825" toId="2082">
</dataflow>
<dataflow id="8580" from="tmp_289" to="Range1_all_ones_70" fromId="2082" toId="2083">
</dataflow>
<dataflow id="8581" from="StgValue_4176" to="Range1_all_ones_70" fromId="4176" toId="2083">
</dataflow>
<dataflow id="8582" from="tmp_289" to="Range1_all_zeros_35" fromId="2082" toId="2084">
</dataflow>
<dataflow id="8583" from="StgValue_4179" to="Range1_all_zeros_35" fromId="4179" toId="2084">
</dataflow>
<dataflow id="8584" from="carry_71" to="deleted_zeros_35" fromId="2079" toId="2085">
</dataflow>
<dataflow id="8585" from="Range1_all_ones_70" to="deleted_zeros_35" fromId="2083" toId="2085">
</dataflow>
<dataflow id="8586" from="Range1_all_zeros_35" to="deleted_zeros_35" fromId="2084" toId="2085">
</dataflow>
<dataflow id="8587" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_322" fromId="4129" toId="2086">
</dataflow>
<dataflow id="8588" from="r_V_164" to="tmp_322" fromId="2069" toId="2086">
</dataflow>
<dataflow id="8589" from="StgValue_4172" to="tmp_322" fromId="4172" toId="2086">
</dataflow>
<dataflow id="8590" from="tmp_322" to="xor_ln936_35" fromId="2086" toId="2087">
</dataflow>
<dataflow id="8591" from="StgValue_4156" to="xor_ln936_35" fromId="4156" toId="2087">
</dataflow>
<dataflow id="8592" from="Range2_all_ones_35" to="and_ln936_35" fromId="2081" toId="2088">
</dataflow>
<dataflow id="8593" from="xor_ln936_35" to="and_ln936_35" fromId="2087" toId="2088">
</dataflow>
<dataflow id="8594" from="carry_71" to="deleted_ones_70" fromId="2079" toId="2089">
</dataflow>
<dataflow id="8595" from="and_ln936_35" to="deleted_ones_70" fromId="2088" toId="2089">
</dataflow>
<dataflow id="8596" from="Range1_all_ones_70" to="deleted_ones_70" fromId="2083" toId="2089">
</dataflow>
<dataflow id="8597" from="carry_71" to="and_ln937_35" fromId="2079" toId="2090">
</dataflow>
<dataflow id="8598" from="Range1_all_ones_70" to="and_ln937_35" fromId="2083" toId="2090">
</dataflow>
<dataflow id="8599" from="deleted_zeros_35" to="xor_ln941_106" fromId="2085" toId="2091">
</dataflow>
<dataflow id="8600" from="StgValue_4156" to="xor_ln941_106" fromId="4156" toId="2091">
</dataflow>
<dataflow id="8601" from="p_Result_188" to="or_ln941_35" fromId="2077" toId="2092">
</dataflow>
<dataflow id="8602" from="xor_ln941_106" to="or_ln941_35" fromId="2091" toId="2092">
</dataflow>
<dataflow id="8603" from="p_Result_186" to="xor_ln941_107" fromId="2071" toId="2093">
</dataflow>
<dataflow id="8604" from="StgValue_4156" to="xor_ln941_107" fromId="4156" toId="2093">
</dataflow>
<dataflow id="8605" from="or_ln941_35" to="overflow_71" fromId="2092" toId="2094">
</dataflow>
<dataflow id="8606" from="xor_ln941_107" to="overflow_71" fromId="2093" toId="2094">
</dataflow>
<dataflow id="8607" from="deleted_ones_70" to="xor_ln942_71" fromId="2089" toId="2095">
</dataflow>
<dataflow id="8608" from="StgValue_4156" to="xor_ln942_71" fromId="4156" toId="2095">
</dataflow>
<dataflow id="8609" from="xor_ln942_70" to="or_ln942_35" fromId="2078" toId="2096">
</dataflow>
<dataflow id="8610" from="xor_ln942_71" to="or_ln942_35" fromId="2095" toId="2096">
</dataflow>
<dataflow id="8611" from="and_ln937_35" to="xor_ln942_163" fromId="2090" toId="2097">
</dataflow>
<dataflow id="8612" from="or_ln942_35" to="xor_ln942_163" fromId="2096" toId="2097">
</dataflow>
<dataflow id="8613" from="xor_ln942_163" to="underflow_35" fromId="2097" toId="2098">
</dataflow>
<dataflow id="8614" from="p_Result_186" to="underflow_35" fromId="2071" toId="2098">
</dataflow>
<dataflow id="8615" from="overflow_71" to="or_ln392_35" fromId="2094" toId="2099">
</dataflow>
<dataflow id="8616" from="underflow_35" to="or_ln392_35" fromId="2098" toId="2099">
</dataflow>
<dataflow id="8617" from="sext_ln1319_36" to="r_V_165" fromId="1909" toId="2100">
</dataflow>
<dataflow id="8618" from="sext_ln1317_36" to="r_V_165" fromId="1908" toId="2100">
</dataflow>
<dataflow id="8619" from="sext_ln1319_37" to="r_V_166" fromId="1912" toId="2101">
</dataflow>
<dataflow id="8620" from="sext_ln1317_37" to="r_V_166" fromId="1911" toId="2101">
</dataflow>
<dataflow id="8621" from="sext_ln1319_38" to="r_V_167" fromId="2007" toId="2102">
</dataflow>
<dataflow id="8622" from="sext_ln1317_38" to="r_V_167" fromId="2006" toId="2102">
</dataflow>
<dataflow id="8623" from="sext_ln1319_39" to="r_V_168" fromId="2010" toId="2103">
</dataflow>
<dataflow id="8624" from="sext_ln1317_39" to="r_V_168" fromId="2009" toId="2103">
</dataflow>
<dataflow id="8625" from="di_V_40" to="sext_ln1317_40" fromId="549" toId="2104">
</dataflow>
<dataflow id="8626" from="wi_V_40" to="sext_ln1319_40" fromId="551" toId="2105">
</dataflow>
<dataflow id="8627" from="sext_ln1319_40" to="r_V_169" fromId="2105" toId="2106">
</dataflow>
<dataflow id="8628" from="sext_ln1317_40" to="r_V_169" fromId="2104" toId="2106">
</dataflow>
<dataflow id="8629" from="di_V_41" to="sext_ln1317_41" fromId="552" toId="2107">
</dataflow>
<dataflow id="8630" from="wi_V_41" to="sext_ln1319_41" fromId="553" toId="2108">
</dataflow>
<dataflow id="8631" from="sext_ln1319_41" to="r_V_170" fromId="2108" toId="2109">
</dataflow>
<dataflow id="8632" from="sext_ln1317_41" to="r_V_170" fromId="2107" toId="2109">
</dataflow>
<dataflow id="8633" from="overflow_69" to="select_ln392_103" fromId="2063" toId="2110">
</dataflow>
<dataflow id="8634" from="StgValue_4401" to="select_ln392_103" fromId="4401" toId="2110">
</dataflow>
<dataflow id="8635" from="StgValue_4403" to="select_ln392_103" fromId="4403" toId="2110">
</dataflow>
<dataflow id="8636" from="or_ln392_34" to="tp_V_104" fromId="2068" toId="2111">
</dataflow>
<dataflow id="8637" from="select_ln392_103" to="tp_V_104" fromId="2110" toId="2111">
</dataflow>
<dataflow id="8638" from="tp_V_103" to="tp_V_104" fromId="2045" toId="2111">
</dataflow>
<dataflow id="8639" from="sum_V_68" to="sext_ln859_68" fromId="2037" toId="2112">
</dataflow>
<dataflow id="8640" from="tp_V_104" to="sext_ln859_69" fromId="2111" toId="2113">
</dataflow>
<dataflow id="8641" from="sext_ln859_69" to="ret_V_34" fromId="2113" toId="2114">
</dataflow>
<dataflow id="8642" from="sext_ln859_68" to="ret_V_34" fromId="2112" toId="2114">
</dataflow>
<dataflow id="8643" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_184" fromId="4412" toId="2115">
</dataflow>
<dataflow id="8644" from="ret_V_34" to="p_Result_184" fromId="2114" toId="2115">
</dataflow>
<dataflow id="8645" from="StgValue_3823" to="p_Result_184" fromId="3823" toId="2115">
</dataflow>
<dataflow id="8646" from="tp_V_104" to="sum_V_69" fromId="2111" toId="2116">
</dataflow>
<dataflow id="8647" from="sum_V_68" to="sum_V_69" fromId="2037" toId="2116">
</dataflow>
<dataflow id="8648" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_185" fromId="4150" toId="2117">
</dataflow>
<dataflow id="8649" from="sum_V_69" to="p_Result_185" fromId="2116" toId="2117">
</dataflow>
<dataflow id="8650" from="StgValue_4153" to="p_Result_185" fromId="4153" toId="2117">
</dataflow>
<dataflow id="8651" from="p_Result_184" to="xor_ln941_105" fromId="2115" toId="2118">
</dataflow>
<dataflow id="8652" from="StgValue_4156" to="xor_ln941_105" fromId="4156" toId="2118">
</dataflow>
<dataflow id="8653" from="p_Result_185" to="overflow_70" fromId="2117" toId="2119">
</dataflow>
<dataflow id="8654" from="xor_ln941_105" to="overflow_70" fromId="2118" toId="2119">
</dataflow>
<dataflow id="8655" from="p_Result_184" to="xor_ln348_35" fromId="2115" toId="2120">
</dataflow>
<dataflow id="8656" from="p_Result_185" to="xor_ln348_35" fromId="2117" toId="2120">
</dataflow>
<dataflow id="8657" from="overflow_70" to="select_ln392_105" fromId="2119" toId="2121">
</dataflow>
<dataflow id="8658" from="StgValue_4401" to="select_ln392_105" fromId="4401" toId="2121">
</dataflow>
<dataflow id="8659" from="StgValue_4403" to="select_ln392_105" fromId="4403" toId="2121">
</dataflow>
<dataflow id="8660" from="xor_ln348_35" to="sum_V_70" fromId="2120" toId="2122">
</dataflow>
<dataflow id="8661" from="select_ln392_105" to="sum_V_70" fromId="2121" toId="2122">
</dataflow>
<dataflow id="8662" from="sum_V_69" to="sum_V_70" fromId="2116" toId="2122">
</dataflow>
<dataflow id="8663" from="overflow_71" to="select_ln392_106" fromId="2094" toId="2123">
</dataflow>
<dataflow id="8664" from="StgValue_4401" to="select_ln392_106" fromId="4401" toId="2123">
</dataflow>
<dataflow id="8665" from="StgValue_4403" to="select_ln392_106" fromId="4403" toId="2123">
</dataflow>
<dataflow id="8666" from="or_ln392_35" to="tp_V_107" fromId="2099" toId="2124">
</dataflow>
<dataflow id="8667" from="select_ln392_106" to="tp_V_107" fromId="2123" toId="2124">
</dataflow>
<dataflow id="8668" from="tp_V_106" to="tp_V_107" fromId="2076" toId="2124">
</dataflow>
<dataflow id="8669" from="sum_V_70" to="sext_ln859_70" fromId="2122" toId="2125">
</dataflow>
<dataflow id="8670" from="tp_V_107" to="sext_ln859_71" fromId="2124" toId="2126">
</dataflow>
<dataflow id="8671" from="sext_ln859_71" to="ret_V_35" fromId="2126" toId="2127">
</dataflow>
<dataflow id="8672" from="sext_ln859_70" to="ret_V_35" fromId="2125" toId="2127">
</dataflow>
<dataflow id="8673" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_189" fromId="4412" toId="2128">
</dataflow>
<dataflow id="8674" from="ret_V_35" to="p_Result_189" fromId="2127" toId="2128">
</dataflow>
<dataflow id="8675" from="StgValue_3823" to="p_Result_189" fromId="3823" toId="2128">
</dataflow>
<dataflow id="8676" from="tp_V_107" to="sum_V_71" fromId="2124" toId="2129">
</dataflow>
<dataflow id="8677" from="sum_V_70" to="sum_V_71" fromId="2122" toId="2129">
</dataflow>
<dataflow id="8678" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_190" fromId="4150" toId="2130">
</dataflow>
<dataflow id="8679" from="sum_V_71" to="p_Result_190" fromId="2129" toId="2130">
</dataflow>
<dataflow id="8680" from="StgValue_4153" to="p_Result_190" fromId="4153" toId="2130">
</dataflow>
<dataflow id="8681" from="p_Result_189" to="xor_ln941_108" fromId="2128" toId="2131">
</dataflow>
<dataflow id="8682" from="StgValue_4156" to="xor_ln941_108" fromId="4156" toId="2131">
</dataflow>
<dataflow id="8683" from="p_Result_190" to="overflow_72" fromId="2130" toId="2132">
</dataflow>
<dataflow id="8684" from="xor_ln941_108" to="overflow_72" fromId="2131" toId="2132">
</dataflow>
<dataflow id="8685" from="p_Result_189" to="xor_ln348_36" fromId="2128" toId="2133">
</dataflow>
<dataflow id="8686" from="p_Result_190" to="xor_ln348_36" fromId="2130" toId="2133">
</dataflow>
<dataflow id="8687" from="overflow_72" to="select_ln392_108" fromId="2132" toId="2134">
</dataflow>
<dataflow id="8688" from="StgValue_4401" to="select_ln392_108" fromId="4401" toId="2134">
</dataflow>
<dataflow id="8689" from="StgValue_4403" to="select_ln392_108" fromId="4403" toId="2134">
</dataflow>
<dataflow id="8690" from="xor_ln348_36" to="sum_V_72" fromId="2133" toId="2135">
</dataflow>
<dataflow id="8691" from="select_ln392_108" to="sum_V_72" fromId="2134" toId="2135">
</dataflow>
<dataflow id="8692" from="sum_V_71" to="sum_V_72" fromId="2129" toId="2135">
</dataflow>
<dataflow id="8693" from="sext_ln1319_36" to="r_V_165" fromId="1909" toId="2136">
</dataflow>
<dataflow id="8694" from="sext_ln1317_36" to="r_V_165" fromId="1908" toId="2136">
</dataflow>
<dataflow id="8695" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2137">
</dataflow>
<dataflow id="8696" from="r_V_165" to="specfucore_ln1319" fromId="2136" toId="2137">
</dataflow>
<dataflow id="8697" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2137">
</dataflow>
<dataflow id="8698" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2137">
</dataflow>
<dataflow id="8699" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2137">
</dataflow>
<dataflow id="8700" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_191" fromId="4129" toId="2138">
</dataflow>
<dataflow id="8701" from="r_V_165" to="p_Result_191" fromId="2136" toId="2138">
</dataflow>
<dataflow id="8702" from="StgValue_3825" to="p_Result_191" fromId="3825" toId="2138">
</dataflow>
<dataflow id="8703" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_108" fromId="4133" toId="2139">
</dataflow>
<dataflow id="8704" from="r_V_165" to="tp_V_108" fromId="2136" toId="2139">
</dataflow>
<dataflow id="8705" from="StgValue_4136" to="tp_V_108" fromId="4136" toId="2139">
</dataflow>
<dataflow id="8706" from="StgValue_4138" to="tp_V_108" fromId="4138" toId="2139">
</dataflow>
<dataflow id="8707" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_192" fromId="4129" toId="2140">
</dataflow>
<dataflow id="8708" from="r_V_165" to="p_Result_192" fromId="2136" toId="2140">
</dataflow>
<dataflow id="8709" from="StgValue_4138" to="p_Result_192" fromId="4138" toId="2140">
</dataflow>
<dataflow id="8710" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_327" fromId="4129" toId="2141">
</dataflow>
<dataflow id="8711" from="r_V_165" to="tmp_327" fromId="2136" toId="2141">
</dataflow>
<dataflow id="8712" from="StgValue_4145" to="tmp_327" fromId="4145" toId="2141">
</dataflow>
<dataflow id="8713" from="tmp_327" to="zext_ln423_36" fromId="2141" toId="2142">
</dataflow>
<dataflow id="8714" from="zext_ln423_36" to="tp_V_109" fromId="2142" toId="2143">
</dataflow>
<dataflow id="8715" from="tp_V_108" to="tp_V_109" fromId="2139" toId="2143">
</dataflow>
<dataflow id="8716" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_193" fromId="4150" toId="2144">
</dataflow>
<dataflow id="8717" from="tp_V_109" to="p_Result_193" fromId="2143" toId="2144">
</dataflow>
<dataflow id="8718" from="StgValue_4153" to="p_Result_193" fromId="4153" toId="2144">
</dataflow>
<dataflow id="8719" from="p_Result_193" to="xor_ln942_72" fromId="2144" toId="2145">
</dataflow>
<dataflow id="8720" from="StgValue_4156" to="xor_ln942_72" fromId="4156" toId="2145">
</dataflow>
<dataflow id="8721" from="p_Result_192" to="carry_73" fromId="2140" toId="2146">
</dataflow>
<dataflow id="8722" from="xor_ln942_72" to="carry_73" fromId="2145" toId="2146">
</dataflow>
<dataflow id="8723" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_290" fromId="4160" toId="2147">
</dataflow>
<dataflow id="8724" from="r_V_165" to="tmp_290" fromId="2136" toId="2147">
</dataflow>
<dataflow id="8725" from="StgValue_4163" to="tmp_290" fromId="4163" toId="2147">
</dataflow>
<dataflow id="8726" from="StgValue_3825" to="tmp_290" fromId="3825" toId="2147">
</dataflow>
<dataflow id="8727" from="tmp_290" to="Range2_all_ones_36" fromId="2147" toId="2148">
</dataflow>
<dataflow id="8728" from="StgValue_4167" to="Range2_all_ones_36" fromId="4167" toId="2148">
</dataflow>
<dataflow id="8729" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_291" fromId="4169" toId="2149">
</dataflow>
<dataflow id="8730" from="r_V_165" to="tmp_291" fromId="2136" toId="2149">
</dataflow>
<dataflow id="8731" from="StgValue_4172" to="tmp_291" fromId="4172" toId="2149">
</dataflow>
<dataflow id="8732" from="StgValue_3825" to="tmp_291" fromId="3825" toId="2149">
</dataflow>
<dataflow id="8733" from="tmp_291" to="Range1_all_ones_72" fromId="2149" toId="2150">
</dataflow>
<dataflow id="8734" from="StgValue_4176" to="Range1_all_ones_72" fromId="4176" toId="2150">
</dataflow>
<dataflow id="8735" from="tmp_291" to="Range1_all_zeros_36" fromId="2149" toId="2151">
</dataflow>
<dataflow id="8736" from="StgValue_4179" to="Range1_all_zeros_36" fromId="4179" toId="2151">
</dataflow>
<dataflow id="8737" from="carry_73" to="deleted_zeros_36" fromId="2146" toId="2152">
</dataflow>
<dataflow id="8738" from="Range1_all_ones_72" to="deleted_zeros_36" fromId="2150" toId="2152">
</dataflow>
<dataflow id="8739" from="Range1_all_zeros_36" to="deleted_zeros_36" fromId="2151" toId="2152">
</dataflow>
<dataflow id="8740" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_329" fromId="4129" toId="2153">
</dataflow>
<dataflow id="8741" from="r_V_165" to="tmp_329" fromId="2136" toId="2153">
</dataflow>
<dataflow id="8742" from="StgValue_4172" to="tmp_329" fromId="4172" toId="2153">
</dataflow>
<dataflow id="8743" from="tmp_329" to="xor_ln936_36" fromId="2153" toId="2154">
</dataflow>
<dataflow id="8744" from="StgValue_4156" to="xor_ln936_36" fromId="4156" toId="2154">
</dataflow>
<dataflow id="8745" from="Range2_all_ones_36" to="and_ln936_36" fromId="2148" toId="2155">
</dataflow>
<dataflow id="8746" from="xor_ln936_36" to="and_ln936_36" fromId="2154" toId="2155">
</dataflow>
<dataflow id="8747" from="carry_73" to="deleted_ones_72" fromId="2146" toId="2156">
</dataflow>
<dataflow id="8748" from="and_ln936_36" to="deleted_ones_72" fromId="2155" toId="2156">
</dataflow>
<dataflow id="8749" from="Range1_all_ones_72" to="deleted_ones_72" fromId="2150" toId="2156">
</dataflow>
<dataflow id="8750" from="carry_73" to="and_ln937_36" fromId="2146" toId="2157">
</dataflow>
<dataflow id="8751" from="Range1_all_ones_72" to="and_ln937_36" fromId="2150" toId="2157">
</dataflow>
<dataflow id="8752" from="deleted_zeros_36" to="xor_ln941_109" fromId="2152" toId="2158">
</dataflow>
<dataflow id="8753" from="StgValue_4156" to="xor_ln941_109" fromId="4156" toId="2158">
</dataflow>
<dataflow id="8754" from="p_Result_193" to="or_ln941_36" fromId="2144" toId="2159">
</dataflow>
<dataflow id="8755" from="xor_ln941_109" to="or_ln941_36" fromId="2158" toId="2159">
</dataflow>
<dataflow id="8756" from="p_Result_191" to="xor_ln941_110" fromId="2138" toId="2160">
</dataflow>
<dataflow id="8757" from="StgValue_4156" to="xor_ln941_110" fromId="4156" toId="2160">
</dataflow>
<dataflow id="8758" from="or_ln941_36" to="overflow_73" fromId="2159" toId="2161">
</dataflow>
<dataflow id="8759" from="xor_ln941_110" to="overflow_73" fromId="2160" toId="2161">
</dataflow>
<dataflow id="8760" from="deleted_ones_72" to="xor_ln942_73" fromId="2156" toId="2162">
</dataflow>
<dataflow id="8761" from="StgValue_4156" to="xor_ln942_73" fromId="4156" toId="2162">
</dataflow>
<dataflow id="8762" from="xor_ln942_72" to="or_ln942_36" fromId="2145" toId="2163">
</dataflow>
<dataflow id="8763" from="xor_ln942_73" to="or_ln942_36" fromId="2162" toId="2163">
</dataflow>
<dataflow id="8764" from="and_ln937_36" to="xor_ln942_164" fromId="2157" toId="2164">
</dataflow>
<dataflow id="8765" from="or_ln942_36" to="xor_ln942_164" fromId="2163" toId="2164">
</dataflow>
<dataflow id="8766" from="xor_ln942_164" to="underflow_36" fromId="2164" toId="2165">
</dataflow>
<dataflow id="8767" from="p_Result_191" to="underflow_36" fromId="2138" toId="2165">
</dataflow>
<dataflow id="8768" from="overflow_73" to="or_ln392_36" fromId="2161" toId="2166">
</dataflow>
<dataflow id="8769" from="underflow_36" to="or_ln392_36" fromId="2165" toId="2166">
</dataflow>
<dataflow id="8770" from="sext_ln1319_37" to="r_V_166" fromId="1912" toId="2167">
</dataflow>
<dataflow id="8771" from="sext_ln1317_37" to="r_V_166" fromId="1911" toId="2167">
</dataflow>
<dataflow id="8772" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2168">
</dataflow>
<dataflow id="8773" from="r_V_166" to="specfucore_ln1319" fromId="2167" toId="2168">
</dataflow>
<dataflow id="8774" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2168">
</dataflow>
<dataflow id="8775" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2168">
</dataflow>
<dataflow id="8776" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2168">
</dataflow>
<dataflow id="8777" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_196" fromId="4129" toId="2169">
</dataflow>
<dataflow id="8778" from="r_V_166" to="p_Result_196" fromId="2167" toId="2169">
</dataflow>
<dataflow id="8779" from="StgValue_3825" to="p_Result_196" fromId="3825" toId="2169">
</dataflow>
<dataflow id="8780" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_111" fromId="4133" toId="2170">
</dataflow>
<dataflow id="8781" from="r_V_166" to="tp_V_111" fromId="2167" toId="2170">
</dataflow>
<dataflow id="8782" from="StgValue_4136" to="tp_V_111" fromId="4136" toId="2170">
</dataflow>
<dataflow id="8783" from="StgValue_4138" to="tp_V_111" fromId="4138" toId="2170">
</dataflow>
<dataflow id="8784" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_197" fromId="4129" toId="2171">
</dataflow>
<dataflow id="8785" from="r_V_166" to="p_Result_197" fromId="2167" toId="2171">
</dataflow>
<dataflow id="8786" from="StgValue_4138" to="p_Result_197" fromId="4138" toId="2171">
</dataflow>
<dataflow id="8787" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_334" fromId="4129" toId="2172">
</dataflow>
<dataflow id="8788" from="r_V_166" to="tmp_334" fromId="2167" toId="2172">
</dataflow>
<dataflow id="8789" from="StgValue_4145" to="tmp_334" fromId="4145" toId="2172">
</dataflow>
<dataflow id="8790" from="tmp_334" to="zext_ln423_37" fromId="2172" toId="2173">
</dataflow>
<dataflow id="8791" from="zext_ln423_37" to="tp_V_112" fromId="2173" toId="2174">
</dataflow>
<dataflow id="8792" from="tp_V_111" to="tp_V_112" fromId="2170" toId="2174">
</dataflow>
<dataflow id="8793" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_198" fromId="4150" toId="2175">
</dataflow>
<dataflow id="8794" from="tp_V_112" to="p_Result_198" fromId="2174" toId="2175">
</dataflow>
<dataflow id="8795" from="StgValue_4153" to="p_Result_198" fromId="4153" toId="2175">
</dataflow>
<dataflow id="8796" from="p_Result_198" to="xor_ln942_74" fromId="2175" toId="2176">
</dataflow>
<dataflow id="8797" from="StgValue_4156" to="xor_ln942_74" fromId="4156" toId="2176">
</dataflow>
<dataflow id="8798" from="p_Result_197" to="carry_75" fromId="2171" toId="2177">
</dataflow>
<dataflow id="8799" from="xor_ln942_74" to="carry_75" fromId="2176" toId="2177">
</dataflow>
<dataflow id="8800" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_293" fromId="4160" toId="2178">
</dataflow>
<dataflow id="8801" from="r_V_166" to="tmp_293" fromId="2167" toId="2178">
</dataflow>
<dataflow id="8802" from="StgValue_4163" to="tmp_293" fromId="4163" toId="2178">
</dataflow>
<dataflow id="8803" from="StgValue_3825" to="tmp_293" fromId="3825" toId="2178">
</dataflow>
<dataflow id="8804" from="tmp_293" to="Range2_all_ones_37" fromId="2178" toId="2179">
</dataflow>
<dataflow id="8805" from="StgValue_4167" to="Range2_all_ones_37" fromId="4167" toId="2179">
</dataflow>
<dataflow id="8806" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_295" fromId="4169" toId="2180">
</dataflow>
<dataflow id="8807" from="r_V_166" to="tmp_295" fromId="2167" toId="2180">
</dataflow>
<dataflow id="8808" from="StgValue_4172" to="tmp_295" fromId="4172" toId="2180">
</dataflow>
<dataflow id="8809" from="StgValue_3825" to="tmp_295" fromId="3825" toId="2180">
</dataflow>
<dataflow id="8810" from="tmp_295" to="Range1_all_ones_74" fromId="2180" toId="2181">
</dataflow>
<dataflow id="8811" from="StgValue_4176" to="Range1_all_ones_74" fromId="4176" toId="2181">
</dataflow>
<dataflow id="8812" from="tmp_295" to="Range1_all_zeros_37" fromId="2180" toId="2182">
</dataflow>
<dataflow id="8813" from="StgValue_4179" to="Range1_all_zeros_37" fromId="4179" toId="2182">
</dataflow>
<dataflow id="8814" from="carry_75" to="deleted_zeros_37" fromId="2177" toId="2183">
</dataflow>
<dataflow id="8815" from="Range1_all_ones_74" to="deleted_zeros_37" fromId="2181" toId="2183">
</dataflow>
<dataflow id="8816" from="Range1_all_zeros_37" to="deleted_zeros_37" fromId="2182" toId="2183">
</dataflow>
<dataflow id="8817" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_336" fromId="4129" toId="2184">
</dataflow>
<dataflow id="8818" from="r_V_166" to="tmp_336" fromId="2167" toId="2184">
</dataflow>
<dataflow id="8819" from="StgValue_4172" to="tmp_336" fromId="4172" toId="2184">
</dataflow>
<dataflow id="8820" from="tmp_336" to="xor_ln936_37" fromId="2184" toId="2185">
</dataflow>
<dataflow id="8821" from="StgValue_4156" to="xor_ln936_37" fromId="4156" toId="2185">
</dataflow>
<dataflow id="8822" from="Range2_all_ones_37" to="and_ln936_37" fromId="2179" toId="2186">
</dataflow>
<dataflow id="8823" from="xor_ln936_37" to="and_ln936_37" fromId="2185" toId="2186">
</dataflow>
<dataflow id="8824" from="carry_75" to="deleted_ones_74" fromId="2177" toId="2187">
</dataflow>
<dataflow id="8825" from="and_ln936_37" to="deleted_ones_74" fromId="2186" toId="2187">
</dataflow>
<dataflow id="8826" from="Range1_all_ones_74" to="deleted_ones_74" fromId="2181" toId="2187">
</dataflow>
<dataflow id="8827" from="carry_75" to="and_ln937_37" fromId="2177" toId="2188">
</dataflow>
<dataflow id="8828" from="Range1_all_ones_74" to="and_ln937_37" fromId="2181" toId="2188">
</dataflow>
<dataflow id="8829" from="deleted_zeros_37" to="xor_ln941_112" fromId="2183" toId="2189">
</dataflow>
<dataflow id="8830" from="StgValue_4156" to="xor_ln941_112" fromId="4156" toId="2189">
</dataflow>
<dataflow id="8831" from="p_Result_198" to="or_ln941_37" fromId="2175" toId="2190">
</dataflow>
<dataflow id="8832" from="xor_ln941_112" to="or_ln941_37" fromId="2189" toId="2190">
</dataflow>
<dataflow id="8833" from="p_Result_196" to="xor_ln941_113" fromId="2169" toId="2191">
</dataflow>
<dataflow id="8834" from="StgValue_4156" to="xor_ln941_113" fromId="4156" toId="2191">
</dataflow>
<dataflow id="8835" from="or_ln941_37" to="overflow_75" fromId="2190" toId="2192">
</dataflow>
<dataflow id="8836" from="xor_ln941_113" to="overflow_75" fromId="2191" toId="2192">
</dataflow>
<dataflow id="8837" from="deleted_ones_74" to="xor_ln942_75" fromId="2187" toId="2193">
</dataflow>
<dataflow id="8838" from="StgValue_4156" to="xor_ln942_75" fromId="4156" toId="2193">
</dataflow>
<dataflow id="8839" from="xor_ln942_74" to="or_ln942_37" fromId="2176" toId="2194">
</dataflow>
<dataflow id="8840" from="xor_ln942_75" to="or_ln942_37" fromId="2193" toId="2194">
</dataflow>
<dataflow id="8841" from="and_ln937_37" to="xor_ln942_165" fromId="2188" toId="2195">
</dataflow>
<dataflow id="8842" from="or_ln942_37" to="xor_ln942_165" fromId="2194" toId="2195">
</dataflow>
<dataflow id="8843" from="xor_ln942_165" to="underflow_37" fromId="2195" toId="2196">
</dataflow>
<dataflow id="8844" from="p_Result_196" to="underflow_37" fromId="2169" toId="2196">
</dataflow>
<dataflow id="8845" from="overflow_75" to="or_ln392_37" fromId="2192" toId="2197">
</dataflow>
<dataflow id="8846" from="underflow_37" to="or_ln392_37" fromId="2196" toId="2197">
</dataflow>
<dataflow id="8847" from="sext_ln1319_38" to="r_V_167" fromId="2007" toId="2198">
</dataflow>
<dataflow id="8848" from="sext_ln1317_38" to="r_V_167" fromId="2006" toId="2198">
</dataflow>
<dataflow id="8849" from="sext_ln1319_39" to="r_V_168" fromId="2010" toId="2199">
</dataflow>
<dataflow id="8850" from="sext_ln1317_39" to="r_V_168" fromId="2009" toId="2199">
</dataflow>
<dataflow id="8851" from="sext_ln1319_40" to="r_V_169" fromId="2105" toId="2200">
</dataflow>
<dataflow id="8852" from="sext_ln1317_40" to="r_V_169" fromId="2104" toId="2200">
</dataflow>
<dataflow id="8853" from="sext_ln1319_41" to="r_V_170" fromId="2108" toId="2201">
</dataflow>
<dataflow id="8854" from="sext_ln1317_41" to="r_V_170" fromId="2107" toId="2201">
</dataflow>
<dataflow id="8855" from="di_V_42" to="sext_ln1317_42" fromId="554" toId="2202">
</dataflow>
<dataflow id="8856" from="wi_V_42" to="sext_ln1319_42" fromId="555" toId="2203">
</dataflow>
<dataflow id="8857" from="sext_ln1319_42" to="r_V_171" fromId="2203" toId="2204">
</dataflow>
<dataflow id="8858" from="sext_ln1317_42" to="r_V_171" fromId="2202" toId="2204">
</dataflow>
<dataflow id="8859" from="di_V_43" to="sext_ln1317_43" fromId="556" toId="2205">
</dataflow>
<dataflow id="8860" from="wi_V_43" to="sext_ln1319_43" fromId="557" toId="2206">
</dataflow>
<dataflow id="8861" from="sext_ln1319_43" to="r_V_172" fromId="2206" toId="2207">
</dataflow>
<dataflow id="8862" from="sext_ln1317_43" to="r_V_172" fromId="2205" toId="2207">
</dataflow>
<dataflow id="8863" from="overflow_73" to="select_ln392_109" fromId="2161" toId="2208">
</dataflow>
<dataflow id="8864" from="StgValue_4401" to="select_ln392_109" fromId="4401" toId="2208">
</dataflow>
<dataflow id="8865" from="StgValue_4403" to="select_ln392_109" fromId="4403" toId="2208">
</dataflow>
<dataflow id="8866" from="or_ln392_36" to="tp_V_110" fromId="2166" toId="2209">
</dataflow>
<dataflow id="8867" from="select_ln392_109" to="tp_V_110" fromId="2208" toId="2209">
</dataflow>
<dataflow id="8868" from="tp_V_109" to="tp_V_110" fromId="2143" toId="2209">
</dataflow>
<dataflow id="8869" from="sum_V_72" to="sext_ln859_72" fromId="2135" toId="2210">
</dataflow>
<dataflow id="8870" from="tp_V_110" to="sext_ln859_73" fromId="2209" toId="2211">
</dataflow>
<dataflow id="8871" from="sext_ln859_73" to="ret_V_36" fromId="2211" toId="2212">
</dataflow>
<dataflow id="8872" from="sext_ln859_72" to="ret_V_36" fromId="2210" toId="2212">
</dataflow>
<dataflow id="8873" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_194" fromId="4412" toId="2213">
</dataflow>
<dataflow id="8874" from="ret_V_36" to="p_Result_194" fromId="2212" toId="2213">
</dataflow>
<dataflow id="8875" from="StgValue_3823" to="p_Result_194" fromId="3823" toId="2213">
</dataflow>
<dataflow id="8876" from="tp_V_110" to="sum_V_73" fromId="2209" toId="2214">
</dataflow>
<dataflow id="8877" from="sum_V_72" to="sum_V_73" fromId="2135" toId="2214">
</dataflow>
<dataflow id="8878" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_195" fromId="4150" toId="2215">
</dataflow>
<dataflow id="8879" from="sum_V_73" to="p_Result_195" fromId="2214" toId="2215">
</dataflow>
<dataflow id="8880" from="StgValue_4153" to="p_Result_195" fromId="4153" toId="2215">
</dataflow>
<dataflow id="8881" from="p_Result_194" to="xor_ln941_111" fromId="2213" toId="2216">
</dataflow>
<dataflow id="8882" from="StgValue_4156" to="xor_ln941_111" fromId="4156" toId="2216">
</dataflow>
<dataflow id="8883" from="p_Result_195" to="overflow_74" fromId="2215" toId="2217">
</dataflow>
<dataflow id="8884" from="xor_ln941_111" to="overflow_74" fromId="2216" toId="2217">
</dataflow>
<dataflow id="8885" from="p_Result_194" to="xor_ln348_37" fromId="2213" toId="2218">
</dataflow>
<dataflow id="8886" from="p_Result_195" to="xor_ln348_37" fromId="2215" toId="2218">
</dataflow>
<dataflow id="8887" from="overflow_74" to="select_ln392_111" fromId="2217" toId="2219">
</dataflow>
<dataflow id="8888" from="StgValue_4401" to="select_ln392_111" fromId="4401" toId="2219">
</dataflow>
<dataflow id="8889" from="StgValue_4403" to="select_ln392_111" fromId="4403" toId="2219">
</dataflow>
<dataflow id="8890" from="xor_ln348_37" to="sum_V_74" fromId="2218" toId="2220">
</dataflow>
<dataflow id="8891" from="select_ln392_111" to="sum_V_74" fromId="2219" toId="2220">
</dataflow>
<dataflow id="8892" from="sum_V_73" to="sum_V_74" fromId="2214" toId="2220">
</dataflow>
<dataflow id="8893" from="overflow_75" to="select_ln392_112" fromId="2192" toId="2221">
</dataflow>
<dataflow id="8894" from="StgValue_4401" to="select_ln392_112" fromId="4401" toId="2221">
</dataflow>
<dataflow id="8895" from="StgValue_4403" to="select_ln392_112" fromId="4403" toId="2221">
</dataflow>
<dataflow id="8896" from="or_ln392_37" to="tp_V_113" fromId="2197" toId="2222">
</dataflow>
<dataflow id="8897" from="select_ln392_112" to="tp_V_113" fromId="2221" toId="2222">
</dataflow>
<dataflow id="8898" from="tp_V_112" to="tp_V_113" fromId="2174" toId="2222">
</dataflow>
<dataflow id="8899" from="sum_V_74" to="sext_ln859_74" fromId="2220" toId="2223">
</dataflow>
<dataflow id="8900" from="tp_V_113" to="sext_ln859_75" fromId="2222" toId="2224">
</dataflow>
<dataflow id="8901" from="sext_ln859_75" to="ret_V_37" fromId="2224" toId="2225">
</dataflow>
<dataflow id="8902" from="sext_ln859_74" to="ret_V_37" fromId="2223" toId="2225">
</dataflow>
<dataflow id="8903" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_199" fromId="4412" toId="2226">
</dataflow>
<dataflow id="8904" from="ret_V_37" to="p_Result_199" fromId="2225" toId="2226">
</dataflow>
<dataflow id="8905" from="StgValue_3823" to="p_Result_199" fromId="3823" toId="2226">
</dataflow>
<dataflow id="8906" from="tp_V_113" to="sum_V_75" fromId="2222" toId="2227">
</dataflow>
<dataflow id="8907" from="sum_V_74" to="sum_V_75" fromId="2220" toId="2227">
</dataflow>
<dataflow id="8908" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_200" fromId="4150" toId="2228">
</dataflow>
<dataflow id="8909" from="sum_V_75" to="p_Result_200" fromId="2227" toId="2228">
</dataflow>
<dataflow id="8910" from="StgValue_4153" to="p_Result_200" fromId="4153" toId="2228">
</dataflow>
<dataflow id="8911" from="p_Result_199" to="xor_ln941_114" fromId="2226" toId="2229">
</dataflow>
<dataflow id="8912" from="StgValue_4156" to="xor_ln941_114" fromId="4156" toId="2229">
</dataflow>
<dataflow id="8913" from="p_Result_200" to="overflow_76" fromId="2228" toId="2230">
</dataflow>
<dataflow id="8914" from="xor_ln941_114" to="overflow_76" fromId="2229" toId="2230">
</dataflow>
<dataflow id="8915" from="p_Result_199" to="xor_ln348_38" fromId="2226" toId="2231">
</dataflow>
<dataflow id="8916" from="p_Result_200" to="xor_ln348_38" fromId="2228" toId="2231">
</dataflow>
<dataflow id="8917" from="overflow_76" to="select_ln392_114" fromId="2230" toId="2232">
</dataflow>
<dataflow id="8918" from="StgValue_4401" to="select_ln392_114" fromId="4401" toId="2232">
</dataflow>
<dataflow id="8919" from="StgValue_4403" to="select_ln392_114" fromId="4403" toId="2232">
</dataflow>
<dataflow id="8920" from="xor_ln348_38" to="sum_V_76" fromId="2231" toId="2233">
</dataflow>
<dataflow id="8921" from="select_ln392_114" to="sum_V_76" fromId="2232" toId="2233">
</dataflow>
<dataflow id="8922" from="sum_V_75" to="sum_V_76" fromId="2227" toId="2233">
</dataflow>
<dataflow id="8923" from="sext_ln1319_38" to="r_V_167" fromId="2007" toId="2234">
</dataflow>
<dataflow id="8924" from="sext_ln1317_38" to="r_V_167" fromId="2006" toId="2234">
</dataflow>
<dataflow id="8925" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2235">
</dataflow>
<dataflow id="8926" from="r_V_167" to="specfucore_ln1319" fromId="2234" toId="2235">
</dataflow>
<dataflow id="8927" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2235">
</dataflow>
<dataflow id="8928" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2235">
</dataflow>
<dataflow id="8929" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2235">
</dataflow>
<dataflow id="8930" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_201" fromId="4129" toId="2236">
</dataflow>
<dataflow id="8931" from="r_V_167" to="p_Result_201" fromId="2234" toId="2236">
</dataflow>
<dataflow id="8932" from="StgValue_3825" to="p_Result_201" fromId="3825" toId="2236">
</dataflow>
<dataflow id="8933" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_114" fromId="4133" toId="2237">
</dataflow>
<dataflow id="8934" from="r_V_167" to="tp_V_114" fromId="2234" toId="2237">
</dataflow>
<dataflow id="8935" from="StgValue_4136" to="tp_V_114" fromId="4136" toId="2237">
</dataflow>
<dataflow id="8936" from="StgValue_4138" to="tp_V_114" fromId="4138" toId="2237">
</dataflow>
<dataflow id="8937" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_202" fromId="4129" toId="2238">
</dataflow>
<dataflow id="8938" from="r_V_167" to="p_Result_202" fromId="2234" toId="2238">
</dataflow>
<dataflow id="8939" from="StgValue_4138" to="p_Result_202" fromId="4138" toId="2238">
</dataflow>
<dataflow id="8940" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_341" fromId="4129" toId="2239">
</dataflow>
<dataflow id="8941" from="r_V_167" to="tmp_341" fromId="2234" toId="2239">
</dataflow>
<dataflow id="8942" from="StgValue_4145" to="tmp_341" fromId="4145" toId="2239">
</dataflow>
<dataflow id="8943" from="tmp_341" to="zext_ln423_38" fromId="2239" toId="2240">
</dataflow>
<dataflow id="8944" from="zext_ln423_38" to="tp_V_115" fromId="2240" toId="2241">
</dataflow>
<dataflow id="8945" from="tp_V_114" to="tp_V_115" fromId="2237" toId="2241">
</dataflow>
<dataflow id="8946" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_203" fromId="4150" toId="2242">
</dataflow>
<dataflow id="8947" from="tp_V_115" to="p_Result_203" fromId="2241" toId="2242">
</dataflow>
<dataflow id="8948" from="StgValue_4153" to="p_Result_203" fromId="4153" toId="2242">
</dataflow>
<dataflow id="8949" from="p_Result_203" to="xor_ln942_76" fromId="2242" toId="2243">
</dataflow>
<dataflow id="8950" from="StgValue_4156" to="xor_ln942_76" fromId="4156" toId="2243">
</dataflow>
<dataflow id="8951" from="p_Result_202" to="carry_77" fromId="2238" toId="2244">
</dataflow>
<dataflow id="8952" from="xor_ln942_76" to="carry_77" fromId="2243" toId="2244">
</dataflow>
<dataflow id="8953" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_296" fromId="4160" toId="2245">
</dataflow>
<dataflow id="8954" from="r_V_167" to="tmp_296" fromId="2234" toId="2245">
</dataflow>
<dataflow id="8955" from="StgValue_4163" to="tmp_296" fromId="4163" toId="2245">
</dataflow>
<dataflow id="8956" from="StgValue_3825" to="tmp_296" fromId="3825" toId="2245">
</dataflow>
<dataflow id="8957" from="tmp_296" to="Range2_all_ones_38" fromId="2245" toId="2246">
</dataflow>
<dataflow id="8958" from="StgValue_4167" to="Range2_all_ones_38" fromId="4167" toId="2246">
</dataflow>
<dataflow id="8959" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_297" fromId="4169" toId="2247">
</dataflow>
<dataflow id="8960" from="r_V_167" to="tmp_297" fromId="2234" toId="2247">
</dataflow>
<dataflow id="8961" from="StgValue_4172" to="tmp_297" fromId="4172" toId="2247">
</dataflow>
<dataflow id="8962" from="StgValue_3825" to="tmp_297" fromId="3825" toId="2247">
</dataflow>
<dataflow id="8963" from="tmp_297" to="Range1_all_ones_76" fromId="2247" toId="2248">
</dataflow>
<dataflow id="8964" from="StgValue_4176" to="Range1_all_ones_76" fromId="4176" toId="2248">
</dataflow>
<dataflow id="8965" from="tmp_297" to="Range1_all_zeros_38" fromId="2247" toId="2249">
</dataflow>
<dataflow id="8966" from="StgValue_4179" to="Range1_all_zeros_38" fromId="4179" toId="2249">
</dataflow>
<dataflow id="8967" from="carry_77" to="deleted_zeros_38" fromId="2244" toId="2250">
</dataflow>
<dataflow id="8968" from="Range1_all_ones_76" to="deleted_zeros_38" fromId="2248" toId="2250">
</dataflow>
<dataflow id="8969" from="Range1_all_zeros_38" to="deleted_zeros_38" fromId="2249" toId="2250">
</dataflow>
<dataflow id="8970" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_343" fromId="4129" toId="2251">
</dataflow>
<dataflow id="8971" from="r_V_167" to="tmp_343" fromId="2234" toId="2251">
</dataflow>
<dataflow id="8972" from="StgValue_4172" to="tmp_343" fromId="4172" toId="2251">
</dataflow>
<dataflow id="8973" from="tmp_343" to="xor_ln936_38" fromId="2251" toId="2252">
</dataflow>
<dataflow id="8974" from="StgValue_4156" to="xor_ln936_38" fromId="4156" toId="2252">
</dataflow>
<dataflow id="8975" from="Range2_all_ones_38" to="and_ln936_38" fromId="2246" toId="2253">
</dataflow>
<dataflow id="8976" from="xor_ln936_38" to="and_ln936_38" fromId="2252" toId="2253">
</dataflow>
<dataflow id="8977" from="carry_77" to="deleted_ones_76" fromId="2244" toId="2254">
</dataflow>
<dataflow id="8978" from="and_ln936_38" to="deleted_ones_76" fromId="2253" toId="2254">
</dataflow>
<dataflow id="8979" from="Range1_all_ones_76" to="deleted_ones_76" fromId="2248" toId="2254">
</dataflow>
<dataflow id="8980" from="carry_77" to="and_ln937_38" fromId="2244" toId="2255">
</dataflow>
<dataflow id="8981" from="Range1_all_ones_76" to="and_ln937_38" fromId="2248" toId="2255">
</dataflow>
<dataflow id="8982" from="deleted_zeros_38" to="xor_ln941_115" fromId="2250" toId="2256">
</dataflow>
<dataflow id="8983" from="StgValue_4156" to="xor_ln941_115" fromId="4156" toId="2256">
</dataflow>
<dataflow id="8984" from="p_Result_203" to="or_ln941_38" fromId="2242" toId="2257">
</dataflow>
<dataflow id="8985" from="xor_ln941_115" to="or_ln941_38" fromId="2256" toId="2257">
</dataflow>
<dataflow id="8986" from="p_Result_201" to="xor_ln941_116" fromId="2236" toId="2258">
</dataflow>
<dataflow id="8987" from="StgValue_4156" to="xor_ln941_116" fromId="4156" toId="2258">
</dataflow>
<dataflow id="8988" from="or_ln941_38" to="overflow_77" fromId="2257" toId="2259">
</dataflow>
<dataflow id="8989" from="xor_ln941_116" to="overflow_77" fromId="2258" toId="2259">
</dataflow>
<dataflow id="8990" from="deleted_ones_76" to="xor_ln942_77" fromId="2254" toId="2260">
</dataflow>
<dataflow id="8991" from="StgValue_4156" to="xor_ln942_77" fromId="4156" toId="2260">
</dataflow>
<dataflow id="8992" from="xor_ln942_76" to="or_ln942_38" fromId="2243" toId="2261">
</dataflow>
<dataflow id="8993" from="xor_ln942_77" to="or_ln942_38" fromId="2260" toId="2261">
</dataflow>
<dataflow id="8994" from="and_ln937_38" to="xor_ln942_166" fromId="2255" toId="2262">
</dataflow>
<dataflow id="8995" from="or_ln942_38" to="xor_ln942_166" fromId="2261" toId="2262">
</dataflow>
<dataflow id="8996" from="xor_ln942_166" to="underflow_38" fromId="2262" toId="2263">
</dataflow>
<dataflow id="8997" from="p_Result_201" to="underflow_38" fromId="2236" toId="2263">
</dataflow>
<dataflow id="8998" from="overflow_77" to="or_ln392_38" fromId="2259" toId="2264">
</dataflow>
<dataflow id="8999" from="underflow_38" to="or_ln392_38" fromId="2263" toId="2264">
</dataflow>
<dataflow id="9000" from="sext_ln1319_39" to="r_V_168" fromId="2010" toId="2265">
</dataflow>
<dataflow id="9001" from="sext_ln1317_39" to="r_V_168" fromId="2009" toId="2265">
</dataflow>
<dataflow id="9002" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2266">
</dataflow>
<dataflow id="9003" from="r_V_168" to="specfucore_ln1319" fromId="2265" toId="2266">
</dataflow>
<dataflow id="9004" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2266">
</dataflow>
<dataflow id="9005" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2266">
</dataflow>
<dataflow id="9006" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2266">
</dataflow>
<dataflow id="9007" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_206" fromId="4129" toId="2267">
</dataflow>
<dataflow id="9008" from="r_V_168" to="p_Result_206" fromId="2265" toId="2267">
</dataflow>
<dataflow id="9009" from="StgValue_3825" to="p_Result_206" fromId="3825" toId="2267">
</dataflow>
<dataflow id="9010" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_117" fromId="4133" toId="2268">
</dataflow>
<dataflow id="9011" from="r_V_168" to="tp_V_117" fromId="2265" toId="2268">
</dataflow>
<dataflow id="9012" from="StgValue_4136" to="tp_V_117" fromId="4136" toId="2268">
</dataflow>
<dataflow id="9013" from="StgValue_4138" to="tp_V_117" fromId="4138" toId="2268">
</dataflow>
<dataflow id="9014" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_207" fromId="4129" toId="2269">
</dataflow>
<dataflow id="9015" from="r_V_168" to="p_Result_207" fromId="2265" toId="2269">
</dataflow>
<dataflow id="9016" from="StgValue_4138" to="p_Result_207" fromId="4138" toId="2269">
</dataflow>
<dataflow id="9017" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_348" fromId="4129" toId="2270">
</dataflow>
<dataflow id="9018" from="r_V_168" to="tmp_348" fromId="2265" toId="2270">
</dataflow>
<dataflow id="9019" from="StgValue_4145" to="tmp_348" fromId="4145" toId="2270">
</dataflow>
<dataflow id="9020" from="tmp_348" to="zext_ln423_39" fromId="2270" toId="2271">
</dataflow>
<dataflow id="9021" from="zext_ln423_39" to="tp_V_118" fromId="2271" toId="2272">
</dataflow>
<dataflow id="9022" from="tp_V_117" to="tp_V_118" fromId="2268" toId="2272">
</dataflow>
<dataflow id="9023" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_208" fromId="4150" toId="2273">
</dataflow>
<dataflow id="9024" from="tp_V_118" to="p_Result_208" fromId="2272" toId="2273">
</dataflow>
<dataflow id="9025" from="StgValue_4153" to="p_Result_208" fromId="4153" toId="2273">
</dataflow>
<dataflow id="9026" from="p_Result_208" to="xor_ln942_78" fromId="2273" toId="2274">
</dataflow>
<dataflow id="9027" from="StgValue_4156" to="xor_ln942_78" fromId="4156" toId="2274">
</dataflow>
<dataflow id="9028" from="p_Result_207" to="carry_79" fromId="2269" toId="2275">
</dataflow>
<dataflow id="9029" from="xor_ln942_78" to="carry_79" fromId="2274" toId="2275">
</dataflow>
<dataflow id="9030" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_298" fromId="4160" toId="2276">
</dataflow>
<dataflow id="9031" from="r_V_168" to="tmp_298" fromId="2265" toId="2276">
</dataflow>
<dataflow id="9032" from="StgValue_4163" to="tmp_298" fromId="4163" toId="2276">
</dataflow>
<dataflow id="9033" from="StgValue_3825" to="tmp_298" fromId="3825" toId="2276">
</dataflow>
<dataflow id="9034" from="tmp_298" to="Range2_all_ones_39" fromId="2276" toId="2277">
</dataflow>
<dataflow id="9035" from="StgValue_4167" to="Range2_all_ones_39" fromId="4167" toId="2277">
</dataflow>
<dataflow id="9036" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_300" fromId="4169" toId="2278">
</dataflow>
<dataflow id="9037" from="r_V_168" to="tmp_300" fromId="2265" toId="2278">
</dataflow>
<dataflow id="9038" from="StgValue_4172" to="tmp_300" fromId="4172" toId="2278">
</dataflow>
<dataflow id="9039" from="StgValue_3825" to="tmp_300" fromId="3825" toId="2278">
</dataflow>
<dataflow id="9040" from="tmp_300" to="Range1_all_ones_78" fromId="2278" toId="2279">
</dataflow>
<dataflow id="9041" from="StgValue_4176" to="Range1_all_ones_78" fromId="4176" toId="2279">
</dataflow>
<dataflow id="9042" from="tmp_300" to="Range1_all_zeros_39" fromId="2278" toId="2280">
</dataflow>
<dataflow id="9043" from="StgValue_4179" to="Range1_all_zeros_39" fromId="4179" toId="2280">
</dataflow>
<dataflow id="9044" from="carry_79" to="deleted_zeros_39" fromId="2275" toId="2281">
</dataflow>
<dataflow id="9045" from="Range1_all_ones_78" to="deleted_zeros_39" fromId="2279" toId="2281">
</dataflow>
<dataflow id="9046" from="Range1_all_zeros_39" to="deleted_zeros_39" fromId="2280" toId="2281">
</dataflow>
<dataflow id="9047" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_350" fromId="4129" toId="2282">
</dataflow>
<dataflow id="9048" from="r_V_168" to="tmp_350" fromId="2265" toId="2282">
</dataflow>
<dataflow id="9049" from="StgValue_4172" to="tmp_350" fromId="4172" toId="2282">
</dataflow>
<dataflow id="9050" from="tmp_350" to="xor_ln936_39" fromId="2282" toId="2283">
</dataflow>
<dataflow id="9051" from="StgValue_4156" to="xor_ln936_39" fromId="4156" toId="2283">
</dataflow>
<dataflow id="9052" from="Range2_all_ones_39" to="and_ln936_39" fromId="2277" toId="2284">
</dataflow>
<dataflow id="9053" from="xor_ln936_39" to="and_ln936_39" fromId="2283" toId="2284">
</dataflow>
<dataflow id="9054" from="carry_79" to="deleted_ones_78" fromId="2275" toId="2285">
</dataflow>
<dataflow id="9055" from="and_ln936_39" to="deleted_ones_78" fromId="2284" toId="2285">
</dataflow>
<dataflow id="9056" from="Range1_all_ones_78" to="deleted_ones_78" fromId="2279" toId="2285">
</dataflow>
<dataflow id="9057" from="carry_79" to="and_ln937_39" fromId="2275" toId="2286">
</dataflow>
<dataflow id="9058" from="Range1_all_ones_78" to="and_ln937_39" fromId="2279" toId="2286">
</dataflow>
<dataflow id="9059" from="deleted_zeros_39" to="xor_ln941_118" fromId="2281" toId="2287">
</dataflow>
<dataflow id="9060" from="StgValue_4156" to="xor_ln941_118" fromId="4156" toId="2287">
</dataflow>
<dataflow id="9061" from="p_Result_208" to="or_ln941_39" fromId="2273" toId="2288">
</dataflow>
<dataflow id="9062" from="xor_ln941_118" to="or_ln941_39" fromId="2287" toId="2288">
</dataflow>
<dataflow id="9063" from="p_Result_206" to="xor_ln941_119" fromId="2267" toId="2289">
</dataflow>
<dataflow id="9064" from="StgValue_4156" to="xor_ln941_119" fromId="4156" toId="2289">
</dataflow>
<dataflow id="9065" from="or_ln941_39" to="overflow_79" fromId="2288" toId="2290">
</dataflow>
<dataflow id="9066" from="xor_ln941_119" to="overflow_79" fromId="2289" toId="2290">
</dataflow>
<dataflow id="9067" from="deleted_ones_78" to="xor_ln942_79" fromId="2285" toId="2291">
</dataflow>
<dataflow id="9068" from="StgValue_4156" to="xor_ln942_79" fromId="4156" toId="2291">
</dataflow>
<dataflow id="9069" from="xor_ln942_78" to="or_ln942_39" fromId="2274" toId="2292">
</dataflow>
<dataflow id="9070" from="xor_ln942_79" to="or_ln942_39" fromId="2291" toId="2292">
</dataflow>
<dataflow id="9071" from="and_ln937_39" to="xor_ln942_167" fromId="2286" toId="2293">
</dataflow>
<dataflow id="9072" from="or_ln942_39" to="xor_ln942_167" fromId="2292" toId="2293">
</dataflow>
<dataflow id="9073" from="xor_ln942_167" to="underflow_39" fromId="2293" toId="2294">
</dataflow>
<dataflow id="9074" from="p_Result_206" to="underflow_39" fromId="2267" toId="2294">
</dataflow>
<dataflow id="9075" from="overflow_79" to="or_ln392_39" fromId="2290" toId="2295">
</dataflow>
<dataflow id="9076" from="underflow_39" to="or_ln392_39" fromId="2294" toId="2295">
</dataflow>
<dataflow id="9077" from="sext_ln1319_40" to="r_V_169" fromId="2105" toId="2296">
</dataflow>
<dataflow id="9078" from="sext_ln1317_40" to="r_V_169" fromId="2104" toId="2296">
</dataflow>
<dataflow id="9079" from="sext_ln1319_41" to="r_V_170" fromId="2108" toId="2297">
</dataflow>
<dataflow id="9080" from="sext_ln1317_41" to="r_V_170" fromId="2107" toId="2297">
</dataflow>
<dataflow id="9081" from="sext_ln1319_42" to="r_V_171" fromId="2203" toId="2298">
</dataflow>
<dataflow id="9082" from="sext_ln1317_42" to="r_V_171" fromId="2202" toId="2298">
</dataflow>
<dataflow id="9083" from="sext_ln1319_43" to="r_V_172" fromId="2206" toId="2299">
</dataflow>
<dataflow id="9084" from="sext_ln1317_43" to="r_V_172" fromId="2205" toId="2299">
</dataflow>
<dataflow id="9085" from="di_V_44" to="sext_ln1317_44" fromId="559" toId="2300">
</dataflow>
<dataflow id="9086" from="wi_V_44" to="sext_ln1319_44" fromId="561" toId="2301">
</dataflow>
<dataflow id="9087" from="sext_ln1319_44" to="r_V_173" fromId="2301" toId="2302">
</dataflow>
<dataflow id="9088" from="sext_ln1317_44" to="r_V_173" fromId="2300" toId="2302">
</dataflow>
<dataflow id="9089" from="di_V_45" to="sext_ln1317_45" fromId="562" toId="2303">
</dataflow>
<dataflow id="9090" from="wi_V_45" to="sext_ln1319_45" fromId="563" toId="2304">
</dataflow>
<dataflow id="9091" from="sext_ln1319_45" to="r_V_174" fromId="2304" toId="2305">
</dataflow>
<dataflow id="9092" from="sext_ln1317_45" to="r_V_174" fromId="2303" toId="2305">
</dataflow>
<dataflow id="9093" from="overflow_77" to="select_ln392_115" fromId="2259" toId="2306">
</dataflow>
<dataflow id="9094" from="StgValue_4401" to="select_ln392_115" fromId="4401" toId="2306">
</dataflow>
<dataflow id="9095" from="StgValue_4403" to="select_ln392_115" fromId="4403" toId="2306">
</dataflow>
<dataflow id="9096" from="or_ln392_38" to="tp_V_116" fromId="2264" toId="2307">
</dataflow>
<dataflow id="9097" from="select_ln392_115" to="tp_V_116" fromId="2306" toId="2307">
</dataflow>
<dataflow id="9098" from="tp_V_115" to="tp_V_116" fromId="2241" toId="2307">
</dataflow>
<dataflow id="9099" from="sum_V_76" to="sext_ln859_76" fromId="2233" toId="2308">
</dataflow>
<dataflow id="9100" from="tp_V_116" to="sext_ln859_77" fromId="2307" toId="2309">
</dataflow>
<dataflow id="9101" from="sext_ln859_77" to="ret_V_38" fromId="2309" toId="2310">
</dataflow>
<dataflow id="9102" from="sext_ln859_76" to="ret_V_38" fromId="2308" toId="2310">
</dataflow>
<dataflow id="9103" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_204" fromId="4412" toId="2311">
</dataflow>
<dataflow id="9104" from="ret_V_38" to="p_Result_204" fromId="2310" toId="2311">
</dataflow>
<dataflow id="9105" from="StgValue_3823" to="p_Result_204" fromId="3823" toId="2311">
</dataflow>
<dataflow id="9106" from="tp_V_116" to="sum_V_77" fromId="2307" toId="2312">
</dataflow>
<dataflow id="9107" from="sum_V_76" to="sum_V_77" fromId="2233" toId="2312">
</dataflow>
<dataflow id="9108" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_205" fromId="4150" toId="2313">
</dataflow>
<dataflow id="9109" from="sum_V_77" to="p_Result_205" fromId="2312" toId="2313">
</dataflow>
<dataflow id="9110" from="StgValue_4153" to="p_Result_205" fromId="4153" toId="2313">
</dataflow>
<dataflow id="9111" from="p_Result_204" to="xor_ln941_117" fromId="2311" toId="2314">
</dataflow>
<dataflow id="9112" from="StgValue_4156" to="xor_ln941_117" fromId="4156" toId="2314">
</dataflow>
<dataflow id="9113" from="p_Result_205" to="overflow_78" fromId="2313" toId="2315">
</dataflow>
<dataflow id="9114" from="xor_ln941_117" to="overflow_78" fromId="2314" toId="2315">
</dataflow>
<dataflow id="9115" from="p_Result_204" to="xor_ln348_39" fromId="2311" toId="2316">
</dataflow>
<dataflow id="9116" from="p_Result_205" to="xor_ln348_39" fromId="2313" toId="2316">
</dataflow>
<dataflow id="9117" from="overflow_78" to="select_ln392_117" fromId="2315" toId="2317">
</dataflow>
<dataflow id="9118" from="StgValue_4401" to="select_ln392_117" fromId="4401" toId="2317">
</dataflow>
<dataflow id="9119" from="StgValue_4403" to="select_ln392_117" fromId="4403" toId="2317">
</dataflow>
<dataflow id="9120" from="xor_ln348_39" to="sum_V_78" fromId="2316" toId="2318">
</dataflow>
<dataflow id="9121" from="select_ln392_117" to="sum_V_78" fromId="2317" toId="2318">
</dataflow>
<dataflow id="9122" from="sum_V_77" to="sum_V_78" fromId="2312" toId="2318">
</dataflow>
<dataflow id="9123" from="overflow_79" to="select_ln392_118" fromId="2290" toId="2319">
</dataflow>
<dataflow id="9124" from="StgValue_4401" to="select_ln392_118" fromId="4401" toId="2319">
</dataflow>
<dataflow id="9125" from="StgValue_4403" to="select_ln392_118" fromId="4403" toId="2319">
</dataflow>
<dataflow id="9126" from="or_ln392_39" to="tp_V_119" fromId="2295" toId="2320">
</dataflow>
<dataflow id="9127" from="select_ln392_118" to="tp_V_119" fromId="2319" toId="2320">
</dataflow>
<dataflow id="9128" from="tp_V_118" to="tp_V_119" fromId="2272" toId="2320">
</dataflow>
<dataflow id="9129" from="sum_V_78" to="sext_ln859_78" fromId="2318" toId="2321">
</dataflow>
<dataflow id="9130" from="tp_V_119" to="sext_ln859_79" fromId="2320" toId="2322">
</dataflow>
<dataflow id="9131" from="sext_ln859_79" to="ret_V_39" fromId="2322" toId="2323">
</dataflow>
<dataflow id="9132" from="sext_ln859_78" to="ret_V_39" fromId="2321" toId="2323">
</dataflow>
<dataflow id="9133" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_209" fromId="4412" toId="2324">
</dataflow>
<dataflow id="9134" from="ret_V_39" to="p_Result_209" fromId="2323" toId="2324">
</dataflow>
<dataflow id="9135" from="StgValue_3823" to="p_Result_209" fromId="3823" toId="2324">
</dataflow>
<dataflow id="9136" from="tp_V_119" to="sum_V_79" fromId="2320" toId="2325">
</dataflow>
<dataflow id="9137" from="sum_V_78" to="sum_V_79" fromId="2318" toId="2325">
</dataflow>
<dataflow id="9138" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_210" fromId="4150" toId="2326">
</dataflow>
<dataflow id="9139" from="sum_V_79" to="p_Result_210" fromId="2325" toId="2326">
</dataflow>
<dataflow id="9140" from="StgValue_4153" to="p_Result_210" fromId="4153" toId="2326">
</dataflow>
<dataflow id="9141" from="p_Result_209" to="xor_ln941_120" fromId="2324" toId="2327">
</dataflow>
<dataflow id="9142" from="StgValue_4156" to="xor_ln941_120" fromId="4156" toId="2327">
</dataflow>
<dataflow id="9143" from="p_Result_210" to="overflow_80" fromId="2326" toId="2328">
</dataflow>
<dataflow id="9144" from="xor_ln941_120" to="overflow_80" fromId="2327" toId="2328">
</dataflow>
<dataflow id="9145" from="p_Result_209" to="xor_ln348_40" fromId="2324" toId="2329">
</dataflow>
<dataflow id="9146" from="p_Result_210" to="xor_ln348_40" fromId="2326" toId="2329">
</dataflow>
<dataflow id="9147" from="overflow_80" to="select_ln392_120" fromId="2328" toId="2330">
</dataflow>
<dataflow id="9148" from="StgValue_4401" to="select_ln392_120" fromId="4401" toId="2330">
</dataflow>
<dataflow id="9149" from="StgValue_4403" to="select_ln392_120" fromId="4403" toId="2330">
</dataflow>
<dataflow id="9150" from="xor_ln348_40" to="sum_V_80" fromId="2329" toId="2331">
</dataflow>
<dataflow id="9151" from="select_ln392_120" to="sum_V_80" fromId="2330" toId="2331">
</dataflow>
<dataflow id="9152" from="sum_V_79" to="sum_V_80" fromId="2325" toId="2331">
</dataflow>
<dataflow id="9153" from="sext_ln1319_40" to="r_V_169" fromId="2105" toId="2332">
</dataflow>
<dataflow id="9154" from="sext_ln1317_40" to="r_V_169" fromId="2104" toId="2332">
</dataflow>
<dataflow id="9155" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2333">
</dataflow>
<dataflow id="9156" from="r_V_169" to="specfucore_ln1319" fromId="2332" toId="2333">
</dataflow>
<dataflow id="9157" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2333">
</dataflow>
<dataflow id="9158" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2333">
</dataflow>
<dataflow id="9159" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2333">
</dataflow>
<dataflow id="9160" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_211" fromId="4129" toId="2334">
</dataflow>
<dataflow id="9161" from="r_V_169" to="p_Result_211" fromId="2332" toId="2334">
</dataflow>
<dataflow id="9162" from="StgValue_3825" to="p_Result_211" fromId="3825" toId="2334">
</dataflow>
<dataflow id="9163" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_120" fromId="4133" toId="2335">
</dataflow>
<dataflow id="9164" from="r_V_169" to="tp_V_120" fromId="2332" toId="2335">
</dataflow>
<dataflow id="9165" from="StgValue_4136" to="tp_V_120" fromId="4136" toId="2335">
</dataflow>
<dataflow id="9166" from="StgValue_4138" to="tp_V_120" fromId="4138" toId="2335">
</dataflow>
<dataflow id="9167" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_212" fromId="4129" toId="2336">
</dataflow>
<dataflow id="9168" from="r_V_169" to="p_Result_212" fromId="2332" toId="2336">
</dataflow>
<dataflow id="9169" from="StgValue_4138" to="p_Result_212" fromId="4138" toId="2336">
</dataflow>
<dataflow id="9170" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_355" fromId="4129" toId="2337">
</dataflow>
<dataflow id="9171" from="r_V_169" to="tmp_355" fromId="2332" toId="2337">
</dataflow>
<dataflow id="9172" from="StgValue_4145" to="tmp_355" fromId="4145" toId="2337">
</dataflow>
<dataflow id="9173" from="tmp_355" to="zext_ln423_40" fromId="2337" toId="2338">
</dataflow>
<dataflow id="9174" from="zext_ln423_40" to="tp_V_121" fromId="2338" toId="2339">
</dataflow>
<dataflow id="9175" from="tp_V_120" to="tp_V_121" fromId="2335" toId="2339">
</dataflow>
<dataflow id="9176" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_213" fromId="4150" toId="2340">
</dataflow>
<dataflow id="9177" from="tp_V_121" to="p_Result_213" fromId="2339" toId="2340">
</dataflow>
<dataflow id="9178" from="StgValue_4153" to="p_Result_213" fromId="4153" toId="2340">
</dataflow>
<dataflow id="9179" from="p_Result_213" to="xor_ln942_80" fromId="2340" toId="2341">
</dataflow>
<dataflow id="9180" from="StgValue_4156" to="xor_ln942_80" fromId="4156" toId="2341">
</dataflow>
<dataflow id="9181" from="p_Result_212" to="carry_81" fromId="2336" toId="2342">
</dataflow>
<dataflow id="9182" from="xor_ln942_80" to="carry_81" fromId="2341" toId="2342">
</dataflow>
<dataflow id="9183" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_302" fromId="4160" toId="2343">
</dataflow>
<dataflow id="9184" from="r_V_169" to="tmp_302" fromId="2332" toId="2343">
</dataflow>
<dataflow id="9185" from="StgValue_4163" to="tmp_302" fromId="4163" toId="2343">
</dataflow>
<dataflow id="9186" from="StgValue_3825" to="tmp_302" fromId="3825" toId="2343">
</dataflow>
<dataflow id="9187" from="tmp_302" to="Range2_all_ones_40" fromId="2343" toId="2344">
</dataflow>
<dataflow id="9188" from="StgValue_4167" to="Range2_all_ones_40" fromId="4167" toId="2344">
</dataflow>
<dataflow id="9189" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_303" fromId="4169" toId="2345">
</dataflow>
<dataflow id="9190" from="r_V_169" to="tmp_303" fromId="2332" toId="2345">
</dataflow>
<dataflow id="9191" from="StgValue_4172" to="tmp_303" fromId="4172" toId="2345">
</dataflow>
<dataflow id="9192" from="StgValue_3825" to="tmp_303" fromId="3825" toId="2345">
</dataflow>
<dataflow id="9193" from="tmp_303" to="Range1_all_ones_80" fromId="2345" toId="2346">
</dataflow>
<dataflow id="9194" from="StgValue_4176" to="Range1_all_ones_80" fromId="4176" toId="2346">
</dataflow>
<dataflow id="9195" from="tmp_303" to="Range1_all_zeros_40" fromId="2345" toId="2347">
</dataflow>
<dataflow id="9196" from="StgValue_4179" to="Range1_all_zeros_40" fromId="4179" toId="2347">
</dataflow>
<dataflow id="9197" from="carry_81" to="deleted_zeros_40" fromId="2342" toId="2348">
</dataflow>
<dataflow id="9198" from="Range1_all_ones_80" to="deleted_zeros_40" fromId="2346" toId="2348">
</dataflow>
<dataflow id="9199" from="Range1_all_zeros_40" to="deleted_zeros_40" fromId="2347" toId="2348">
</dataflow>
<dataflow id="9200" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_357" fromId="4129" toId="2349">
</dataflow>
<dataflow id="9201" from="r_V_169" to="tmp_357" fromId="2332" toId="2349">
</dataflow>
<dataflow id="9202" from="StgValue_4172" to="tmp_357" fromId="4172" toId="2349">
</dataflow>
<dataflow id="9203" from="tmp_357" to="xor_ln936_40" fromId="2349" toId="2350">
</dataflow>
<dataflow id="9204" from="StgValue_4156" to="xor_ln936_40" fromId="4156" toId="2350">
</dataflow>
<dataflow id="9205" from="Range2_all_ones_40" to="and_ln936_40" fromId="2344" toId="2351">
</dataflow>
<dataflow id="9206" from="xor_ln936_40" to="and_ln936_40" fromId="2350" toId="2351">
</dataflow>
<dataflow id="9207" from="carry_81" to="deleted_ones_80" fromId="2342" toId="2352">
</dataflow>
<dataflow id="9208" from="and_ln936_40" to="deleted_ones_80" fromId="2351" toId="2352">
</dataflow>
<dataflow id="9209" from="Range1_all_ones_80" to="deleted_ones_80" fromId="2346" toId="2352">
</dataflow>
<dataflow id="9210" from="carry_81" to="and_ln937_40" fromId="2342" toId="2353">
</dataflow>
<dataflow id="9211" from="Range1_all_ones_80" to="and_ln937_40" fromId="2346" toId="2353">
</dataflow>
<dataflow id="9212" from="deleted_zeros_40" to="xor_ln941_121" fromId="2348" toId="2354">
</dataflow>
<dataflow id="9213" from="StgValue_4156" to="xor_ln941_121" fromId="4156" toId="2354">
</dataflow>
<dataflow id="9214" from="p_Result_213" to="or_ln941_40" fromId="2340" toId="2355">
</dataflow>
<dataflow id="9215" from="xor_ln941_121" to="or_ln941_40" fromId="2354" toId="2355">
</dataflow>
<dataflow id="9216" from="p_Result_211" to="xor_ln941_122" fromId="2334" toId="2356">
</dataflow>
<dataflow id="9217" from="StgValue_4156" to="xor_ln941_122" fromId="4156" toId="2356">
</dataflow>
<dataflow id="9218" from="or_ln941_40" to="overflow_81" fromId="2355" toId="2357">
</dataflow>
<dataflow id="9219" from="xor_ln941_122" to="overflow_81" fromId="2356" toId="2357">
</dataflow>
<dataflow id="9220" from="deleted_ones_80" to="xor_ln942_81" fromId="2352" toId="2358">
</dataflow>
<dataflow id="9221" from="StgValue_4156" to="xor_ln942_81" fromId="4156" toId="2358">
</dataflow>
<dataflow id="9222" from="xor_ln942_80" to="or_ln942_40" fromId="2341" toId="2359">
</dataflow>
<dataflow id="9223" from="xor_ln942_81" to="or_ln942_40" fromId="2358" toId="2359">
</dataflow>
<dataflow id="9224" from="and_ln937_40" to="xor_ln942_168" fromId="2353" toId="2360">
</dataflow>
<dataflow id="9225" from="or_ln942_40" to="xor_ln942_168" fromId="2359" toId="2360">
</dataflow>
<dataflow id="9226" from="xor_ln942_168" to="underflow_40" fromId="2360" toId="2361">
</dataflow>
<dataflow id="9227" from="p_Result_211" to="underflow_40" fromId="2334" toId="2361">
</dataflow>
<dataflow id="9228" from="overflow_81" to="or_ln392_40" fromId="2357" toId="2362">
</dataflow>
<dataflow id="9229" from="underflow_40" to="or_ln392_40" fromId="2361" toId="2362">
</dataflow>
<dataflow id="9230" from="sext_ln1319_41" to="r_V_170" fromId="2108" toId="2363">
</dataflow>
<dataflow id="9231" from="sext_ln1317_41" to="r_V_170" fromId="2107" toId="2363">
</dataflow>
<dataflow id="9232" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2364">
</dataflow>
<dataflow id="9233" from="r_V_170" to="specfucore_ln1319" fromId="2363" toId="2364">
</dataflow>
<dataflow id="9234" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2364">
</dataflow>
<dataflow id="9235" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2364">
</dataflow>
<dataflow id="9236" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2364">
</dataflow>
<dataflow id="9237" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_216" fromId="4129" toId="2365">
</dataflow>
<dataflow id="9238" from="r_V_170" to="p_Result_216" fromId="2363" toId="2365">
</dataflow>
<dataflow id="9239" from="StgValue_3825" to="p_Result_216" fromId="3825" toId="2365">
</dataflow>
<dataflow id="9240" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_123" fromId="4133" toId="2366">
</dataflow>
<dataflow id="9241" from="r_V_170" to="tp_V_123" fromId="2363" toId="2366">
</dataflow>
<dataflow id="9242" from="StgValue_4136" to="tp_V_123" fromId="4136" toId="2366">
</dataflow>
<dataflow id="9243" from="StgValue_4138" to="tp_V_123" fromId="4138" toId="2366">
</dataflow>
<dataflow id="9244" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_217" fromId="4129" toId="2367">
</dataflow>
<dataflow id="9245" from="r_V_170" to="p_Result_217" fromId="2363" toId="2367">
</dataflow>
<dataflow id="9246" from="StgValue_4138" to="p_Result_217" fromId="4138" toId="2367">
</dataflow>
<dataflow id="9247" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_362" fromId="4129" toId="2368">
</dataflow>
<dataflow id="9248" from="r_V_170" to="tmp_362" fromId="2363" toId="2368">
</dataflow>
<dataflow id="9249" from="StgValue_4145" to="tmp_362" fromId="4145" toId="2368">
</dataflow>
<dataflow id="9250" from="tmp_362" to="zext_ln423_41" fromId="2368" toId="2369">
</dataflow>
<dataflow id="9251" from="zext_ln423_41" to="tp_V_124" fromId="2369" toId="2370">
</dataflow>
<dataflow id="9252" from="tp_V_123" to="tp_V_124" fromId="2366" toId="2370">
</dataflow>
<dataflow id="9253" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_218" fromId="4150" toId="2371">
</dataflow>
<dataflow id="9254" from="tp_V_124" to="p_Result_218" fromId="2370" toId="2371">
</dataflow>
<dataflow id="9255" from="StgValue_4153" to="p_Result_218" fromId="4153" toId="2371">
</dataflow>
<dataflow id="9256" from="p_Result_218" to="xor_ln942_82" fromId="2371" toId="2372">
</dataflow>
<dataflow id="9257" from="StgValue_4156" to="xor_ln942_82" fromId="4156" toId="2372">
</dataflow>
<dataflow id="9258" from="p_Result_217" to="carry_83" fromId="2367" toId="2373">
</dataflow>
<dataflow id="9259" from="xor_ln942_82" to="carry_83" fromId="2372" toId="2373">
</dataflow>
<dataflow id="9260" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_304" fromId="4160" toId="2374">
</dataflow>
<dataflow id="9261" from="r_V_170" to="tmp_304" fromId="2363" toId="2374">
</dataflow>
<dataflow id="9262" from="StgValue_4163" to="tmp_304" fromId="4163" toId="2374">
</dataflow>
<dataflow id="9263" from="StgValue_3825" to="tmp_304" fromId="3825" toId="2374">
</dataflow>
<dataflow id="9264" from="tmp_304" to="Range2_all_ones_41" fromId="2374" toId="2375">
</dataflow>
<dataflow id="9265" from="StgValue_4167" to="Range2_all_ones_41" fromId="4167" toId="2375">
</dataflow>
<dataflow id="9266" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_305" fromId="4169" toId="2376">
</dataflow>
<dataflow id="9267" from="r_V_170" to="tmp_305" fromId="2363" toId="2376">
</dataflow>
<dataflow id="9268" from="StgValue_4172" to="tmp_305" fromId="4172" toId="2376">
</dataflow>
<dataflow id="9269" from="StgValue_3825" to="tmp_305" fromId="3825" toId="2376">
</dataflow>
<dataflow id="9270" from="tmp_305" to="Range1_all_ones_82" fromId="2376" toId="2377">
</dataflow>
<dataflow id="9271" from="StgValue_4176" to="Range1_all_ones_82" fromId="4176" toId="2377">
</dataflow>
<dataflow id="9272" from="tmp_305" to="Range1_all_zeros_41" fromId="2376" toId="2378">
</dataflow>
<dataflow id="9273" from="StgValue_4179" to="Range1_all_zeros_41" fromId="4179" toId="2378">
</dataflow>
<dataflow id="9274" from="carry_83" to="deleted_zeros_41" fromId="2373" toId="2379">
</dataflow>
<dataflow id="9275" from="Range1_all_ones_82" to="deleted_zeros_41" fromId="2377" toId="2379">
</dataflow>
<dataflow id="9276" from="Range1_all_zeros_41" to="deleted_zeros_41" fromId="2378" toId="2379">
</dataflow>
<dataflow id="9277" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_364" fromId="4129" toId="2380">
</dataflow>
<dataflow id="9278" from="r_V_170" to="tmp_364" fromId="2363" toId="2380">
</dataflow>
<dataflow id="9279" from="StgValue_4172" to="tmp_364" fromId="4172" toId="2380">
</dataflow>
<dataflow id="9280" from="tmp_364" to="xor_ln936_41" fromId="2380" toId="2381">
</dataflow>
<dataflow id="9281" from="StgValue_4156" to="xor_ln936_41" fromId="4156" toId="2381">
</dataflow>
<dataflow id="9282" from="Range2_all_ones_41" to="and_ln936_41" fromId="2375" toId="2382">
</dataflow>
<dataflow id="9283" from="xor_ln936_41" to="and_ln936_41" fromId="2381" toId="2382">
</dataflow>
<dataflow id="9284" from="carry_83" to="deleted_ones_82" fromId="2373" toId="2383">
</dataflow>
<dataflow id="9285" from="and_ln936_41" to="deleted_ones_82" fromId="2382" toId="2383">
</dataflow>
<dataflow id="9286" from="Range1_all_ones_82" to="deleted_ones_82" fromId="2377" toId="2383">
</dataflow>
<dataflow id="9287" from="carry_83" to="and_ln937_41" fromId="2373" toId="2384">
</dataflow>
<dataflow id="9288" from="Range1_all_ones_82" to="and_ln937_41" fromId="2377" toId="2384">
</dataflow>
<dataflow id="9289" from="deleted_zeros_41" to="xor_ln941_124" fromId="2379" toId="2385">
</dataflow>
<dataflow id="9290" from="StgValue_4156" to="xor_ln941_124" fromId="4156" toId="2385">
</dataflow>
<dataflow id="9291" from="p_Result_218" to="or_ln941_41" fromId="2371" toId="2386">
</dataflow>
<dataflow id="9292" from="xor_ln941_124" to="or_ln941_41" fromId="2385" toId="2386">
</dataflow>
<dataflow id="9293" from="p_Result_216" to="xor_ln941_125" fromId="2365" toId="2387">
</dataflow>
<dataflow id="9294" from="StgValue_4156" to="xor_ln941_125" fromId="4156" toId="2387">
</dataflow>
<dataflow id="9295" from="or_ln941_41" to="overflow_83" fromId="2386" toId="2388">
</dataflow>
<dataflow id="9296" from="xor_ln941_125" to="overflow_83" fromId="2387" toId="2388">
</dataflow>
<dataflow id="9297" from="deleted_ones_82" to="xor_ln942_83" fromId="2383" toId="2389">
</dataflow>
<dataflow id="9298" from="StgValue_4156" to="xor_ln942_83" fromId="4156" toId="2389">
</dataflow>
<dataflow id="9299" from="xor_ln942_82" to="or_ln942_41" fromId="2372" toId="2390">
</dataflow>
<dataflow id="9300" from="xor_ln942_83" to="or_ln942_41" fromId="2389" toId="2390">
</dataflow>
<dataflow id="9301" from="and_ln937_41" to="xor_ln942_169" fromId="2384" toId="2391">
</dataflow>
<dataflow id="9302" from="or_ln942_41" to="xor_ln942_169" fromId="2390" toId="2391">
</dataflow>
<dataflow id="9303" from="xor_ln942_169" to="underflow_41" fromId="2391" toId="2392">
</dataflow>
<dataflow id="9304" from="p_Result_216" to="underflow_41" fromId="2365" toId="2392">
</dataflow>
<dataflow id="9305" from="overflow_83" to="or_ln392_41" fromId="2388" toId="2393">
</dataflow>
<dataflow id="9306" from="underflow_41" to="or_ln392_41" fromId="2392" toId="2393">
</dataflow>
<dataflow id="9307" from="sext_ln1319_42" to="r_V_171" fromId="2203" toId="2394">
</dataflow>
<dataflow id="9308" from="sext_ln1317_42" to="r_V_171" fromId="2202" toId="2394">
</dataflow>
<dataflow id="9309" from="sext_ln1319_43" to="r_V_172" fromId="2206" toId="2395">
</dataflow>
<dataflow id="9310" from="sext_ln1317_43" to="r_V_172" fromId="2205" toId="2395">
</dataflow>
<dataflow id="9311" from="sext_ln1319_44" to="r_V_173" fromId="2301" toId="2396">
</dataflow>
<dataflow id="9312" from="sext_ln1317_44" to="r_V_173" fromId="2300" toId="2396">
</dataflow>
<dataflow id="9313" from="sext_ln1319_45" to="r_V_174" fromId="2304" toId="2397">
</dataflow>
<dataflow id="9314" from="sext_ln1317_45" to="r_V_174" fromId="2303" toId="2397">
</dataflow>
<dataflow id="9315" from="di_V_46" to="sext_ln1317_46" fromId="564" toId="2398">
</dataflow>
<dataflow id="9316" from="wi_V_46" to="sext_ln1319_46" fromId="565" toId="2399">
</dataflow>
<dataflow id="9317" from="sext_ln1319_46" to="r_V_175" fromId="2399" toId="2400">
</dataflow>
<dataflow id="9318" from="sext_ln1317_46" to="r_V_175" fromId="2398" toId="2400">
</dataflow>
<dataflow id="9319" from="di_V_47" to="sext_ln1317_47" fromId="566" toId="2401">
</dataflow>
<dataflow id="9320" from="wi_V_47" to="sext_ln1319_47" fromId="567" toId="2402">
</dataflow>
<dataflow id="9321" from="sext_ln1319_47" to="r_V_176" fromId="2402" toId="2403">
</dataflow>
<dataflow id="9322" from="sext_ln1317_47" to="r_V_176" fromId="2401" toId="2403">
</dataflow>
<dataflow id="9323" from="overflow_81" to="select_ln392_121" fromId="2357" toId="2404">
</dataflow>
<dataflow id="9324" from="StgValue_4401" to="select_ln392_121" fromId="4401" toId="2404">
</dataflow>
<dataflow id="9325" from="StgValue_4403" to="select_ln392_121" fromId="4403" toId="2404">
</dataflow>
<dataflow id="9326" from="or_ln392_40" to="tp_V_122" fromId="2362" toId="2405">
</dataflow>
<dataflow id="9327" from="select_ln392_121" to="tp_V_122" fromId="2404" toId="2405">
</dataflow>
<dataflow id="9328" from="tp_V_121" to="tp_V_122" fromId="2339" toId="2405">
</dataflow>
<dataflow id="9329" from="sum_V_80" to="sext_ln859_80" fromId="2331" toId="2406">
</dataflow>
<dataflow id="9330" from="tp_V_122" to="sext_ln859_81" fromId="2405" toId="2407">
</dataflow>
<dataflow id="9331" from="sext_ln859_81" to="ret_V_40" fromId="2407" toId="2408">
</dataflow>
<dataflow id="9332" from="sext_ln859_80" to="ret_V_40" fromId="2406" toId="2408">
</dataflow>
<dataflow id="9333" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_214" fromId="4412" toId="2409">
</dataflow>
<dataflow id="9334" from="ret_V_40" to="p_Result_214" fromId="2408" toId="2409">
</dataflow>
<dataflow id="9335" from="StgValue_3823" to="p_Result_214" fromId="3823" toId="2409">
</dataflow>
<dataflow id="9336" from="tp_V_122" to="sum_V_81" fromId="2405" toId="2410">
</dataflow>
<dataflow id="9337" from="sum_V_80" to="sum_V_81" fromId="2331" toId="2410">
</dataflow>
<dataflow id="9338" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_215" fromId="4150" toId="2411">
</dataflow>
<dataflow id="9339" from="sum_V_81" to="p_Result_215" fromId="2410" toId="2411">
</dataflow>
<dataflow id="9340" from="StgValue_4153" to="p_Result_215" fromId="4153" toId="2411">
</dataflow>
<dataflow id="9341" from="p_Result_214" to="xor_ln941_123" fromId="2409" toId="2412">
</dataflow>
<dataflow id="9342" from="StgValue_4156" to="xor_ln941_123" fromId="4156" toId="2412">
</dataflow>
<dataflow id="9343" from="p_Result_215" to="overflow_82" fromId="2411" toId="2413">
</dataflow>
<dataflow id="9344" from="xor_ln941_123" to="overflow_82" fromId="2412" toId="2413">
</dataflow>
<dataflow id="9345" from="p_Result_214" to="xor_ln348_41" fromId="2409" toId="2414">
</dataflow>
<dataflow id="9346" from="p_Result_215" to="xor_ln348_41" fromId="2411" toId="2414">
</dataflow>
<dataflow id="9347" from="overflow_82" to="select_ln392_123" fromId="2413" toId="2415">
</dataflow>
<dataflow id="9348" from="StgValue_4401" to="select_ln392_123" fromId="4401" toId="2415">
</dataflow>
<dataflow id="9349" from="StgValue_4403" to="select_ln392_123" fromId="4403" toId="2415">
</dataflow>
<dataflow id="9350" from="xor_ln348_41" to="sum_V_82" fromId="2414" toId="2416">
</dataflow>
<dataflow id="9351" from="select_ln392_123" to="sum_V_82" fromId="2415" toId="2416">
</dataflow>
<dataflow id="9352" from="sum_V_81" to="sum_V_82" fromId="2410" toId="2416">
</dataflow>
<dataflow id="9353" from="overflow_83" to="select_ln392_124" fromId="2388" toId="2417">
</dataflow>
<dataflow id="9354" from="StgValue_4401" to="select_ln392_124" fromId="4401" toId="2417">
</dataflow>
<dataflow id="9355" from="StgValue_4403" to="select_ln392_124" fromId="4403" toId="2417">
</dataflow>
<dataflow id="9356" from="or_ln392_41" to="tp_V_125" fromId="2393" toId="2418">
</dataflow>
<dataflow id="9357" from="select_ln392_124" to="tp_V_125" fromId="2417" toId="2418">
</dataflow>
<dataflow id="9358" from="tp_V_124" to="tp_V_125" fromId="2370" toId="2418">
</dataflow>
<dataflow id="9359" from="sum_V_82" to="sext_ln859_82" fromId="2416" toId="2419">
</dataflow>
<dataflow id="9360" from="tp_V_125" to="sext_ln859_83" fromId="2418" toId="2420">
</dataflow>
<dataflow id="9361" from="sext_ln859_83" to="ret_V_41" fromId="2420" toId="2421">
</dataflow>
<dataflow id="9362" from="sext_ln859_82" to="ret_V_41" fromId="2419" toId="2421">
</dataflow>
<dataflow id="9363" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_219" fromId="4412" toId="2422">
</dataflow>
<dataflow id="9364" from="ret_V_41" to="p_Result_219" fromId="2421" toId="2422">
</dataflow>
<dataflow id="9365" from="StgValue_3823" to="p_Result_219" fromId="3823" toId="2422">
</dataflow>
<dataflow id="9366" from="tp_V_125" to="sum_V_83" fromId="2418" toId="2423">
</dataflow>
<dataflow id="9367" from="sum_V_82" to="sum_V_83" fromId="2416" toId="2423">
</dataflow>
<dataflow id="9368" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_220" fromId="4150" toId="2424">
</dataflow>
<dataflow id="9369" from="sum_V_83" to="p_Result_220" fromId="2423" toId="2424">
</dataflow>
<dataflow id="9370" from="StgValue_4153" to="p_Result_220" fromId="4153" toId="2424">
</dataflow>
<dataflow id="9371" from="p_Result_219" to="xor_ln941_126" fromId="2422" toId="2425">
</dataflow>
<dataflow id="9372" from="StgValue_4156" to="xor_ln941_126" fromId="4156" toId="2425">
</dataflow>
<dataflow id="9373" from="p_Result_220" to="overflow_84" fromId="2424" toId="2426">
</dataflow>
<dataflow id="9374" from="xor_ln941_126" to="overflow_84" fromId="2425" toId="2426">
</dataflow>
<dataflow id="9375" from="p_Result_219" to="xor_ln348_42" fromId="2422" toId="2427">
</dataflow>
<dataflow id="9376" from="p_Result_220" to="xor_ln348_42" fromId="2424" toId="2427">
</dataflow>
<dataflow id="9377" from="overflow_84" to="select_ln392_126" fromId="2426" toId="2428">
</dataflow>
<dataflow id="9378" from="StgValue_4401" to="select_ln392_126" fromId="4401" toId="2428">
</dataflow>
<dataflow id="9379" from="StgValue_4403" to="select_ln392_126" fromId="4403" toId="2428">
</dataflow>
<dataflow id="9380" from="xor_ln348_42" to="sum_V_84" fromId="2427" toId="2429">
</dataflow>
<dataflow id="9381" from="select_ln392_126" to="sum_V_84" fromId="2428" toId="2429">
</dataflow>
<dataflow id="9382" from="sum_V_83" to="sum_V_84" fromId="2423" toId="2429">
</dataflow>
<dataflow id="9383" from="sext_ln1319_42" to="r_V_171" fromId="2203" toId="2430">
</dataflow>
<dataflow id="9384" from="sext_ln1317_42" to="r_V_171" fromId="2202" toId="2430">
</dataflow>
<dataflow id="9385" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2431">
</dataflow>
<dataflow id="9386" from="r_V_171" to="specfucore_ln1319" fromId="2430" toId="2431">
</dataflow>
<dataflow id="9387" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2431">
</dataflow>
<dataflow id="9388" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2431">
</dataflow>
<dataflow id="9389" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2431">
</dataflow>
<dataflow id="9390" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_221" fromId="4129" toId="2432">
</dataflow>
<dataflow id="9391" from="r_V_171" to="p_Result_221" fromId="2430" toId="2432">
</dataflow>
<dataflow id="9392" from="StgValue_3825" to="p_Result_221" fromId="3825" toId="2432">
</dataflow>
<dataflow id="9393" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_126" fromId="4133" toId="2433">
</dataflow>
<dataflow id="9394" from="r_V_171" to="tp_V_126" fromId="2430" toId="2433">
</dataflow>
<dataflow id="9395" from="StgValue_4136" to="tp_V_126" fromId="4136" toId="2433">
</dataflow>
<dataflow id="9396" from="StgValue_4138" to="tp_V_126" fromId="4138" toId="2433">
</dataflow>
<dataflow id="9397" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_222" fromId="4129" toId="2434">
</dataflow>
<dataflow id="9398" from="r_V_171" to="p_Result_222" fromId="2430" toId="2434">
</dataflow>
<dataflow id="9399" from="StgValue_4138" to="p_Result_222" fromId="4138" toId="2434">
</dataflow>
<dataflow id="9400" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_369" fromId="4129" toId="2435">
</dataflow>
<dataflow id="9401" from="r_V_171" to="tmp_369" fromId="2430" toId="2435">
</dataflow>
<dataflow id="9402" from="StgValue_4145" to="tmp_369" fromId="4145" toId="2435">
</dataflow>
<dataflow id="9403" from="tmp_369" to="zext_ln423_42" fromId="2435" toId="2436">
</dataflow>
<dataflow id="9404" from="zext_ln423_42" to="tp_V_127" fromId="2436" toId="2437">
</dataflow>
<dataflow id="9405" from="tp_V_126" to="tp_V_127" fromId="2433" toId="2437">
</dataflow>
<dataflow id="9406" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_223" fromId="4150" toId="2438">
</dataflow>
<dataflow id="9407" from="tp_V_127" to="p_Result_223" fromId="2437" toId="2438">
</dataflow>
<dataflow id="9408" from="StgValue_4153" to="p_Result_223" fromId="4153" toId="2438">
</dataflow>
<dataflow id="9409" from="p_Result_223" to="xor_ln942_84" fromId="2438" toId="2439">
</dataflow>
<dataflow id="9410" from="StgValue_4156" to="xor_ln942_84" fromId="4156" toId="2439">
</dataflow>
<dataflow id="9411" from="p_Result_222" to="carry_85" fromId="2434" toId="2440">
</dataflow>
<dataflow id="9412" from="xor_ln942_84" to="carry_85" fromId="2439" toId="2440">
</dataflow>
<dataflow id="9413" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_307" fromId="4160" toId="2441">
</dataflow>
<dataflow id="9414" from="r_V_171" to="tmp_307" fromId="2430" toId="2441">
</dataflow>
<dataflow id="9415" from="StgValue_4163" to="tmp_307" fromId="4163" toId="2441">
</dataflow>
<dataflow id="9416" from="StgValue_3825" to="tmp_307" fromId="3825" toId="2441">
</dataflow>
<dataflow id="9417" from="tmp_307" to="Range2_all_ones_42" fromId="2441" toId="2442">
</dataflow>
<dataflow id="9418" from="StgValue_4167" to="Range2_all_ones_42" fromId="4167" toId="2442">
</dataflow>
<dataflow id="9419" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_309" fromId="4169" toId="2443">
</dataflow>
<dataflow id="9420" from="r_V_171" to="tmp_309" fromId="2430" toId="2443">
</dataflow>
<dataflow id="9421" from="StgValue_4172" to="tmp_309" fromId="4172" toId="2443">
</dataflow>
<dataflow id="9422" from="StgValue_3825" to="tmp_309" fromId="3825" toId="2443">
</dataflow>
<dataflow id="9423" from="tmp_309" to="Range1_all_ones_84" fromId="2443" toId="2444">
</dataflow>
<dataflow id="9424" from="StgValue_4176" to="Range1_all_ones_84" fromId="4176" toId="2444">
</dataflow>
<dataflow id="9425" from="tmp_309" to="Range1_all_zeros_42" fromId="2443" toId="2445">
</dataflow>
<dataflow id="9426" from="StgValue_4179" to="Range1_all_zeros_42" fromId="4179" toId="2445">
</dataflow>
<dataflow id="9427" from="carry_85" to="deleted_zeros_42" fromId="2440" toId="2446">
</dataflow>
<dataflow id="9428" from="Range1_all_ones_84" to="deleted_zeros_42" fromId="2444" toId="2446">
</dataflow>
<dataflow id="9429" from="Range1_all_zeros_42" to="deleted_zeros_42" fromId="2445" toId="2446">
</dataflow>
<dataflow id="9430" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_371" fromId="4129" toId="2447">
</dataflow>
<dataflow id="9431" from="r_V_171" to="tmp_371" fromId="2430" toId="2447">
</dataflow>
<dataflow id="9432" from="StgValue_4172" to="tmp_371" fromId="4172" toId="2447">
</dataflow>
<dataflow id="9433" from="tmp_371" to="xor_ln936_42" fromId="2447" toId="2448">
</dataflow>
<dataflow id="9434" from="StgValue_4156" to="xor_ln936_42" fromId="4156" toId="2448">
</dataflow>
<dataflow id="9435" from="Range2_all_ones_42" to="and_ln936_42" fromId="2442" toId="2449">
</dataflow>
<dataflow id="9436" from="xor_ln936_42" to="and_ln936_42" fromId="2448" toId="2449">
</dataflow>
<dataflow id="9437" from="carry_85" to="deleted_ones_84" fromId="2440" toId="2450">
</dataflow>
<dataflow id="9438" from="and_ln936_42" to="deleted_ones_84" fromId="2449" toId="2450">
</dataflow>
<dataflow id="9439" from="Range1_all_ones_84" to="deleted_ones_84" fromId="2444" toId="2450">
</dataflow>
<dataflow id="9440" from="carry_85" to="and_ln937_42" fromId="2440" toId="2451">
</dataflow>
<dataflow id="9441" from="Range1_all_ones_84" to="and_ln937_42" fromId="2444" toId="2451">
</dataflow>
<dataflow id="9442" from="deleted_zeros_42" to="xor_ln941_127" fromId="2446" toId="2452">
</dataflow>
<dataflow id="9443" from="StgValue_4156" to="xor_ln941_127" fromId="4156" toId="2452">
</dataflow>
<dataflow id="9444" from="p_Result_223" to="or_ln941_42" fromId="2438" toId="2453">
</dataflow>
<dataflow id="9445" from="xor_ln941_127" to="or_ln941_42" fromId="2452" toId="2453">
</dataflow>
<dataflow id="9446" from="p_Result_221" to="xor_ln941_128" fromId="2432" toId="2454">
</dataflow>
<dataflow id="9447" from="StgValue_4156" to="xor_ln941_128" fromId="4156" toId="2454">
</dataflow>
<dataflow id="9448" from="or_ln941_42" to="overflow_85" fromId="2453" toId="2455">
</dataflow>
<dataflow id="9449" from="xor_ln941_128" to="overflow_85" fromId="2454" toId="2455">
</dataflow>
<dataflow id="9450" from="deleted_ones_84" to="xor_ln942_85" fromId="2450" toId="2456">
</dataflow>
<dataflow id="9451" from="StgValue_4156" to="xor_ln942_85" fromId="4156" toId="2456">
</dataflow>
<dataflow id="9452" from="xor_ln942_84" to="or_ln942_42" fromId="2439" toId="2457">
</dataflow>
<dataflow id="9453" from="xor_ln942_85" to="or_ln942_42" fromId="2456" toId="2457">
</dataflow>
<dataflow id="9454" from="and_ln937_42" to="xor_ln942_170" fromId="2451" toId="2458">
</dataflow>
<dataflow id="9455" from="or_ln942_42" to="xor_ln942_170" fromId="2457" toId="2458">
</dataflow>
<dataflow id="9456" from="xor_ln942_170" to="underflow_42" fromId="2458" toId="2459">
</dataflow>
<dataflow id="9457" from="p_Result_221" to="underflow_42" fromId="2432" toId="2459">
</dataflow>
<dataflow id="9458" from="overflow_85" to="or_ln392_42" fromId="2455" toId="2460">
</dataflow>
<dataflow id="9459" from="underflow_42" to="or_ln392_42" fromId="2459" toId="2460">
</dataflow>
<dataflow id="9460" from="sext_ln1319_43" to="r_V_172" fromId="2206" toId="2461">
</dataflow>
<dataflow id="9461" from="sext_ln1317_43" to="r_V_172" fromId="2205" toId="2461">
</dataflow>
<dataflow id="9462" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2462">
</dataflow>
<dataflow id="9463" from="r_V_172" to="specfucore_ln1319" fromId="2461" toId="2462">
</dataflow>
<dataflow id="9464" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2462">
</dataflow>
<dataflow id="9465" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2462">
</dataflow>
<dataflow id="9466" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2462">
</dataflow>
<dataflow id="9467" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_226" fromId="4129" toId="2463">
</dataflow>
<dataflow id="9468" from="r_V_172" to="p_Result_226" fromId="2461" toId="2463">
</dataflow>
<dataflow id="9469" from="StgValue_3825" to="p_Result_226" fromId="3825" toId="2463">
</dataflow>
<dataflow id="9470" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_129" fromId="4133" toId="2464">
</dataflow>
<dataflow id="9471" from="r_V_172" to="tp_V_129" fromId="2461" toId="2464">
</dataflow>
<dataflow id="9472" from="StgValue_4136" to="tp_V_129" fromId="4136" toId="2464">
</dataflow>
<dataflow id="9473" from="StgValue_4138" to="tp_V_129" fromId="4138" toId="2464">
</dataflow>
<dataflow id="9474" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_227" fromId="4129" toId="2465">
</dataflow>
<dataflow id="9475" from="r_V_172" to="p_Result_227" fromId="2461" toId="2465">
</dataflow>
<dataflow id="9476" from="StgValue_4138" to="p_Result_227" fromId="4138" toId="2465">
</dataflow>
<dataflow id="9477" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_376" fromId="4129" toId="2466">
</dataflow>
<dataflow id="9478" from="r_V_172" to="tmp_376" fromId="2461" toId="2466">
</dataflow>
<dataflow id="9479" from="StgValue_4145" to="tmp_376" fromId="4145" toId="2466">
</dataflow>
<dataflow id="9480" from="tmp_376" to="zext_ln423_43" fromId="2466" toId="2467">
</dataflow>
<dataflow id="9481" from="zext_ln423_43" to="tp_V_130" fromId="2467" toId="2468">
</dataflow>
<dataflow id="9482" from="tp_V_129" to="tp_V_130" fromId="2464" toId="2468">
</dataflow>
<dataflow id="9483" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_228" fromId="4150" toId="2469">
</dataflow>
<dataflow id="9484" from="tp_V_130" to="p_Result_228" fromId="2468" toId="2469">
</dataflow>
<dataflow id="9485" from="StgValue_4153" to="p_Result_228" fromId="4153" toId="2469">
</dataflow>
<dataflow id="9486" from="p_Result_228" to="xor_ln942_86" fromId="2469" toId="2470">
</dataflow>
<dataflow id="9487" from="StgValue_4156" to="xor_ln942_86" fromId="4156" toId="2470">
</dataflow>
<dataflow id="9488" from="p_Result_227" to="carry_87" fromId="2465" toId="2471">
</dataflow>
<dataflow id="9489" from="xor_ln942_86" to="carry_87" fromId="2470" toId="2471">
</dataflow>
<dataflow id="9490" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_310" fromId="4160" toId="2472">
</dataflow>
<dataflow id="9491" from="r_V_172" to="tmp_310" fromId="2461" toId="2472">
</dataflow>
<dataflow id="9492" from="StgValue_4163" to="tmp_310" fromId="4163" toId="2472">
</dataflow>
<dataflow id="9493" from="StgValue_3825" to="tmp_310" fromId="3825" toId="2472">
</dataflow>
<dataflow id="9494" from="tmp_310" to="Range2_all_ones_43" fromId="2472" toId="2473">
</dataflow>
<dataflow id="9495" from="StgValue_4167" to="Range2_all_ones_43" fromId="4167" toId="2473">
</dataflow>
<dataflow id="9496" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_311" fromId="4169" toId="2474">
</dataflow>
<dataflow id="9497" from="r_V_172" to="tmp_311" fromId="2461" toId="2474">
</dataflow>
<dataflow id="9498" from="StgValue_4172" to="tmp_311" fromId="4172" toId="2474">
</dataflow>
<dataflow id="9499" from="StgValue_3825" to="tmp_311" fromId="3825" toId="2474">
</dataflow>
<dataflow id="9500" from="tmp_311" to="Range1_all_ones_86" fromId="2474" toId="2475">
</dataflow>
<dataflow id="9501" from="StgValue_4176" to="Range1_all_ones_86" fromId="4176" toId="2475">
</dataflow>
<dataflow id="9502" from="tmp_311" to="Range1_all_zeros_43" fromId="2474" toId="2476">
</dataflow>
<dataflow id="9503" from="StgValue_4179" to="Range1_all_zeros_43" fromId="4179" toId="2476">
</dataflow>
<dataflow id="9504" from="carry_87" to="deleted_zeros_43" fromId="2471" toId="2477">
</dataflow>
<dataflow id="9505" from="Range1_all_ones_86" to="deleted_zeros_43" fromId="2475" toId="2477">
</dataflow>
<dataflow id="9506" from="Range1_all_zeros_43" to="deleted_zeros_43" fromId="2476" toId="2477">
</dataflow>
<dataflow id="9507" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_378" fromId="4129" toId="2478">
</dataflow>
<dataflow id="9508" from="r_V_172" to="tmp_378" fromId="2461" toId="2478">
</dataflow>
<dataflow id="9509" from="StgValue_4172" to="tmp_378" fromId="4172" toId="2478">
</dataflow>
<dataflow id="9510" from="tmp_378" to="xor_ln936_43" fromId="2478" toId="2479">
</dataflow>
<dataflow id="9511" from="StgValue_4156" to="xor_ln936_43" fromId="4156" toId="2479">
</dataflow>
<dataflow id="9512" from="Range2_all_ones_43" to="and_ln936_43" fromId="2473" toId="2480">
</dataflow>
<dataflow id="9513" from="xor_ln936_43" to="and_ln936_43" fromId="2479" toId="2480">
</dataflow>
<dataflow id="9514" from="carry_87" to="deleted_ones_86" fromId="2471" toId="2481">
</dataflow>
<dataflow id="9515" from="and_ln936_43" to="deleted_ones_86" fromId="2480" toId="2481">
</dataflow>
<dataflow id="9516" from="Range1_all_ones_86" to="deleted_ones_86" fromId="2475" toId="2481">
</dataflow>
<dataflow id="9517" from="carry_87" to="and_ln937_43" fromId="2471" toId="2482">
</dataflow>
<dataflow id="9518" from="Range1_all_ones_86" to="and_ln937_43" fromId="2475" toId="2482">
</dataflow>
<dataflow id="9519" from="deleted_zeros_43" to="xor_ln941_130" fromId="2477" toId="2483">
</dataflow>
<dataflow id="9520" from="StgValue_4156" to="xor_ln941_130" fromId="4156" toId="2483">
</dataflow>
<dataflow id="9521" from="p_Result_228" to="or_ln941_43" fromId="2469" toId="2484">
</dataflow>
<dataflow id="9522" from="xor_ln941_130" to="or_ln941_43" fromId="2483" toId="2484">
</dataflow>
<dataflow id="9523" from="p_Result_226" to="xor_ln941_131" fromId="2463" toId="2485">
</dataflow>
<dataflow id="9524" from="StgValue_4156" to="xor_ln941_131" fromId="4156" toId="2485">
</dataflow>
<dataflow id="9525" from="or_ln941_43" to="overflow_87" fromId="2484" toId="2486">
</dataflow>
<dataflow id="9526" from="xor_ln941_131" to="overflow_87" fromId="2485" toId="2486">
</dataflow>
<dataflow id="9527" from="deleted_ones_86" to="xor_ln942_87" fromId="2481" toId="2487">
</dataflow>
<dataflow id="9528" from="StgValue_4156" to="xor_ln942_87" fromId="4156" toId="2487">
</dataflow>
<dataflow id="9529" from="xor_ln942_86" to="or_ln942_43" fromId="2470" toId="2488">
</dataflow>
<dataflow id="9530" from="xor_ln942_87" to="or_ln942_43" fromId="2487" toId="2488">
</dataflow>
<dataflow id="9531" from="and_ln937_43" to="xor_ln942_171" fromId="2482" toId="2489">
</dataflow>
<dataflow id="9532" from="or_ln942_43" to="xor_ln942_171" fromId="2488" toId="2489">
</dataflow>
<dataflow id="9533" from="xor_ln942_171" to="underflow_43" fromId="2489" toId="2490">
</dataflow>
<dataflow id="9534" from="p_Result_226" to="underflow_43" fromId="2463" toId="2490">
</dataflow>
<dataflow id="9535" from="overflow_87" to="or_ln392_43" fromId="2486" toId="2491">
</dataflow>
<dataflow id="9536" from="underflow_43" to="or_ln392_43" fromId="2490" toId="2491">
</dataflow>
<dataflow id="9537" from="sext_ln1319_44" to="r_V_173" fromId="2301" toId="2492">
</dataflow>
<dataflow id="9538" from="sext_ln1317_44" to="r_V_173" fromId="2300" toId="2492">
</dataflow>
<dataflow id="9539" from="sext_ln1319_45" to="r_V_174" fromId="2304" toId="2493">
</dataflow>
<dataflow id="9540" from="sext_ln1317_45" to="r_V_174" fromId="2303" toId="2493">
</dataflow>
<dataflow id="9541" from="sext_ln1319_46" to="r_V_175" fromId="2399" toId="2494">
</dataflow>
<dataflow id="9542" from="sext_ln1317_46" to="r_V_175" fromId="2398" toId="2494">
</dataflow>
<dataflow id="9543" from="sext_ln1319_47" to="r_V_176" fromId="2402" toId="2495">
</dataflow>
<dataflow id="9544" from="sext_ln1317_47" to="r_V_176" fromId="2401" toId="2495">
</dataflow>
<dataflow id="9545" from="di_V_48" to="sext_ln1317_48" fromId="683" toId="2496">
</dataflow>
<dataflow id="9546" from="wi_V_48" to="sext_ln1319_48" fromId="685" toId="2497">
</dataflow>
<dataflow id="9547" from="sext_ln1319_48" to="r_V_177" fromId="2497" toId="2498">
</dataflow>
<dataflow id="9548" from="sext_ln1317_48" to="r_V_177" fromId="2496" toId="2498">
</dataflow>
<dataflow id="9549" from="di_V_49" to="sext_ln1317_49" fromId="686" toId="2499">
</dataflow>
<dataflow id="9550" from="wi_V_49" to="sext_ln1319_49" fromId="687" toId="2500">
</dataflow>
<dataflow id="9551" from="sext_ln1319_49" to="r_V_178" fromId="2500" toId="2501">
</dataflow>
<dataflow id="9552" from="sext_ln1317_49" to="r_V_178" fromId="2499" toId="2501">
</dataflow>
<dataflow id="9553" from="overflow_85" to="select_ln392_127" fromId="2455" toId="2502">
</dataflow>
<dataflow id="9554" from="StgValue_4401" to="select_ln392_127" fromId="4401" toId="2502">
</dataflow>
<dataflow id="9555" from="StgValue_4403" to="select_ln392_127" fromId="4403" toId="2502">
</dataflow>
<dataflow id="9556" from="or_ln392_42" to="tp_V_128" fromId="2460" toId="2503">
</dataflow>
<dataflow id="9557" from="select_ln392_127" to="tp_V_128" fromId="2502" toId="2503">
</dataflow>
<dataflow id="9558" from="tp_V_127" to="tp_V_128" fromId="2437" toId="2503">
</dataflow>
<dataflow id="9559" from="sum_V_84" to="sext_ln859_84" fromId="2429" toId="2504">
</dataflow>
<dataflow id="9560" from="tp_V_128" to="sext_ln859_85" fromId="2503" toId="2505">
</dataflow>
<dataflow id="9561" from="sext_ln859_85" to="ret_V_42" fromId="2505" toId="2506">
</dataflow>
<dataflow id="9562" from="sext_ln859_84" to="ret_V_42" fromId="2504" toId="2506">
</dataflow>
<dataflow id="9563" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_224" fromId="4412" toId="2507">
</dataflow>
<dataflow id="9564" from="ret_V_42" to="p_Result_224" fromId="2506" toId="2507">
</dataflow>
<dataflow id="9565" from="StgValue_3823" to="p_Result_224" fromId="3823" toId="2507">
</dataflow>
<dataflow id="9566" from="tp_V_128" to="sum_V_85" fromId="2503" toId="2508">
</dataflow>
<dataflow id="9567" from="sum_V_84" to="sum_V_85" fromId="2429" toId="2508">
</dataflow>
<dataflow id="9568" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_225" fromId="4150" toId="2509">
</dataflow>
<dataflow id="9569" from="sum_V_85" to="p_Result_225" fromId="2508" toId="2509">
</dataflow>
<dataflow id="9570" from="StgValue_4153" to="p_Result_225" fromId="4153" toId="2509">
</dataflow>
<dataflow id="9571" from="p_Result_224" to="xor_ln941_129" fromId="2507" toId="2510">
</dataflow>
<dataflow id="9572" from="StgValue_4156" to="xor_ln941_129" fromId="4156" toId="2510">
</dataflow>
<dataflow id="9573" from="p_Result_225" to="overflow_86" fromId="2509" toId="2511">
</dataflow>
<dataflow id="9574" from="xor_ln941_129" to="overflow_86" fromId="2510" toId="2511">
</dataflow>
<dataflow id="9575" from="p_Result_224" to="xor_ln348_43" fromId="2507" toId="2512">
</dataflow>
<dataflow id="9576" from="p_Result_225" to="xor_ln348_43" fromId="2509" toId="2512">
</dataflow>
<dataflow id="9577" from="overflow_86" to="select_ln392_129" fromId="2511" toId="2513">
</dataflow>
<dataflow id="9578" from="StgValue_4401" to="select_ln392_129" fromId="4401" toId="2513">
</dataflow>
<dataflow id="9579" from="StgValue_4403" to="select_ln392_129" fromId="4403" toId="2513">
</dataflow>
<dataflow id="9580" from="xor_ln348_43" to="sum_V_86" fromId="2512" toId="2514">
</dataflow>
<dataflow id="9581" from="select_ln392_129" to="sum_V_86" fromId="2513" toId="2514">
</dataflow>
<dataflow id="9582" from="sum_V_85" to="sum_V_86" fromId="2508" toId="2514">
</dataflow>
<dataflow id="9583" from="overflow_87" to="select_ln392_130" fromId="2486" toId="2515">
</dataflow>
<dataflow id="9584" from="StgValue_4401" to="select_ln392_130" fromId="4401" toId="2515">
</dataflow>
<dataflow id="9585" from="StgValue_4403" to="select_ln392_130" fromId="4403" toId="2515">
</dataflow>
<dataflow id="9586" from="or_ln392_43" to="tp_V_131" fromId="2491" toId="2516">
</dataflow>
<dataflow id="9587" from="select_ln392_130" to="tp_V_131" fromId="2515" toId="2516">
</dataflow>
<dataflow id="9588" from="tp_V_130" to="tp_V_131" fromId="2468" toId="2516">
</dataflow>
<dataflow id="9589" from="sum_V_86" to="sext_ln859_86" fromId="2514" toId="2517">
</dataflow>
<dataflow id="9590" from="tp_V_131" to="sext_ln859_87" fromId="2516" toId="2518">
</dataflow>
<dataflow id="9591" from="sext_ln859_87" to="ret_V_43" fromId="2518" toId="2519">
</dataflow>
<dataflow id="9592" from="sext_ln859_86" to="ret_V_43" fromId="2517" toId="2519">
</dataflow>
<dataflow id="9593" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_229" fromId="4412" toId="2520">
</dataflow>
<dataflow id="9594" from="ret_V_43" to="p_Result_229" fromId="2519" toId="2520">
</dataflow>
<dataflow id="9595" from="StgValue_3823" to="p_Result_229" fromId="3823" toId="2520">
</dataflow>
<dataflow id="9596" from="tp_V_131" to="sum_V_87" fromId="2516" toId="2521">
</dataflow>
<dataflow id="9597" from="sum_V_86" to="sum_V_87" fromId="2514" toId="2521">
</dataflow>
<dataflow id="9598" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_230" fromId="4150" toId="2522">
</dataflow>
<dataflow id="9599" from="sum_V_87" to="p_Result_230" fromId="2521" toId="2522">
</dataflow>
<dataflow id="9600" from="StgValue_4153" to="p_Result_230" fromId="4153" toId="2522">
</dataflow>
<dataflow id="9601" from="p_Result_229" to="xor_ln941_132" fromId="2520" toId="2523">
</dataflow>
<dataflow id="9602" from="StgValue_4156" to="xor_ln941_132" fromId="4156" toId="2523">
</dataflow>
<dataflow id="9603" from="p_Result_230" to="overflow_88" fromId="2522" toId="2524">
</dataflow>
<dataflow id="9604" from="xor_ln941_132" to="overflow_88" fromId="2523" toId="2524">
</dataflow>
<dataflow id="9605" from="p_Result_229" to="xor_ln348_44" fromId="2520" toId="2525">
</dataflow>
<dataflow id="9606" from="p_Result_230" to="xor_ln348_44" fromId="2522" toId="2525">
</dataflow>
<dataflow id="9607" from="overflow_88" to="select_ln392_132" fromId="2524" toId="2526">
</dataflow>
<dataflow id="9608" from="StgValue_4401" to="select_ln392_132" fromId="4401" toId="2526">
</dataflow>
<dataflow id="9609" from="StgValue_4403" to="select_ln392_132" fromId="4403" toId="2526">
</dataflow>
<dataflow id="9610" from="xor_ln348_44" to="sum_V_88" fromId="2525" toId="2527">
</dataflow>
<dataflow id="9611" from="select_ln392_132" to="sum_V_88" fromId="2526" toId="2527">
</dataflow>
<dataflow id="9612" from="sum_V_87" to="sum_V_88" fromId="2521" toId="2527">
</dataflow>
<dataflow id="9613" from="sext_ln1319_44" to="r_V_173" fromId="2301" toId="2528">
</dataflow>
<dataflow id="9614" from="sext_ln1317_44" to="r_V_173" fromId="2300" toId="2528">
</dataflow>
<dataflow id="9615" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2529">
</dataflow>
<dataflow id="9616" from="r_V_173" to="specfucore_ln1319" fromId="2528" toId="2529">
</dataflow>
<dataflow id="9617" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2529">
</dataflow>
<dataflow id="9618" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2529">
</dataflow>
<dataflow id="9619" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2529">
</dataflow>
<dataflow id="9620" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_231" fromId="4129" toId="2530">
</dataflow>
<dataflow id="9621" from="r_V_173" to="p_Result_231" fromId="2528" toId="2530">
</dataflow>
<dataflow id="9622" from="StgValue_3825" to="p_Result_231" fromId="3825" toId="2530">
</dataflow>
<dataflow id="9623" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_132" fromId="4133" toId="2531">
</dataflow>
<dataflow id="9624" from="r_V_173" to="tp_V_132" fromId="2528" toId="2531">
</dataflow>
<dataflow id="9625" from="StgValue_4136" to="tp_V_132" fromId="4136" toId="2531">
</dataflow>
<dataflow id="9626" from="StgValue_4138" to="tp_V_132" fromId="4138" toId="2531">
</dataflow>
<dataflow id="9627" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_232" fromId="4129" toId="2532">
</dataflow>
<dataflow id="9628" from="r_V_173" to="p_Result_232" fromId="2528" toId="2532">
</dataflow>
<dataflow id="9629" from="StgValue_4138" to="p_Result_232" fromId="4138" toId="2532">
</dataflow>
<dataflow id="9630" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_383" fromId="4129" toId="2533">
</dataflow>
<dataflow id="9631" from="r_V_173" to="tmp_383" fromId="2528" toId="2533">
</dataflow>
<dataflow id="9632" from="StgValue_4145" to="tmp_383" fromId="4145" toId="2533">
</dataflow>
<dataflow id="9633" from="tmp_383" to="zext_ln423_44" fromId="2533" toId="2534">
</dataflow>
<dataflow id="9634" from="zext_ln423_44" to="tp_V_133" fromId="2534" toId="2535">
</dataflow>
<dataflow id="9635" from="tp_V_132" to="tp_V_133" fromId="2531" toId="2535">
</dataflow>
<dataflow id="9636" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_233" fromId="4150" toId="2536">
</dataflow>
<dataflow id="9637" from="tp_V_133" to="p_Result_233" fromId="2535" toId="2536">
</dataflow>
<dataflow id="9638" from="StgValue_4153" to="p_Result_233" fromId="4153" toId="2536">
</dataflow>
<dataflow id="9639" from="p_Result_233" to="xor_ln942_88" fromId="2536" toId="2537">
</dataflow>
<dataflow id="9640" from="StgValue_4156" to="xor_ln942_88" fromId="4156" toId="2537">
</dataflow>
<dataflow id="9641" from="p_Result_232" to="carry_89" fromId="2532" toId="2538">
</dataflow>
<dataflow id="9642" from="xor_ln942_88" to="carry_89" fromId="2537" toId="2538">
</dataflow>
<dataflow id="9643" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_312" fromId="4160" toId="2539">
</dataflow>
<dataflow id="9644" from="r_V_173" to="tmp_312" fromId="2528" toId="2539">
</dataflow>
<dataflow id="9645" from="StgValue_4163" to="tmp_312" fromId="4163" toId="2539">
</dataflow>
<dataflow id="9646" from="StgValue_3825" to="tmp_312" fromId="3825" toId="2539">
</dataflow>
<dataflow id="9647" from="tmp_312" to="Range2_all_ones_44" fromId="2539" toId="2540">
</dataflow>
<dataflow id="9648" from="StgValue_4167" to="Range2_all_ones_44" fromId="4167" toId="2540">
</dataflow>
<dataflow id="9649" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_314" fromId="4169" toId="2541">
</dataflow>
<dataflow id="9650" from="r_V_173" to="tmp_314" fromId="2528" toId="2541">
</dataflow>
<dataflow id="9651" from="StgValue_4172" to="tmp_314" fromId="4172" toId="2541">
</dataflow>
<dataflow id="9652" from="StgValue_3825" to="tmp_314" fromId="3825" toId="2541">
</dataflow>
<dataflow id="9653" from="tmp_314" to="Range1_all_ones_88" fromId="2541" toId="2542">
</dataflow>
<dataflow id="9654" from="StgValue_4176" to="Range1_all_ones_88" fromId="4176" toId="2542">
</dataflow>
<dataflow id="9655" from="tmp_314" to="Range1_all_zeros_44" fromId="2541" toId="2543">
</dataflow>
<dataflow id="9656" from="StgValue_4179" to="Range1_all_zeros_44" fromId="4179" toId="2543">
</dataflow>
<dataflow id="9657" from="carry_89" to="deleted_zeros_44" fromId="2538" toId="2544">
</dataflow>
<dataflow id="9658" from="Range1_all_ones_88" to="deleted_zeros_44" fromId="2542" toId="2544">
</dataflow>
<dataflow id="9659" from="Range1_all_zeros_44" to="deleted_zeros_44" fromId="2543" toId="2544">
</dataflow>
<dataflow id="9660" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_385" fromId="4129" toId="2545">
</dataflow>
<dataflow id="9661" from="r_V_173" to="tmp_385" fromId="2528" toId="2545">
</dataflow>
<dataflow id="9662" from="StgValue_4172" to="tmp_385" fromId="4172" toId="2545">
</dataflow>
<dataflow id="9663" from="tmp_385" to="xor_ln936_44" fromId="2545" toId="2546">
</dataflow>
<dataflow id="9664" from="StgValue_4156" to="xor_ln936_44" fromId="4156" toId="2546">
</dataflow>
<dataflow id="9665" from="Range2_all_ones_44" to="and_ln936_44" fromId="2540" toId="2547">
</dataflow>
<dataflow id="9666" from="xor_ln936_44" to="and_ln936_44" fromId="2546" toId="2547">
</dataflow>
<dataflow id="9667" from="carry_89" to="deleted_ones_88" fromId="2538" toId="2548">
</dataflow>
<dataflow id="9668" from="and_ln936_44" to="deleted_ones_88" fromId="2547" toId="2548">
</dataflow>
<dataflow id="9669" from="Range1_all_ones_88" to="deleted_ones_88" fromId="2542" toId="2548">
</dataflow>
<dataflow id="9670" from="carry_89" to="and_ln937_44" fromId="2538" toId="2549">
</dataflow>
<dataflow id="9671" from="Range1_all_ones_88" to="and_ln937_44" fromId="2542" toId="2549">
</dataflow>
<dataflow id="9672" from="deleted_zeros_44" to="xor_ln941_133" fromId="2544" toId="2550">
</dataflow>
<dataflow id="9673" from="StgValue_4156" to="xor_ln941_133" fromId="4156" toId="2550">
</dataflow>
<dataflow id="9674" from="p_Result_233" to="or_ln941_44" fromId="2536" toId="2551">
</dataflow>
<dataflow id="9675" from="xor_ln941_133" to="or_ln941_44" fromId="2550" toId="2551">
</dataflow>
<dataflow id="9676" from="p_Result_231" to="xor_ln941_134" fromId="2530" toId="2552">
</dataflow>
<dataflow id="9677" from="StgValue_4156" to="xor_ln941_134" fromId="4156" toId="2552">
</dataflow>
<dataflow id="9678" from="or_ln941_44" to="overflow_89" fromId="2551" toId="2553">
</dataflow>
<dataflow id="9679" from="xor_ln941_134" to="overflow_89" fromId="2552" toId="2553">
</dataflow>
<dataflow id="9680" from="deleted_ones_88" to="xor_ln942_89" fromId="2548" toId="2554">
</dataflow>
<dataflow id="9681" from="StgValue_4156" to="xor_ln942_89" fromId="4156" toId="2554">
</dataflow>
<dataflow id="9682" from="xor_ln942_88" to="or_ln942_44" fromId="2537" toId="2555">
</dataflow>
<dataflow id="9683" from="xor_ln942_89" to="or_ln942_44" fromId="2554" toId="2555">
</dataflow>
<dataflow id="9684" from="and_ln937_44" to="xor_ln942_172" fromId="2549" toId="2556">
</dataflow>
<dataflow id="9685" from="or_ln942_44" to="xor_ln942_172" fromId="2555" toId="2556">
</dataflow>
<dataflow id="9686" from="xor_ln942_172" to="underflow_44" fromId="2556" toId="2557">
</dataflow>
<dataflow id="9687" from="p_Result_231" to="underflow_44" fromId="2530" toId="2557">
</dataflow>
<dataflow id="9688" from="overflow_89" to="or_ln392_44" fromId="2553" toId="2558">
</dataflow>
<dataflow id="9689" from="underflow_44" to="or_ln392_44" fromId="2557" toId="2558">
</dataflow>
<dataflow id="9690" from="sext_ln1319_45" to="r_V_174" fromId="2304" toId="2559">
</dataflow>
<dataflow id="9691" from="sext_ln1317_45" to="r_V_174" fromId="2303" toId="2559">
</dataflow>
<dataflow id="9692" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2560">
</dataflow>
<dataflow id="9693" from="r_V_174" to="specfucore_ln1319" fromId="2559" toId="2560">
</dataflow>
<dataflow id="9694" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2560">
</dataflow>
<dataflow id="9695" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2560">
</dataflow>
<dataflow id="9696" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2560">
</dataflow>
<dataflow id="9697" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_236" fromId="4129" toId="2561">
</dataflow>
<dataflow id="9698" from="r_V_174" to="p_Result_236" fromId="2559" toId="2561">
</dataflow>
<dataflow id="9699" from="StgValue_3825" to="p_Result_236" fromId="3825" toId="2561">
</dataflow>
<dataflow id="9700" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_135" fromId="4133" toId="2562">
</dataflow>
<dataflow id="9701" from="r_V_174" to="tp_V_135" fromId="2559" toId="2562">
</dataflow>
<dataflow id="9702" from="StgValue_4136" to="tp_V_135" fromId="4136" toId="2562">
</dataflow>
<dataflow id="9703" from="StgValue_4138" to="tp_V_135" fromId="4138" toId="2562">
</dataflow>
<dataflow id="9704" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_237" fromId="4129" toId="2563">
</dataflow>
<dataflow id="9705" from="r_V_174" to="p_Result_237" fromId="2559" toId="2563">
</dataflow>
<dataflow id="9706" from="StgValue_4138" to="p_Result_237" fromId="4138" toId="2563">
</dataflow>
<dataflow id="9707" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_390" fromId="4129" toId="2564">
</dataflow>
<dataflow id="9708" from="r_V_174" to="tmp_390" fromId="2559" toId="2564">
</dataflow>
<dataflow id="9709" from="StgValue_4145" to="tmp_390" fromId="4145" toId="2564">
</dataflow>
<dataflow id="9710" from="tmp_390" to="zext_ln423_45" fromId="2564" toId="2565">
</dataflow>
<dataflow id="9711" from="zext_ln423_45" to="tp_V_136" fromId="2565" toId="2566">
</dataflow>
<dataflow id="9712" from="tp_V_135" to="tp_V_136" fromId="2562" toId="2566">
</dataflow>
<dataflow id="9713" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_238" fromId="4150" toId="2567">
</dataflow>
<dataflow id="9714" from="tp_V_136" to="p_Result_238" fromId="2566" toId="2567">
</dataflow>
<dataflow id="9715" from="StgValue_4153" to="p_Result_238" fromId="4153" toId="2567">
</dataflow>
<dataflow id="9716" from="p_Result_238" to="xor_ln942_90" fromId="2567" toId="2568">
</dataflow>
<dataflow id="9717" from="StgValue_4156" to="xor_ln942_90" fromId="4156" toId="2568">
</dataflow>
<dataflow id="9718" from="p_Result_237" to="carry_91" fromId="2563" toId="2569">
</dataflow>
<dataflow id="9719" from="xor_ln942_90" to="carry_91" fromId="2568" toId="2569">
</dataflow>
<dataflow id="9720" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_316" fromId="4160" toId="2570">
</dataflow>
<dataflow id="9721" from="r_V_174" to="tmp_316" fromId="2559" toId="2570">
</dataflow>
<dataflow id="9722" from="StgValue_4163" to="tmp_316" fromId="4163" toId="2570">
</dataflow>
<dataflow id="9723" from="StgValue_3825" to="tmp_316" fromId="3825" toId="2570">
</dataflow>
<dataflow id="9724" from="tmp_316" to="Range2_all_ones_45" fromId="2570" toId="2571">
</dataflow>
<dataflow id="9725" from="StgValue_4167" to="Range2_all_ones_45" fromId="4167" toId="2571">
</dataflow>
<dataflow id="9726" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_317" fromId="4169" toId="2572">
</dataflow>
<dataflow id="9727" from="r_V_174" to="tmp_317" fromId="2559" toId="2572">
</dataflow>
<dataflow id="9728" from="StgValue_4172" to="tmp_317" fromId="4172" toId="2572">
</dataflow>
<dataflow id="9729" from="StgValue_3825" to="tmp_317" fromId="3825" toId="2572">
</dataflow>
<dataflow id="9730" from="tmp_317" to="Range1_all_ones_90" fromId="2572" toId="2573">
</dataflow>
<dataflow id="9731" from="StgValue_4176" to="Range1_all_ones_90" fromId="4176" toId="2573">
</dataflow>
<dataflow id="9732" from="tmp_317" to="Range1_all_zeros_45" fromId="2572" toId="2574">
</dataflow>
<dataflow id="9733" from="StgValue_4179" to="Range1_all_zeros_45" fromId="4179" toId="2574">
</dataflow>
<dataflow id="9734" from="carry_91" to="deleted_zeros_45" fromId="2569" toId="2575">
</dataflow>
<dataflow id="9735" from="Range1_all_ones_90" to="deleted_zeros_45" fromId="2573" toId="2575">
</dataflow>
<dataflow id="9736" from="Range1_all_zeros_45" to="deleted_zeros_45" fromId="2574" toId="2575">
</dataflow>
<dataflow id="9737" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_392" fromId="4129" toId="2576">
</dataflow>
<dataflow id="9738" from="r_V_174" to="tmp_392" fromId="2559" toId="2576">
</dataflow>
<dataflow id="9739" from="StgValue_4172" to="tmp_392" fromId="4172" toId="2576">
</dataflow>
<dataflow id="9740" from="tmp_392" to="xor_ln936_45" fromId="2576" toId="2577">
</dataflow>
<dataflow id="9741" from="StgValue_4156" to="xor_ln936_45" fromId="4156" toId="2577">
</dataflow>
<dataflow id="9742" from="Range2_all_ones_45" to="and_ln936_45" fromId="2571" toId="2578">
</dataflow>
<dataflow id="9743" from="xor_ln936_45" to="and_ln936_45" fromId="2577" toId="2578">
</dataflow>
<dataflow id="9744" from="carry_91" to="deleted_ones_90" fromId="2569" toId="2579">
</dataflow>
<dataflow id="9745" from="and_ln936_45" to="deleted_ones_90" fromId="2578" toId="2579">
</dataflow>
<dataflow id="9746" from="Range1_all_ones_90" to="deleted_ones_90" fromId="2573" toId="2579">
</dataflow>
<dataflow id="9747" from="carry_91" to="and_ln937_45" fromId="2569" toId="2580">
</dataflow>
<dataflow id="9748" from="Range1_all_ones_90" to="and_ln937_45" fromId="2573" toId="2580">
</dataflow>
<dataflow id="9749" from="deleted_zeros_45" to="xor_ln941_136" fromId="2575" toId="2581">
</dataflow>
<dataflow id="9750" from="StgValue_4156" to="xor_ln941_136" fromId="4156" toId="2581">
</dataflow>
<dataflow id="9751" from="p_Result_238" to="or_ln941_45" fromId="2567" toId="2582">
</dataflow>
<dataflow id="9752" from="xor_ln941_136" to="or_ln941_45" fromId="2581" toId="2582">
</dataflow>
<dataflow id="9753" from="p_Result_236" to="xor_ln941_137" fromId="2561" toId="2583">
</dataflow>
<dataflow id="9754" from="StgValue_4156" to="xor_ln941_137" fromId="4156" toId="2583">
</dataflow>
<dataflow id="9755" from="or_ln941_45" to="overflow_91" fromId="2582" toId="2584">
</dataflow>
<dataflow id="9756" from="xor_ln941_137" to="overflow_91" fromId="2583" toId="2584">
</dataflow>
<dataflow id="9757" from="deleted_ones_90" to="xor_ln942_91" fromId="2579" toId="2585">
</dataflow>
<dataflow id="9758" from="StgValue_4156" to="xor_ln942_91" fromId="4156" toId="2585">
</dataflow>
<dataflow id="9759" from="xor_ln942_90" to="or_ln942_45" fromId="2568" toId="2586">
</dataflow>
<dataflow id="9760" from="xor_ln942_91" to="or_ln942_45" fromId="2585" toId="2586">
</dataflow>
<dataflow id="9761" from="and_ln937_45" to="xor_ln942_173" fromId="2580" toId="2587">
</dataflow>
<dataflow id="9762" from="or_ln942_45" to="xor_ln942_173" fromId="2586" toId="2587">
</dataflow>
<dataflow id="9763" from="xor_ln942_173" to="underflow_45" fromId="2587" toId="2588">
</dataflow>
<dataflow id="9764" from="p_Result_236" to="underflow_45" fromId="2561" toId="2588">
</dataflow>
<dataflow id="9765" from="overflow_91" to="or_ln392_45" fromId="2584" toId="2589">
</dataflow>
<dataflow id="9766" from="underflow_45" to="or_ln392_45" fromId="2588" toId="2589">
</dataflow>
<dataflow id="9767" from="sext_ln1319_46" to="r_V_175" fromId="2399" toId="2590">
</dataflow>
<dataflow id="9768" from="sext_ln1317_46" to="r_V_175" fromId="2398" toId="2590">
</dataflow>
<dataflow id="9769" from="sext_ln1319_47" to="r_V_176" fromId="2402" toId="2591">
</dataflow>
<dataflow id="9770" from="sext_ln1317_47" to="r_V_176" fromId="2401" toId="2591">
</dataflow>
<dataflow id="9771" from="sext_ln1319_48" to="r_V_177" fromId="2497" toId="2592">
</dataflow>
<dataflow id="9772" from="sext_ln1317_48" to="r_V_177" fromId="2496" toId="2592">
</dataflow>
<dataflow id="9773" from="sext_ln1319_49" to="r_V_178" fromId="2500" toId="2593">
</dataflow>
<dataflow id="9774" from="sext_ln1317_49" to="r_V_178" fromId="2499" toId="2593">
</dataflow>
<dataflow id="9775" from="di_V_50" to="sext_ln1317_50" fromId="688" toId="2594">
</dataflow>
<dataflow id="9776" from="wi_V_50" to="sext_ln1319_50" fromId="689" toId="2595">
</dataflow>
<dataflow id="9777" from="sext_ln1319_50" to="r_V_179" fromId="2595" toId="2596">
</dataflow>
<dataflow id="9778" from="sext_ln1317_50" to="r_V_179" fromId="2594" toId="2596">
</dataflow>
<dataflow id="9779" from="di_V_51" to="sext_ln1317_51" fromId="690" toId="2597">
</dataflow>
<dataflow id="9780" from="wi_V_51" to="sext_ln1319_51" fromId="691" toId="2598">
</dataflow>
<dataflow id="9781" from="sext_ln1319_51" to="r_V_180" fromId="2598" toId="2599">
</dataflow>
<dataflow id="9782" from="sext_ln1317_51" to="r_V_180" fromId="2597" toId="2599">
</dataflow>
<dataflow id="9783" from="overflow_89" to="select_ln392_133" fromId="2553" toId="2600">
</dataflow>
<dataflow id="9784" from="StgValue_4401" to="select_ln392_133" fromId="4401" toId="2600">
</dataflow>
<dataflow id="9785" from="StgValue_4403" to="select_ln392_133" fromId="4403" toId="2600">
</dataflow>
<dataflow id="9786" from="or_ln392_44" to="tp_V_134" fromId="2558" toId="2601">
</dataflow>
<dataflow id="9787" from="select_ln392_133" to="tp_V_134" fromId="2600" toId="2601">
</dataflow>
<dataflow id="9788" from="tp_V_133" to="tp_V_134" fromId="2535" toId="2601">
</dataflow>
<dataflow id="9789" from="sum_V_88" to="sext_ln859_88" fromId="2527" toId="2602">
</dataflow>
<dataflow id="9790" from="tp_V_134" to="sext_ln859_89" fromId="2601" toId="2603">
</dataflow>
<dataflow id="9791" from="sext_ln859_89" to="ret_V_44" fromId="2603" toId="2604">
</dataflow>
<dataflow id="9792" from="sext_ln859_88" to="ret_V_44" fromId="2602" toId="2604">
</dataflow>
<dataflow id="9793" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_234" fromId="4412" toId="2605">
</dataflow>
<dataflow id="9794" from="ret_V_44" to="p_Result_234" fromId="2604" toId="2605">
</dataflow>
<dataflow id="9795" from="StgValue_3823" to="p_Result_234" fromId="3823" toId="2605">
</dataflow>
<dataflow id="9796" from="tp_V_134" to="sum_V_89" fromId="2601" toId="2606">
</dataflow>
<dataflow id="9797" from="sum_V_88" to="sum_V_89" fromId="2527" toId="2606">
</dataflow>
<dataflow id="9798" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_235" fromId="4150" toId="2607">
</dataflow>
<dataflow id="9799" from="sum_V_89" to="p_Result_235" fromId="2606" toId="2607">
</dataflow>
<dataflow id="9800" from="StgValue_4153" to="p_Result_235" fromId="4153" toId="2607">
</dataflow>
<dataflow id="9801" from="p_Result_234" to="xor_ln941_135" fromId="2605" toId="2608">
</dataflow>
<dataflow id="9802" from="StgValue_4156" to="xor_ln941_135" fromId="4156" toId="2608">
</dataflow>
<dataflow id="9803" from="p_Result_235" to="overflow_90" fromId="2607" toId="2609">
</dataflow>
<dataflow id="9804" from="xor_ln941_135" to="overflow_90" fromId="2608" toId="2609">
</dataflow>
<dataflow id="9805" from="p_Result_234" to="xor_ln348_45" fromId="2605" toId="2610">
</dataflow>
<dataflow id="9806" from="p_Result_235" to="xor_ln348_45" fromId="2607" toId="2610">
</dataflow>
<dataflow id="9807" from="overflow_90" to="select_ln392_135" fromId="2609" toId="2611">
</dataflow>
<dataflow id="9808" from="StgValue_4401" to="select_ln392_135" fromId="4401" toId="2611">
</dataflow>
<dataflow id="9809" from="StgValue_4403" to="select_ln392_135" fromId="4403" toId="2611">
</dataflow>
<dataflow id="9810" from="xor_ln348_45" to="sum_V_90" fromId="2610" toId="2612">
</dataflow>
<dataflow id="9811" from="select_ln392_135" to="sum_V_90" fromId="2611" toId="2612">
</dataflow>
<dataflow id="9812" from="sum_V_89" to="sum_V_90" fromId="2606" toId="2612">
</dataflow>
<dataflow id="9813" from="overflow_91" to="select_ln392_136" fromId="2584" toId="2613">
</dataflow>
<dataflow id="9814" from="StgValue_4401" to="select_ln392_136" fromId="4401" toId="2613">
</dataflow>
<dataflow id="9815" from="StgValue_4403" to="select_ln392_136" fromId="4403" toId="2613">
</dataflow>
<dataflow id="9816" from="or_ln392_45" to="tp_V_137" fromId="2589" toId="2614">
</dataflow>
<dataflow id="9817" from="select_ln392_136" to="tp_V_137" fromId="2613" toId="2614">
</dataflow>
<dataflow id="9818" from="tp_V_136" to="tp_V_137" fromId="2566" toId="2614">
</dataflow>
<dataflow id="9819" from="sum_V_90" to="sext_ln859_90" fromId="2612" toId="2615">
</dataflow>
<dataflow id="9820" from="tp_V_137" to="sext_ln859_91" fromId="2614" toId="2616">
</dataflow>
<dataflow id="9821" from="sext_ln859_91" to="ret_V_45" fromId="2616" toId="2617">
</dataflow>
<dataflow id="9822" from="sext_ln859_90" to="ret_V_45" fromId="2615" toId="2617">
</dataflow>
<dataflow id="9823" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_239" fromId="4412" toId="2618">
</dataflow>
<dataflow id="9824" from="ret_V_45" to="p_Result_239" fromId="2617" toId="2618">
</dataflow>
<dataflow id="9825" from="StgValue_3823" to="p_Result_239" fromId="3823" toId="2618">
</dataflow>
<dataflow id="9826" from="tp_V_137" to="sum_V_91" fromId="2614" toId="2619">
</dataflow>
<dataflow id="9827" from="sum_V_90" to="sum_V_91" fromId="2612" toId="2619">
</dataflow>
<dataflow id="9828" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_240" fromId="4150" toId="2620">
</dataflow>
<dataflow id="9829" from="sum_V_91" to="p_Result_240" fromId="2619" toId="2620">
</dataflow>
<dataflow id="9830" from="StgValue_4153" to="p_Result_240" fromId="4153" toId="2620">
</dataflow>
<dataflow id="9831" from="p_Result_239" to="xor_ln941_138" fromId="2618" toId="2621">
</dataflow>
<dataflow id="9832" from="StgValue_4156" to="xor_ln941_138" fromId="4156" toId="2621">
</dataflow>
<dataflow id="9833" from="p_Result_240" to="overflow_92" fromId="2620" toId="2622">
</dataflow>
<dataflow id="9834" from="xor_ln941_138" to="overflow_92" fromId="2621" toId="2622">
</dataflow>
<dataflow id="9835" from="p_Result_239" to="xor_ln348_46" fromId="2618" toId="2623">
</dataflow>
<dataflow id="9836" from="p_Result_240" to="xor_ln348_46" fromId="2620" toId="2623">
</dataflow>
<dataflow id="9837" from="overflow_92" to="select_ln392_138" fromId="2622" toId="2624">
</dataflow>
<dataflow id="9838" from="StgValue_4401" to="select_ln392_138" fromId="4401" toId="2624">
</dataflow>
<dataflow id="9839" from="StgValue_4403" to="select_ln392_138" fromId="4403" toId="2624">
</dataflow>
<dataflow id="9840" from="xor_ln348_46" to="sum_V_92" fromId="2623" toId="2625">
</dataflow>
<dataflow id="9841" from="select_ln392_138" to="sum_V_92" fromId="2624" toId="2625">
</dataflow>
<dataflow id="9842" from="sum_V_91" to="sum_V_92" fromId="2619" toId="2625">
</dataflow>
<dataflow id="9843" from="sext_ln1319_46" to="r_V_175" fromId="2399" toId="2626">
</dataflow>
<dataflow id="9844" from="sext_ln1317_46" to="r_V_175" fromId="2398" toId="2626">
</dataflow>
<dataflow id="9845" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2627">
</dataflow>
<dataflow id="9846" from="r_V_175" to="specfucore_ln1319" fromId="2626" toId="2627">
</dataflow>
<dataflow id="9847" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2627">
</dataflow>
<dataflow id="9848" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2627">
</dataflow>
<dataflow id="9849" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2627">
</dataflow>
<dataflow id="9850" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_241" fromId="4129" toId="2628">
</dataflow>
<dataflow id="9851" from="r_V_175" to="p_Result_241" fromId="2626" toId="2628">
</dataflow>
<dataflow id="9852" from="StgValue_3825" to="p_Result_241" fromId="3825" toId="2628">
</dataflow>
<dataflow id="9853" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_138" fromId="4133" toId="2629">
</dataflow>
<dataflow id="9854" from="r_V_175" to="tp_V_138" fromId="2626" toId="2629">
</dataflow>
<dataflow id="9855" from="StgValue_4136" to="tp_V_138" fromId="4136" toId="2629">
</dataflow>
<dataflow id="9856" from="StgValue_4138" to="tp_V_138" fromId="4138" toId="2629">
</dataflow>
<dataflow id="9857" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_242" fromId="4129" toId="2630">
</dataflow>
<dataflow id="9858" from="r_V_175" to="p_Result_242" fromId="2626" toId="2630">
</dataflow>
<dataflow id="9859" from="StgValue_4138" to="p_Result_242" fromId="4138" toId="2630">
</dataflow>
<dataflow id="9860" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_397" fromId="4129" toId="2631">
</dataflow>
<dataflow id="9861" from="r_V_175" to="tmp_397" fromId="2626" toId="2631">
</dataflow>
<dataflow id="9862" from="StgValue_4145" to="tmp_397" fromId="4145" toId="2631">
</dataflow>
<dataflow id="9863" from="tmp_397" to="zext_ln423_46" fromId="2631" toId="2632">
</dataflow>
<dataflow id="9864" from="zext_ln423_46" to="tp_V_139" fromId="2632" toId="2633">
</dataflow>
<dataflow id="9865" from="tp_V_138" to="tp_V_139" fromId="2629" toId="2633">
</dataflow>
<dataflow id="9866" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_243" fromId="4150" toId="2634">
</dataflow>
<dataflow id="9867" from="tp_V_139" to="p_Result_243" fromId="2633" toId="2634">
</dataflow>
<dataflow id="9868" from="StgValue_4153" to="p_Result_243" fromId="4153" toId="2634">
</dataflow>
<dataflow id="9869" from="p_Result_243" to="xor_ln942_92" fromId="2634" toId="2635">
</dataflow>
<dataflow id="9870" from="StgValue_4156" to="xor_ln942_92" fromId="4156" toId="2635">
</dataflow>
<dataflow id="9871" from="p_Result_242" to="carry_93" fromId="2630" toId="2636">
</dataflow>
<dataflow id="9872" from="xor_ln942_92" to="carry_93" fromId="2635" toId="2636">
</dataflow>
<dataflow id="9873" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_318" fromId="4160" toId="2637">
</dataflow>
<dataflow id="9874" from="r_V_175" to="tmp_318" fromId="2626" toId="2637">
</dataflow>
<dataflow id="9875" from="StgValue_4163" to="tmp_318" fromId="4163" toId="2637">
</dataflow>
<dataflow id="9876" from="StgValue_3825" to="tmp_318" fromId="3825" toId="2637">
</dataflow>
<dataflow id="9877" from="tmp_318" to="Range2_all_ones_46" fromId="2637" toId="2638">
</dataflow>
<dataflow id="9878" from="StgValue_4167" to="Range2_all_ones_46" fromId="4167" toId="2638">
</dataflow>
<dataflow id="9879" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_319" fromId="4169" toId="2639">
</dataflow>
<dataflow id="9880" from="r_V_175" to="tmp_319" fromId="2626" toId="2639">
</dataflow>
<dataflow id="9881" from="StgValue_4172" to="tmp_319" fromId="4172" toId="2639">
</dataflow>
<dataflow id="9882" from="StgValue_3825" to="tmp_319" fromId="3825" toId="2639">
</dataflow>
<dataflow id="9883" from="tmp_319" to="Range1_all_ones_92" fromId="2639" toId="2640">
</dataflow>
<dataflow id="9884" from="StgValue_4176" to="Range1_all_ones_92" fromId="4176" toId="2640">
</dataflow>
<dataflow id="9885" from="tmp_319" to="Range1_all_zeros_46" fromId="2639" toId="2641">
</dataflow>
<dataflow id="9886" from="StgValue_4179" to="Range1_all_zeros_46" fromId="4179" toId="2641">
</dataflow>
<dataflow id="9887" from="carry_93" to="deleted_zeros_46" fromId="2636" toId="2642">
</dataflow>
<dataflow id="9888" from="Range1_all_ones_92" to="deleted_zeros_46" fromId="2640" toId="2642">
</dataflow>
<dataflow id="9889" from="Range1_all_zeros_46" to="deleted_zeros_46" fromId="2641" toId="2642">
</dataflow>
<dataflow id="9890" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_399" fromId="4129" toId="2643">
</dataflow>
<dataflow id="9891" from="r_V_175" to="tmp_399" fromId="2626" toId="2643">
</dataflow>
<dataflow id="9892" from="StgValue_4172" to="tmp_399" fromId="4172" toId="2643">
</dataflow>
<dataflow id="9893" from="tmp_399" to="xor_ln936_46" fromId="2643" toId="2644">
</dataflow>
<dataflow id="9894" from="StgValue_4156" to="xor_ln936_46" fromId="4156" toId="2644">
</dataflow>
<dataflow id="9895" from="Range2_all_ones_46" to="and_ln936_46" fromId="2638" toId="2645">
</dataflow>
<dataflow id="9896" from="xor_ln936_46" to="and_ln936_46" fromId="2644" toId="2645">
</dataflow>
<dataflow id="9897" from="carry_93" to="deleted_ones_92" fromId="2636" toId="2646">
</dataflow>
<dataflow id="9898" from="and_ln936_46" to="deleted_ones_92" fromId="2645" toId="2646">
</dataflow>
<dataflow id="9899" from="Range1_all_ones_92" to="deleted_ones_92" fromId="2640" toId="2646">
</dataflow>
<dataflow id="9900" from="carry_93" to="and_ln937_46" fromId="2636" toId="2647">
</dataflow>
<dataflow id="9901" from="Range1_all_ones_92" to="and_ln937_46" fromId="2640" toId="2647">
</dataflow>
<dataflow id="9902" from="deleted_zeros_46" to="xor_ln941_139" fromId="2642" toId="2648">
</dataflow>
<dataflow id="9903" from="StgValue_4156" to="xor_ln941_139" fromId="4156" toId="2648">
</dataflow>
<dataflow id="9904" from="p_Result_243" to="or_ln941_46" fromId="2634" toId="2649">
</dataflow>
<dataflow id="9905" from="xor_ln941_139" to="or_ln941_46" fromId="2648" toId="2649">
</dataflow>
<dataflow id="9906" from="p_Result_241" to="xor_ln941_140" fromId="2628" toId="2650">
</dataflow>
<dataflow id="9907" from="StgValue_4156" to="xor_ln941_140" fromId="4156" toId="2650">
</dataflow>
<dataflow id="9908" from="or_ln941_46" to="overflow_93" fromId="2649" toId="2651">
</dataflow>
<dataflow id="9909" from="xor_ln941_140" to="overflow_93" fromId="2650" toId="2651">
</dataflow>
<dataflow id="9910" from="deleted_ones_92" to="xor_ln942_93" fromId="2646" toId="2652">
</dataflow>
<dataflow id="9911" from="StgValue_4156" to="xor_ln942_93" fromId="4156" toId="2652">
</dataflow>
<dataflow id="9912" from="xor_ln942_92" to="or_ln942_46" fromId="2635" toId="2653">
</dataflow>
<dataflow id="9913" from="xor_ln942_93" to="or_ln942_46" fromId="2652" toId="2653">
</dataflow>
<dataflow id="9914" from="and_ln937_46" to="xor_ln942_174" fromId="2647" toId="2654">
</dataflow>
<dataflow id="9915" from="or_ln942_46" to="xor_ln942_174" fromId="2653" toId="2654">
</dataflow>
<dataflow id="9916" from="xor_ln942_174" to="underflow_46" fromId="2654" toId="2655">
</dataflow>
<dataflow id="9917" from="p_Result_241" to="underflow_46" fromId="2628" toId="2655">
</dataflow>
<dataflow id="9918" from="overflow_93" to="or_ln392_46" fromId="2651" toId="2656">
</dataflow>
<dataflow id="9919" from="underflow_46" to="or_ln392_46" fromId="2655" toId="2656">
</dataflow>
<dataflow id="9920" from="sext_ln1319_47" to="r_V_176" fromId="2402" toId="2657">
</dataflow>
<dataflow id="9921" from="sext_ln1317_47" to="r_V_176" fromId="2401" toId="2657">
</dataflow>
<dataflow id="9922" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2658">
</dataflow>
<dataflow id="9923" from="r_V_176" to="specfucore_ln1319" fromId="2657" toId="2658">
</dataflow>
<dataflow id="9924" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2658">
</dataflow>
<dataflow id="9925" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2658">
</dataflow>
<dataflow id="9926" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2658">
</dataflow>
<dataflow id="9927" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_246" fromId="4129" toId="2659">
</dataflow>
<dataflow id="9928" from="r_V_176" to="p_Result_246" fromId="2657" toId="2659">
</dataflow>
<dataflow id="9929" from="StgValue_3825" to="p_Result_246" fromId="3825" toId="2659">
</dataflow>
<dataflow id="9930" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_141" fromId="4133" toId="2660">
</dataflow>
<dataflow id="9931" from="r_V_176" to="tp_V_141" fromId="2657" toId="2660">
</dataflow>
<dataflow id="9932" from="StgValue_4136" to="tp_V_141" fromId="4136" toId="2660">
</dataflow>
<dataflow id="9933" from="StgValue_4138" to="tp_V_141" fromId="4138" toId="2660">
</dataflow>
<dataflow id="9934" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_247" fromId="4129" toId="2661">
</dataflow>
<dataflow id="9935" from="r_V_176" to="p_Result_247" fromId="2657" toId="2661">
</dataflow>
<dataflow id="9936" from="StgValue_4138" to="p_Result_247" fromId="4138" toId="2661">
</dataflow>
<dataflow id="9937" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_404" fromId="4129" toId="2662">
</dataflow>
<dataflow id="9938" from="r_V_176" to="tmp_404" fromId="2657" toId="2662">
</dataflow>
<dataflow id="9939" from="StgValue_4145" to="tmp_404" fromId="4145" toId="2662">
</dataflow>
<dataflow id="9940" from="tmp_404" to="zext_ln423_47" fromId="2662" toId="2663">
</dataflow>
<dataflow id="9941" from="zext_ln423_47" to="tp_V_142" fromId="2663" toId="2664">
</dataflow>
<dataflow id="9942" from="tp_V_141" to="tp_V_142" fromId="2660" toId="2664">
</dataflow>
<dataflow id="9943" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_248" fromId="4150" toId="2665">
</dataflow>
<dataflow id="9944" from="tp_V_142" to="p_Result_248" fromId="2664" toId="2665">
</dataflow>
<dataflow id="9945" from="StgValue_4153" to="p_Result_248" fromId="4153" toId="2665">
</dataflow>
<dataflow id="9946" from="p_Result_248" to="xor_ln942_94" fromId="2665" toId="2666">
</dataflow>
<dataflow id="9947" from="StgValue_4156" to="xor_ln942_94" fromId="4156" toId="2666">
</dataflow>
<dataflow id="9948" from="p_Result_247" to="carry_95" fromId="2661" toId="2667">
</dataflow>
<dataflow id="9949" from="xor_ln942_94" to="carry_95" fromId="2666" toId="2667">
</dataflow>
<dataflow id="9950" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_321" fromId="4160" toId="2668">
</dataflow>
<dataflow id="9951" from="r_V_176" to="tmp_321" fromId="2657" toId="2668">
</dataflow>
<dataflow id="9952" from="StgValue_4163" to="tmp_321" fromId="4163" toId="2668">
</dataflow>
<dataflow id="9953" from="StgValue_3825" to="tmp_321" fromId="3825" toId="2668">
</dataflow>
<dataflow id="9954" from="tmp_321" to="Range2_all_ones_47" fromId="2668" toId="2669">
</dataflow>
<dataflow id="9955" from="StgValue_4167" to="Range2_all_ones_47" fromId="4167" toId="2669">
</dataflow>
<dataflow id="9956" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_323" fromId="4169" toId="2670">
</dataflow>
<dataflow id="9957" from="r_V_176" to="tmp_323" fromId="2657" toId="2670">
</dataflow>
<dataflow id="9958" from="StgValue_4172" to="tmp_323" fromId="4172" toId="2670">
</dataflow>
<dataflow id="9959" from="StgValue_3825" to="tmp_323" fromId="3825" toId="2670">
</dataflow>
<dataflow id="9960" from="tmp_323" to="Range1_all_ones_94" fromId="2670" toId="2671">
</dataflow>
<dataflow id="9961" from="StgValue_4176" to="Range1_all_ones_94" fromId="4176" toId="2671">
</dataflow>
<dataflow id="9962" from="tmp_323" to="Range1_all_zeros_47" fromId="2670" toId="2672">
</dataflow>
<dataflow id="9963" from="StgValue_4179" to="Range1_all_zeros_47" fromId="4179" toId="2672">
</dataflow>
<dataflow id="9964" from="carry_95" to="deleted_zeros_47" fromId="2667" toId="2673">
</dataflow>
<dataflow id="9965" from="Range1_all_ones_94" to="deleted_zeros_47" fromId="2671" toId="2673">
</dataflow>
<dataflow id="9966" from="Range1_all_zeros_47" to="deleted_zeros_47" fromId="2672" toId="2673">
</dataflow>
<dataflow id="9967" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_406" fromId="4129" toId="2674">
</dataflow>
<dataflow id="9968" from="r_V_176" to="tmp_406" fromId="2657" toId="2674">
</dataflow>
<dataflow id="9969" from="StgValue_4172" to="tmp_406" fromId="4172" toId="2674">
</dataflow>
<dataflow id="9970" from="tmp_406" to="xor_ln936_47" fromId="2674" toId="2675">
</dataflow>
<dataflow id="9971" from="StgValue_4156" to="xor_ln936_47" fromId="4156" toId="2675">
</dataflow>
<dataflow id="9972" from="Range2_all_ones_47" to="and_ln936_47" fromId="2669" toId="2676">
</dataflow>
<dataflow id="9973" from="xor_ln936_47" to="and_ln936_47" fromId="2675" toId="2676">
</dataflow>
<dataflow id="9974" from="carry_95" to="deleted_ones_94" fromId="2667" toId="2677">
</dataflow>
<dataflow id="9975" from="and_ln936_47" to="deleted_ones_94" fromId="2676" toId="2677">
</dataflow>
<dataflow id="9976" from="Range1_all_ones_94" to="deleted_ones_94" fromId="2671" toId="2677">
</dataflow>
<dataflow id="9977" from="carry_95" to="and_ln937_47" fromId="2667" toId="2678">
</dataflow>
<dataflow id="9978" from="Range1_all_ones_94" to="and_ln937_47" fromId="2671" toId="2678">
</dataflow>
<dataflow id="9979" from="deleted_zeros_47" to="xor_ln941_142" fromId="2673" toId="2679">
</dataflow>
<dataflow id="9980" from="StgValue_4156" to="xor_ln941_142" fromId="4156" toId="2679">
</dataflow>
<dataflow id="9981" from="p_Result_248" to="or_ln941_47" fromId="2665" toId="2680">
</dataflow>
<dataflow id="9982" from="xor_ln941_142" to="or_ln941_47" fromId="2679" toId="2680">
</dataflow>
<dataflow id="9983" from="p_Result_246" to="xor_ln941_143" fromId="2659" toId="2681">
</dataflow>
<dataflow id="9984" from="StgValue_4156" to="xor_ln941_143" fromId="4156" toId="2681">
</dataflow>
<dataflow id="9985" from="or_ln941_47" to="overflow_95" fromId="2680" toId="2682">
</dataflow>
<dataflow id="9986" from="xor_ln941_143" to="overflow_95" fromId="2681" toId="2682">
</dataflow>
<dataflow id="9987" from="deleted_ones_94" to="xor_ln942_95" fromId="2677" toId="2683">
</dataflow>
<dataflow id="9988" from="StgValue_4156" to="xor_ln942_95" fromId="4156" toId="2683">
</dataflow>
<dataflow id="9989" from="xor_ln942_94" to="or_ln942_47" fromId="2666" toId="2684">
</dataflow>
<dataflow id="9990" from="xor_ln942_95" to="or_ln942_47" fromId="2683" toId="2684">
</dataflow>
<dataflow id="9991" from="and_ln937_47" to="xor_ln942_175" fromId="2678" toId="2685">
</dataflow>
<dataflow id="9992" from="or_ln942_47" to="xor_ln942_175" fromId="2684" toId="2685">
</dataflow>
<dataflow id="9993" from="xor_ln942_175" to="underflow_47" fromId="2685" toId="2686">
</dataflow>
<dataflow id="9994" from="p_Result_246" to="underflow_47" fromId="2659" toId="2686">
</dataflow>
<dataflow id="9995" from="overflow_95" to="or_ln392_47" fromId="2682" toId="2687">
</dataflow>
<dataflow id="9996" from="underflow_47" to="or_ln392_47" fromId="2686" toId="2687">
</dataflow>
<dataflow id="9997" from="sext_ln1319_48" to="r_V_177" fromId="2497" toId="2688">
</dataflow>
<dataflow id="9998" from="sext_ln1317_48" to="r_V_177" fromId="2496" toId="2688">
</dataflow>
<dataflow id="9999" from="sext_ln1319_49" to="r_V_178" fromId="2500" toId="2689">
</dataflow>
<dataflow id="10000" from="sext_ln1317_49" to="r_V_178" fromId="2499" toId="2689">
</dataflow>
<dataflow id="10001" from="sext_ln1319_50" to="r_V_179" fromId="2595" toId="2690">
</dataflow>
<dataflow id="10002" from="sext_ln1317_50" to="r_V_179" fromId="2594" toId="2690">
</dataflow>
<dataflow id="10003" from="sext_ln1319_51" to="r_V_180" fromId="2598" toId="2691">
</dataflow>
<dataflow id="10004" from="sext_ln1317_51" to="r_V_180" fromId="2597" toId="2691">
</dataflow>
<dataflow id="10005" from="di_V_52" to="sext_ln1317_52" fromId="693" toId="2692">
</dataflow>
<dataflow id="10006" from="wi_V_52" to="sext_ln1319_52" fromId="695" toId="2693">
</dataflow>
<dataflow id="10007" from="sext_ln1319_52" to="r_V_181" fromId="2693" toId="2694">
</dataflow>
<dataflow id="10008" from="sext_ln1317_52" to="r_V_181" fromId="2692" toId="2694">
</dataflow>
<dataflow id="10009" from="di_V_53" to="sext_ln1317_53" fromId="696" toId="2695">
</dataflow>
<dataflow id="10010" from="wi_V_53" to="sext_ln1319_53" fromId="697" toId="2696">
</dataflow>
<dataflow id="10011" from="sext_ln1319_53" to="r_V_182" fromId="2696" toId="2697">
</dataflow>
<dataflow id="10012" from="sext_ln1317_53" to="r_V_182" fromId="2695" toId="2697">
</dataflow>
<dataflow id="10013" from="overflow_93" to="select_ln392_139" fromId="2651" toId="2698">
</dataflow>
<dataflow id="10014" from="StgValue_4401" to="select_ln392_139" fromId="4401" toId="2698">
</dataflow>
<dataflow id="10015" from="StgValue_4403" to="select_ln392_139" fromId="4403" toId="2698">
</dataflow>
<dataflow id="10016" from="or_ln392_46" to="tp_V_140" fromId="2656" toId="2699">
</dataflow>
<dataflow id="10017" from="select_ln392_139" to="tp_V_140" fromId="2698" toId="2699">
</dataflow>
<dataflow id="10018" from="tp_V_139" to="tp_V_140" fromId="2633" toId="2699">
</dataflow>
<dataflow id="10019" from="sum_V_92" to="sext_ln859_92" fromId="2625" toId="2700">
</dataflow>
<dataflow id="10020" from="tp_V_140" to="sext_ln859_93" fromId="2699" toId="2701">
</dataflow>
<dataflow id="10021" from="sext_ln859_93" to="ret_V_46" fromId="2701" toId="2702">
</dataflow>
<dataflow id="10022" from="sext_ln859_92" to="ret_V_46" fromId="2700" toId="2702">
</dataflow>
<dataflow id="10023" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_244" fromId="4412" toId="2703">
</dataflow>
<dataflow id="10024" from="ret_V_46" to="p_Result_244" fromId="2702" toId="2703">
</dataflow>
<dataflow id="10025" from="StgValue_3823" to="p_Result_244" fromId="3823" toId="2703">
</dataflow>
<dataflow id="10026" from="tp_V_140" to="sum_V_93" fromId="2699" toId="2704">
</dataflow>
<dataflow id="10027" from="sum_V_92" to="sum_V_93" fromId="2625" toId="2704">
</dataflow>
<dataflow id="10028" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_245" fromId="4150" toId="2705">
</dataflow>
<dataflow id="10029" from="sum_V_93" to="p_Result_245" fromId="2704" toId="2705">
</dataflow>
<dataflow id="10030" from="StgValue_4153" to="p_Result_245" fromId="4153" toId="2705">
</dataflow>
<dataflow id="10031" from="p_Result_244" to="xor_ln941_141" fromId="2703" toId="2706">
</dataflow>
<dataflow id="10032" from="StgValue_4156" to="xor_ln941_141" fromId="4156" toId="2706">
</dataflow>
<dataflow id="10033" from="p_Result_245" to="overflow_94" fromId="2705" toId="2707">
</dataflow>
<dataflow id="10034" from="xor_ln941_141" to="overflow_94" fromId="2706" toId="2707">
</dataflow>
<dataflow id="10035" from="p_Result_244" to="xor_ln348_47" fromId="2703" toId="2708">
</dataflow>
<dataflow id="10036" from="p_Result_245" to="xor_ln348_47" fromId="2705" toId="2708">
</dataflow>
<dataflow id="10037" from="overflow_94" to="select_ln392_141" fromId="2707" toId="2709">
</dataflow>
<dataflow id="10038" from="StgValue_4401" to="select_ln392_141" fromId="4401" toId="2709">
</dataflow>
<dataflow id="10039" from="StgValue_4403" to="select_ln392_141" fromId="4403" toId="2709">
</dataflow>
<dataflow id="10040" from="xor_ln348_47" to="sum_V_94" fromId="2708" toId="2710">
</dataflow>
<dataflow id="10041" from="select_ln392_141" to="sum_V_94" fromId="2709" toId="2710">
</dataflow>
<dataflow id="10042" from="sum_V_93" to="sum_V_94" fromId="2704" toId="2710">
</dataflow>
<dataflow id="10043" from="overflow_95" to="select_ln392_142" fromId="2682" toId="2711">
</dataflow>
<dataflow id="10044" from="StgValue_4401" to="select_ln392_142" fromId="4401" toId="2711">
</dataflow>
<dataflow id="10045" from="StgValue_4403" to="select_ln392_142" fromId="4403" toId="2711">
</dataflow>
<dataflow id="10046" from="or_ln392_47" to="tp_V_143" fromId="2687" toId="2712">
</dataflow>
<dataflow id="10047" from="select_ln392_142" to="tp_V_143" fromId="2711" toId="2712">
</dataflow>
<dataflow id="10048" from="tp_V_142" to="tp_V_143" fromId="2664" toId="2712">
</dataflow>
<dataflow id="10049" from="sum_V_94" to="sext_ln859_94" fromId="2710" toId="2713">
</dataflow>
<dataflow id="10050" from="tp_V_143" to="sext_ln859_95" fromId="2712" toId="2714">
</dataflow>
<dataflow id="10051" from="sext_ln859_95" to="ret_V_47" fromId="2714" toId="2715">
</dataflow>
<dataflow id="10052" from="sext_ln859_94" to="ret_V_47" fromId="2713" toId="2715">
</dataflow>
<dataflow id="10053" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_249" fromId="4412" toId="2716">
</dataflow>
<dataflow id="10054" from="ret_V_47" to="p_Result_249" fromId="2715" toId="2716">
</dataflow>
<dataflow id="10055" from="StgValue_3823" to="p_Result_249" fromId="3823" toId="2716">
</dataflow>
<dataflow id="10056" from="tp_V_143" to="sum_V_95" fromId="2712" toId="2717">
</dataflow>
<dataflow id="10057" from="sum_V_94" to="sum_V_95" fromId="2710" toId="2717">
</dataflow>
<dataflow id="10058" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_250" fromId="4150" toId="2718">
</dataflow>
<dataflow id="10059" from="sum_V_95" to="p_Result_250" fromId="2717" toId="2718">
</dataflow>
<dataflow id="10060" from="StgValue_4153" to="p_Result_250" fromId="4153" toId="2718">
</dataflow>
<dataflow id="10061" from="p_Result_249" to="xor_ln941_144" fromId="2716" toId="2719">
</dataflow>
<dataflow id="10062" from="StgValue_4156" to="xor_ln941_144" fromId="4156" toId="2719">
</dataflow>
<dataflow id="10063" from="p_Result_250" to="overflow_96" fromId="2718" toId="2720">
</dataflow>
<dataflow id="10064" from="xor_ln941_144" to="overflow_96" fromId="2719" toId="2720">
</dataflow>
<dataflow id="10065" from="p_Result_249" to="xor_ln348_48" fromId="2716" toId="2721">
</dataflow>
<dataflow id="10066" from="p_Result_250" to="xor_ln348_48" fromId="2718" toId="2721">
</dataflow>
<dataflow id="10067" from="overflow_96" to="select_ln392_144" fromId="2720" toId="2722">
</dataflow>
<dataflow id="10068" from="StgValue_4401" to="select_ln392_144" fromId="4401" toId="2722">
</dataflow>
<dataflow id="10069" from="StgValue_4403" to="select_ln392_144" fromId="4403" toId="2722">
</dataflow>
<dataflow id="10070" from="xor_ln348_48" to="sum_V_96" fromId="2721" toId="2723">
</dataflow>
<dataflow id="10071" from="select_ln392_144" to="sum_V_96" fromId="2722" toId="2723">
</dataflow>
<dataflow id="10072" from="sum_V_95" to="sum_V_96" fromId="2717" toId="2723">
</dataflow>
<dataflow id="10073" from="sext_ln1319_48" to="r_V_177" fromId="2497" toId="2724">
</dataflow>
<dataflow id="10074" from="sext_ln1317_48" to="r_V_177" fromId="2496" toId="2724">
</dataflow>
<dataflow id="10075" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2725">
</dataflow>
<dataflow id="10076" from="r_V_177" to="specfucore_ln1319" fromId="2724" toId="2725">
</dataflow>
<dataflow id="10077" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2725">
</dataflow>
<dataflow id="10078" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2725">
</dataflow>
<dataflow id="10079" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2725">
</dataflow>
<dataflow id="10080" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_251" fromId="4129" toId="2726">
</dataflow>
<dataflow id="10081" from="r_V_177" to="p_Result_251" fromId="2724" toId="2726">
</dataflow>
<dataflow id="10082" from="StgValue_3825" to="p_Result_251" fromId="3825" toId="2726">
</dataflow>
<dataflow id="10083" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_144" fromId="4133" toId="2727">
</dataflow>
<dataflow id="10084" from="r_V_177" to="tp_V_144" fromId="2724" toId="2727">
</dataflow>
<dataflow id="10085" from="StgValue_4136" to="tp_V_144" fromId="4136" toId="2727">
</dataflow>
<dataflow id="10086" from="StgValue_4138" to="tp_V_144" fromId="4138" toId="2727">
</dataflow>
<dataflow id="10087" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_252" fromId="4129" toId="2728">
</dataflow>
<dataflow id="10088" from="r_V_177" to="p_Result_252" fromId="2724" toId="2728">
</dataflow>
<dataflow id="10089" from="StgValue_4138" to="p_Result_252" fromId="4138" toId="2728">
</dataflow>
<dataflow id="10090" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_411" fromId="4129" toId="2729">
</dataflow>
<dataflow id="10091" from="r_V_177" to="tmp_411" fromId="2724" toId="2729">
</dataflow>
<dataflow id="10092" from="StgValue_4145" to="tmp_411" fromId="4145" toId="2729">
</dataflow>
<dataflow id="10093" from="tmp_411" to="zext_ln423_48" fromId="2729" toId="2730">
</dataflow>
<dataflow id="10094" from="zext_ln423_48" to="tp_V_145" fromId="2730" toId="2731">
</dataflow>
<dataflow id="10095" from="tp_V_144" to="tp_V_145" fromId="2727" toId="2731">
</dataflow>
<dataflow id="10096" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_253" fromId="4150" toId="2732">
</dataflow>
<dataflow id="10097" from="tp_V_145" to="p_Result_253" fromId="2731" toId="2732">
</dataflow>
<dataflow id="10098" from="StgValue_4153" to="p_Result_253" fromId="4153" toId="2732">
</dataflow>
<dataflow id="10099" from="p_Result_253" to="xor_ln942_96" fromId="2732" toId="2733">
</dataflow>
<dataflow id="10100" from="StgValue_4156" to="xor_ln942_96" fromId="4156" toId="2733">
</dataflow>
<dataflow id="10101" from="p_Result_252" to="carry_97" fromId="2728" toId="2734">
</dataflow>
<dataflow id="10102" from="xor_ln942_96" to="carry_97" fromId="2733" toId="2734">
</dataflow>
<dataflow id="10103" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_324" fromId="4160" toId="2735">
</dataflow>
<dataflow id="10104" from="r_V_177" to="tmp_324" fromId="2724" toId="2735">
</dataflow>
<dataflow id="10105" from="StgValue_4163" to="tmp_324" fromId="4163" toId="2735">
</dataflow>
<dataflow id="10106" from="StgValue_3825" to="tmp_324" fromId="3825" toId="2735">
</dataflow>
<dataflow id="10107" from="tmp_324" to="Range2_all_ones_48" fromId="2735" toId="2736">
</dataflow>
<dataflow id="10108" from="StgValue_4167" to="Range2_all_ones_48" fromId="4167" toId="2736">
</dataflow>
<dataflow id="10109" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_325" fromId="4169" toId="2737">
</dataflow>
<dataflow id="10110" from="r_V_177" to="tmp_325" fromId="2724" toId="2737">
</dataflow>
<dataflow id="10111" from="StgValue_4172" to="tmp_325" fromId="4172" toId="2737">
</dataflow>
<dataflow id="10112" from="StgValue_3825" to="tmp_325" fromId="3825" toId="2737">
</dataflow>
<dataflow id="10113" from="tmp_325" to="Range1_all_ones_96" fromId="2737" toId="2738">
</dataflow>
<dataflow id="10114" from="StgValue_4176" to="Range1_all_ones_96" fromId="4176" toId="2738">
</dataflow>
<dataflow id="10115" from="tmp_325" to="Range1_all_zeros_48" fromId="2737" toId="2739">
</dataflow>
<dataflow id="10116" from="StgValue_4179" to="Range1_all_zeros_48" fromId="4179" toId="2739">
</dataflow>
<dataflow id="10117" from="carry_97" to="deleted_zeros_48" fromId="2734" toId="2740">
</dataflow>
<dataflow id="10118" from="Range1_all_ones_96" to="deleted_zeros_48" fromId="2738" toId="2740">
</dataflow>
<dataflow id="10119" from="Range1_all_zeros_48" to="deleted_zeros_48" fromId="2739" toId="2740">
</dataflow>
<dataflow id="10120" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_413" fromId="4129" toId="2741">
</dataflow>
<dataflow id="10121" from="r_V_177" to="tmp_413" fromId="2724" toId="2741">
</dataflow>
<dataflow id="10122" from="StgValue_4172" to="tmp_413" fromId="4172" toId="2741">
</dataflow>
<dataflow id="10123" from="tmp_413" to="xor_ln936_48" fromId="2741" toId="2742">
</dataflow>
<dataflow id="10124" from="StgValue_4156" to="xor_ln936_48" fromId="4156" toId="2742">
</dataflow>
<dataflow id="10125" from="Range2_all_ones_48" to="and_ln936_48" fromId="2736" toId="2743">
</dataflow>
<dataflow id="10126" from="xor_ln936_48" to="and_ln936_48" fromId="2742" toId="2743">
</dataflow>
<dataflow id="10127" from="carry_97" to="deleted_ones_96" fromId="2734" toId="2744">
</dataflow>
<dataflow id="10128" from="and_ln936_48" to="deleted_ones_96" fromId="2743" toId="2744">
</dataflow>
<dataflow id="10129" from="Range1_all_ones_96" to="deleted_ones_96" fromId="2738" toId="2744">
</dataflow>
<dataflow id="10130" from="carry_97" to="and_ln937_48" fromId="2734" toId="2745">
</dataflow>
<dataflow id="10131" from="Range1_all_ones_96" to="and_ln937_48" fromId="2738" toId="2745">
</dataflow>
<dataflow id="10132" from="deleted_zeros_48" to="xor_ln941_145" fromId="2740" toId="2746">
</dataflow>
<dataflow id="10133" from="StgValue_4156" to="xor_ln941_145" fromId="4156" toId="2746">
</dataflow>
<dataflow id="10134" from="p_Result_253" to="or_ln941_48" fromId="2732" toId="2747">
</dataflow>
<dataflow id="10135" from="xor_ln941_145" to="or_ln941_48" fromId="2746" toId="2747">
</dataflow>
<dataflow id="10136" from="p_Result_251" to="xor_ln941_146" fromId="2726" toId="2748">
</dataflow>
<dataflow id="10137" from="StgValue_4156" to="xor_ln941_146" fromId="4156" toId="2748">
</dataflow>
<dataflow id="10138" from="or_ln941_48" to="overflow_97" fromId="2747" toId="2749">
</dataflow>
<dataflow id="10139" from="xor_ln941_146" to="overflow_97" fromId="2748" toId="2749">
</dataflow>
<dataflow id="10140" from="deleted_ones_96" to="xor_ln942_97" fromId="2744" toId="2750">
</dataflow>
<dataflow id="10141" from="StgValue_4156" to="xor_ln942_97" fromId="4156" toId="2750">
</dataflow>
<dataflow id="10142" from="xor_ln942_96" to="or_ln942_48" fromId="2733" toId="2751">
</dataflow>
<dataflow id="10143" from="xor_ln942_97" to="or_ln942_48" fromId="2750" toId="2751">
</dataflow>
<dataflow id="10144" from="and_ln937_48" to="xor_ln942_176" fromId="2745" toId="2752">
</dataflow>
<dataflow id="10145" from="or_ln942_48" to="xor_ln942_176" fromId="2751" toId="2752">
</dataflow>
<dataflow id="10146" from="xor_ln942_176" to="underflow_48" fromId="2752" toId="2753">
</dataflow>
<dataflow id="10147" from="p_Result_251" to="underflow_48" fromId="2726" toId="2753">
</dataflow>
<dataflow id="10148" from="overflow_97" to="or_ln392_48" fromId="2749" toId="2754">
</dataflow>
<dataflow id="10149" from="underflow_48" to="or_ln392_48" fromId="2753" toId="2754">
</dataflow>
<dataflow id="10150" from="sext_ln1319_49" to="r_V_178" fromId="2500" toId="2755">
</dataflow>
<dataflow id="10151" from="sext_ln1317_49" to="r_V_178" fromId="2499" toId="2755">
</dataflow>
<dataflow id="10152" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2756">
</dataflow>
<dataflow id="10153" from="r_V_178" to="specfucore_ln1319" fromId="2755" toId="2756">
</dataflow>
<dataflow id="10154" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2756">
</dataflow>
<dataflow id="10155" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2756">
</dataflow>
<dataflow id="10156" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2756">
</dataflow>
<dataflow id="10157" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_256" fromId="4129" toId="2757">
</dataflow>
<dataflow id="10158" from="r_V_178" to="p_Result_256" fromId="2755" toId="2757">
</dataflow>
<dataflow id="10159" from="StgValue_3825" to="p_Result_256" fromId="3825" toId="2757">
</dataflow>
<dataflow id="10160" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_147" fromId="4133" toId="2758">
</dataflow>
<dataflow id="10161" from="r_V_178" to="tp_V_147" fromId="2755" toId="2758">
</dataflow>
<dataflow id="10162" from="StgValue_4136" to="tp_V_147" fromId="4136" toId="2758">
</dataflow>
<dataflow id="10163" from="StgValue_4138" to="tp_V_147" fromId="4138" toId="2758">
</dataflow>
<dataflow id="10164" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_257" fromId="4129" toId="2759">
</dataflow>
<dataflow id="10165" from="r_V_178" to="p_Result_257" fromId="2755" toId="2759">
</dataflow>
<dataflow id="10166" from="StgValue_4138" to="p_Result_257" fromId="4138" toId="2759">
</dataflow>
<dataflow id="10167" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_418" fromId="4129" toId="2760">
</dataflow>
<dataflow id="10168" from="r_V_178" to="tmp_418" fromId="2755" toId="2760">
</dataflow>
<dataflow id="10169" from="StgValue_4145" to="tmp_418" fromId="4145" toId="2760">
</dataflow>
<dataflow id="10170" from="tmp_418" to="zext_ln423_49" fromId="2760" toId="2761">
</dataflow>
<dataflow id="10171" from="zext_ln423_49" to="tp_V_148" fromId="2761" toId="2762">
</dataflow>
<dataflow id="10172" from="tp_V_147" to="tp_V_148" fromId="2758" toId="2762">
</dataflow>
<dataflow id="10173" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_258" fromId="4150" toId="2763">
</dataflow>
<dataflow id="10174" from="tp_V_148" to="p_Result_258" fromId="2762" toId="2763">
</dataflow>
<dataflow id="10175" from="StgValue_4153" to="p_Result_258" fromId="4153" toId="2763">
</dataflow>
<dataflow id="10176" from="p_Result_258" to="xor_ln942_98" fromId="2763" toId="2764">
</dataflow>
<dataflow id="10177" from="StgValue_4156" to="xor_ln942_98" fromId="4156" toId="2764">
</dataflow>
<dataflow id="10178" from="p_Result_257" to="carry_99" fromId="2759" toId="2765">
</dataflow>
<dataflow id="10179" from="xor_ln942_98" to="carry_99" fromId="2764" toId="2765">
</dataflow>
<dataflow id="10180" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_326" fromId="4160" toId="2766">
</dataflow>
<dataflow id="10181" from="r_V_178" to="tmp_326" fromId="2755" toId="2766">
</dataflow>
<dataflow id="10182" from="StgValue_4163" to="tmp_326" fromId="4163" toId="2766">
</dataflow>
<dataflow id="10183" from="StgValue_3825" to="tmp_326" fromId="3825" toId="2766">
</dataflow>
<dataflow id="10184" from="tmp_326" to="Range2_all_ones_49" fromId="2766" toId="2767">
</dataflow>
<dataflow id="10185" from="StgValue_4167" to="Range2_all_ones_49" fromId="4167" toId="2767">
</dataflow>
<dataflow id="10186" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_328" fromId="4169" toId="2768">
</dataflow>
<dataflow id="10187" from="r_V_178" to="tmp_328" fromId="2755" toId="2768">
</dataflow>
<dataflow id="10188" from="StgValue_4172" to="tmp_328" fromId="4172" toId="2768">
</dataflow>
<dataflow id="10189" from="StgValue_3825" to="tmp_328" fromId="3825" toId="2768">
</dataflow>
<dataflow id="10190" from="tmp_328" to="Range1_all_ones_98" fromId="2768" toId="2769">
</dataflow>
<dataflow id="10191" from="StgValue_4176" to="Range1_all_ones_98" fromId="4176" toId="2769">
</dataflow>
<dataflow id="10192" from="tmp_328" to="Range1_all_zeros_49" fromId="2768" toId="2770">
</dataflow>
<dataflow id="10193" from="StgValue_4179" to="Range1_all_zeros_49" fromId="4179" toId="2770">
</dataflow>
<dataflow id="10194" from="carry_99" to="deleted_zeros_49" fromId="2765" toId="2771">
</dataflow>
<dataflow id="10195" from="Range1_all_ones_98" to="deleted_zeros_49" fromId="2769" toId="2771">
</dataflow>
<dataflow id="10196" from="Range1_all_zeros_49" to="deleted_zeros_49" fromId="2770" toId="2771">
</dataflow>
<dataflow id="10197" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_420" fromId="4129" toId="2772">
</dataflow>
<dataflow id="10198" from="r_V_178" to="tmp_420" fromId="2755" toId="2772">
</dataflow>
<dataflow id="10199" from="StgValue_4172" to="tmp_420" fromId="4172" toId="2772">
</dataflow>
<dataflow id="10200" from="tmp_420" to="xor_ln936_49" fromId="2772" toId="2773">
</dataflow>
<dataflow id="10201" from="StgValue_4156" to="xor_ln936_49" fromId="4156" toId="2773">
</dataflow>
<dataflow id="10202" from="Range2_all_ones_49" to="and_ln936_49" fromId="2767" toId="2774">
</dataflow>
<dataflow id="10203" from="xor_ln936_49" to="and_ln936_49" fromId="2773" toId="2774">
</dataflow>
<dataflow id="10204" from="carry_99" to="deleted_ones_98" fromId="2765" toId="2775">
</dataflow>
<dataflow id="10205" from="and_ln936_49" to="deleted_ones_98" fromId="2774" toId="2775">
</dataflow>
<dataflow id="10206" from="Range1_all_ones_98" to="deleted_ones_98" fromId="2769" toId="2775">
</dataflow>
<dataflow id="10207" from="carry_99" to="and_ln937_49" fromId="2765" toId="2776">
</dataflow>
<dataflow id="10208" from="Range1_all_ones_98" to="and_ln937_49" fromId="2769" toId="2776">
</dataflow>
<dataflow id="10209" from="deleted_zeros_49" to="xor_ln941_148" fromId="2771" toId="2777">
</dataflow>
<dataflow id="10210" from="StgValue_4156" to="xor_ln941_148" fromId="4156" toId="2777">
</dataflow>
<dataflow id="10211" from="p_Result_258" to="or_ln941_49" fromId="2763" toId="2778">
</dataflow>
<dataflow id="10212" from="xor_ln941_148" to="or_ln941_49" fromId="2777" toId="2778">
</dataflow>
<dataflow id="10213" from="p_Result_256" to="xor_ln941_149" fromId="2757" toId="2779">
</dataflow>
<dataflow id="10214" from="StgValue_4156" to="xor_ln941_149" fromId="4156" toId="2779">
</dataflow>
<dataflow id="10215" from="or_ln941_49" to="overflow_99" fromId="2778" toId="2780">
</dataflow>
<dataflow id="10216" from="xor_ln941_149" to="overflow_99" fromId="2779" toId="2780">
</dataflow>
<dataflow id="10217" from="deleted_ones_98" to="xor_ln942_99" fromId="2775" toId="2781">
</dataflow>
<dataflow id="10218" from="StgValue_4156" to="xor_ln942_99" fromId="4156" toId="2781">
</dataflow>
<dataflow id="10219" from="xor_ln942_98" to="or_ln942_49" fromId="2764" toId="2782">
</dataflow>
<dataflow id="10220" from="xor_ln942_99" to="or_ln942_49" fromId="2781" toId="2782">
</dataflow>
<dataflow id="10221" from="and_ln937_49" to="xor_ln942_177" fromId="2776" toId="2783">
</dataflow>
<dataflow id="10222" from="or_ln942_49" to="xor_ln942_177" fromId="2782" toId="2783">
</dataflow>
<dataflow id="10223" from="xor_ln942_177" to="underflow_49" fromId="2783" toId="2784">
</dataflow>
<dataflow id="10224" from="p_Result_256" to="underflow_49" fromId="2757" toId="2784">
</dataflow>
<dataflow id="10225" from="overflow_99" to="or_ln392_49" fromId="2780" toId="2785">
</dataflow>
<dataflow id="10226" from="underflow_49" to="or_ln392_49" fromId="2784" toId="2785">
</dataflow>
<dataflow id="10227" from="sext_ln1319_50" to="r_V_179" fromId="2595" toId="2786">
</dataflow>
<dataflow id="10228" from="sext_ln1317_50" to="r_V_179" fromId="2594" toId="2786">
</dataflow>
<dataflow id="10229" from="sext_ln1319_51" to="r_V_180" fromId="2598" toId="2787">
</dataflow>
<dataflow id="10230" from="sext_ln1317_51" to="r_V_180" fromId="2597" toId="2787">
</dataflow>
<dataflow id="10231" from="sext_ln1319_52" to="r_V_181" fromId="2693" toId="2788">
</dataflow>
<dataflow id="10232" from="sext_ln1317_52" to="r_V_181" fromId="2692" toId="2788">
</dataflow>
<dataflow id="10233" from="sext_ln1319_53" to="r_V_182" fromId="2696" toId="2789">
</dataflow>
<dataflow id="10234" from="sext_ln1317_53" to="r_V_182" fromId="2695" toId="2789">
</dataflow>
<dataflow id="10235" from="di_V_54" to="sext_ln1317_54" fromId="698" toId="2790">
</dataflow>
<dataflow id="10236" from="wi_V_54" to="sext_ln1319_54" fromId="699" toId="2791">
</dataflow>
<dataflow id="10237" from="sext_ln1319_54" to="r_V_183" fromId="2791" toId="2792">
</dataflow>
<dataflow id="10238" from="sext_ln1317_54" to="r_V_183" fromId="2790" toId="2792">
</dataflow>
<dataflow id="10239" from="di_V_55" to="sext_ln1317_55" fromId="700" toId="2793">
</dataflow>
<dataflow id="10240" from="wi_V_55" to="sext_ln1319_55" fromId="701" toId="2794">
</dataflow>
<dataflow id="10241" from="sext_ln1319_55" to="r_V_184" fromId="2794" toId="2795">
</dataflow>
<dataflow id="10242" from="sext_ln1317_55" to="r_V_184" fromId="2793" toId="2795">
</dataflow>
<dataflow id="10243" from="overflow_97" to="select_ln392_145" fromId="2749" toId="2796">
</dataflow>
<dataflow id="10244" from="StgValue_4401" to="select_ln392_145" fromId="4401" toId="2796">
</dataflow>
<dataflow id="10245" from="StgValue_4403" to="select_ln392_145" fromId="4403" toId="2796">
</dataflow>
<dataflow id="10246" from="or_ln392_48" to="tp_V_146" fromId="2754" toId="2797">
</dataflow>
<dataflow id="10247" from="select_ln392_145" to="tp_V_146" fromId="2796" toId="2797">
</dataflow>
<dataflow id="10248" from="tp_V_145" to="tp_V_146" fromId="2731" toId="2797">
</dataflow>
<dataflow id="10249" from="sum_V_96" to="sext_ln859_96" fromId="2723" toId="2798">
</dataflow>
<dataflow id="10250" from="tp_V_146" to="sext_ln859_97" fromId="2797" toId="2799">
</dataflow>
<dataflow id="10251" from="sext_ln859_97" to="ret_V_48" fromId="2799" toId="2800">
</dataflow>
<dataflow id="10252" from="sext_ln859_96" to="ret_V_48" fromId="2798" toId="2800">
</dataflow>
<dataflow id="10253" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_254" fromId="4412" toId="2801">
</dataflow>
<dataflow id="10254" from="ret_V_48" to="p_Result_254" fromId="2800" toId="2801">
</dataflow>
<dataflow id="10255" from="StgValue_3823" to="p_Result_254" fromId="3823" toId="2801">
</dataflow>
<dataflow id="10256" from="tp_V_146" to="sum_V_97" fromId="2797" toId="2802">
</dataflow>
<dataflow id="10257" from="sum_V_96" to="sum_V_97" fromId="2723" toId="2802">
</dataflow>
<dataflow id="10258" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_255" fromId="4150" toId="2803">
</dataflow>
<dataflow id="10259" from="sum_V_97" to="p_Result_255" fromId="2802" toId="2803">
</dataflow>
<dataflow id="10260" from="StgValue_4153" to="p_Result_255" fromId="4153" toId="2803">
</dataflow>
<dataflow id="10261" from="p_Result_254" to="xor_ln941_147" fromId="2801" toId="2804">
</dataflow>
<dataflow id="10262" from="StgValue_4156" to="xor_ln941_147" fromId="4156" toId="2804">
</dataflow>
<dataflow id="10263" from="p_Result_255" to="overflow_98" fromId="2803" toId="2805">
</dataflow>
<dataflow id="10264" from="xor_ln941_147" to="overflow_98" fromId="2804" toId="2805">
</dataflow>
<dataflow id="10265" from="p_Result_254" to="xor_ln348_49" fromId="2801" toId="2806">
</dataflow>
<dataflow id="10266" from="p_Result_255" to="xor_ln348_49" fromId="2803" toId="2806">
</dataflow>
<dataflow id="10267" from="overflow_98" to="select_ln392_147" fromId="2805" toId="2807">
</dataflow>
<dataflow id="10268" from="StgValue_4401" to="select_ln392_147" fromId="4401" toId="2807">
</dataflow>
<dataflow id="10269" from="StgValue_4403" to="select_ln392_147" fromId="4403" toId="2807">
</dataflow>
<dataflow id="10270" from="xor_ln348_49" to="sum_V_98" fromId="2806" toId="2808">
</dataflow>
<dataflow id="10271" from="select_ln392_147" to="sum_V_98" fromId="2807" toId="2808">
</dataflow>
<dataflow id="10272" from="sum_V_97" to="sum_V_98" fromId="2802" toId="2808">
</dataflow>
<dataflow id="10273" from="overflow_99" to="select_ln392_148" fromId="2780" toId="2809">
</dataflow>
<dataflow id="10274" from="StgValue_4401" to="select_ln392_148" fromId="4401" toId="2809">
</dataflow>
<dataflow id="10275" from="StgValue_4403" to="select_ln392_148" fromId="4403" toId="2809">
</dataflow>
<dataflow id="10276" from="or_ln392_49" to="tp_V_149" fromId="2785" toId="2810">
</dataflow>
<dataflow id="10277" from="select_ln392_148" to="tp_V_149" fromId="2809" toId="2810">
</dataflow>
<dataflow id="10278" from="tp_V_148" to="tp_V_149" fromId="2762" toId="2810">
</dataflow>
<dataflow id="10279" from="sum_V_98" to="sext_ln859_98" fromId="2808" toId="2811">
</dataflow>
<dataflow id="10280" from="tp_V_149" to="sext_ln859_99" fromId="2810" toId="2812">
</dataflow>
<dataflow id="10281" from="sext_ln859_99" to="ret_V_49" fromId="2812" toId="2813">
</dataflow>
<dataflow id="10282" from="sext_ln859_98" to="ret_V_49" fromId="2811" toId="2813">
</dataflow>
<dataflow id="10283" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_259" fromId="4412" toId="2814">
</dataflow>
<dataflow id="10284" from="ret_V_49" to="p_Result_259" fromId="2813" toId="2814">
</dataflow>
<dataflow id="10285" from="StgValue_3823" to="p_Result_259" fromId="3823" toId="2814">
</dataflow>
<dataflow id="10286" from="tp_V_149" to="sum_V_99" fromId="2810" toId="2815">
</dataflow>
<dataflow id="10287" from="sum_V_98" to="sum_V_99" fromId="2808" toId="2815">
</dataflow>
<dataflow id="10288" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_260" fromId="4150" toId="2816">
</dataflow>
<dataflow id="10289" from="sum_V_99" to="p_Result_260" fromId="2815" toId="2816">
</dataflow>
<dataflow id="10290" from="StgValue_4153" to="p_Result_260" fromId="4153" toId="2816">
</dataflow>
<dataflow id="10291" from="p_Result_259" to="xor_ln941_150" fromId="2814" toId="2817">
</dataflow>
<dataflow id="10292" from="StgValue_4156" to="xor_ln941_150" fromId="4156" toId="2817">
</dataflow>
<dataflow id="10293" from="p_Result_260" to="overflow_100" fromId="2816" toId="2818">
</dataflow>
<dataflow id="10294" from="xor_ln941_150" to="overflow_100" fromId="2817" toId="2818">
</dataflow>
<dataflow id="10295" from="p_Result_259" to="xor_ln348_50" fromId="2814" toId="2819">
</dataflow>
<dataflow id="10296" from="p_Result_260" to="xor_ln348_50" fromId="2816" toId="2819">
</dataflow>
<dataflow id="10297" from="overflow_100" to="select_ln392_150" fromId="2818" toId="2820">
</dataflow>
<dataflow id="10298" from="StgValue_4401" to="select_ln392_150" fromId="4401" toId="2820">
</dataflow>
<dataflow id="10299" from="StgValue_4403" to="select_ln392_150" fromId="4403" toId="2820">
</dataflow>
<dataflow id="10300" from="xor_ln348_50" to="sum_V_100" fromId="2819" toId="2821">
</dataflow>
<dataflow id="10301" from="select_ln392_150" to="sum_V_100" fromId="2820" toId="2821">
</dataflow>
<dataflow id="10302" from="sum_V_99" to="sum_V_100" fromId="2815" toId="2821">
</dataflow>
<dataflow id="10303" from="sext_ln1319_50" to="r_V_179" fromId="2595" toId="2822">
</dataflow>
<dataflow id="10304" from="sext_ln1317_50" to="r_V_179" fromId="2594" toId="2822">
</dataflow>
<dataflow id="10305" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2823">
</dataflow>
<dataflow id="10306" from="r_V_179" to="specfucore_ln1319" fromId="2822" toId="2823">
</dataflow>
<dataflow id="10307" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2823">
</dataflow>
<dataflow id="10308" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2823">
</dataflow>
<dataflow id="10309" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2823">
</dataflow>
<dataflow id="10310" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_261" fromId="4129" toId="2824">
</dataflow>
<dataflow id="10311" from="r_V_179" to="p_Result_261" fromId="2822" toId="2824">
</dataflow>
<dataflow id="10312" from="StgValue_3825" to="p_Result_261" fromId="3825" toId="2824">
</dataflow>
<dataflow id="10313" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_150" fromId="4133" toId="2825">
</dataflow>
<dataflow id="10314" from="r_V_179" to="tp_V_150" fromId="2822" toId="2825">
</dataflow>
<dataflow id="10315" from="StgValue_4136" to="tp_V_150" fromId="4136" toId="2825">
</dataflow>
<dataflow id="10316" from="StgValue_4138" to="tp_V_150" fromId="4138" toId="2825">
</dataflow>
<dataflow id="10317" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_262" fromId="4129" toId="2826">
</dataflow>
<dataflow id="10318" from="r_V_179" to="p_Result_262" fromId="2822" toId="2826">
</dataflow>
<dataflow id="10319" from="StgValue_4138" to="p_Result_262" fromId="4138" toId="2826">
</dataflow>
<dataflow id="10320" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_425" fromId="4129" toId="2827">
</dataflow>
<dataflow id="10321" from="r_V_179" to="tmp_425" fromId="2822" toId="2827">
</dataflow>
<dataflow id="10322" from="StgValue_4145" to="tmp_425" fromId="4145" toId="2827">
</dataflow>
<dataflow id="10323" from="tmp_425" to="zext_ln423_50" fromId="2827" toId="2828">
</dataflow>
<dataflow id="10324" from="zext_ln423_50" to="tp_V_151" fromId="2828" toId="2829">
</dataflow>
<dataflow id="10325" from="tp_V_150" to="tp_V_151" fromId="2825" toId="2829">
</dataflow>
<dataflow id="10326" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_263" fromId="4150" toId="2830">
</dataflow>
<dataflow id="10327" from="tp_V_151" to="p_Result_263" fromId="2829" toId="2830">
</dataflow>
<dataflow id="10328" from="StgValue_4153" to="p_Result_263" fromId="4153" toId="2830">
</dataflow>
<dataflow id="10329" from="p_Result_263" to="xor_ln942_100" fromId="2830" toId="2831">
</dataflow>
<dataflow id="10330" from="StgValue_4156" to="xor_ln942_100" fromId="4156" toId="2831">
</dataflow>
<dataflow id="10331" from="p_Result_262" to="carry_101" fromId="2826" toId="2832">
</dataflow>
<dataflow id="10332" from="xor_ln942_100" to="carry_101" fromId="2831" toId="2832">
</dataflow>
<dataflow id="10333" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_330" fromId="4160" toId="2833">
</dataflow>
<dataflow id="10334" from="r_V_179" to="tmp_330" fromId="2822" toId="2833">
</dataflow>
<dataflow id="10335" from="StgValue_4163" to="tmp_330" fromId="4163" toId="2833">
</dataflow>
<dataflow id="10336" from="StgValue_3825" to="tmp_330" fromId="3825" toId="2833">
</dataflow>
<dataflow id="10337" from="tmp_330" to="Range2_all_ones_50" fromId="2833" toId="2834">
</dataflow>
<dataflow id="10338" from="StgValue_4167" to="Range2_all_ones_50" fromId="4167" toId="2834">
</dataflow>
<dataflow id="10339" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_331" fromId="4169" toId="2835">
</dataflow>
<dataflow id="10340" from="r_V_179" to="tmp_331" fromId="2822" toId="2835">
</dataflow>
<dataflow id="10341" from="StgValue_4172" to="tmp_331" fromId="4172" toId="2835">
</dataflow>
<dataflow id="10342" from="StgValue_3825" to="tmp_331" fromId="3825" toId="2835">
</dataflow>
<dataflow id="10343" from="tmp_331" to="Range1_all_ones_100" fromId="2835" toId="2836">
</dataflow>
<dataflow id="10344" from="StgValue_4176" to="Range1_all_ones_100" fromId="4176" toId="2836">
</dataflow>
<dataflow id="10345" from="tmp_331" to="Range1_all_zeros_50" fromId="2835" toId="2837">
</dataflow>
<dataflow id="10346" from="StgValue_4179" to="Range1_all_zeros_50" fromId="4179" toId="2837">
</dataflow>
<dataflow id="10347" from="carry_101" to="deleted_zeros_50" fromId="2832" toId="2838">
</dataflow>
<dataflow id="10348" from="Range1_all_ones_100" to="deleted_zeros_50" fromId="2836" toId="2838">
</dataflow>
<dataflow id="10349" from="Range1_all_zeros_50" to="deleted_zeros_50" fromId="2837" toId="2838">
</dataflow>
<dataflow id="10350" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_427" fromId="4129" toId="2839">
</dataflow>
<dataflow id="10351" from="r_V_179" to="tmp_427" fromId="2822" toId="2839">
</dataflow>
<dataflow id="10352" from="StgValue_4172" to="tmp_427" fromId="4172" toId="2839">
</dataflow>
<dataflow id="10353" from="tmp_427" to="xor_ln936_50" fromId="2839" toId="2840">
</dataflow>
<dataflow id="10354" from="StgValue_4156" to="xor_ln936_50" fromId="4156" toId="2840">
</dataflow>
<dataflow id="10355" from="Range2_all_ones_50" to="and_ln936_50" fromId="2834" toId="2841">
</dataflow>
<dataflow id="10356" from="xor_ln936_50" to="and_ln936_50" fromId="2840" toId="2841">
</dataflow>
<dataflow id="10357" from="carry_101" to="deleted_ones_100" fromId="2832" toId="2842">
</dataflow>
<dataflow id="10358" from="and_ln936_50" to="deleted_ones_100" fromId="2841" toId="2842">
</dataflow>
<dataflow id="10359" from="Range1_all_ones_100" to="deleted_ones_100" fromId="2836" toId="2842">
</dataflow>
<dataflow id="10360" from="carry_101" to="and_ln937_50" fromId="2832" toId="2843">
</dataflow>
<dataflow id="10361" from="Range1_all_ones_100" to="and_ln937_50" fromId="2836" toId="2843">
</dataflow>
<dataflow id="10362" from="deleted_zeros_50" to="xor_ln941_151" fromId="2838" toId="2844">
</dataflow>
<dataflow id="10363" from="StgValue_4156" to="xor_ln941_151" fromId="4156" toId="2844">
</dataflow>
<dataflow id="10364" from="p_Result_263" to="or_ln941_50" fromId="2830" toId="2845">
</dataflow>
<dataflow id="10365" from="xor_ln941_151" to="or_ln941_50" fromId="2844" toId="2845">
</dataflow>
<dataflow id="10366" from="p_Result_261" to="xor_ln941_152" fromId="2824" toId="2846">
</dataflow>
<dataflow id="10367" from="StgValue_4156" to="xor_ln941_152" fromId="4156" toId="2846">
</dataflow>
<dataflow id="10368" from="or_ln941_50" to="overflow_101" fromId="2845" toId="2847">
</dataflow>
<dataflow id="10369" from="xor_ln941_152" to="overflow_101" fromId="2846" toId="2847">
</dataflow>
<dataflow id="10370" from="deleted_ones_100" to="xor_ln942_101" fromId="2842" toId="2848">
</dataflow>
<dataflow id="10371" from="StgValue_4156" to="xor_ln942_101" fromId="4156" toId="2848">
</dataflow>
<dataflow id="10372" from="xor_ln942_100" to="or_ln942_50" fromId="2831" toId="2849">
</dataflow>
<dataflow id="10373" from="xor_ln942_101" to="or_ln942_50" fromId="2848" toId="2849">
</dataflow>
<dataflow id="10374" from="and_ln937_50" to="xor_ln942_178" fromId="2843" toId="2850">
</dataflow>
<dataflow id="10375" from="or_ln942_50" to="xor_ln942_178" fromId="2849" toId="2850">
</dataflow>
<dataflow id="10376" from="xor_ln942_178" to="underflow_50" fromId="2850" toId="2851">
</dataflow>
<dataflow id="10377" from="p_Result_261" to="underflow_50" fromId="2824" toId="2851">
</dataflow>
<dataflow id="10378" from="overflow_101" to="or_ln392_50" fromId="2847" toId="2852">
</dataflow>
<dataflow id="10379" from="underflow_50" to="or_ln392_50" fromId="2851" toId="2852">
</dataflow>
<dataflow id="10380" from="sext_ln1319_51" to="r_V_180" fromId="2598" toId="2853">
</dataflow>
<dataflow id="10381" from="sext_ln1317_51" to="r_V_180" fromId="2597" toId="2853">
</dataflow>
<dataflow id="10382" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2854">
</dataflow>
<dataflow id="10383" from="r_V_180" to="specfucore_ln1319" fromId="2853" toId="2854">
</dataflow>
<dataflow id="10384" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2854">
</dataflow>
<dataflow id="10385" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2854">
</dataflow>
<dataflow id="10386" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2854">
</dataflow>
<dataflow id="10387" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_266" fromId="4129" toId="2855">
</dataflow>
<dataflow id="10388" from="r_V_180" to="p_Result_266" fromId="2853" toId="2855">
</dataflow>
<dataflow id="10389" from="StgValue_3825" to="p_Result_266" fromId="3825" toId="2855">
</dataflow>
<dataflow id="10390" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_153" fromId="4133" toId="2856">
</dataflow>
<dataflow id="10391" from="r_V_180" to="tp_V_153" fromId="2853" toId="2856">
</dataflow>
<dataflow id="10392" from="StgValue_4136" to="tp_V_153" fromId="4136" toId="2856">
</dataflow>
<dataflow id="10393" from="StgValue_4138" to="tp_V_153" fromId="4138" toId="2856">
</dataflow>
<dataflow id="10394" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_267" fromId="4129" toId="2857">
</dataflow>
<dataflow id="10395" from="r_V_180" to="p_Result_267" fromId="2853" toId="2857">
</dataflow>
<dataflow id="10396" from="StgValue_4138" to="p_Result_267" fromId="4138" toId="2857">
</dataflow>
<dataflow id="10397" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_432" fromId="4129" toId="2858">
</dataflow>
<dataflow id="10398" from="r_V_180" to="tmp_432" fromId="2853" toId="2858">
</dataflow>
<dataflow id="10399" from="StgValue_4145" to="tmp_432" fromId="4145" toId="2858">
</dataflow>
<dataflow id="10400" from="tmp_432" to="zext_ln423_51" fromId="2858" toId="2859">
</dataflow>
<dataflow id="10401" from="zext_ln423_51" to="tp_V_154" fromId="2859" toId="2860">
</dataflow>
<dataflow id="10402" from="tp_V_153" to="tp_V_154" fromId="2856" toId="2860">
</dataflow>
<dataflow id="10403" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_268" fromId="4150" toId="2861">
</dataflow>
<dataflow id="10404" from="tp_V_154" to="p_Result_268" fromId="2860" toId="2861">
</dataflow>
<dataflow id="10405" from="StgValue_4153" to="p_Result_268" fromId="4153" toId="2861">
</dataflow>
<dataflow id="10406" from="p_Result_268" to="xor_ln942_102" fromId="2861" toId="2862">
</dataflow>
<dataflow id="10407" from="StgValue_4156" to="xor_ln942_102" fromId="4156" toId="2862">
</dataflow>
<dataflow id="10408" from="p_Result_267" to="carry_103" fromId="2857" toId="2863">
</dataflow>
<dataflow id="10409" from="xor_ln942_102" to="carry_103" fromId="2862" toId="2863">
</dataflow>
<dataflow id="10410" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_332" fromId="4160" toId="2864">
</dataflow>
<dataflow id="10411" from="r_V_180" to="tmp_332" fromId="2853" toId="2864">
</dataflow>
<dataflow id="10412" from="StgValue_4163" to="tmp_332" fromId="4163" toId="2864">
</dataflow>
<dataflow id="10413" from="StgValue_3825" to="tmp_332" fromId="3825" toId="2864">
</dataflow>
<dataflow id="10414" from="tmp_332" to="Range2_all_ones_51" fromId="2864" toId="2865">
</dataflow>
<dataflow id="10415" from="StgValue_4167" to="Range2_all_ones_51" fromId="4167" toId="2865">
</dataflow>
<dataflow id="10416" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_333" fromId="4169" toId="2866">
</dataflow>
<dataflow id="10417" from="r_V_180" to="tmp_333" fromId="2853" toId="2866">
</dataflow>
<dataflow id="10418" from="StgValue_4172" to="tmp_333" fromId="4172" toId="2866">
</dataflow>
<dataflow id="10419" from="StgValue_3825" to="tmp_333" fromId="3825" toId="2866">
</dataflow>
<dataflow id="10420" from="tmp_333" to="Range1_all_ones_102" fromId="2866" toId="2867">
</dataflow>
<dataflow id="10421" from="StgValue_4176" to="Range1_all_ones_102" fromId="4176" toId="2867">
</dataflow>
<dataflow id="10422" from="tmp_333" to="Range1_all_zeros_51" fromId="2866" toId="2868">
</dataflow>
<dataflow id="10423" from="StgValue_4179" to="Range1_all_zeros_51" fromId="4179" toId="2868">
</dataflow>
<dataflow id="10424" from="carry_103" to="deleted_zeros_51" fromId="2863" toId="2869">
</dataflow>
<dataflow id="10425" from="Range1_all_ones_102" to="deleted_zeros_51" fromId="2867" toId="2869">
</dataflow>
<dataflow id="10426" from="Range1_all_zeros_51" to="deleted_zeros_51" fromId="2868" toId="2869">
</dataflow>
<dataflow id="10427" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_434" fromId="4129" toId="2870">
</dataflow>
<dataflow id="10428" from="r_V_180" to="tmp_434" fromId="2853" toId="2870">
</dataflow>
<dataflow id="10429" from="StgValue_4172" to="tmp_434" fromId="4172" toId="2870">
</dataflow>
<dataflow id="10430" from="tmp_434" to="xor_ln936_51" fromId="2870" toId="2871">
</dataflow>
<dataflow id="10431" from="StgValue_4156" to="xor_ln936_51" fromId="4156" toId="2871">
</dataflow>
<dataflow id="10432" from="Range2_all_ones_51" to="and_ln936_51" fromId="2865" toId="2872">
</dataflow>
<dataflow id="10433" from="xor_ln936_51" to="and_ln936_51" fromId="2871" toId="2872">
</dataflow>
<dataflow id="10434" from="carry_103" to="deleted_ones_102" fromId="2863" toId="2873">
</dataflow>
<dataflow id="10435" from="and_ln936_51" to="deleted_ones_102" fromId="2872" toId="2873">
</dataflow>
<dataflow id="10436" from="Range1_all_ones_102" to="deleted_ones_102" fromId="2867" toId="2873">
</dataflow>
<dataflow id="10437" from="carry_103" to="and_ln937_51" fromId="2863" toId="2874">
</dataflow>
<dataflow id="10438" from="Range1_all_ones_102" to="and_ln937_51" fromId="2867" toId="2874">
</dataflow>
<dataflow id="10439" from="deleted_zeros_51" to="xor_ln941_154" fromId="2869" toId="2875">
</dataflow>
<dataflow id="10440" from="StgValue_4156" to="xor_ln941_154" fromId="4156" toId="2875">
</dataflow>
<dataflow id="10441" from="p_Result_268" to="or_ln941_51" fromId="2861" toId="2876">
</dataflow>
<dataflow id="10442" from="xor_ln941_154" to="or_ln941_51" fromId="2875" toId="2876">
</dataflow>
<dataflow id="10443" from="p_Result_266" to="xor_ln941_155" fromId="2855" toId="2877">
</dataflow>
<dataflow id="10444" from="StgValue_4156" to="xor_ln941_155" fromId="4156" toId="2877">
</dataflow>
<dataflow id="10445" from="or_ln941_51" to="overflow_103" fromId="2876" toId="2878">
</dataflow>
<dataflow id="10446" from="xor_ln941_155" to="overflow_103" fromId="2877" toId="2878">
</dataflow>
<dataflow id="10447" from="deleted_ones_102" to="xor_ln942_103" fromId="2873" toId="2879">
</dataflow>
<dataflow id="10448" from="StgValue_4156" to="xor_ln942_103" fromId="4156" toId="2879">
</dataflow>
<dataflow id="10449" from="xor_ln942_102" to="or_ln942_51" fromId="2862" toId="2880">
</dataflow>
<dataflow id="10450" from="xor_ln942_103" to="or_ln942_51" fromId="2879" toId="2880">
</dataflow>
<dataflow id="10451" from="and_ln937_51" to="xor_ln942_179" fromId="2874" toId="2881">
</dataflow>
<dataflow id="10452" from="or_ln942_51" to="xor_ln942_179" fromId="2880" toId="2881">
</dataflow>
<dataflow id="10453" from="xor_ln942_179" to="underflow_51" fromId="2881" toId="2882">
</dataflow>
<dataflow id="10454" from="p_Result_266" to="underflow_51" fromId="2855" toId="2882">
</dataflow>
<dataflow id="10455" from="overflow_103" to="or_ln392_51" fromId="2878" toId="2883">
</dataflow>
<dataflow id="10456" from="underflow_51" to="or_ln392_51" fromId="2882" toId="2883">
</dataflow>
<dataflow id="10457" from="sext_ln1319_52" to="r_V_181" fromId="2693" toId="2884">
</dataflow>
<dataflow id="10458" from="sext_ln1317_52" to="r_V_181" fromId="2692" toId="2884">
</dataflow>
<dataflow id="10459" from="sext_ln1319_53" to="r_V_182" fromId="2696" toId="2885">
</dataflow>
<dataflow id="10460" from="sext_ln1317_53" to="r_V_182" fromId="2695" toId="2885">
</dataflow>
<dataflow id="10461" from="sext_ln1319_54" to="r_V_183" fromId="2791" toId="2886">
</dataflow>
<dataflow id="10462" from="sext_ln1317_54" to="r_V_183" fromId="2790" toId="2886">
</dataflow>
<dataflow id="10463" from="sext_ln1319_55" to="r_V_184" fromId="2794" toId="2887">
</dataflow>
<dataflow id="10464" from="sext_ln1317_55" to="r_V_184" fromId="2793" toId="2887">
</dataflow>
<dataflow id="10465" from="di_V_56" to="sext_ln1317_56" fromId="817" toId="2888">
</dataflow>
<dataflow id="10466" from="wi_V_56" to="sext_ln1319_56" fromId="819" toId="2889">
</dataflow>
<dataflow id="10467" from="sext_ln1319_56" to="r_V_185" fromId="2889" toId="2890">
</dataflow>
<dataflow id="10468" from="sext_ln1317_56" to="r_V_185" fromId="2888" toId="2890">
</dataflow>
<dataflow id="10469" from="di_V_57" to="sext_ln1317_57" fromId="820" toId="2891">
</dataflow>
<dataflow id="10470" from="wi_V_57" to="sext_ln1319_57" fromId="821" toId="2892">
</dataflow>
<dataflow id="10471" from="sext_ln1319_57" to="r_V_186" fromId="2892" toId="2893">
</dataflow>
<dataflow id="10472" from="sext_ln1317_57" to="r_V_186" fromId="2891" toId="2893">
</dataflow>
<dataflow id="10473" from="overflow_101" to="select_ln392_151" fromId="2847" toId="2894">
</dataflow>
<dataflow id="10474" from="StgValue_4401" to="select_ln392_151" fromId="4401" toId="2894">
</dataflow>
<dataflow id="10475" from="StgValue_4403" to="select_ln392_151" fromId="4403" toId="2894">
</dataflow>
<dataflow id="10476" from="or_ln392_50" to="tp_V_152" fromId="2852" toId="2895">
</dataflow>
<dataflow id="10477" from="select_ln392_151" to="tp_V_152" fromId="2894" toId="2895">
</dataflow>
<dataflow id="10478" from="tp_V_151" to="tp_V_152" fromId="2829" toId="2895">
</dataflow>
<dataflow id="10479" from="sum_V_100" to="sext_ln859_100" fromId="2821" toId="2896">
</dataflow>
<dataflow id="10480" from="tp_V_152" to="sext_ln859_101" fromId="2895" toId="2897">
</dataflow>
<dataflow id="10481" from="sext_ln859_101" to="ret_V_50" fromId="2897" toId="2898">
</dataflow>
<dataflow id="10482" from="sext_ln859_100" to="ret_V_50" fromId="2896" toId="2898">
</dataflow>
<dataflow id="10483" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_264" fromId="4412" toId="2899">
</dataflow>
<dataflow id="10484" from="ret_V_50" to="p_Result_264" fromId="2898" toId="2899">
</dataflow>
<dataflow id="10485" from="StgValue_3823" to="p_Result_264" fromId="3823" toId="2899">
</dataflow>
<dataflow id="10486" from="tp_V_152" to="sum_V_101" fromId="2895" toId="2900">
</dataflow>
<dataflow id="10487" from="sum_V_100" to="sum_V_101" fromId="2821" toId="2900">
</dataflow>
<dataflow id="10488" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_265" fromId="4150" toId="2901">
</dataflow>
<dataflow id="10489" from="sum_V_101" to="p_Result_265" fromId="2900" toId="2901">
</dataflow>
<dataflow id="10490" from="StgValue_4153" to="p_Result_265" fromId="4153" toId="2901">
</dataflow>
<dataflow id="10491" from="p_Result_264" to="xor_ln941_153" fromId="2899" toId="2902">
</dataflow>
<dataflow id="10492" from="StgValue_4156" to="xor_ln941_153" fromId="4156" toId="2902">
</dataflow>
<dataflow id="10493" from="p_Result_265" to="overflow_102" fromId="2901" toId="2903">
</dataflow>
<dataflow id="10494" from="xor_ln941_153" to="overflow_102" fromId="2902" toId="2903">
</dataflow>
<dataflow id="10495" from="p_Result_264" to="xor_ln348_51" fromId="2899" toId="2904">
</dataflow>
<dataflow id="10496" from="p_Result_265" to="xor_ln348_51" fromId="2901" toId="2904">
</dataflow>
<dataflow id="10497" from="overflow_102" to="select_ln392_153" fromId="2903" toId="2905">
</dataflow>
<dataflow id="10498" from="StgValue_4401" to="select_ln392_153" fromId="4401" toId="2905">
</dataflow>
<dataflow id="10499" from="StgValue_4403" to="select_ln392_153" fromId="4403" toId="2905">
</dataflow>
<dataflow id="10500" from="xor_ln348_51" to="sum_V_102" fromId="2904" toId="2906">
</dataflow>
<dataflow id="10501" from="select_ln392_153" to="sum_V_102" fromId="2905" toId="2906">
</dataflow>
<dataflow id="10502" from="sum_V_101" to="sum_V_102" fromId="2900" toId="2906">
</dataflow>
<dataflow id="10503" from="overflow_103" to="select_ln392_154" fromId="2878" toId="2907">
</dataflow>
<dataflow id="10504" from="StgValue_4401" to="select_ln392_154" fromId="4401" toId="2907">
</dataflow>
<dataflow id="10505" from="StgValue_4403" to="select_ln392_154" fromId="4403" toId="2907">
</dataflow>
<dataflow id="10506" from="or_ln392_51" to="tp_V_155" fromId="2883" toId="2908">
</dataflow>
<dataflow id="10507" from="select_ln392_154" to="tp_V_155" fromId="2907" toId="2908">
</dataflow>
<dataflow id="10508" from="tp_V_154" to="tp_V_155" fromId="2860" toId="2908">
</dataflow>
<dataflow id="10509" from="sum_V_102" to="sext_ln859_102" fromId="2906" toId="2909">
</dataflow>
<dataflow id="10510" from="tp_V_155" to="sext_ln859_103" fromId="2908" toId="2910">
</dataflow>
<dataflow id="10511" from="sext_ln859_103" to="ret_V_51" fromId="2910" toId="2911">
</dataflow>
<dataflow id="10512" from="sext_ln859_102" to="ret_V_51" fromId="2909" toId="2911">
</dataflow>
<dataflow id="10513" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_269" fromId="4412" toId="2912">
</dataflow>
<dataflow id="10514" from="ret_V_51" to="p_Result_269" fromId="2911" toId="2912">
</dataflow>
<dataflow id="10515" from="StgValue_3823" to="p_Result_269" fromId="3823" toId="2912">
</dataflow>
<dataflow id="10516" from="tp_V_155" to="sum_V_103" fromId="2908" toId="2913">
</dataflow>
<dataflow id="10517" from="sum_V_102" to="sum_V_103" fromId="2906" toId="2913">
</dataflow>
<dataflow id="10518" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_270" fromId="4150" toId="2914">
</dataflow>
<dataflow id="10519" from="sum_V_103" to="p_Result_270" fromId="2913" toId="2914">
</dataflow>
<dataflow id="10520" from="StgValue_4153" to="p_Result_270" fromId="4153" toId="2914">
</dataflow>
<dataflow id="10521" from="p_Result_269" to="xor_ln941_156" fromId="2912" toId="2915">
</dataflow>
<dataflow id="10522" from="StgValue_4156" to="xor_ln941_156" fromId="4156" toId="2915">
</dataflow>
<dataflow id="10523" from="p_Result_270" to="overflow_104" fromId="2914" toId="2916">
</dataflow>
<dataflow id="10524" from="xor_ln941_156" to="overflow_104" fromId="2915" toId="2916">
</dataflow>
<dataflow id="10525" from="p_Result_269" to="xor_ln348_52" fromId="2912" toId="2917">
</dataflow>
<dataflow id="10526" from="p_Result_270" to="xor_ln348_52" fromId="2914" toId="2917">
</dataflow>
<dataflow id="10527" from="overflow_104" to="select_ln392_156" fromId="2916" toId="2918">
</dataflow>
<dataflow id="10528" from="StgValue_4401" to="select_ln392_156" fromId="4401" toId="2918">
</dataflow>
<dataflow id="10529" from="StgValue_4403" to="select_ln392_156" fromId="4403" toId="2918">
</dataflow>
<dataflow id="10530" from="xor_ln348_52" to="sum_V_104" fromId="2917" toId="2919">
</dataflow>
<dataflow id="10531" from="select_ln392_156" to="sum_V_104" fromId="2918" toId="2919">
</dataflow>
<dataflow id="10532" from="sum_V_103" to="sum_V_104" fromId="2913" toId="2919">
</dataflow>
<dataflow id="10533" from="sext_ln1319_52" to="r_V_181" fromId="2693" toId="2920">
</dataflow>
<dataflow id="10534" from="sext_ln1317_52" to="r_V_181" fromId="2692" toId="2920">
</dataflow>
<dataflow id="10535" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2921">
</dataflow>
<dataflow id="10536" from="r_V_181" to="specfucore_ln1319" fromId="2920" toId="2921">
</dataflow>
<dataflow id="10537" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2921">
</dataflow>
<dataflow id="10538" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2921">
</dataflow>
<dataflow id="10539" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2921">
</dataflow>
<dataflow id="10540" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_271" fromId="4129" toId="2922">
</dataflow>
<dataflow id="10541" from="r_V_181" to="p_Result_271" fromId="2920" toId="2922">
</dataflow>
<dataflow id="10542" from="StgValue_3825" to="p_Result_271" fromId="3825" toId="2922">
</dataflow>
<dataflow id="10543" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_156" fromId="4133" toId="2923">
</dataflow>
<dataflow id="10544" from="r_V_181" to="tp_V_156" fromId="2920" toId="2923">
</dataflow>
<dataflow id="10545" from="StgValue_4136" to="tp_V_156" fromId="4136" toId="2923">
</dataflow>
<dataflow id="10546" from="StgValue_4138" to="tp_V_156" fromId="4138" toId="2923">
</dataflow>
<dataflow id="10547" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_272" fromId="4129" toId="2924">
</dataflow>
<dataflow id="10548" from="r_V_181" to="p_Result_272" fromId="2920" toId="2924">
</dataflow>
<dataflow id="10549" from="StgValue_4138" to="p_Result_272" fromId="4138" toId="2924">
</dataflow>
<dataflow id="10550" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_439" fromId="4129" toId="2925">
</dataflow>
<dataflow id="10551" from="r_V_181" to="tmp_439" fromId="2920" toId="2925">
</dataflow>
<dataflow id="10552" from="StgValue_4145" to="tmp_439" fromId="4145" toId="2925">
</dataflow>
<dataflow id="10553" from="tmp_439" to="zext_ln423_52" fromId="2925" toId="2926">
</dataflow>
<dataflow id="10554" from="zext_ln423_52" to="tp_V_157" fromId="2926" toId="2927">
</dataflow>
<dataflow id="10555" from="tp_V_156" to="tp_V_157" fromId="2923" toId="2927">
</dataflow>
<dataflow id="10556" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_273" fromId="4150" toId="2928">
</dataflow>
<dataflow id="10557" from="tp_V_157" to="p_Result_273" fromId="2927" toId="2928">
</dataflow>
<dataflow id="10558" from="StgValue_4153" to="p_Result_273" fromId="4153" toId="2928">
</dataflow>
<dataflow id="10559" from="p_Result_273" to="xor_ln942_104" fromId="2928" toId="2929">
</dataflow>
<dataflow id="10560" from="StgValue_4156" to="xor_ln942_104" fromId="4156" toId="2929">
</dataflow>
<dataflow id="10561" from="p_Result_272" to="carry_105" fromId="2924" toId="2930">
</dataflow>
<dataflow id="10562" from="xor_ln942_104" to="carry_105" fromId="2929" toId="2930">
</dataflow>
<dataflow id="10563" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_335" fromId="4160" toId="2931">
</dataflow>
<dataflow id="10564" from="r_V_181" to="tmp_335" fromId="2920" toId="2931">
</dataflow>
<dataflow id="10565" from="StgValue_4163" to="tmp_335" fromId="4163" toId="2931">
</dataflow>
<dataflow id="10566" from="StgValue_3825" to="tmp_335" fromId="3825" toId="2931">
</dataflow>
<dataflow id="10567" from="tmp_335" to="Range2_all_ones_52" fromId="2931" toId="2932">
</dataflow>
<dataflow id="10568" from="StgValue_4167" to="Range2_all_ones_52" fromId="4167" toId="2932">
</dataflow>
<dataflow id="10569" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_337" fromId="4169" toId="2933">
</dataflow>
<dataflow id="10570" from="r_V_181" to="tmp_337" fromId="2920" toId="2933">
</dataflow>
<dataflow id="10571" from="StgValue_4172" to="tmp_337" fromId="4172" toId="2933">
</dataflow>
<dataflow id="10572" from="StgValue_3825" to="tmp_337" fromId="3825" toId="2933">
</dataflow>
<dataflow id="10573" from="tmp_337" to="Range1_all_ones_104" fromId="2933" toId="2934">
</dataflow>
<dataflow id="10574" from="StgValue_4176" to="Range1_all_ones_104" fromId="4176" toId="2934">
</dataflow>
<dataflow id="10575" from="tmp_337" to="Range1_all_zeros_52" fromId="2933" toId="2935">
</dataflow>
<dataflow id="10576" from="StgValue_4179" to="Range1_all_zeros_52" fromId="4179" toId="2935">
</dataflow>
<dataflow id="10577" from="carry_105" to="deleted_zeros_52" fromId="2930" toId="2936">
</dataflow>
<dataflow id="10578" from="Range1_all_ones_104" to="deleted_zeros_52" fromId="2934" toId="2936">
</dataflow>
<dataflow id="10579" from="Range1_all_zeros_52" to="deleted_zeros_52" fromId="2935" toId="2936">
</dataflow>
<dataflow id="10580" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_441" fromId="4129" toId="2937">
</dataflow>
<dataflow id="10581" from="r_V_181" to="tmp_441" fromId="2920" toId="2937">
</dataflow>
<dataflow id="10582" from="StgValue_4172" to="tmp_441" fromId="4172" toId="2937">
</dataflow>
<dataflow id="10583" from="tmp_441" to="xor_ln936_52" fromId="2937" toId="2938">
</dataflow>
<dataflow id="10584" from="StgValue_4156" to="xor_ln936_52" fromId="4156" toId="2938">
</dataflow>
<dataflow id="10585" from="Range2_all_ones_52" to="and_ln936_52" fromId="2932" toId="2939">
</dataflow>
<dataflow id="10586" from="xor_ln936_52" to="and_ln936_52" fromId="2938" toId="2939">
</dataflow>
<dataflow id="10587" from="carry_105" to="deleted_ones_104" fromId="2930" toId="2940">
</dataflow>
<dataflow id="10588" from="and_ln936_52" to="deleted_ones_104" fromId="2939" toId="2940">
</dataflow>
<dataflow id="10589" from="Range1_all_ones_104" to="deleted_ones_104" fromId="2934" toId="2940">
</dataflow>
<dataflow id="10590" from="carry_105" to="and_ln937_52" fromId="2930" toId="2941">
</dataflow>
<dataflow id="10591" from="Range1_all_ones_104" to="and_ln937_52" fromId="2934" toId="2941">
</dataflow>
<dataflow id="10592" from="deleted_zeros_52" to="xor_ln941_157" fromId="2936" toId="2942">
</dataflow>
<dataflow id="10593" from="StgValue_4156" to="xor_ln941_157" fromId="4156" toId="2942">
</dataflow>
<dataflow id="10594" from="p_Result_273" to="or_ln941_52" fromId="2928" toId="2943">
</dataflow>
<dataflow id="10595" from="xor_ln941_157" to="or_ln941_52" fromId="2942" toId="2943">
</dataflow>
<dataflow id="10596" from="p_Result_271" to="xor_ln941_158" fromId="2922" toId="2944">
</dataflow>
<dataflow id="10597" from="StgValue_4156" to="xor_ln941_158" fromId="4156" toId="2944">
</dataflow>
<dataflow id="10598" from="or_ln941_52" to="overflow_105" fromId="2943" toId="2945">
</dataflow>
<dataflow id="10599" from="xor_ln941_158" to="overflow_105" fromId="2944" toId="2945">
</dataflow>
<dataflow id="10600" from="deleted_ones_104" to="xor_ln942_105" fromId="2940" toId="2946">
</dataflow>
<dataflow id="10601" from="StgValue_4156" to="xor_ln942_105" fromId="4156" toId="2946">
</dataflow>
<dataflow id="10602" from="xor_ln942_104" to="or_ln942_52" fromId="2929" toId="2947">
</dataflow>
<dataflow id="10603" from="xor_ln942_105" to="or_ln942_52" fromId="2946" toId="2947">
</dataflow>
<dataflow id="10604" from="and_ln937_52" to="xor_ln942_180" fromId="2941" toId="2948">
</dataflow>
<dataflow id="10605" from="or_ln942_52" to="xor_ln942_180" fromId="2947" toId="2948">
</dataflow>
<dataflow id="10606" from="xor_ln942_180" to="underflow_52" fromId="2948" toId="2949">
</dataflow>
<dataflow id="10607" from="p_Result_271" to="underflow_52" fromId="2922" toId="2949">
</dataflow>
<dataflow id="10608" from="overflow_105" to="or_ln392_52" fromId="2945" toId="2950">
</dataflow>
<dataflow id="10609" from="underflow_52" to="or_ln392_52" fromId="2949" toId="2950">
</dataflow>
<dataflow id="10610" from="sext_ln1319_53" to="r_V_182" fromId="2696" toId="2951">
</dataflow>
<dataflow id="10611" from="sext_ln1317_53" to="r_V_182" fromId="2695" toId="2951">
</dataflow>
<dataflow id="10612" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="2952">
</dataflow>
<dataflow id="10613" from="r_V_182" to="specfucore_ln1319" fromId="2951" toId="2952">
</dataflow>
<dataflow id="10614" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="2952">
</dataflow>
<dataflow id="10615" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="2952">
</dataflow>
<dataflow id="10616" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="2952">
</dataflow>
<dataflow id="10617" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_276" fromId="4129" toId="2953">
</dataflow>
<dataflow id="10618" from="r_V_182" to="p_Result_276" fromId="2951" toId="2953">
</dataflow>
<dataflow id="10619" from="StgValue_3825" to="p_Result_276" fromId="3825" toId="2953">
</dataflow>
<dataflow id="10620" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_159" fromId="4133" toId="2954">
</dataflow>
<dataflow id="10621" from="r_V_182" to="tp_V_159" fromId="2951" toId="2954">
</dataflow>
<dataflow id="10622" from="StgValue_4136" to="tp_V_159" fromId="4136" toId="2954">
</dataflow>
<dataflow id="10623" from="StgValue_4138" to="tp_V_159" fromId="4138" toId="2954">
</dataflow>
<dataflow id="10624" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_277" fromId="4129" toId="2955">
</dataflow>
<dataflow id="10625" from="r_V_182" to="p_Result_277" fromId="2951" toId="2955">
</dataflow>
<dataflow id="10626" from="StgValue_4138" to="p_Result_277" fromId="4138" toId="2955">
</dataflow>
<dataflow id="10627" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_446" fromId="4129" toId="2956">
</dataflow>
<dataflow id="10628" from="r_V_182" to="tmp_446" fromId="2951" toId="2956">
</dataflow>
<dataflow id="10629" from="StgValue_4145" to="tmp_446" fromId="4145" toId="2956">
</dataflow>
<dataflow id="10630" from="tmp_446" to="zext_ln423_53" fromId="2956" toId="2957">
</dataflow>
<dataflow id="10631" from="zext_ln423_53" to="tp_V_160" fromId="2957" toId="2958">
</dataflow>
<dataflow id="10632" from="tp_V_159" to="tp_V_160" fromId="2954" toId="2958">
</dataflow>
<dataflow id="10633" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_278" fromId="4150" toId="2959">
</dataflow>
<dataflow id="10634" from="tp_V_160" to="p_Result_278" fromId="2958" toId="2959">
</dataflow>
<dataflow id="10635" from="StgValue_4153" to="p_Result_278" fromId="4153" toId="2959">
</dataflow>
<dataflow id="10636" from="p_Result_278" to="xor_ln942_106" fromId="2959" toId="2960">
</dataflow>
<dataflow id="10637" from="StgValue_4156" to="xor_ln942_106" fromId="4156" toId="2960">
</dataflow>
<dataflow id="10638" from="p_Result_277" to="carry_107" fromId="2955" toId="2961">
</dataflow>
<dataflow id="10639" from="xor_ln942_106" to="carry_107" fromId="2960" toId="2961">
</dataflow>
<dataflow id="10640" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_338" fromId="4160" toId="2962">
</dataflow>
<dataflow id="10641" from="r_V_182" to="tmp_338" fromId="2951" toId="2962">
</dataflow>
<dataflow id="10642" from="StgValue_4163" to="tmp_338" fromId="4163" toId="2962">
</dataflow>
<dataflow id="10643" from="StgValue_3825" to="tmp_338" fromId="3825" toId="2962">
</dataflow>
<dataflow id="10644" from="tmp_338" to="Range2_all_ones_53" fromId="2962" toId="2963">
</dataflow>
<dataflow id="10645" from="StgValue_4167" to="Range2_all_ones_53" fromId="4167" toId="2963">
</dataflow>
<dataflow id="10646" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_339" fromId="4169" toId="2964">
</dataflow>
<dataflow id="10647" from="r_V_182" to="tmp_339" fromId="2951" toId="2964">
</dataflow>
<dataflow id="10648" from="StgValue_4172" to="tmp_339" fromId="4172" toId="2964">
</dataflow>
<dataflow id="10649" from="StgValue_3825" to="tmp_339" fromId="3825" toId="2964">
</dataflow>
<dataflow id="10650" from="tmp_339" to="Range1_all_ones_106" fromId="2964" toId="2965">
</dataflow>
<dataflow id="10651" from="StgValue_4176" to="Range1_all_ones_106" fromId="4176" toId="2965">
</dataflow>
<dataflow id="10652" from="tmp_339" to="Range1_all_zeros_53" fromId="2964" toId="2966">
</dataflow>
<dataflow id="10653" from="StgValue_4179" to="Range1_all_zeros_53" fromId="4179" toId="2966">
</dataflow>
<dataflow id="10654" from="carry_107" to="deleted_zeros_53" fromId="2961" toId="2967">
</dataflow>
<dataflow id="10655" from="Range1_all_ones_106" to="deleted_zeros_53" fromId="2965" toId="2967">
</dataflow>
<dataflow id="10656" from="Range1_all_zeros_53" to="deleted_zeros_53" fromId="2966" toId="2967">
</dataflow>
<dataflow id="10657" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_448" fromId="4129" toId="2968">
</dataflow>
<dataflow id="10658" from="r_V_182" to="tmp_448" fromId="2951" toId="2968">
</dataflow>
<dataflow id="10659" from="StgValue_4172" to="tmp_448" fromId="4172" toId="2968">
</dataflow>
<dataflow id="10660" from="tmp_448" to="xor_ln936_53" fromId="2968" toId="2969">
</dataflow>
<dataflow id="10661" from="StgValue_4156" to="xor_ln936_53" fromId="4156" toId="2969">
</dataflow>
<dataflow id="10662" from="Range2_all_ones_53" to="and_ln936_53" fromId="2963" toId="2970">
</dataflow>
<dataflow id="10663" from="xor_ln936_53" to="and_ln936_53" fromId="2969" toId="2970">
</dataflow>
<dataflow id="10664" from="carry_107" to="deleted_ones_106" fromId="2961" toId="2971">
</dataflow>
<dataflow id="10665" from="and_ln936_53" to="deleted_ones_106" fromId="2970" toId="2971">
</dataflow>
<dataflow id="10666" from="Range1_all_ones_106" to="deleted_ones_106" fromId="2965" toId="2971">
</dataflow>
<dataflow id="10667" from="carry_107" to="and_ln937_53" fromId="2961" toId="2972">
</dataflow>
<dataflow id="10668" from="Range1_all_ones_106" to="and_ln937_53" fromId="2965" toId="2972">
</dataflow>
<dataflow id="10669" from="deleted_zeros_53" to="xor_ln941_160" fromId="2967" toId="2973">
</dataflow>
<dataflow id="10670" from="StgValue_4156" to="xor_ln941_160" fromId="4156" toId="2973">
</dataflow>
<dataflow id="10671" from="p_Result_278" to="or_ln941_53" fromId="2959" toId="2974">
</dataflow>
<dataflow id="10672" from="xor_ln941_160" to="or_ln941_53" fromId="2973" toId="2974">
</dataflow>
<dataflow id="10673" from="p_Result_276" to="xor_ln941_161" fromId="2953" toId="2975">
</dataflow>
<dataflow id="10674" from="StgValue_4156" to="xor_ln941_161" fromId="4156" toId="2975">
</dataflow>
<dataflow id="10675" from="or_ln941_53" to="overflow_107" fromId="2974" toId="2976">
</dataflow>
<dataflow id="10676" from="xor_ln941_161" to="overflow_107" fromId="2975" toId="2976">
</dataflow>
<dataflow id="10677" from="deleted_ones_106" to="xor_ln942_107" fromId="2971" toId="2977">
</dataflow>
<dataflow id="10678" from="StgValue_4156" to="xor_ln942_107" fromId="4156" toId="2977">
</dataflow>
<dataflow id="10679" from="xor_ln942_106" to="or_ln942_53" fromId="2960" toId="2978">
</dataflow>
<dataflow id="10680" from="xor_ln942_107" to="or_ln942_53" fromId="2977" toId="2978">
</dataflow>
<dataflow id="10681" from="and_ln937_53" to="xor_ln942_181" fromId="2972" toId="2979">
</dataflow>
<dataflow id="10682" from="or_ln942_53" to="xor_ln942_181" fromId="2978" toId="2979">
</dataflow>
<dataflow id="10683" from="xor_ln942_181" to="underflow_53" fromId="2979" toId="2980">
</dataflow>
<dataflow id="10684" from="p_Result_276" to="underflow_53" fromId="2953" toId="2980">
</dataflow>
<dataflow id="10685" from="overflow_107" to="or_ln392_53" fromId="2976" toId="2981">
</dataflow>
<dataflow id="10686" from="underflow_53" to="or_ln392_53" fromId="2980" toId="2981">
</dataflow>
<dataflow id="10687" from="sext_ln1319_54" to="r_V_183" fromId="2791" toId="2982">
</dataflow>
<dataflow id="10688" from="sext_ln1317_54" to="r_V_183" fromId="2790" toId="2982">
</dataflow>
<dataflow id="10689" from="sext_ln1319_55" to="r_V_184" fromId="2794" toId="2983">
</dataflow>
<dataflow id="10690" from="sext_ln1317_55" to="r_V_184" fromId="2793" toId="2983">
</dataflow>
<dataflow id="10691" from="sext_ln1319_56" to="r_V_185" fromId="2889" toId="2984">
</dataflow>
<dataflow id="10692" from="sext_ln1317_56" to="r_V_185" fromId="2888" toId="2984">
</dataflow>
<dataflow id="10693" from="sext_ln1319_57" to="r_V_186" fromId="2892" toId="2985">
</dataflow>
<dataflow id="10694" from="sext_ln1317_57" to="r_V_186" fromId="2891" toId="2985">
</dataflow>
<dataflow id="10695" from="di_V_58" to="sext_ln1317_58" fromId="822" toId="2986">
</dataflow>
<dataflow id="10696" from="wi_V_58" to="sext_ln1319_58" fromId="823" toId="2987">
</dataflow>
<dataflow id="10697" from="sext_ln1319_58" to="r_V_187" fromId="2987" toId="2988">
</dataflow>
<dataflow id="10698" from="sext_ln1317_58" to="r_V_187" fromId="2986" toId="2988">
</dataflow>
<dataflow id="10699" from="di_V_59" to="sext_ln1317_59" fromId="824" toId="2989">
</dataflow>
<dataflow id="10700" from="wi_V_59" to="sext_ln1319_59" fromId="825" toId="2990">
</dataflow>
<dataflow id="10701" from="sext_ln1319_59" to="r_V_188" fromId="2990" toId="2991">
</dataflow>
<dataflow id="10702" from="sext_ln1317_59" to="r_V_188" fromId="2989" toId="2991">
</dataflow>
<dataflow id="10703" from="overflow_105" to="select_ln392_157" fromId="2945" toId="2992">
</dataflow>
<dataflow id="10704" from="StgValue_4401" to="select_ln392_157" fromId="4401" toId="2992">
</dataflow>
<dataflow id="10705" from="StgValue_4403" to="select_ln392_157" fromId="4403" toId="2992">
</dataflow>
<dataflow id="10706" from="or_ln392_52" to="tp_V_158" fromId="2950" toId="2993">
</dataflow>
<dataflow id="10707" from="select_ln392_157" to="tp_V_158" fromId="2992" toId="2993">
</dataflow>
<dataflow id="10708" from="tp_V_157" to="tp_V_158" fromId="2927" toId="2993">
</dataflow>
<dataflow id="10709" from="sum_V_104" to="sext_ln859_104" fromId="2919" toId="2994">
</dataflow>
<dataflow id="10710" from="tp_V_158" to="sext_ln859_105" fromId="2993" toId="2995">
</dataflow>
<dataflow id="10711" from="sext_ln859_105" to="ret_V_52" fromId="2995" toId="2996">
</dataflow>
<dataflow id="10712" from="sext_ln859_104" to="ret_V_52" fromId="2994" toId="2996">
</dataflow>
<dataflow id="10713" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_274" fromId="4412" toId="2997">
</dataflow>
<dataflow id="10714" from="ret_V_52" to="p_Result_274" fromId="2996" toId="2997">
</dataflow>
<dataflow id="10715" from="StgValue_3823" to="p_Result_274" fromId="3823" toId="2997">
</dataflow>
<dataflow id="10716" from="tp_V_158" to="sum_V_105" fromId="2993" toId="2998">
</dataflow>
<dataflow id="10717" from="sum_V_104" to="sum_V_105" fromId="2919" toId="2998">
</dataflow>
<dataflow id="10718" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_275" fromId="4150" toId="2999">
</dataflow>
<dataflow id="10719" from="sum_V_105" to="p_Result_275" fromId="2998" toId="2999">
</dataflow>
<dataflow id="10720" from="StgValue_4153" to="p_Result_275" fromId="4153" toId="2999">
</dataflow>
<dataflow id="10721" from="p_Result_274" to="xor_ln941_159" fromId="2997" toId="3000">
</dataflow>
<dataflow id="10722" from="StgValue_4156" to="xor_ln941_159" fromId="4156" toId="3000">
</dataflow>
<dataflow id="10723" from="p_Result_275" to="overflow_106" fromId="2999" toId="3001">
</dataflow>
<dataflow id="10724" from="xor_ln941_159" to="overflow_106" fromId="3000" toId="3001">
</dataflow>
<dataflow id="10725" from="p_Result_274" to="xor_ln348_53" fromId="2997" toId="3002">
</dataflow>
<dataflow id="10726" from="p_Result_275" to="xor_ln348_53" fromId="2999" toId="3002">
</dataflow>
<dataflow id="10727" from="overflow_106" to="select_ln392_159" fromId="3001" toId="3003">
</dataflow>
<dataflow id="10728" from="StgValue_4401" to="select_ln392_159" fromId="4401" toId="3003">
</dataflow>
<dataflow id="10729" from="StgValue_4403" to="select_ln392_159" fromId="4403" toId="3003">
</dataflow>
<dataflow id="10730" from="xor_ln348_53" to="sum_V_106" fromId="3002" toId="3004">
</dataflow>
<dataflow id="10731" from="select_ln392_159" to="sum_V_106" fromId="3003" toId="3004">
</dataflow>
<dataflow id="10732" from="sum_V_105" to="sum_V_106" fromId="2998" toId="3004">
</dataflow>
<dataflow id="10733" from="overflow_107" to="select_ln392_160" fromId="2976" toId="3005">
</dataflow>
<dataflow id="10734" from="StgValue_4401" to="select_ln392_160" fromId="4401" toId="3005">
</dataflow>
<dataflow id="10735" from="StgValue_4403" to="select_ln392_160" fromId="4403" toId="3005">
</dataflow>
<dataflow id="10736" from="or_ln392_53" to="tp_V_161" fromId="2981" toId="3006">
</dataflow>
<dataflow id="10737" from="select_ln392_160" to="tp_V_161" fromId="3005" toId="3006">
</dataflow>
<dataflow id="10738" from="tp_V_160" to="tp_V_161" fromId="2958" toId="3006">
</dataflow>
<dataflow id="10739" from="sum_V_106" to="sext_ln859_106" fromId="3004" toId="3007">
</dataflow>
<dataflow id="10740" from="tp_V_161" to="sext_ln859_107" fromId="3006" toId="3008">
</dataflow>
<dataflow id="10741" from="sext_ln859_107" to="ret_V_53" fromId="3008" toId="3009">
</dataflow>
<dataflow id="10742" from="sext_ln859_106" to="ret_V_53" fromId="3007" toId="3009">
</dataflow>
<dataflow id="10743" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_279" fromId="4412" toId="3010">
</dataflow>
<dataflow id="10744" from="ret_V_53" to="p_Result_279" fromId="3009" toId="3010">
</dataflow>
<dataflow id="10745" from="StgValue_3823" to="p_Result_279" fromId="3823" toId="3010">
</dataflow>
<dataflow id="10746" from="tp_V_161" to="sum_V_107" fromId="3006" toId="3011">
</dataflow>
<dataflow id="10747" from="sum_V_106" to="sum_V_107" fromId="3004" toId="3011">
</dataflow>
<dataflow id="10748" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_280" fromId="4150" toId="3012">
</dataflow>
<dataflow id="10749" from="sum_V_107" to="p_Result_280" fromId="3011" toId="3012">
</dataflow>
<dataflow id="10750" from="StgValue_4153" to="p_Result_280" fromId="4153" toId="3012">
</dataflow>
<dataflow id="10751" from="p_Result_279" to="xor_ln941_162" fromId="3010" toId="3013">
</dataflow>
<dataflow id="10752" from="StgValue_4156" to="xor_ln941_162" fromId="4156" toId="3013">
</dataflow>
<dataflow id="10753" from="p_Result_280" to="overflow_108" fromId="3012" toId="3014">
</dataflow>
<dataflow id="10754" from="xor_ln941_162" to="overflow_108" fromId="3013" toId="3014">
</dataflow>
<dataflow id="10755" from="p_Result_279" to="xor_ln348_54" fromId="3010" toId="3015">
</dataflow>
<dataflow id="10756" from="p_Result_280" to="xor_ln348_54" fromId="3012" toId="3015">
</dataflow>
<dataflow id="10757" from="overflow_108" to="select_ln392_162" fromId="3014" toId="3016">
</dataflow>
<dataflow id="10758" from="StgValue_4401" to="select_ln392_162" fromId="4401" toId="3016">
</dataflow>
<dataflow id="10759" from="StgValue_4403" to="select_ln392_162" fromId="4403" toId="3016">
</dataflow>
<dataflow id="10760" from="xor_ln348_54" to="sum_V_108" fromId="3015" toId="3017">
</dataflow>
<dataflow id="10761" from="select_ln392_162" to="sum_V_108" fromId="3016" toId="3017">
</dataflow>
<dataflow id="10762" from="sum_V_107" to="sum_V_108" fromId="3011" toId="3017">
</dataflow>
<dataflow id="10763" from="sext_ln1319_54" to="r_V_183" fromId="2791" toId="3018">
</dataflow>
<dataflow id="10764" from="sext_ln1317_54" to="r_V_183" fromId="2790" toId="3018">
</dataflow>
<dataflow id="10765" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="3019">
</dataflow>
<dataflow id="10766" from="r_V_183" to="specfucore_ln1319" fromId="3018" toId="3019">
</dataflow>
<dataflow id="10767" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="3019">
</dataflow>
<dataflow id="10768" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="3019">
</dataflow>
<dataflow id="10769" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="3019">
</dataflow>
<dataflow id="10770" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_281" fromId="4129" toId="3020">
</dataflow>
<dataflow id="10771" from="r_V_183" to="p_Result_281" fromId="3018" toId="3020">
</dataflow>
<dataflow id="10772" from="StgValue_3825" to="p_Result_281" fromId="3825" toId="3020">
</dataflow>
<dataflow id="10773" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_162" fromId="4133" toId="3021">
</dataflow>
<dataflow id="10774" from="r_V_183" to="tp_V_162" fromId="3018" toId="3021">
</dataflow>
<dataflow id="10775" from="StgValue_4136" to="tp_V_162" fromId="4136" toId="3021">
</dataflow>
<dataflow id="10776" from="StgValue_4138" to="tp_V_162" fromId="4138" toId="3021">
</dataflow>
<dataflow id="10777" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_282" fromId="4129" toId="3022">
</dataflow>
<dataflow id="10778" from="r_V_183" to="p_Result_282" fromId="3018" toId="3022">
</dataflow>
<dataflow id="10779" from="StgValue_4138" to="p_Result_282" fromId="4138" toId="3022">
</dataflow>
<dataflow id="10780" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_453" fromId="4129" toId="3023">
</dataflow>
<dataflow id="10781" from="r_V_183" to="tmp_453" fromId="3018" toId="3023">
</dataflow>
<dataflow id="10782" from="StgValue_4145" to="tmp_453" fromId="4145" toId="3023">
</dataflow>
<dataflow id="10783" from="tmp_453" to="zext_ln423_54" fromId="3023" toId="3024">
</dataflow>
<dataflow id="10784" from="zext_ln423_54" to="tp_V_163" fromId="3024" toId="3025">
</dataflow>
<dataflow id="10785" from="tp_V_162" to="tp_V_163" fromId="3021" toId="3025">
</dataflow>
<dataflow id="10786" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_283" fromId="4150" toId="3026">
</dataflow>
<dataflow id="10787" from="tp_V_163" to="p_Result_283" fromId="3025" toId="3026">
</dataflow>
<dataflow id="10788" from="StgValue_4153" to="p_Result_283" fromId="4153" toId="3026">
</dataflow>
<dataflow id="10789" from="p_Result_283" to="xor_ln942_108" fromId="3026" toId="3027">
</dataflow>
<dataflow id="10790" from="StgValue_4156" to="xor_ln942_108" fromId="4156" toId="3027">
</dataflow>
<dataflow id="10791" from="p_Result_282" to="carry_109" fromId="3022" toId="3028">
</dataflow>
<dataflow id="10792" from="xor_ln942_108" to="carry_109" fromId="3027" toId="3028">
</dataflow>
<dataflow id="10793" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_340" fromId="4160" toId="3029">
</dataflow>
<dataflow id="10794" from="r_V_183" to="tmp_340" fromId="3018" toId="3029">
</dataflow>
<dataflow id="10795" from="StgValue_4163" to="tmp_340" fromId="4163" toId="3029">
</dataflow>
<dataflow id="10796" from="StgValue_3825" to="tmp_340" fromId="3825" toId="3029">
</dataflow>
<dataflow id="10797" from="tmp_340" to="Range2_all_ones_54" fromId="3029" toId="3030">
</dataflow>
<dataflow id="10798" from="StgValue_4167" to="Range2_all_ones_54" fromId="4167" toId="3030">
</dataflow>
<dataflow id="10799" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_342" fromId="4169" toId="3031">
</dataflow>
<dataflow id="10800" from="r_V_183" to="tmp_342" fromId="3018" toId="3031">
</dataflow>
<dataflow id="10801" from="StgValue_4172" to="tmp_342" fromId="4172" toId="3031">
</dataflow>
<dataflow id="10802" from="StgValue_3825" to="tmp_342" fromId="3825" toId="3031">
</dataflow>
<dataflow id="10803" from="tmp_342" to="Range1_all_ones_108" fromId="3031" toId="3032">
</dataflow>
<dataflow id="10804" from="StgValue_4176" to="Range1_all_ones_108" fromId="4176" toId="3032">
</dataflow>
<dataflow id="10805" from="tmp_342" to="Range1_all_zeros_54" fromId="3031" toId="3033">
</dataflow>
<dataflow id="10806" from="StgValue_4179" to="Range1_all_zeros_54" fromId="4179" toId="3033">
</dataflow>
<dataflow id="10807" from="carry_109" to="deleted_zeros_54" fromId="3028" toId="3034">
</dataflow>
<dataflow id="10808" from="Range1_all_ones_108" to="deleted_zeros_54" fromId="3032" toId="3034">
</dataflow>
<dataflow id="10809" from="Range1_all_zeros_54" to="deleted_zeros_54" fromId="3033" toId="3034">
</dataflow>
<dataflow id="10810" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_455" fromId="4129" toId="3035">
</dataflow>
<dataflow id="10811" from="r_V_183" to="tmp_455" fromId="3018" toId="3035">
</dataflow>
<dataflow id="10812" from="StgValue_4172" to="tmp_455" fromId="4172" toId="3035">
</dataflow>
<dataflow id="10813" from="tmp_455" to="xor_ln936_54" fromId="3035" toId="3036">
</dataflow>
<dataflow id="10814" from="StgValue_4156" to="xor_ln936_54" fromId="4156" toId="3036">
</dataflow>
<dataflow id="10815" from="Range2_all_ones_54" to="and_ln936_54" fromId="3030" toId="3037">
</dataflow>
<dataflow id="10816" from="xor_ln936_54" to="and_ln936_54" fromId="3036" toId="3037">
</dataflow>
<dataflow id="10817" from="carry_109" to="deleted_ones_108" fromId="3028" toId="3038">
</dataflow>
<dataflow id="10818" from="and_ln936_54" to="deleted_ones_108" fromId="3037" toId="3038">
</dataflow>
<dataflow id="10819" from="Range1_all_ones_108" to="deleted_ones_108" fromId="3032" toId="3038">
</dataflow>
<dataflow id="10820" from="carry_109" to="and_ln937_54" fromId="3028" toId="3039">
</dataflow>
<dataflow id="10821" from="Range1_all_ones_108" to="and_ln937_54" fromId="3032" toId="3039">
</dataflow>
<dataflow id="10822" from="deleted_zeros_54" to="xor_ln941_163" fromId="3034" toId="3040">
</dataflow>
<dataflow id="10823" from="StgValue_4156" to="xor_ln941_163" fromId="4156" toId="3040">
</dataflow>
<dataflow id="10824" from="p_Result_283" to="or_ln941_54" fromId="3026" toId="3041">
</dataflow>
<dataflow id="10825" from="xor_ln941_163" to="or_ln941_54" fromId="3040" toId="3041">
</dataflow>
<dataflow id="10826" from="p_Result_281" to="xor_ln941_164" fromId="3020" toId="3042">
</dataflow>
<dataflow id="10827" from="StgValue_4156" to="xor_ln941_164" fromId="4156" toId="3042">
</dataflow>
<dataflow id="10828" from="or_ln941_54" to="overflow_109" fromId="3041" toId="3043">
</dataflow>
<dataflow id="10829" from="xor_ln941_164" to="overflow_109" fromId="3042" toId="3043">
</dataflow>
<dataflow id="10830" from="deleted_ones_108" to="xor_ln942_109" fromId="3038" toId="3044">
</dataflow>
<dataflow id="10831" from="StgValue_4156" to="xor_ln942_109" fromId="4156" toId="3044">
</dataflow>
<dataflow id="10832" from="xor_ln942_108" to="or_ln942_54" fromId="3027" toId="3045">
</dataflow>
<dataflow id="10833" from="xor_ln942_109" to="or_ln942_54" fromId="3044" toId="3045">
</dataflow>
<dataflow id="10834" from="and_ln937_54" to="xor_ln942_182" fromId="3039" toId="3046">
</dataflow>
<dataflow id="10835" from="or_ln942_54" to="xor_ln942_182" fromId="3045" toId="3046">
</dataflow>
<dataflow id="10836" from="xor_ln942_182" to="underflow_54" fromId="3046" toId="3047">
</dataflow>
<dataflow id="10837" from="p_Result_281" to="underflow_54" fromId="3020" toId="3047">
</dataflow>
<dataflow id="10838" from="overflow_109" to="or_ln392_54" fromId="3043" toId="3048">
</dataflow>
<dataflow id="10839" from="underflow_54" to="or_ln392_54" fromId="3047" toId="3048">
</dataflow>
<dataflow id="10840" from="sext_ln1319_55" to="r_V_184" fromId="2794" toId="3049">
</dataflow>
<dataflow id="10841" from="sext_ln1317_55" to="r_V_184" fromId="2793" toId="3049">
</dataflow>
<dataflow id="10842" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="3050">
</dataflow>
<dataflow id="10843" from="r_V_184" to="specfucore_ln1319" fromId="3049" toId="3050">
</dataflow>
<dataflow id="10844" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="3050">
</dataflow>
<dataflow id="10845" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="3050">
</dataflow>
<dataflow id="10846" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="3050">
</dataflow>
<dataflow id="10847" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_286" fromId="4129" toId="3051">
</dataflow>
<dataflow id="10848" from="r_V_184" to="p_Result_286" fromId="3049" toId="3051">
</dataflow>
<dataflow id="10849" from="StgValue_3825" to="p_Result_286" fromId="3825" toId="3051">
</dataflow>
<dataflow id="10850" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_165" fromId="4133" toId="3052">
</dataflow>
<dataflow id="10851" from="r_V_184" to="tp_V_165" fromId="3049" toId="3052">
</dataflow>
<dataflow id="10852" from="StgValue_4136" to="tp_V_165" fromId="4136" toId="3052">
</dataflow>
<dataflow id="10853" from="StgValue_4138" to="tp_V_165" fromId="4138" toId="3052">
</dataflow>
<dataflow id="10854" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_287" fromId="4129" toId="3053">
</dataflow>
<dataflow id="10855" from="r_V_184" to="p_Result_287" fromId="3049" toId="3053">
</dataflow>
<dataflow id="10856" from="StgValue_4138" to="p_Result_287" fromId="4138" toId="3053">
</dataflow>
<dataflow id="10857" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_460" fromId="4129" toId="3054">
</dataflow>
<dataflow id="10858" from="r_V_184" to="tmp_460" fromId="3049" toId="3054">
</dataflow>
<dataflow id="10859" from="StgValue_4145" to="tmp_460" fromId="4145" toId="3054">
</dataflow>
<dataflow id="10860" from="tmp_460" to="zext_ln423_55" fromId="3054" toId="3055">
</dataflow>
<dataflow id="10861" from="zext_ln423_55" to="tp_V_166" fromId="3055" toId="3056">
</dataflow>
<dataflow id="10862" from="tp_V_165" to="tp_V_166" fromId="3052" toId="3056">
</dataflow>
<dataflow id="10863" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_288" fromId="4150" toId="3057">
</dataflow>
<dataflow id="10864" from="tp_V_166" to="p_Result_288" fromId="3056" toId="3057">
</dataflow>
<dataflow id="10865" from="StgValue_4153" to="p_Result_288" fromId="4153" toId="3057">
</dataflow>
<dataflow id="10866" from="p_Result_288" to="xor_ln942_110" fromId="3057" toId="3058">
</dataflow>
<dataflow id="10867" from="StgValue_4156" to="xor_ln942_110" fromId="4156" toId="3058">
</dataflow>
<dataflow id="10868" from="p_Result_287" to="carry_111" fromId="3053" toId="3059">
</dataflow>
<dataflow id="10869" from="xor_ln942_110" to="carry_111" fromId="3058" toId="3059">
</dataflow>
<dataflow id="10870" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_344" fromId="4160" toId="3060">
</dataflow>
<dataflow id="10871" from="r_V_184" to="tmp_344" fromId="3049" toId="3060">
</dataflow>
<dataflow id="10872" from="StgValue_4163" to="tmp_344" fromId="4163" toId="3060">
</dataflow>
<dataflow id="10873" from="StgValue_3825" to="tmp_344" fromId="3825" toId="3060">
</dataflow>
<dataflow id="10874" from="tmp_344" to="Range2_all_ones_55" fromId="3060" toId="3061">
</dataflow>
<dataflow id="10875" from="StgValue_4167" to="Range2_all_ones_55" fromId="4167" toId="3061">
</dataflow>
<dataflow id="10876" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_345" fromId="4169" toId="3062">
</dataflow>
<dataflow id="10877" from="r_V_184" to="tmp_345" fromId="3049" toId="3062">
</dataflow>
<dataflow id="10878" from="StgValue_4172" to="tmp_345" fromId="4172" toId="3062">
</dataflow>
<dataflow id="10879" from="StgValue_3825" to="tmp_345" fromId="3825" toId="3062">
</dataflow>
<dataflow id="10880" from="tmp_345" to="Range1_all_ones_110" fromId="3062" toId="3063">
</dataflow>
<dataflow id="10881" from="StgValue_4176" to="Range1_all_ones_110" fromId="4176" toId="3063">
</dataflow>
<dataflow id="10882" from="tmp_345" to="Range1_all_zeros_55" fromId="3062" toId="3064">
</dataflow>
<dataflow id="10883" from="StgValue_4179" to="Range1_all_zeros_55" fromId="4179" toId="3064">
</dataflow>
<dataflow id="10884" from="carry_111" to="deleted_zeros_55" fromId="3059" toId="3065">
</dataflow>
<dataflow id="10885" from="Range1_all_ones_110" to="deleted_zeros_55" fromId="3063" toId="3065">
</dataflow>
<dataflow id="10886" from="Range1_all_zeros_55" to="deleted_zeros_55" fromId="3064" toId="3065">
</dataflow>
<dataflow id="10887" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_462" fromId="4129" toId="3066">
</dataflow>
<dataflow id="10888" from="r_V_184" to="tmp_462" fromId="3049" toId="3066">
</dataflow>
<dataflow id="10889" from="StgValue_4172" to="tmp_462" fromId="4172" toId="3066">
</dataflow>
<dataflow id="10890" from="tmp_462" to="xor_ln936_55" fromId="3066" toId="3067">
</dataflow>
<dataflow id="10891" from="StgValue_4156" to="xor_ln936_55" fromId="4156" toId="3067">
</dataflow>
<dataflow id="10892" from="Range2_all_ones_55" to="and_ln936_55" fromId="3061" toId="3068">
</dataflow>
<dataflow id="10893" from="xor_ln936_55" to="and_ln936_55" fromId="3067" toId="3068">
</dataflow>
<dataflow id="10894" from="carry_111" to="deleted_ones_110" fromId="3059" toId="3069">
</dataflow>
<dataflow id="10895" from="and_ln936_55" to="deleted_ones_110" fromId="3068" toId="3069">
</dataflow>
<dataflow id="10896" from="Range1_all_ones_110" to="deleted_ones_110" fromId="3063" toId="3069">
</dataflow>
<dataflow id="10897" from="carry_111" to="and_ln937_55" fromId="3059" toId="3070">
</dataflow>
<dataflow id="10898" from="Range1_all_ones_110" to="and_ln937_55" fromId="3063" toId="3070">
</dataflow>
<dataflow id="10899" from="deleted_zeros_55" to="xor_ln941_166" fromId="3065" toId="3071">
</dataflow>
<dataflow id="10900" from="StgValue_4156" to="xor_ln941_166" fromId="4156" toId="3071">
</dataflow>
<dataflow id="10901" from="p_Result_288" to="or_ln941_55" fromId="3057" toId="3072">
</dataflow>
<dataflow id="10902" from="xor_ln941_166" to="or_ln941_55" fromId="3071" toId="3072">
</dataflow>
<dataflow id="10903" from="p_Result_286" to="xor_ln941_167" fromId="3051" toId="3073">
</dataflow>
<dataflow id="10904" from="StgValue_4156" to="xor_ln941_167" fromId="4156" toId="3073">
</dataflow>
<dataflow id="10905" from="or_ln941_55" to="overflow_111" fromId="3072" toId="3074">
</dataflow>
<dataflow id="10906" from="xor_ln941_167" to="overflow_111" fromId="3073" toId="3074">
</dataflow>
<dataflow id="10907" from="deleted_ones_110" to="xor_ln942_111" fromId="3069" toId="3075">
</dataflow>
<dataflow id="10908" from="StgValue_4156" to="xor_ln942_111" fromId="4156" toId="3075">
</dataflow>
<dataflow id="10909" from="xor_ln942_110" to="or_ln942_55" fromId="3058" toId="3076">
</dataflow>
<dataflow id="10910" from="xor_ln942_111" to="or_ln942_55" fromId="3075" toId="3076">
</dataflow>
<dataflow id="10911" from="and_ln937_55" to="xor_ln942_183" fromId="3070" toId="3077">
</dataflow>
<dataflow id="10912" from="or_ln942_55" to="xor_ln942_183" fromId="3076" toId="3077">
</dataflow>
<dataflow id="10913" from="xor_ln942_183" to="underflow_55" fromId="3077" toId="3078">
</dataflow>
<dataflow id="10914" from="p_Result_286" to="underflow_55" fromId="3051" toId="3078">
</dataflow>
<dataflow id="10915" from="overflow_111" to="or_ln392_55" fromId="3074" toId="3079">
</dataflow>
<dataflow id="10916" from="underflow_55" to="or_ln392_55" fromId="3078" toId="3079">
</dataflow>
<dataflow id="10917" from="sext_ln1319_56" to="r_V_185" fromId="2889" toId="3080">
</dataflow>
<dataflow id="10918" from="sext_ln1317_56" to="r_V_185" fromId="2888" toId="3080">
</dataflow>
<dataflow id="10919" from="sext_ln1319_57" to="r_V_186" fromId="2892" toId="3081">
</dataflow>
<dataflow id="10920" from="sext_ln1317_57" to="r_V_186" fromId="2891" toId="3081">
</dataflow>
<dataflow id="10921" from="sext_ln1319_58" to="r_V_187" fromId="2987" toId="3082">
</dataflow>
<dataflow id="10922" from="sext_ln1317_58" to="r_V_187" fromId="2986" toId="3082">
</dataflow>
<dataflow id="10923" from="sext_ln1319_59" to="r_V_188" fromId="2990" toId="3083">
</dataflow>
<dataflow id="10924" from="sext_ln1317_59" to="r_V_188" fromId="2989" toId="3083">
</dataflow>
<dataflow id="10925" from="di_V_60" to="sext_ln1317_60" fromId="827" toId="3084">
</dataflow>
<dataflow id="10926" from="wi_V_60" to="sext_ln1319_60" fromId="829" toId="3085">
</dataflow>
<dataflow id="10927" from="sext_ln1319_60" to="r_V_189" fromId="3085" toId="3086">
</dataflow>
<dataflow id="10928" from="sext_ln1317_60" to="r_V_189" fromId="3084" toId="3086">
</dataflow>
<dataflow id="10929" from="di_V_61" to="sext_ln1317_61" fromId="830" toId="3087">
</dataflow>
<dataflow id="10930" from="wi_V_61" to="sext_ln1319_61" fromId="831" toId="3088">
</dataflow>
<dataflow id="10931" from="sext_ln1319_61" to="r_V_190" fromId="3088" toId="3089">
</dataflow>
<dataflow id="10932" from="sext_ln1317_61" to="r_V_190" fromId="3087" toId="3089">
</dataflow>
<dataflow id="10933" from="overflow_109" to="select_ln392_163" fromId="3043" toId="3090">
</dataflow>
<dataflow id="10934" from="StgValue_4401" to="select_ln392_163" fromId="4401" toId="3090">
</dataflow>
<dataflow id="10935" from="StgValue_4403" to="select_ln392_163" fromId="4403" toId="3090">
</dataflow>
<dataflow id="10936" from="or_ln392_54" to="tp_V_164" fromId="3048" toId="3091">
</dataflow>
<dataflow id="10937" from="select_ln392_163" to="tp_V_164" fromId="3090" toId="3091">
</dataflow>
<dataflow id="10938" from="tp_V_163" to="tp_V_164" fromId="3025" toId="3091">
</dataflow>
<dataflow id="10939" from="sum_V_108" to="sext_ln859_108" fromId="3017" toId="3092">
</dataflow>
<dataflow id="10940" from="tp_V_164" to="sext_ln859_109" fromId="3091" toId="3093">
</dataflow>
<dataflow id="10941" from="sext_ln859_109" to="ret_V_54" fromId="3093" toId="3094">
</dataflow>
<dataflow id="10942" from="sext_ln859_108" to="ret_V_54" fromId="3092" toId="3094">
</dataflow>
<dataflow id="10943" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_284" fromId="4412" toId="3095">
</dataflow>
<dataflow id="10944" from="ret_V_54" to="p_Result_284" fromId="3094" toId="3095">
</dataflow>
<dataflow id="10945" from="StgValue_3823" to="p_Result_284" fromId="3823" toId="3095">
</dataflow>
<dataflow id="10946" from="tp_V_164" to="sum_V_109" fromId="3091" toId="3096">
</dataflow>
<dataflow id="10947" from="sum_V_108" to="sum_V_109" fromId="3017" toId="3096">
</dataflow>
<dataflow id="10948" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_285" fromId="4150" toId="3097">
</dataflow>
<dataflow id="10949" from="sum_V_109" to="p_Result_285" fromId="3096" toId="3097">
</dataflow>
<dataflow id="10950" from="StgValue_4153" to="p_Result_285" fromId="4153" toId="3097">
</dataflow>
<dataflow id="10951" from="p_Result_284" to="xor_ln941_165" fromId="3095" toId="3098">
</dataflow>
<dataflow id="10952" from="StgValue_4156" to="xor_ln941_165" fromId="4156" toId="3098">
</dataflow>
<dataflow id="10953" from="p_Result_285" to="overflow_110" fromId="3097" toId="3099">
</dataflow>
<dataflow id="10954" from="xor_ln941_165" to="overflow_110" fromId="3098" toId="3099">
</dataflow>
<dataflow id="10955" from="p_Result_284" to="xor_ln348_55" fromId="3095" toId="3100">
</dataflow>
<dataflow id="10956" from="p_Result_285" to="xor_ln348_55" fromId="3097" toId="3100">
</dataflow>
<dataflow id="10957" from="overflow_110" to="select_ln392_165" fromId="3099" toId="3101">
</dataflow>
<dataflow id="10958" from="StgValue_4401" to="select_ln392_165" fromId="4401" toId="3101">
</dataflow>
<dataflow id="10959" from="StgValue_4403" to="select_ln392_165" fromId="4403" toId="3101">
</dataflow>
<dataflow id="10960" from="xor_ln348_55" to="sum_V_110" fromId="3100" toId="3102">
</dataflow>
<dataflow id="10961" from="select_ln392_165" to="sum_V_110" fromId="3101" toId="3102">
</dataflow>
<dataflow id="10962" from="sum_V_109" to="sum_V_110" fromId="3096" toId="3102">
</dataflow>
<dataflow id="10963" from="overflow_111" to="select_ln392_166" fromId="3074" toId="3103">
</dataflow>
<dataflow id="10964" from="StgValue_4401" to="select_ln392_166" fromId="4401" toId="3103">
</dataflow>
<dataflow id="10965" from="StgValue_4403" to="select_ln392_166" fromId="4403" toId="3103">
</dataflow>
<dataflow id="10966" from="or_ln392_55" to="tp_V_167" fromId="3079" toId="3104">
</dataflow>
<dataflow id="10967" from="select_ln392_166" to="tp_V_167" fromId="3103" toId="3104">
</dataflow>
<dataflow id="10968" from="tp_V_166" to="tp_V_167" fromId="3056" toId="3104">
</dataflow>
<dataflow id="10969" from="sum_V_110" to="sext_ln859_110" fromId="3102" toId="3105">
</dataflow>
<dataflow id="10970" from="tp_V_167" to="sext_ln859_111" fromId="3104" toId="3106">
</dataflow>
<dataflow id="10971" from="sext_ln859_111" to="ret_V_55" fromId="3106" toId="3107">
</dataflow>
<dataflow id="10972" from="sext_ln859_110" to="ret_V_55" fromId="3105" toId="3107">
</dataflow>
<dataflow id="10973" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_289" fromId="4412" toId="3108">
</dataflow>
<dataflow id="10974" from="ret_V_55" to="p_Result_289" fromId="3107" toId="3108">
</dataflow>
<dataflow id="10975" from="StgValue_3823" to="p_Result_289" fromId="3823" toId="3108">
</dataflow>
<dataflow id="10976" from="tp_V_167" to="sum_V_111" fromId="3104" toId="3109">
</dataflow>
<dataflow id="10977" from="sum_V_110" to="sum_V_111" fromId="3102" toId="3109">
</dataflow>
<dataflow id="10978" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_290" fromId="4150" toId="3110">
</dataflow>
<dataflow id="10979" from="sum_V_111" to="p_Result_290" fromId="3109" toId="3110">
</dataflow>
<dataflow id="10980" from="StgValue_4153" to="p_Result_290" fromId="4153" toId="3110">
</dataflow>
<dataflow id="10981" from="p_Result_289" to="xor_ln941_168" fromId="3108" toId="3111">
</dataflow>
<dataflow id="10982" from="StgValue_4156" to="xor_ln941_168" fromId="4156" toId="3111">
</dataflow>
<dataflow id="10983" from="p_Result_290" to="overflow_112" fromId="3110" toId="3112">
</dataflow>
<dataflow id="10984" from="xor_ln941_168" to="overflow_112" fromId="3111" toId="3112">
</dataflow>
<dataflow id="10985" from="p_Result_289" to="xor_ln348_56" fromId="3108" toId="3113">
</dataflow>
<dataflow id="10986" from="p_Result_290" to="xor_ln348_56" fromId="3110" toId="3113">
</dataflow>
<dataflow id="10987" from="overflow_112" to="select_ln392_168" fromId="3112" toId="3114">
</dataflow>
<dataflow id="10988" from="StgValue_4401" to="select_ln392_168" fromId="4401" toId="3114">
</dataflow>
<dataflow id="10989" from="StgValue_4403" to="select_ln392_168" fromId="4403" toId="3114">
</dataflow>
<dataflow id="10990" from="xor_ln348_56" to="sum_V_112" fromId="3113" toId="3115">
</dataflow>
<dataflow id="10991" from="select_ln392_168" to="sum_V_112" fromId="3114" toId="3115">
</dataflow>
<dataflow id="10992" from="sum_V_111" to="sum_V_112" fromId="3109" toId="3115">
</dataflow>
<dataflow id="10993" from="sext_ln1319_56" to="r_V_185" fromId="2889" toId="3116">
</dataflow>
<dataflow id="10994" from="sext_ln1317_56" to="r_V_185" fromId="2888" toId="3116">
</dataflow>
<dataflow id="10995" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="3117">
</dataflow>
<dataflow id="10996" from="r_V_185" to="specfucore_ln1319" fromId="3116" toId="3117">
</dataflow>
<dataflow id="10997" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="3117">
</dataflow>
<dataflow id="10998" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="3117">
</dataflow>
<dataflow id="10999" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="3117">
</dataflow>
<dataflow id="11000" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_291" fromId="4129" toId="3118">
</dataflow>
<dataflow id="11001" from="r_V_185" to="p_Result_291" fromId="3116" toId="3118">
</dataflow>
<dataflow id="11002" from="StgValue_3825" to="p_Result_291" fromId="3825" toId="3118">
</dataflow>
<dataflow id="11003" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_168" fromId="4133" toId="3119">
</dataflow>
<dataflow id="11004" from="r_V_185" to="tp_V_168" fromId="3116" toId="3119">
</dataflow>
<dataflow id="11005" from="StgValue_4136" to="tp_V_168" fromId="4136" toId="3119">
</dataflow>
<dataflow id="11006" from="StgValue_4138" to="tp_V_168" fromId="4138" toId="3119">
</dataflow>
<dataflow id="11007" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_292" fromId="4129" toId="3120">
</dataflow>
<dataflow id="11008" from="r_V_185" to="p_Result_292" fromId="3116" toId="3120">
</dataflow>
<dataflow id="11009" from="StgValue_4138" to="p_Result_292" fromId="4138" toId="3120">
</dataflow>
<dataflow id="11010" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_467" fromId="4129" toId="3121">
</dataflow>
<dataflow id="11011" from="r_V_185" to="tmp_467" fromId="3116" toId="3121">
</dataflow>
<dataflow id="11012" from="StgValue_4145" to="tmp_467" fromId="4145" toId="3121">
</dataflow>
<dataflow id="11013" from="tmp_467" to="zext_ln423_56" fromId="3121" toId="3122">
</dataflow>
<dataflow id="11014" from="zext_ln423_56" to="tp_V_169" fromId="3122" toId="3123">
</dataflow>
<dataflow id="11015" from="tp_V_168" to="tp_V_169" fromId="3119" toId="3123">
</dataflow>
<dataflow id="11016" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_293" fromId="4150" toId="3124">
</dataflow>
<dataflow id="11017" from="tp_V_169" to="p_Result_293" fromId="3123" toId="3124">
</dataflow>
<dataflow id="11018" from="StgValue_4153" to="p_Result_293" fromId="4153" toId="3124">
</dataflow>
<dataflow id="11019" from="p_Result_293" to="xor_ln942_112" fromId="3124" toId="3125">
</dataflow>
<dataflow id="11020" from="StgValue_4156" to="xor_ln942_112" fromId="4156" toId="3125">
</dataflow>
<dataflow id="11021" from="p_Result_292" to="carry_113" fromId="3120" toId="3126">
</dataflow>
<dataflow id="11022" from="xor_ln942_112" to="carry_113" fromId="3125" toId="3126">
</dataflow>
<dataflow id="11023" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_346" fromId="4160" toId="3127">
</dataflow>
<dataflow id="11024" from="r_V_185" to="tmp_346" fromId="3116" toId="3127">
</dataflow>
<dataflow id="11025" from="StgValue_4163" to="tmp_346" fromId="4163" toId="3127">
</dataflow>
<dataflow id="11026" from="StgValue_3825" to="tmp_346" fromId="3825" toId="3127">
</dataflow>
<dataflow id="11027" from="tmp_346" to="Range2_all_ones_56" fromId="3127" toId="3128">
</dataflow>
<dataflow id="11028" from="StgValue_4167" to="Range2_all_ones_56" fromId="4167" toId="3128">
</dataflow>
<dataflow id="11029" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_347" fromId="4169" toId="3129">
</dataflow>
<dataflow id="11030" from="r_V_185" to="tmp_347" fromId="3116" toId="3129">
</dataflow>
<dataflow id="11031" from="StgValue_4172" to="tmp_347" fromId="4172" toId="3129">
</dataflow>
<dataflow id="11032" from="StgValue_3825" to="tmp_347" fromId="3825" toId="3129">
</dataflow>
<dataflow id="11033" from="tmp_347" to="Range1_all_ones_112" fromId="3129" toId="3130">
</dataflow>
<dataflow id="11034" from="StgValue_4176" to="Range1_all_ones_112" fromId="4176" toId="3130">
</dataflow>
<dataflow id="11035" from="tmp_347" to="Range1_all_zeros_56" fromId="3129" toId="3131">
</dataflow>
<dataflow id="11036" from="StgValue_4179" to="Range1_all_zeros_56" fromId="4179" toId="3131">
</dataflow>
<dataflow id="11037" from="carry_113" to="deleted_zeros_56" fromId="3126" toId="3132">
</dataflow>
<dataflow id="11038" from="Range1_all_ones_112" to="deleted_zeros_56" fromId="3130" toId="3132">
</dataflow>
<dataflow id="11039" from="Range1_all_zeros_56" to="deleted_zeros_56" fromId="3131" toId="3132">
</dataflow>
<dataflow id="11040" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_469" fromId="4129" toId="3133">
</dataflow>
<dataflow id="11041" from="r_V_185" to="tmp_469" fromId="3116" toId="3133">
</dataflow>
<dataflow id="11042" from="StgValue_4172" to="tmp_469" fromId="4172" toId="3133">
</dataflow>
<dataflow id="11043" from="tmp_469" to="xor_ln936_56" fromId="3133" toId="3134">
</dataflow>
<dataflow id="11044" from="StgValue_4156" to="xor_ln936_56" fromId="4156" toId="3134">
</dataflow>
<dataflow id="11045" from="Range2_all_ones_56" to="and_ln936_56" fromId="3128" toId="3135">
</dataflow>
<dataflow id="11046" from="xor_ln936_56" to="and_ln936_56" fromId="3134" toId="3135">
</dataflow>
<dataflow id="11047" from="carry_113" to="deleted_ones_112" fromId="3126" toId="3136">
</dataflow>
<dataflow id="11048" from="and_ln936_56" to="deleted_ones_112" fromId="3135" toId="3136">
</dataflow>
<dataflow id="11049" from="Range1_all_ones_112" to="deleted_ones_112" fromId="3130" toId="3136">
</dataflow>
<dataflow id="11050" from="carry_113" to="and_ln937_56" fromId="3126" toId="3137">
</dataflow>
<dataflow id="11051" from="Range1_all_ones_112" to="and_ln937_56" fromId="3130" toId="3137">
</dataflow>
<dataflow id="11052" from="deleted_zeros_56" to="xor_ln941_169" fromId="3132" toId="3138">
</dataflow>
<dataflow id="11053" from="StgValue_4156" to="xor_ln941_169" fromId="4156" toId="3138">
</dataflow>
<dataflow id="11054" from="p_Result_293" to="or_ln941_56" fromId="3124" toId="3139">
</dataflow>
<dataflow id="11055" from="xor_ln941_169" to="or_ln941_56" fromId="3138" toId="3139">
</dataflow>
<dataflow id="11056" from="p_Result_291" to="xor_ln941_170" fromId="3118" toId="3140">
</dataflow>
<dataflow id="11057" from="StgValue_4156" to="xor_ln941_170" fromId="4156" toId="3140">
</dataflow>
<dataflow id="11058" from="or_ln941_56" to="overflow_113" fromId="3139" toId="3141">
</dataflow>
<dataflow id="11059" from="xor_ln941_170" to="overflow_113" fromId="3140" toId="3141">
</dataflow>
<dataflow id="11060" from="deleted_ones_112" to="xor_ln942_113" fromId="3136" toId="3142">
</dataflow>
<dataflow id="11061" from="StgValue_4156" to="xor_ln942_113" fromId="4156" toId="3142">
</dataflow>
<dataflow id="11062" from="xor_ln942_112" to="or_ln942_56" fromId="3125" toId="3143">
</dataflow>
<dataflow id="11063" from="xor_ln942_113" to="or_ln942_56" fromId="3142" toId="3143">
</dataflow>
<dataflow id="11064" from="and_ln937_56" to="xor_ln942_184" fromId="3137" toId="3144">
</dataflow>
<dataflow id="11065" from="or_ln942_56" to="xor_ln942_184" fromId="3143" toId="3144">
</dataflow>
<dataflow id="11066" from="xor_ln942_184" to="underflow_56" fromId="3144" toId="3145">
</dataflow>
<dataflow id="11067" from="p_Result_291" to="underflow_56" fromId="3118" toId="3145">
</dataflow>
<dataflow id="11068" from="overflow_113" to="or_ln392_56" fromId="3141" toId="3146">
</dataflow>
<dataflow id="11069" from="underflow_56" to="or_ln392_56" fromId="3145" toId="3146">
</dataflow>
<dataflow id="11070" from="sext_ln1319_57" to="r_V_186" fromId="2892" toId="3147">
</dataflow>
<dataflow id="11071" from="sext_ln1317_57" to="r_V_186" fromId="2891" toId="3147">
</dataflow>
<dataflow id="11072" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="3148">
</dataflow>
<dataflow id="11073" from="r_V_186" to="specfucore_ln1319" fromId="3147" toId="3148">
</dataflow>
<dataflow id="11074" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="3148">
</dataflow>
<dataflow id="11075" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="3148">
</dataflow>
<dataflow id="11076" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="3148">
</dataflow>
<dataflow id="11077" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_296" fromId="4129" toId="3149">
</dataflow>
<dataflow id="11078" from="r_V_186" to="p_Result_296" fromId="3147" toId="3149">
</dataflow>
<dataflow id="11079" from="StgValue_3825" to="p_Result_296" fromId="3825" toId="3149">
</dataflow>
<dataflow id="11080" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_171" fromId="4133" toId="3150">
</dataflow>
<dataflow id="11081" from="r_V_186" to="tp_V_171" fromId="3147" toId="3150">
</dataflow>
<dataflow id="11082" from="StgValue_4136" to="tp_V_171" fromId="4136" toId="3150">
</dataflow>
<dataflow id="11083" from="StgValue_4138" to="tp_V_171" fromId="4138" toId="3150">
</dataflow>
<dataflow id="11084" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_297" fromId="4129" toId="3151">
</dataflow>
<dataflow id="11085" from="r_V_186" to="p_Result_297" fromId="3147" toId="3151">
</dataflow>
<dataflow id="11086" from="StgValue_4138" to="p_Result_297" fromId="4138" toId="3151">
</dataflow>
<dataflow id="11087" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_474" fromId="4129" toId="3152">
</dataflow>
<dataflow id="11088" from="r_V_186" to="tmp_474" fromId="3147" toId="3152">
</dataflow>
<dataflow id="11089" from="StgValue_4145" to="tmp_474" fromId="4145" toId="3152">
</dataflow>
<dataflow id="11090" from="tmp_474" to="zext_ln423_57" fromId="3152" toId="3153">
</dataflow>
<dataflow id="11091" from="zext_ln423_57" to="tp_V_172" fromId="3153" toId="3154">
</dataflow>
<dataflow id="11092" from="tp_V_171" to="tp_V_172" fromId="3150" toId="3154">
</dataflow>
<dataflow id="11093" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_298" fromId="4150" toId="3155">
</dataflow>
<dataflow id="11094" from="tp_V_172" to="p_Result_298" fromId="3154" toId="3155">
</dataflow>
<dataflow id="11095" from="StgValue_4153" to="p_Result_298" fromId="4153" toId="3155">
</dataflow>
<dataflow id="11096" from="p_Result_298" to="xor_ln942_114" fromId="3155" toId="3156">
</dataflow>
<dataflow id="11097" from="StgValue_4156" to="xor_ln942_114" fromId="4156" toId="3156">
</dataflow>
<dataflow id="11098" from="p_Result_297" to="carry_115" fromId="3151" toId="3157">
</dataflow>
<dataflow id="11099" from="xor_ln942_114" to="carry_115" fromId="3156" toId="3157">
</dataflow>
<dataflow id="11100" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_349" fromId="4160" toId="3158">
</dataflow>
<dataflow id="11101" from="r_V_186" to="tmp_349" fromId="3147" toId="3158">
</dataflow>
<dataflow id="11102" from="StgValue_4163" to="tmp_349" fromId="4163" toId="3158">
</dataflow>
<dataflow id="11103" from="StgValue_3825" to="tmp_349" fromId="3825" toId="3158">
</dataflow>
<dataflow id="11104" from="tmp_349" to="Range2_all_ones_57" fromId="3158" toId="3159">
</dataflow>
<dataflow id="11105" from="StgValue_4167" to="Range2_all_ones_57" fromId="4167" toId="3159">
</dataflow>
<dataflow id="11106" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_351" fromId="4169" toId="3160">
</dataflow>
<dataflow id="11107" from="r_V_186" to="tmp_351" fromId="3147" toId="3160">
</dataflow>
<dataflow id="11108" from="StgValue_4172" to="tmp_351" fromId="4172" toId="3160">
</dataflow>
<dataflow id="11109" from="StgValue_3825" to="tmp_351" fromId="3825" toId="3160">
</dataflow>
<dataflow id="11110" from="tmp_351" to="Range1_all_ones_114" fromId="3160" toId="3161">
</dataflow>
<dataflow id="11111" from="StgValue_4176" to="Range1_all_ones_114" fromId="4176" toId="3161">
</dataflow>
<dataflow id="11112" from="tmp_351" to="Range1_all_zeros_57" fromId="3160" toId="3162">
</dataflow>
<dataflow id="11113" from="StgValue_4179" to="Range1_all_zeros_57" fromId="4179" toId="3162">
</dataflow>
<dataflow id="11114" from="carry_115" to="deleted_zeros_57" fromId="3157" toId="3163">
</dataflow>
<dataflow id="11115" from="Range1_all_ones_114" to="deleted_zeros_57" fromId="3161" toId="3163">
</dataflow>
<dataflow id="11116" from="Range1_all_zeros_57" to="deleted_zeros_57" fromId="3162" toId="3163">
</dataflow>
<dataflow id="11117" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_476" fromId="4129" toId="3164">
</dataflow>
<dataflow id="11118" from="r_V_186" to="tmp_476" fromId="3147" toId="3164">
</dataflow>
<dataflow id="11119" from="StgValue_4172" to="tmp_476" fromId="4172" toId="3164">
</dataflow>
<dataflow id="11120" from="tmp_476" to="xor_ln936_57" fromId="3164" toId="3165">
</dataflow>
<dataflow id="11121" from="StgValue_4156" to="xor_ln936_57" fromId="4156" toId="3165">
</dataflow>
<dataflow id="11122" from="Range2_all_ones_57" to="and_ln936_57" fromId="3159" toId="3166">
</dataflow>
<dataflow id="11123" from="xor_ln936_57" to="and_ln936_57" fromId="3165" toId="3166">
</dataflow>
<dataflow id="11124" from="carry_115" to="deleted_ones_114" fromId="3157" toId="3167">
</dataflow>
<dataflow id="11125" from="and_ln936_57" to="deleted_ones_114" fromId="3166" toId="3167">
</dataflow>
<dataflow id="11126" from="Range1_all_ones_114" to="deleted_ones_114" fromId="3161" toId="3167">
</dataflow>
<dataflow id="11127" from="carry_115" to="and_ln937_57" fromId="3157" toId="3168">
</dataflow>
<dataflow id="11128" from="Range1_all_ones_114" to="and_ln937_57" fromId="3161" toId="3168">
</dataflow>
<dataflow id="11129" from="deleted_zeros_57" to="xor_ln941_172" fromId="3163" toId="3169">
</dataflow>
<dataflow id="11130" from="StgValue_4156" to="xor_ln941_172" fromId="4156" toId="3169">
</dataflow>
<dataflow id="11131" from="p_Result_298" to="or_ln941_57" fromId="3155" toId="3170">
</dataflow>
<dataflow id="11132" from="xor_ln941_172" to="or_ln941_57" fromId="3169" toId="3170">
</dataflow>
<dataflow id="11133" from="p_Result_296" to="xor_ln941_173" fromId="3149" toId="3171">
</dataflow>
<dataflow id="11134" from="StgValue_4156" to="xor_ln941_173" fromId="4156" toId="3171">
</dataflow>
<dataflow id="11135" from="or_ln941_57" to="overflow_115" fromId="3170" toId="3172">
</dataflow>
<dataflow id="11136" from="xor_ln941_173" to="overflow_115" fromId="3171" toId="3172">
</dataflow>
<dataflow id="11137" from="deleted_ones_114" to="xor_ln942_115" fromId="3167" toId="3173">
</dataflow>
<dataflow id="11138" from="StgValue_4156" to="xor_ln942_115" fromId="4156" toId="3173">
</dataflow>
<dataflow id="11139" from="xor_ln942_114" to="or_ln942_57" fromId="3156" toId="3174">
</dataflow>
<dataflow id="11140" from="xor_ln942_115" to="or_ln942_57" fromId="3173" toId="3174">
</dataflow>
<dataflow id="11141" from="and_ln937_57" to="xor_ln942_185" fromId="3168" toId="3175">
</dataflow>
<dataflow id="11142" from="or_ln942_57" to="xor_ln942_185" fromId="3174" toId="3175">
</dataflow>
<dataflow id="11143" from="xor_ln942_185" to="underflow_57" fromId="3175" toId="3176">
</dataflow>
<dataflow id="11144" from="p_Result_296" to="underflow_57" fromId="3149" toId="3176">
</dataflow>
<dataflow id="11145" from="overflow_115" to="or_ln392_57" fromId="3172" toId="3177">
</dataflow>
<dataflow id="11146" from="underflow_57" to="or_ln392_57" fromId="3176" toId="3177">
</dataflow>
<dataflow id="11147" from="sext_ln1319_58" to="r_V_187" fromId="2987" toId="3178">
</dataflow>
<dataflow id="11148" from="sext_ln1317_58" to="r_V_187" fromId="2986" toId="3178">
</dataflow>
<dataflow id="11149" from="sext_ln1319_59" to="r_V_188" fromId="2990" toId="3179">
</dataflow>
<dataflow id="11150" from="sext_ln1317_59" to="r_V_188" fromId="2989" toId="3179">
</dataflow>
<dataflow id="11151" from="sext_ln1319_60" to="r_V_189" fromId="3085" toId="3180">
</dataflow>
<dataflow id="11152" from="sext_ln1317_60" to="r_V_189" fromId="3084" toId="3180">
</dataflow>
<dataflow id="11153" from="sext_ln1319_61" to="r_V_190" fromId="3088" toId="3181">
</dataflow>
<dataflow id="11154" from="sext_ln1317_61" to="r_V_190" fromId="3087" toId="3181">
</dataflow>
<dataflow id="11155" from="di_V_62" to="sext_ln1317_62" fromId="832" toId="3182">
</dataflow>
<dataflow id="11156" from="wi_V_62" to="sext_ln1319_62" fromId="833" toId="3183">
</dataflow>
<dataflow id="11157" from="sext_ln1319_62" to="r_V_191" fromId="3183" toId="3184">
</dataflow>
<dataflow id="11158" from="sext_ln1317_62" to="r_V_191" fromId="3182" toId="3184">
</dataflow>
<dataflow id="11159" from="di_V_63" to="sext_ln1317_63" fromId="834" toId="3185">
</dataflow>
<dataflow id="11160" from="wi_V_63" to="sext_ln1319_63" fromId="835" toId="3186">
</dataflow>
<dataflow id="11161" from="sext_ln1319_63" to="r_V_192" fromId="3186" toId="3187">
</dataflow>
<dataflow id="11162" from="sext_ln1317_63" to="r_V_192" fromId="3185" toId="3187">
</dataflow>
<dataflow id="11163" from="overflow_113" to="select_ln392_169" fromId="3141" toId="3188">
</dataflow>
<dataflow id="11164" from="StgValue_4401" to="select_ln392_169" fromId="4401" toId="3188">
</dataflow>
<dataflow id="11165" from="StgValue_4403" to="select_ln392_169" fromId="4403" toId="3188">
</dataflow>
<dataflow id="11166" from="or_ln392_56" to="tp_V_170" fromId="3146" toId="3189">
</dataflow>
<dataflow id="11167" from="select_ln392_169" to="tp_V_170" fromId="3188" toId="3189">
</dataflow>
<dataflow id="11168" from="tp_V_169" to="tp_V_170" fromId="3123" toId="3189">
</dataflow>
<dataflow id="11169" from="sum_V_112" to="sext_ln859_112" fromId="3115" toId="3190">
</dataflow>
<dataflow id="11170" from="tp_V_170" to="sext_ln859_113" fromId="3189" toId="3191">
</dataflow>
<dataflow id="11171" from="sext_ln859_113" to="ret_V_56" fromId="3191" toId="3192">
</dataflow>
<dataflow id="11172" from="sext_ln859_112" to="ret_V_56" fromId="3190" toId="3192">
</dataflow>
<dataflow id="11173" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_294" fromId="4412" toId="3193">
</dataflow>
<dataflow id="11174" from="ret_V_56" to="p_Result_294" fromId="3192" toId="3193">
</dataflow>
<dataflow id="11175" from="StgValue_3823" to="p_Result_294" fromId="3823" toId="3193">
</dataflow>
<dataflow id="11176" from="tp_V_170" to="sum_V_113" fromId="3189" toId="3194">
</dataflow>
<dataflow id="11177" from="sum_V_112" to="sum_V_113" fromId="3115" toId="3194">
</dataflow>
<dataflow id="11178" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_295" fromId="4150" toId="3195">
</dataflow>
<dataflow id="11179" from="sum_V_113" to="p_Result_295" fromId="3194" toId="3195">
</dataflow>
<dataflow id="11180" from="StgValue_4153" to="p_Result_295" fromId="4153" toId="3195">
</dataflow>
<dataflow id="11181" from="p_Result_294" to="xor_ln941_171" fromId="3193" toId="3196">
</dataflow>
<dataflow id="11182" from="StgValue_4156" to="xor_ln941_171" fromId="4156" toId="3196">
</dataflow>
<dataflow id="11183" from="p_Result_295" to="overflow_114" fromId="3195" toId="3197">
</dataflow>
<dataflow id="11184" from="xor_ln941_171" to="overflow_114" fromId="3196" toId="3197">
</dataflow>
<dataflow id="11185" from="p_Result_294" to="xor_ln348_57" fromId="3193" toId="3198">
</dataflow>
<dataflow id="11186" from="p_Result_295" to="xor_ln348_57" fromId="3195" toId="3198">
</dataflow>
<dataflow id="11187" from="overflow_114" to="select_ln392_171" fromId="3197" toId="3199">
</dataflow>
<dataflow id="11188" from="StgValue_4401" to="select_ln392_171" fromId="4401" toId="3199">
</dataflow>
<dataflow id="11189" from="StgValue_4403" to="select_ln392_171" fromId="4403" toId="3199">
</dataflow>
<dataflow id="11190" from="xor_ln348_57" to="sum_V_114" fromId="3198" toId="3200">
</dataflow>
<dataflow id="11191" from="select_ln392_171" to="sum_V_114" fromId="3199" toId="3200">
</dataflow>
<dataflow id="11192" from="sum_V_113" to="sum_V_114" fromId="3194" toId="3200">
</dataflow>
<dataflow id="11193" from="overflow_115" to="select_ln392_172" fromId="3172" toId="3201">
</dataflow>
<dataflow id="11194" from="StgValue_4401" to="select_ln392_172" fromId="4401" toId="3201">
</dataflow>
<dataflow id="11195" from="StgValue_4403" to="select_ln392_172" fromId="4403" toId="3201">
</dataflow>
<dataflow id="11196" from="or_ln392_57" to="tp_V_173" fromId="3177" toId="3202">
</dataflow>
<dataflow id="11197" from="select_ln392_172" to="tp_V_173" fromId="3201" toId="3202">
</dataflow>
<dataflow id="11198" from="tp_V_172" to="tp_V_173" fromId="3154" toId="3202">
</dataflow>
<dataflow id="11199" from="sum_V_114" to="sext_ln859_114" fromId="3200" toId="3203">
</dataflow>
<dataflow id="11200" from="tp_V_173" to="sext_ln859_115" fromId="3202" toId="3204">
</dataflow>
<dataflow id="11201" from="sext_ln859_115" to="ret_V_57" fromId="3204" toId="3205">
</dataflow>
<dataflow id="11202" from="sext_ln859_114" to="ret_V_57" fromId="3203" toId="3205">
</dataflow>
<dataflow id="11203" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_299" fromId="4412" toId="3206">
</dataflow>
<dataflow id="11204" from="ret_V_57" to="p_Result_299" fromId="3205" toId="3206">
</dataflow>
<dataflow id="11205" from="StgValue_3823" to="p_Result_299" fromId="3823" toId="3206">
</dataflow>
<dataflow id="11206" from="tp_V_173" to="sum_V_115" fromId="3202" toId="3207">
</dataflow>
<dataflow id="11207" from="sum_V_114" to="sum_V_115" fromId="3200" toId="3207">
</dataflow>
<dataflow id="11208" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_300" fromId="4150" toId="3208">
</dataflow>
<dataflow id="11209" from="sum_V_115" to="p_Result_300" fromId="3207" toId="3208">
</dataflow>
<dataflow id="11210" from="StgValue_4153" to="p_Result_300" fromId="4153" toId="3208">
</dataflow>
<dataflow id="11211" from="p_Result_299" to="xor_ln941_174" fromId="3206" toId="3209">
</dataflow>
<dataflow id="11212" from="StgValue_4156" to="xor_ln941_174" fromId="4156" toId="3209">
</dataflow>
<dataflow id="11213" from="p_Result_300" to="overflow_116" fromId="3208" toId="3210">
</dataflow>
<dataflow id="11214" from="xor_ln941_174" to="overflow_116" fromId="3209" toId="3210">
</dataflow>
<dataflow id="11215" from="p_Result_299" to="xor_ln348_58" fromId="3206" toId="3211">
</dataflow>
<dataflow id="11216" from="p_Result_300" to="xor_ln348_58" fromId="3208" toId="3211">
</dataflow>
<dataflow id="11217" from="overflow_116" to="select_ln392_174" fromId="3210" toId="3212">
</dataflow>
<dataflow id="11218" from="StgValue_4401" to="select_ln392_174" fromId="4401" toId="3212">
</dataflow>
<dataflow id="11219" from="StgValue_4403" to="select_ln392_174" fromId="4403" toId="3212">
</dataflow>
<dataflow id="11220" from="xor_ln348_58" to="sum_V_116" fromId="3211" toId="3213">
</dataflow>
<dataflow id="11221" from="select_ln392_174" to="sum_V_116" fromId="3212" toId="3213">
</dataflow>
<dataflow id="11222" from="sum_V_115" to="sum_V_116" fromId="3207" toId="3213">
</dataflow>
<dataflow id="11223" from="sext_ln1319_58" to="r_V_187" fromId="2987" toId="3214">
</dataflow>
<dataflow id="11224" from="sext_ln1317_58" to="r_V_187" fromId="2986" toId="3214">
</dataflow>
<dataflow id="11225" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="3215">
</dataflow>
<dataflow id="11226" from="r_V_187" to="specfucore_ln1319" fromId="3214" toId="3215">
</dataflow>
<dataflow id="11227" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="3215">
</dataflow>
<dataflow id="11228" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="3215">
</dataflow>
<dataflow id="11229" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="3215">
</dataflow>
<dataflow id="11230" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_301" fromId="4129" toId="3216">
</dataflow>
<dataflow id="11231" from="r_V_187" to="p_Result_301" fromId="3214" toId="3216">
</dataflow>
<dataflow id="11232" from="StgValue_3825" to="p_Result_301" fromId="3825" toId="3216">
</dataflow>
<dataflow id="11233" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_174" fromId="4133" toId="3217">
</dataflow>
<dataflow id="11234" from="r_V_187" to="tp_V_174" fromId="3214" toId="3217">
</dataflow>
<dataflow id="11235" from="StgValue_4136" to="tp_V_174" fromId="4136" toId="3217">
</dataflow>
<dataflow id="11236" from="StgValue_4138" to="tp_V_174" fromId="4138" toId="3217">
</dataflow>
<dataflow id="11237" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_302" fromId="4129" toId="3218">
</dataflow>
<dataflow id="11238" from="r_V_187" to="p_Result_302" fromId="3214" toId="3218">
</dataflow>
<dataflow id="11239" from="StgValue_4138" to="p_Result_302" fromId="4138" toId="3218">
</dataflow>
<dataflow id="11240" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_481" fromId="4129" toId="3219">
</dataflow>
<dataflow id="11241" from="r_V_187" to="tmp_481" fromId="3214" toId="3219">
</dataflow>
<dataflow id="11242" from="StgValue_4145" to="tmp_481" fromId="4145" toId="3219">
</dataflow>
<dataflow id="11243" from="tmp_481" to="zext_ln423_58" fromId="3219" toId="3220">
</dataflow>
<dataflow id="11244" from="zext_ln423_58" to="tp_V_175" fromId="3220" toId="3221">
</dataflow>
<dataflow id="11245" from="tp_V_174" to="tp_V_175" fromId="3217" toId="3221">
</dataflow>
<dataflow id="11246" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_303" fromId="4150" toId="3222">
</dataflow>
<dataflow id="11247" from="tp_V_175" to="p_Result_303" fromId="3221" toId="3222">
</dataflow>
<dataflow id="11248" from="StgValue_4153" to="p_Result_303" fromId="4153" toId="3222">
</dataflow>
<dataflow id="11249" from="p_Result_303" to="xor_ln942_116" fromId="3222" toId="3223">
</dataflow>
<dataflow id="11250" from="StgValue_4156" to="xor_ln942_116" fromId="4156" toId="3223">
</dataflow>
<dataflow id="11251" from="p_Result_302" to="carry_117" fromId="3218" toId="3224">
</dataflow>
<dataflow id="11252" from="xor_ln942_116" to="carry_117" fromId="3223" toId="3224">
</dataflow>
<dataflow id="11253" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_352" fromId="4160" toId="3225">
</dataflow>
<dataflow id="11254" from="r_V_187" to="tmp_352" fromId="3214" toId="3225">
</dataflow>
<dataflow id="11255" from="StgValue_4163" to="tmp_352" fromId="4163" toId="3225">
</dataflow>
<dataflow id="11256" from="StgValue_3825" to="tmp_352" fromId="3825" toId="3225">
</dataflow>
<dataflow id="11257" from="tmp_352" to="Range2_all_ones_58" fromId="3225" toId="3226">
</dataflow>
<dataflow id="11258" from="StgValue_4167" to="Range2_all_ones_58" fromId="4167" toId="3226">
</dataflow>
<dataflow id="11259" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_353" fromId="4169" toId="3227">
</dataflow>
<dataflow id="11260" from="r_V_187" to="tmp_353" fromId="3214" toId="3227">
</dataflow>
<dataflow id="11261" from="StgValue_4172" to="tmp_353" fromId="4172" toId="3227">
</dataflow>
<dataflow id="11262" from="StgValue_3825" to="tmp_353" fromId="3825" toId="3227">
</dataflow>
<dataflow id="11263" from="tmp_353" to="Range1_all_ones_116" fromId="3227" toId="3228">
</dataflow>
<dataflow id="11264" from="StgValue_4176" to="Range1_all_ones_116" fromId="4176" toId="3228">
</dataflow>
<dataflow id="11265" from="tmp_353" to="Range1_all_zeros_58" fromId="3227" toId="3229">
</dataflow>
<dataflow id="11266" from="StgValue_4179" to="Range1_all_zeros_58" fromId="4179" toId="3229">
</dataflow>
<dataflow id="11267" from="carry_117" to="deleted_zeros_58" fromId="3224" toId="3230">
</dataflow>
<dataflow id="11268" from="Range1_all_ones_116" to="deleted_zeros_58" fromId="3228" toId="3230">
</dataflow>
<dataflow id="11269" from="Range1_all_zeros_58" to="deleted_zeros_58" fromId="3229" toId="3230">
</dataflow>
<dataflow id="11270" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_483" fromId="4129" toId="3231">
</dataflow>
<dataflow id="11271" from="r_V_187" to="tmp_483" fromId="3214" toId="3231">
</dataflow>
<dataflow id="11272" from="StgValue_4172" to="tmp_483" fromId="4172" toId="3231">
</dataflow>
<dataflow id="11273" from="tmp_483" to="xor_ln936_58" fromId="3231" toId="3232">
</dataflow>
<dataflow id="11274" from="StgValue_4156" to="xor_ln936_58" fromId="4156" toId="3232">
</dataflow>
<dataflow id="11275" from="Range2_all_ones_58" to="and_ln936_58" fromId="3226" toId="3233">
</dataflow>
<dataflow id="11276" from="xor_ln936_58" to="and_ln936_58" fromId="3232" toId="3233">
</dataflow>
<dataflow id="11277" from="carry_117" to="deleted_ones_116" fromId="3224" toId="3234">
</dataflow>
<dataflow id="11278" from="and_ln936_58" to="deleted_ones_116" fromId="3233" toId="3234">
</dataflow>
<dataflow id="11279" from="Range1_all_ones_116" to="deleted_ones_116" fromId="3228" toId="3234">
</dataflow>
<dataflow id="11280" from="carry_117" to="and_ln937_58" fromId="3224" toId="3235">
</dataflow>
<dataflow id="11281" from="Range1_all_ones_116" to="and_ln937_58" fromId="3228" toId="3235">
</dataflow>
<dataflow id="11282" from="deleted_zeros_58" to="xor_ln941_175" fromId="3230" toId="3236">
</dataflow>
<dataflow id="11283" from="StgValue_4156" to="xor_ln941_175" fromId="4156" toId="3236">
</dataflow>
<dataflow id="11284" from="p_Result_303" to="or_ln941_58" fromId="3222" toId="3237">
</dataflow>
<dataflow id="11285" from="xor_ln941_175" to="or_ln941_58" fromId="3236" toId="3237">
</dataflow>
<dataflow id="11286" from="p_Result_301" to="xor_ln941_176" fromId="3216" toId="3238">
</dataflow>
<dataflow id="11287" from="StgValue_4156" to="xor_ln941_176" fromId="4156" toId="3238">
</dataflow>
<dataflow id="11288" from="or_ln941_58" to="overflow_117" fromId="3237" toId="3239">
</dataflow>
<dataflow id="11289" from="xor_ln941_176" to="overflow_117" fromId="3238" toId="3239">
</dataflow>
<dataflow id="11290" from="deleted_ones_116" to="xor_ln942_117" fromId="3234" toId="3240">
</dataflow>
<dataflow id="11291" from="StgValue_4156" to="xor_ln942_117" fromId="4156" toId="3240">
</dataflow>
<dataflow id="11292" from="xor_ln942_116" to="or_ln942_58" fromId="3223" toId="3241">
</dataflow>
<dataflow id="11293" from="xor_ln942_117" to="or_ln942_58" fromId="3240" toId="3241">
</dataflow>
<dataflow id="11294" from="and_ln937_58" to="xor_ln942_186" fromId="3235" toId="3242">
</dataflow>
<dataflow id="11295" from="or_ln942_58" to="xor_ln942_186" fromId="3241" toId="3242">
</dataflow>
<dataflow id="11296" from="xor_ln942_186" to="underflow_58" fromId="3242" toId="3243">
</dataflow>
<dataflow id="11297" from="p_Result_301" to="underflow_58" fromId="3216" toId="3243">
</dataflow>
<dataflow id="11298" from="overflow_117" to="or_ln392_58" fromId="3239" toId="3244">
</dataflow>
<dataflow id="11299" from="underflow_58" to="or_ln392_58" fromId="3243" toId="3244">
</dataflow>
<dataflow id="11300" from="sext_ln1319_59" to="r_V_188" fromId="2990" toId="3245">
</dataflow>
<dataflow id="11301" from="sext_ln1317_59" to="r_V_188" fromId="2989" toId="3245">
</dataflow>
<dataflow id="11302" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="3246">
</dataflow>
<dataflow id="11303" from="r_V_188" to="specfucore_ln1319" fromId="3245" toId="3246">
</dataflow>
<dataflow id="11304" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="3246">
</dataflow>
<dataflow id="11305" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="3246">
</dataflow>
<dataflow id="11306" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="3246">
</dataflow>
<dataflow id="11307" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_306" fromId="4129" toId="3247">
</dataflow>
<dataflow id="11308" from="r_V_188" to="p_Result_306" fromId="3245" toId="3247">
</dataflow>
<dataflow id="11309" from="StgValue_3825" to="p_Result_306" fromId="3825" toId="3247">
</dataflow>
<dataflow id="11310" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_177" fromId="4133" toId="3248">
</dataflow>
<dataflow id="11311" from="r_V_188" to="tp_V_177" fromId="3245" toId="3248">
</dataflow>
<dataflow id="11312" from="StgValue_4136" to="tp_V_177" fromId="4136" toId="3248">
</dataflow>
<dataflow id="11313" from="StgValue_4138" to="tp_V_177" fromId="4138" toId="3248">
</dataflow>
<dataflow id="11314" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_307" fromId="4129" toId="3249">
</dataflow>
<dataflow id="11315" from="r_V_188" to="p_Result_307" fromId="3245" toId="3249">
</dataflow>
<dataflow id="11316" from="StgValue_4138" to="p_Result_307" fromId="4138" toId="3249">
</dataflow>
<dataflow id="11317" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_488" fromId="4129" toId="3250">
</dataflow>
<dataflow id="11318" from="r_V_188" to="tmp_488" fromId="3245" toId="3250">
</dataflow>
<dataflow id="11319" from="StgValue_4145" to="tmp_488" fromId="4145" toId="3250">
</dataflow>
<dataflow id="11320" from="tmp_488" to="zext_ln423_59" fromId="3250" toId="3251">
</dataflow>
<dataflow id="11321" from="zext_ln423_59" to="tp_V_178" fromId="3251" toId="3252">
</dataflow>
<dataflow id="11322" from="tp_V_177" to="tp_V_178" fromId="3248" toId="3252">
</dataflow>
<dataflow id="11323" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_308" fromId="4150" toId="3253">
</dataflow>
<dataflow id="11324" from="tp_V_178" to="p_Result_308" fromId="3252" toId="3253">
</dataflow>
<dataflow id="11325" from="StgValue_4153" to="p_Result_308" fromId="4153" toId="3253">
</dataflow>
<dataflow id="11326" from="p_Result_308" to="xor_ln942_118" fromId="3253" toId="3254">
</dataflow>
<dataflow id="11327" from="StgValue_4156" to="xor_ln942_118" fromId="4156" toId="3254">
</dataflow>
<dataflow id="11328" from="p_Result_307" to="carry_119" fromId="3249" toId="3255">
</dataflow>
<dataflow id="11329" from="xor_ln942_118" to="carry_119" fromId="3254" toId="3255">
</dataflow>
<dataflow id="11330" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_354" fromId="4160" toId="3256">
</dataflow>
<dataflow id="11331" from="r_V_188" to="tmp_354" fromId="3245" toId="3256">
</dataflow>
<dataflow id="11332" from="StgValue_4163" to="tmp_354" fromId="4163" toId="3256">
</dataflow>
<dataflow id="11333" from="StgValue_3825" to="tmp_354" fromId="3825" toId="3256">
</dataflow>
<dataflow id="11334" from="tmp_354" to="Range2_all_ones_59" fromId="3256" toId="3257">
</dataflow>
<dataflow id="11335" from="StgValue_4167" to="Range2_all_ones_59" fromId="4167" toId="3257">
</dataflow>
<dataflow id="11336" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_356" fromId="4169" toId="3258">
</dataflow>
<dataflow id="11337" from="r_V_188" to="tmp_356" fromId="3245" toId="3258">
</dataflow>
<dataflow id="11338" from="StgValue_4172" to="tmp_356" fromId="4172" toId="3258">
</dataflow>
<dataflow id="11339" from="StgValue_3825" to="tmp_356" fromId="3825" toId="3258">
</dataflow>
<dataflow id="11340" from="tmp_356" to="Range1_all_ones_118" fromId="3258" toId="3259">
</dataflow>
<dataflow id="11341" from="StgValue_4176" to="Range1_all_ones_118" fromId="4176" toId="3259">
</dataflow>
<dataflow id="11342" from="tmp_356" to="Range1_all_zeros_59" fromId="3258" toId="3260">
</dataflow>
<dataflow id="11343" from="StgValue_4179" to="Range1_all_zeros_59" fromId="4179" toId="3260">
</dataflow>
<dataflow id="11344" from="carry_119" to="deleted_zeros_59" fromId="3255" toId="3261">
</dataflow>
<dataflow id="11345" from="Range1_all_ones_118" to="deleted_zeros_59" fromId="3259" toId="3261">
</dataflow>
<dataflow id="11346" from="Range1_all_zeros_59" to="deleted_zeros_59" fromId="3260" toId="3261">
</dataflow>
<dataflow id="11347" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_490" fromId="4129" toId="3262">
</dataflow>
<dataflow id="11348" from="r_V_188" to="tmp_490" fromId="3245" toId="3262">
</dataflow>
<dataflow id="11349" from="StgValue_4172" to="tmp_490" fromId="4172" toId="3262">
</dataflow>
<dataflow id="11350" from="tmp_490" to="xor_ln936_59" fromId="3262" toId="3263">
</dataflow>
<dataflow id="11351" from="StgValue_4156" to="xor_ln936_59" fromId="4156" toId="3263">
</dataflow>
<dataflow id="11352" from="Range2_all_ones_59" to="and_ln936_59" fromId="3257" toId="3264">
</dataflow>
<dataflow id="11353" from="xor_ln936_59" to="and_ln936_59" fromId="3263" toId="3264">
</dataflow>
<dataflow id="11354" from="carry_119" to="deleted_ones_118" fromId="3255" toId="3265">
</dataflow>
<dataflow id="11355" from="and_ln936_59" to="deleted_ones_118" fromId="3264" toId="3265">
</dataflow>
<dataflow id="11356" from="Range1_all_ones_118" to="deleted_ones_118" fromId="3259" toId="3265">
</dataflow>
<dataflow id="11357" from="carry_119" to="and_ln937_59" fromId="3255" toId="3266">
</dataflow>
<dataflow id="11358" from="Range1_all_ones_118" to="and_ln937_59" fromId="3259" toId="3266">
</dataflow>
<dataflow id="11359" from="deleted_zeros_59" to="xor_ln941_178" fromId="3261" toId="3267">
</dataflow>
<dataflow id="11360" from="StgValue_4156" to="xor_ln941_178" fromId="4156" toId="3267">
</dataflow>
<dataflow id="11361" from="p_Result_308" to="or_ln941_59" fromId="3253" toId="3268">
</dataflow>
<dataflow id="11362" from="xor_ln941_178" to="or_ln941_59" fromId="3267" toId="3268">
</dataflow>
<dataflow id="11363" from="p_Result_306" to="xor_ln941_179" fromId="3247" toId="3269">
</dataflow>
<dataflow id="11364" from="StgValue_4156" to="xor_ln941_179" fromId="4156" toId="3269">
</dataflow>
<dataflow id="11365" from="or_ln941_59" to="overflow_119" fromId="3268" toId="3270">
</dataflow>
<dataflow id="11366" from="xor_ln941_179" to="overflow_119" fromId="3269" toId="3270">
</dataflow>
<dataflow id="11367" from="deleted_ones_118" to="xor_ln942_119" fromId="3265" toId="3271">
</dataflow>
<dataflow id="11368" from="StgValue_4156" to="xor_ln942_119" fromId="4156" toId="3271">
</dataflow>
<dataflow id="11369" from="xor_ln942_118" to="or_ln942_59" fromId="3254" toId="3272">
</dataflow>
<dataflow id="11370" from="xor_ln942_119" to="or_ln942_59" fromId="3271" toId="3272">
</dataflow>
<dataflow id="11371" from="and_ln937_59" to="xor_ln942_187" fromId="3266" toId="3273">
</dataflow>
<dataflow id="11372" from="or_ln942_59" to="xor_ln942_187" fromId="3272" toId="3273">
</dataflow>
<dataflow id="11373" from="xor_ln942_187" to="underflow_59" fromId="3273" toId="3274">
</dataflow>
<dataflow id="11374" from="p_Result_306" to="underflow_59" fromId="3247" toId="3274">
</dataflow>
<dataflow id="11375" from="overflow_119" to="or_ln392_59" fromId="3270" toId="3275">
</dataflow>
<dataflow id="11376" from="underflow_59" to="or_ln392_59" fromId="3274" toId="3275">
</dataflow>
<dataflow id="11377" from="sext_ln1319_60" to="r_V_189" fromId="3085" toId="3276">
</dataflow>
<dataflow id="11378" from="sext_ln1317_60" to="r_V_189" fromId="3084" toId="3276">
</dataflow>
<dataflow id="11379" from="sext_ln1319_61" to="r_V_190" fromId="3088" toId="3277">
</dataflow>
<dataflow id="11380" from="sext_ln1317_61" to="r_V_190" fromId="3087" toId="3277">
</dataflow>
<dataflow id="11381" from="sext_ln1319_62" to="r_V_191" fromId="3183" toId="3278">
</dataflow>
<dataflow id="11382" from="sext_ln1317_62" to="r_V_191" fromId="3182" toId="3278">
</dataflow>
<dataflow id="11383" from="sext_ln1319_63" to="r_V_192" fromId="3186" toId="3279">
</dataflow>
<dataflow id="11384" from="sext_ln1317_63" to="r_V_192" fromId="3185" toId="3279">
</dataflow>
<dataflow id="11385" from="overflow_117" to="select_ln392_175" fromId="3239" toId="3280">
</dataflow>
<dataflow id="11386" from="StgValue_4401" to="select_ln392_175" fromId="4401" toId="3280">
</dataflow>
<dataflow id="11387" from="StgValue_4403" to="select_ln392_175" fromId="4403" toId="3280">
</dataflow>
<dataflow id="11388" from="or_ln392_58" to="tp_V_176" fromId="3244" toId="3281">
</dataflow>
<dataflow id="11389" from="select_ln392_175" to="tp_V_176" fromId="3280" toId="3281">
</dataflow>
<dataflow id="11390" from="tp_V_175" to="tp_V_176" fromId="3221" toId="3281">
</dataflow>
<dataflow id="11391" from="sum_V_116" to="sext_ln859_116" fromId="3213" toId="3282">
</dataflow>
<dataflow id="11392" from="tp_V_176" to="sext_ln859_117" fromId="3281" toId="3283">
</dataflow>
<dataflow id="11393" from="sext_ln859_117" to="ret_V_58" fromId="3283" toId="3284">
</dataflow>
<dataflow id="11394" from="sext_ln859_116" to="ret_V_58" fromId="3282" toId="3284">
</dataflow>
<dataflow id="11395" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_304" fromId="4412" toId="3285">
</dataflow>
<dataflow id="11396" from="ret_V_58" to="p_Result_304" fromId="3284" toId="3285">
</dataflow>
<dataflow id="11397" from="StgValue_3823" to="p_Result_304" fromId="3823" toId="3285">
</dataflow>
<dataflow id="11398" from="tp_V_176" to="sum_V_117" fromId="3281" toId="3286">
</dataflow>
<dataflow id="11399" from="sum_V_116" to="sum_V_117" fromId="3213" toId="3286">
</dataflow>
<dataflow id="11400" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_305" fromId="4150" toId="3287">
</dataflow>
<dataflow id="11401" from="sum_V_117" to="p_Result_305" fromId="3286" toId="3287">
</dataflow>
<dataflow id="11402" from="StgValue_4153" to="p_Result_305" fromId="4153" toId="3287">
</dataflow>
<dataflow id="11403" from="p_Result_304" to="xor_ln941_177" fromId="3285" toId="3288">
</dataflow>
<dataflow id="11404" from="StgValue_4156" to="xor_ln941_177" fromId="4156" toId="3288">
</dataflow>
<dataflow id="11405" from="p_Result_305" to="overflow_118" fromId="3287" toId="3289">
</dataflow>
<dataflow id="11406" from="xor_ln941_177" to="overflow_118" fromId="3288" toId="3289">
</dataflow>
<dataflow id="11407" from="p_Result_304" to="xor_ln348_59" fromId="3285" toId="3290">
</dataflow>
<dataflow id="11408" from="p_Result_305" to="xor_ln348_59" fromId="3287" toId="3290">
</dataflow>
<dataflow id="11409" from="overflow_118" to="select_ln392_177" fromId="3289" toId="3291">
</dataflow>
<dataflow id="11410" from="StgValue_4401" to="select_ln392_177" fromId="4401" toId="3291">
</dataflow>
<dataflow id="11411" from="StgValue_4403" to="select_ln392_177" fromId="4403" toId="3291">
</dataflow>
<dataflow id="11412" from="xor_ln348_59" to="sum_V_118" fromId="3290" toId="3292">
</dataflow>
<dataflow id="11413" from="select_ln392_177" to="sum_V_118" fromId="3291" toId="3292">
</dataflow>
<dataflow id="11414" from="sum_V_117" to="sum_V_118" fromId="3286" toId="3292">
</dataflow>
<dataflow id="11415" from="overflow_119" to="select_ln392_178" fromId="3270" toId="3293">
</dataflow>
<dataflow id="11416" from="StgValue_4401" to="select_ln392_178" fromId="4401" toId="3293">
</dataflow>
<dataflow id="11417" from="StgValue_4403" to="select_ln392_178" fromId="4403" toId="3293">
</dataflow>
<dataflow id="11418" from="or_ln392_59" to="tp_V_179" fromId="3275" toId="3294">
</dataflow>
<dataflow id="11419" from="select_ln392_178" to="tp_V_179" fromId="3293" toId="3294">
</dataflow>
<dataflow id="11420" from="tp_V_178" to="tp_V_179" fromId="3252" toId="3294">
</dataflow>
<dataflow id="11421" from="sum_V_118" to="sext_ln859_118" fromId="3292" toId="3295">
</dataflow>
<dataflow id="11422" from="tp_V_179" to="sext_ln859_119" fromId="3294" toId="3296">
</dataflow>
<dataflow id="11423" from="sext_ln859_119" to="ret_V_59" fromId="3296" toId="3297">
</dataflow>
<dataflow id="11424" from="sext_ln859_118" to="ret_V_59" fromId="3295" toId="3297">
</dataflow>
<dataflow id="11425" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_309" fromId="4412" toId="3298">
</dataflow>
<dataflow id="11426" from="ret_V_59" to="p_Result_309" fromId="3297" toId="3298">
</dataflow>
<dataflow id="11427" from="StgValue_3823" to="p_Result_309" fromId="3823" toId="3298">
</dataflow>
<dataflow id="11428" from="tp_V_179" to="sum_V_119" fromId="3294" toId="3299">
</dataflow>
<dataflow id="11429" from="sum_V_118" to="sum_V_119" fromId="3292" toId="3299">
</dataflow>
<dataflow id="11430" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_310" fromId="4150" toId="3300">
</dataflow>
<dataflow id="11431" from="sum_V_119" to="p_Result_310" fromId="3299" toId="3300">
</dataflow>
<dataflow id="11432" from="StgValue_4153" to="p_Result_310" fromId="4153" toId="3300">
</dataflow>
<dataflow id="11433" from="p_Result_309" to="xor_ln941_180" fromId="3298" toId="3301">
</dataflow>
<dataflow id="11434" from="StgValue_4156" to="xor_ln941_180" fromId="4156" toId="3301">
</dataflow>
<dataflow id="11435" from="p_Result_310" to="overflow_120" fromId="3300" toId="3302">
</dataflow>
<dataflow id="11436" from="xor_ln941_180" to="overflow_120" fromId="3301" toId="3302">
</dataflow>
<dataflow id="11437" from="p_Result_309" to="xor_ln348_60" fromId="3298" toId="3303">
</dataflow>
<dataflow id="11438" from="p_Result_310" to="xor_ln348_60" fromId="3300" toId="3303">
</dataflow>
<dataflow id="11439" from="overflow_120" to="select_ln392_180" fromId="3302" toId="3304">
</dataflow>
<dataflow id="11440" from="StgValue_4401" to="select_ln392_180" fromId="4401" toId="3304">
</dataflow>
<dataflow id="11441" from="StgValue_4403" to="select_ln392_180" fromId="4403" toId="3304">
</dataflow>
<dataflow id="11442" from="xor_ln348_60" to="sum_V_120" fromId="3303" toId="3305">
</dataflow>
<dataflow id="11443" from="select_ln392_180" to="sum_V_120" fromId="3304" toId="3305">
</dataflow>
<dataflow id="11444" from="sum_V_119" to="sum_V_120" fromId="3299" toId="3305">
</dataflow>
<dataflow id="11445" from="sext_ln1319_60" to="r_V_189" fromId="3085" toId="3306">
</dataflow>
<dataflow id="11446" from="sext_ln1317_60" to="r_V_189" fromId="3084" toId="3306">
</dataflow>
<dataflow id="11447" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="3307">
</dataflow>
<dataflow id="11448" from="r_V_189" to="specfucore_ln1319" fromId="3306" toId="3307">
</dataflow>
<dataflow id="11449" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="3307">
</dataflow>
<dataflow id="11450" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="3307">
</dataflow>
<dataflow id="11451" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="3307">
</dataflow>
<dataflow id="11452" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_311" fromId="4129" toId="3308">
</dataflow>
<dataflow id="11453" from="r_V_189" to="p_Result_311" fromId="3306" toId="3308">
</dataflow>
<dataflow id="11454" from="StgValue_3825" to="p_Result_311" fromId="3825" toId="3308">
</dataflow>
<dataflow id="11455" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_180" fromId="4133" toId="3309">
</dataflow>
<dataflow id="11456" from="r_V_189" to="tp_V_180" fromId="3306" toId="3309">
</dataflow>
<dataflow id="11457" from="StgValue_4136" to="tp_V_180" fromId="4136" toId="3309">
</dataflow>
<dataflow id="11458" from="StgValue_4138" to="tp_V_180" fromId="4138" toId="3309">
</dataflow>
<dataflow id="11459" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_312" fromId="4129" toId="3310">
</dataflow>
<dataflow id="11460" from="r_V_189" to="p_Result_312" fromId="3306" toId="3310">
</dataflow>
<dataflow id="11461" from="StgValue_4138" to="p_Result_312" fromId="4138" toId="3310">
</dataflow>
<dataflow id="11462" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_495" fromId="4129" toId="3311">
</dataflow>
<dataflow id="11463" from="r_V_189" to="tmp_495" fromId="3306" toId="3311">
</dataflow>
<dataflow id="11464" from="StgValue_4145" to="tmp_495" fromId="4145" toId="3311">
</dataflow>
<dataflow id="11465" from="tmp_495" to="zext_ln423_60" fromId="3311" toId="3312">
</dataflow>
<dataflow id="11466" from="zext_ln423_60" to="tp_V_181" fromId="3312" toId="3313">
</dataflow>
<dataflow id="11467" from="tp_V_180" to="tp_V_181" fromId="3309" toId="3313">
</dataflow>
<dataflow id="11468" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_313" fromId="4150" toId="3314">
</dataflow>
<dataflow id="11469" from="tp_V_181" to="p_Result_313" fromId="3313" toId="3314">
</dataflow>
<dataflow id="11470" from="StgValue_4153" to="p_Result_313" fromId="4153" toId="3314">
</dataflow>
<dataflow id="11471" from="p_Result_313" to="xor_ln942_120" fromId="3314" toId="3315">
</dataflow>
<dataflow id="11472" from="StgValue_4156" to="xor_ln942_120" fromId="4156" toId="3315">
</dataflow>
<dataflow id="11473" from="p_Result_312" to="carry_121" fromId="3310" toId="3316">
</dataflow>
<dataflow id="11474" from="xor_ln942_120" to="carry_121" fromId="3315" toId="3316">
</dataflow>
<dataflow id="11475" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_358" fromId="4160" toId="3317">
</dataflow>
<dataflow id="11476" from="r_V_189" to="tmp_358" fromId="3306" toId="3317">
</dataflow>
<dataflow id="11477" from="StgValue_4163" to="tmp_358" fromId="4163" toId="3317">
</dataflow>
<dataflow id="11478" from="StgValue_3825" to="tmp_358" fromId="3825" toId="3317">
</dataflow>
<dataflow id="11479" from="tmp_358" to="Range2_all_ones_60" fromId="3317" toId="3318">
</dataflow>
<dataflow id="11480" from="StgValue_4167" to="Range2_all_ones_60" fromId="4167" toId="3318">
</dataflow>
<dataflow id="11481" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_359" fromId="4169" toId="3319">
</dataflow>
<dataflow id="11482" from="r_V_189" to="tmp_359" fromId="3306" toId="3319">
</dataflow>
<dataflow id="11483" from="StgValue_4172" to="tmp_359" fromId="4172" toId="3319">
</dataflow>
<dataflow id="11484" from="StgValue_3825" to="tmp_359" fromId="3825" toId="3319">
</dataflow>
<dataflow id="11485" from="tmp_359" to="Range1_all_ones_120" fromId="3319" toId="3320">
</dataflow>
<dataflow id="11486" from="StgValue_4176" to="Range1_all_ones_120" fromId="4176" toId="3320">
</dataflow>
<dataflow id="11487" from="tmp_359" to="Range1_all_zeros_60" fromId="3319" toId="3321">
</dataflow>
<dataflow id="11488" from="StgValue_4179" to="Range1_all_zeros_60" fromId="4179" toId="3321">
</dataflow>
<dataflow id="11489" from="carry_121" to="deleted_zeros_60" fromId="3316" toId="3322">
</dataflow>
<dataflow id="11490" from="Range1_all_ones_120" to="deleted_zeros_60" fromId="3320" toId="3322">
</dataflow>
<dataflow id="11491" from="Range1_all_zeros_60" to="deleted_zeros_60" fromId="3321" toId="3322">
</dataflow>
<dataflow id="11492" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_497" fromId="4129" toId="3323">
</dataflow>
<dataflow id="11493" from="r_V_189" to="tmp_497" fromId="3306" toId="3323">
</dataflow>
<dataflow id="11494" from="StgValue_4172" to="tmp_497" fromId="4172" toId="3323">
</dataflow>
<dataflow id="11495" from="tmp_497" to="xor_ln936_60" fromId="3323" toId="3324">
</dataflow>
<dataflow id="11496" from="StgValue_4156" to="xor_ln936_60" fromId="4156" toId="3324">
</dataflow>
<dataflow id="11497" from="Range2_all_ones_60" to="and_ln936_60" fromId="3318" toId="3325">
</dataflow>
<dataflow id="11498" from="xor_ln936_60" to="and_ln936_60" fromId="3324" toId="3325">
</dataflow>
<dataflow id="11499" from="carry_121" to="deleted_ones_120" fromId="3316" toId="3326">
</dataflow>
<dataflow id="11500" from="and_ln936_60" to="deleted_ones_120" fromId="3325" toId="3326">
</dataflow>
<dataflow id="11501" from="Range1_all_ones_120" to="deleted_ones_120" fromId="3320" toId="3326">
</dataflow>
<dataflow id="11502" from="carry_121" to="and_ln937_60" fromId="3316" toId="3327">
</dataflow>
<dataflow id="11503" from="Range1_all_ones_120" to="and_ln937_60" fromId="3320" toId="3327">
</dataflow>
<dataflow id="11504" from="deleted_zeros_60" to="xor_ln941_181" fromId="3322" toId="3328">
</dataflow>
<dataflow id="11505" from="StgValue_4156" to="xor_ln941_181" fromId="4156" toId="3328">
</dataflow>
<dataflow id="11506" from="p_Result_313" to="or_ln941_60" fromId="3314" toId="3329">
</dataflow>
<dataflow id="11507" from="xor_ln941_181" to="or_ln941_60" fromId="3328" toId="3329">
</dataflow>
<dataflow id="11508" from="p_Result_311" to="xor_ln941_182" fromId="3308" toId="3330">
</dataflow>
<dataflow id="11509" from="StgValue_4156" to="xor_ln941_182" fromId="4156" toId="3330">
</dataflow>
<dataflow id="11510" from="or_ln941_60" to="overflow_121" fromId="3329" toId="3331">
</dataflow>
<dataflow id="11511" from="xor_ln941_182" to="overflow_121" fromId="3330" toId="3331">
</dataflow>
<dataflow id="11512" from="deleted_ones_120" to="xor_ln942_121" fromId="3326" toId="3332">
</dataflow>
<dataflow id="11513" from="StgValue_4156" to="xor_ln942_121" fromId="4156" toId="3332">
</dataflow>
<dataflow id="11514" from="xor_ln942_120" to="or_ln942_60" fromId="3315" toId="3333">
</dataflow>
<dataflow id="11515" from="xor_ln942_121" to="or_ln942_60" fromId="3332" toId="3333">
</dataflow>
<dataflow id="11516" from="and_ln937_60" to="xor_ln942_188" fromId="3327" toId="3334">
</dataflow>
<dataflow id="11517" from="or_ln942_60" to="xor_ln942_188" fromId="3333" toId="3334">
</dataflow>
<dataflow id="11518" from="xor_ln942_188" to="underflow_60" fromId="3334" toId="3335">
</dataflow>
<dataflow id="11519" from="p_Result_311" to="underflow_60" fromId="3308" toId="3335">
</dataflow>
<dataflow id="11520" from="overflow_121" to="or_ln392_60" fromId="3331" toId="3336">
</dataflow>
<dataflow id="11521" from="underflow_60" to="or_ln392_60" fromId="3335" toId="3336">
</dataflow>
<dataflow id="11522" from="sext_ln1319_61" to="r_V_190" fromId="3088" toId="3337">
</dataflow>
<dataflow id="11523" from="sext_ln1317_61" to="r_V_190" fromId="3087" toId="3337">
</dataflow>
<dataflow id="11524" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="3338">
</dataflow>
<dataflow id="11525" from="r_V_190" to="specfucore_ln1319" fromId="3337" toId="3338">
</dataflow>
<dataflow id="11526" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="3338">
</dataflow>
<dataflow id="11527" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="3338">
</dataflow>
<dataflow id="11528" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="3338">
</dataflow>
<dataflow id="11529" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_316" fromId="4129" toId="3339">
</dataflow>
<dataflow id="11530" from="r_V_190" to="p_Result_316" fromId="3337" toId="3339">
</dataflow>
<dataflow id="11531" from="StgValue_3825" to="p_Result_316" fromId="3825" toId="3339">
</dataflow>
<dataflow id="11532" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_183" fromId="4133" toId="3340">
</dataflow>
<dataflow id="11533" from="r_V_190" to="tp_V_183" fromId="3337" toId="3340">
</dataflow>
<dataflow id="11534" from="StgValue_4136" to="tp_V_183" fromId="4136" toId="3340">
</dataflow>
<dataflow id="11535" from="StgValue_4138" to="tp_V_183" fromId="4138" toId="3340">
</dataflow>
<dataflow id="11536" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_317" fromId="4129" toId="3341">
</dataflow>
<dataflow id="11537" from="r_V_190" to="p_Result_317" fromId="3337" toId="3341">
</dataflow>
<dataflow id="11538" from="StgValue_4138" to="p_Result_317" fromId="4138" toId="3341">
</dataflow>
<dataflow id="11539" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_502" fromId="4129" toId="3342">
</dataflow>
<dataflow id="11540" from="r_V_190" to="tmp_502" fromId="3337" toId="3342">
</dataflow>
<dataflow id="11541" from="StgValue_4145" to="tmp_502" fromId="4145" toId="3342">
</dataflow>
<dataflow id="11542" from="tmp_502" to="zext_ln423_61" fromId="3342" toId="3343">
</dataflow>
<dataflow id="11543" from="zext_ln423_61" to="tp_V_184" fromId="3343" toId="3344">
</dataflow>
<dataflow id="11544" from="tp_V_183" to="tp_V_184" fromId="3340" toId="3344">
</dataflow>
<dataflow id="11545" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_318" fromId="4150" toId="3345">
</dataflow>
<dataflow id="11546" from="tp_V_184" to="p_Result_318" fromId="3344" toId="3345">
</dataflow>
<dataflow id="11547" from="StgValue_4153" to="p_Result_318" fromId="4153" toId="3345">
</dataflow>
<dataflow id="11548" from="p_Result_318" to="xor_ln942_122" fromId="3345" toId="3346">
</dataflow>
<dataflow id="11549" from="StgValue_4156" to="xor_ln942_122" fromId="4156" toId="3346">
</dataflow>
<dataflow id="11550" from="p_Result_317" to="carry_123" fromId="3341" toId="3347">
</dataflow>
<dataflow id="11551" from="xor_ln942_122" to="carry_123" fromId="3346" toId="3347">
</dataflow>
<dataflow id="11552" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_360" fromId="4160" toId="3348">
</dataflow>
<dataflow id="11553" from="r_V_190" to="tmp_360" fromId="3337" toId="3348">
</dataflow>
<dataflow id="11554" from="StgValue_4163" to="tmp_360" fromId="4163" toId="3348">
</dataflow>
<dataflow id="11555" from="StgValue_3825" to="tmp_360" fromId="3825" toId="3348">
</dataflow>
<dataflow id="11556" from="tmp_360" to="Range2_all_ones_61" fromId="3348" toId="3349">
</dataflow>
<dataflow id="11557" from="StgValue_4167" to="Range2_all_ones_61" fromId="4167" toId="3349">
</dataflow>
<dataflow id="11558" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_361" fromId="4169" toId="3350">
</dataflow>
<dataflow id="11559" from="r_V_190" to="tmp_361" fromId="3337" toId="3350">
</dataflow>
<dataflow id="11560" from="StgValue_4172" to="tmp_361" fromId="4172" toId="3350">
</dataflow>
<dataflow id="11561" from="StgValue_3825" to="tmp_361" fromId="3825" toId="3350">
</dataflow>
<dataflow id="11562" from="tmp_361" to="Range1_all_ones_122" fromId="3350" toId="3351">
</dataflow>
<dataflow id="11563" from="StgValue_4176" to="Range1_all_ones_122" fromId="4176" toId="3351">
</dataflow>
<dataflow id="11564" from="tmp_361" to="Range1_all_zeros_61" fromId="3350" toId="3352">
</dataflow>
<dataflow id="11565" from="StgValue_4179" to="Range1_all_zeros_61" fromId="4179" toId="3352">
</dataflow>
<dataflow id="11566" from="carry_123" to="deleted_zeros_61" fromId="3347" toId="3353">
</dataflow>
<dataflow id="11567" from="Range1_all_ones_122" to="deleted_zeros_61" fromId="3351" toId="3353">
</dataflow>
<dataflow id="11568" from="Range1_all_zeros_61" to="deleted_zeros_61" fromId="3352" toId="3353">
</dataflow>
<dataflow id="11569" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_504" fromId="4129" toId="3354">
</dataflow>
<dataflow id="11570" from="r_V_190" to="tmp_504" fromId="3337" toId="3354">
</dataflow>
<dataflow id="11571" from="StgValue_4172" to="tmp_504" fromId="4172" toId="3354">
</dataflow>
<dataflow id="11572" from="tmp_504" to="xor_ln936_61" fromId="3354" toId="3355">
</dataflow>
<dataflow id="11573" from="StgValue_4156" to="xor_ln936_61" fromId="4156" toId="3355">
</dataflow>
<dataflow id="11574" from="Range2_all_ones_61" to="and_ln936_61" fromId="3349" toId="3356">
</dataflow>
<dataflow id="11575" from="xor_ln936_61" to="and_ln936_61" fromId="3355" toId="3356">
</dataflow>
<dataflow id="11576" from="carry_123" to="deleted_ones_122" fromId="3347" toId="3357">
</dataflow>
<dataflow id="11577" from="and_ln936_61" to="deleted_ones_122" fromId="3356" toId="3357">
</dataflow>
<dataflow id="11578" from="Range1_all_ones_122" to="deleted_ones_122" fromId="3351" toId="3357">
</dataflow>
<dataflow id="11579" from="carry_123" to="and_ln937_61" fromId="3347" toId="3358">
</dataflow>
<dataflow id="11580" from="Range1_all_ones_122" to="and_ln937_61" fromId="3351" toId="3358">
</dataflow>
<dataflow id="11581" from="deleted_zeros_61" to="xor_ln941_184" fromId="3353" toId="3359">
</dataflow>
<dataflow id="11582" from="StgValue_4156" to="xor_ln941_184" fromId="4156" toId="3359">
</dataflow>
<dataflow id="11583" from="p_Result_318" to="or_ln941_61" fromId="3345" toId="3360">
</dataflow>
<dataflow id="11584" from="xor_ln941_184" to="or_ln941_61" fromId="3359" toId="3360">
</dataflow>
<dataflow id="11585" from="p_Result_316" to="xor_ln941_185" fromId="3339" toId="3361">
</dataflow>
<dataflow id="11586" from="StgValue_4156" to="xor_ln941_185" fromId="4156" toId="3361">
</dataflow>
<dataflow id="11587" from="or_ln941_61" to="overflow_123" fromId="3360" toId="3362">
</dataflow>
<dataflow id="11588" from="xor_ln941_185" to="overflow_123" fromId="3361" toId="3362">
</dataflow>
<dataflow id="11589" from="deleted_ones_122" to="xor_ln942_123" fromId="3357" toId="3363">
</dataflow>
<dataflow id="11590" from="StgValue_4156" to="xor_ln942_123" fromId="4156" toId="3363">
</dataflow>
<dataflow id="11591" from="xor_ln942_122" to="or_ln942_61" fromId="3346" toId="3364">
</dataflow>
<dataflow id="11592" from="xor_ln942_123" to="or_ln942_61" fromId="3363" toId="3364">
</dataflow>
<dataflow id="11593" from="and_ln937_61" to="xor_ln942_189" fromId="3358" toId="3365">
</dataflow>
<dataflow id="11594" from="or_ln942_61" to="xor_ln942_189" fromId="3364" toId="3365">
</dataflow>
<dataflow id="11595" from="xor_ln942_189" to="underflow_61" fromId="3365" toId="3366">
</dataflow>
<dataflow id="11596" from="p_Result_316" to="underflow_61" fromId="3339" toId="3366">
</dataflow>
<dataflow id="11597" from="overflow_123" to="or_ln392_61" fromId="3362" toId="3367">
</dataflow>
<dataflow id="11598" from="underflow_61" to="or_ln392_61" fromId="3366" toId="3367">
</dataflow>
<dataflow id="11599" from="sext_ln1319_62" to="r_V_191" fromId="3183" toId="3368">
</dataflow>
<dataflow id="11600" from="sext_ln1317_62" to="r_V_191" fromId="3182" toId="3368">
</dataflow>
<dataflow id="11601" from="sext_ln1319_63" to="r_V_192" fromId="3186" toId="3369">
</dataflow>
<dataflow id="11602" from="sext_ln1317_63" to="r_V_192" fromId="3185" toId="3369">
</dataflow>
<dataflow id="11603" from="overflow_121" to="select_ln392_181" fromId="3331" toId="3370">
</dataflow>
<dataflow id="11604" from="StgValue_4401" to="select_ln392_181" fromId="4401" toId="3370">
</dataflow>
<dataflow id="11605" from="StgValue_4403" to="select_ln392_181" fromId="4403" toId="3370">
</dataflow>
<dataflow id="11606" from="or_ln392_60" to="tp_V_182" fromId="3336" toId="3371">
</dataflow>
<dataflow id="11607" from="select_ln392_181" to="tp_V_182" fromId="3370" toId="3371">
</dataflow>
<dataflow id="11608" from="tp_V_181" to="tp_V_182" fromId="3313" toId="3371">
</dataflow>
<dataflow id="11609" from="sum_V_120" to="sext_ln859_120" fromId="3305" toId="3372">
</dataflow>
<dataflow id="11610" from="tp_V_182" to="sext_ln859_121" fromId="3371" toId="3373">
</dataflow>
<dataflow id="11611" from="sext_ln859_121" to="ret_V_60" fromId="3373" toId="3374">
</dataflow>
<dataflow id="11612" from="sext_ln859_120" to="ret_V_60" fromId="3372" toId="3374">
</dataflow>
<dataflow id="11613" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_314" fromId="4412" toId="3375">
</dataflow>
<dataflow id="11614" from="ret_V_60" to="p_Result_314" fromId="3374" toId="3375">
</dataflow>
<dataflow id="11615" from="StgValue_3823" to="p_Result_314" fromId="3823" toId="3375">
</dataflow>
<dataflow id="11616" from="tp_V_182" to="sum_V_121" fromId="3371" toId="3376">
</dataflow>
<dataflow id="11617" from="sum_V_120" to="sum_V_121" fromId="3305" toId="3376">
</dataflow>
<dataflow id="11618" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_315" fromId="4150" toId="3377">
</dataflow>
<dataflow id="11619" from="sum_V_121" to="p_Result_315" fromId="3376" toId="3377">
</dataflow>
<dataflow id="11620" from="StgValue_4153" to="p_Result_315" fromId="4153" toId="3377">
</dataflow>
<dataflow id="11621" from="p_Result_314" to="xor_ln941_183" fromId="3375" toId="3378">
</dataflow>
<dataflow id="11622" from="StgValue_4156" to="xor_ln941_183" fromId="4156" toId="3378">
</dataflow>
<dataflow id="11623" from="p_Result_315" to="overflow_122" fromId="3377" toId="3379">
</dataflow>
<dataflow id="11624" from="xor_ln941_183" to="overflow_122" fromId="3378" toId="3379">
</dataflow>
<dataflow id="11625" from="p_Result_314" to="xor_ln348_61" fromId="3375" toId="3380">
</dataflow>
<dataflow id="11626" from="p_Result_315" to="xor_ln348_61" fromId="3377" toId="3380">
</dataflow>
<dataflow id="11627" from="overflow_122" to="select_ln392_183" fromId="3379" toId="3381">
</dataflow>
<dataflow id="11628" from="StgValue_4401" to="select_ln392_183" fromId="4401" toId="3381">
</dataflow>
<dataflow id="11629" from="StgValue_4403" to="select_ln392_183" fromId="4403" toId="3381">
</dataflow>
<dataflow id="11630" from="xor_ln348_61" to="sum_V_122" fromId="3380" toId="3382">
</dataflow>
<dataflow id="11631" from="select_ln392_183" to="sum_V_122" fromId="3381" toId="3382">
</dataflow>
<dataflow id="11632" from="sum_V_121" to="sum_V_122" fromId="3376" toId="3382">
</dataflow>
<dataflow id="11633" from="overflow_123" to="select_ln392_184" fromId="3362" toId="3383">
</dataflow>
<dataflow id="11634" from="StgValue_4401" to="select_ln392_184" fromId="4401" toId="3383">
</dataflow>
<dataflow id="11635" from="StgValue_4403" to="select_ln392_184" fromId="4403" toId="3383">
</dataflow>
<dataflow id="11636" from="or_ln392_61" to="tp_V_185" fromId="3367" toId="3384">
</dataflow>
<dataflow id="11637" from="select_ln392_184" to="tp_V_185" fromId="3383" toId="3384">
</dataflow>
<dataflow id="11638" from="tp_V_184" to="tp_V_185" fromId="3344" toId="3384">
</dataflow>
<dataflow id="11639" from="sum_V_122" to="sext_ln859_122" fromId="3382" toId="3385">
</dataflow>
<dataflow id="11640" from="tp_V_185" to="sext_ln859_123" fromId="3384" toId="3386">
</dataflow>
<dataflow id="11641" from="sext_ln859_123" to="ret_V_61" fromId="3386" toId="3387">
</dataflow>
<dataflow id="11642" from="sext_ln859_122" to="ret_V_61" fromId="3385" toId="3387">
</dataflow>
<dataflow id="11643" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_319" fromId="4412" toId="3388">
</dataflow>
<dataflow id="11644" from="ret_V_61" to="p_Result_319" fromId="3387" toId="3388">
</dataflow>
<dataflow id="11645" from="StgValue_3823" to="p_Result_319" fromId="3823" toId="3388">
</dataflow>
<dataflow id="11646" from="tp_V_185" to="sum_V_123" fromId="3384" toId="3389">
</dataflow>
<dataflow id="11647" from="sum_V_122" to="sum_V_123" fromId="3382" toId="3389">
</dataflow>
<dataflow id="11648" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_320" fromId="4150" toId="3390">
</dataflow>
<dataflow id="11649" from="sum_V_123" to="p_Result_320" fromId="3389" toId="3390">
</dataflow>
<dataflow id="11650" from="StgValue_4153" to="p_Result_320" fromId="4153" toId="3390">
</dataflow>
<dataflow id="11651" from="p_Result_319" to="xor_ln941_186" fromId="3388" toId="3391">
</dataflow>
<dataflow id="11652" from="StgValue_4156" to="xor_ln941_186" fromId="4156" toId="3391">
</dataflow>
<dataflow id="11653" from="p_Result_320" to="overflow_124" fromId="3390" toId="3392">
</dataflow>
<dataflow id="11654" from="xor_ln941_186" to="overflow_124" fromId="3391" toId="3392">
</dataflow>
<dataflow id="11655" from="p_Result_319" to="xor_ln348_62" fromId="3388" toId="3393">
</dataflow>
<dataflow id="11656" from="p_Result_320" to="xor_ln348_62" fromId="3390" toId="3393">
</dataflow>
<dataflow id="11657" from="overflow_124" to="select_ln392_186" fromId="3392" toId="3394">
</dataflow>
<dataflow id="11658" from="StgValue_4401" to="select_ln392_186" fromId="4401" toId="3394">
</dataflow>
<dataflow id="11659" from="StgValue_4403" to="select_ln392_186" fromId="4403" toId="3394">
</dataflow>
<dataflow id="11660" from="xor_ln348_62" to="sum_V_124" fromId="3393" toId="3395">
</dataflow>
<dataflow id="11661" from="select_ln392_186" to="sum_V_124" fromId="3394" toId="3395">
</dataflow>
<dataflow id="11662" from="sum_V_123" to="sum_V_124" fromId="3389" toId="3395">
</dataflow>
<dataflow id="11663" from="sext_ln1319_62" to="r_V_191" fromId="3183" toId="3396">
</dataflow>
<dataflow id="11664" from="sext_ln1317_62" to="r_V_191" fromId="3182" toId="3396">
</dataflow>
<dataflow id="11665" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="3397">
</dataflow>
<dataflow id="11666" from="r_V_191" to="specfucore_ln1319" fromId="3396" toId="3397">
</dataflow>
<dataflow id="11667" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="3397">
</dataflow>
<dataflow id="11668" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="3397">
</dataflow>
<dataflow id="11669" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="3397">
</dataflow>
<dataflow id="11670" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_321" fromId="4129" toId="3398">
</dataflow>
<dataflow id="11671" from="r_V_191" to="p_Result_321" fromId="3396" toId="3398">
</dataflow>
<dataflow id="11672" from="StgValue_3825" to="p_Result_321" fromId="3825" toId="3398">
</dataflow>
<dataflow id="11673" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_186" fromId="4133" toId="3399">
</dataflow>
<dataflow id="11674" from="r_V_191" to="tp_V_186" fromId="3396" toId="3399">
</dataflow>
<dataflow id="11675" from="StgValue_4136" to="tp_V_186" fromId="4136" toId="3399">
</dataflow>
<dataflow id="11676" from="StgValue_4138" to="tp_V_186" fromId="4138" toId="3399">
</dataflow>
<dataflow id="11677" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_322" fromId="4129" toId="3400">
</dataflow>
<dataflow id="11678" from="r_V_191" to="p_Result_322" fromId="3396" toId="3400">
</dataflow>
<dataflow id="11679" from="StgValue_4138" to="p_Result_322" fromId="4138" toId="3400">
</dataflow>
<dataflow id="11680" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_509" fromId="4129" toId="3401">
</dataflow>
<dataflow id="11681" from="r_V_191" to="tmp_509" fromId="3396" toId="3401">
</dataflow>
<dataflow id="11682" from="StgValue_4145" to="tmp_509" fromId="4145" toId="3401">
</dataflow>
<dataflow id="11683" from="tmp_509" to="zext_ln423_62" fromId="3401" toId="3402">
</dataflow>
<dataflow id="11684" from="zext_ln423_62" to="tp_V_187" fromId="3402" toId="3403">
</dataflow>
<dataflow id="11685" from="tp_V_186" to="tp_V_187" fromId="3399" toId="3403">
</dataflow>
<dataflow id="11686" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_323" fromId="4150" toId="3404">
</dataflow>
<dataflow id="11687" from="tp_V_187" to="p_Result_323" fromId="3403" toId="3404">
</dataflow>
<dataflow id="11688" from="StgValue_4153" to="p_Result_323" fromId="4153" toId="3404">
</dataflow>
<dataflow id="11689" from="p_Result_323" to="xor_ln942_124" fromId="3404" toId="3405">
</dataflow>
<dataflow id="11690" from="StgValue_4156" to="xor_ln942_124" fromId="4156" toId="3405">
</dataflow>
<dataflow id="11691" from="p_Result_322" to="carry_125" fromId="3400" toId="3406">
</dataflow>
<dataflow id="11692" from="xor_ln942_124" to="carry_125" fromId="3405" toId="3406">
</dataflow>
<dataflow id="11693" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_363" fromId="4160" toId="3407">
</dataflow>
<dataflow id="11694" from="r_V_191" to="tmp_363" fromId="3396" toId="3407">
</dataflow>
<dataflow id="11695" from="StgValue_4163" to="tmp_363" fromId="4163" toId="3407">
</dataflow>
<dataflow id="11696" from="StgValue_3825" to="tmp_363" fromId="3825" toId="3407">
</dataflow>
<dataflow id="11697" from="tmp_363" to="Range2_all_ones_62" fromId="3407" toId="3408">
</dataflow>
<dataflow id="11698" from="StgValue_4167" to="Range2_all_ones_62" fromId="4167" toId="3408">
</dataflow>
<dataflow id="11699" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_365" fromId="4169" toId="3409">
</dataflow>
<dataflow id="11700" from="r_V_191" to="tmp_365" fromId="3396" toId="3409">
</dataflow>
<dataflow id="11701" from="StgValue_4172" to="tmp_365" fromId="4172" toId="3409">
</dataflow>
<dataflow id="11702" from="StgValue_3825" to="tmp_365" fromId="3825" toId="3409">
</dataflow>
<dataflow id="11703" from="tmp_365" to="Range1_all_ones_124" fromId="3409" toId="3410">
</dataflow>
<dataflow id="11704" from="StgValue_4176" to="Range1_all_ones_124" fromId="4176" toId="3410">
</dataflow>
<dataflow id="11705" from="tmp_365" to="Range1_all_zeros_62" fromId="3409" toId="3411">
</dataflow>
<dataflow id="11706" from="StgValue_4179" to="Range1_all_zeros_62" fromId="4179" toId="3411">
</dataflow>
<dataflow id="11707" from="carry_125" to="deleted_zeros_62" fromId="3406" toId="3412">
</dataflow>
<dataflow id="11708" from="Range1_all_ones_124" to="deleted_zeros_62" fromId="3410" toId="3412">
</dataflow>
<dataflow id="11709" from="Range1_all_zeros_62" to="deleted_zeros_62" fromId="3411" toId="3412">
</dataflow>
<dataflow id="11710" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_511" fromId="4129" toId="3413">
</dataflow>
<dataflow id="11711" from="r_V_191" to="tmp_511" fromId="3396" toId="3413">
</dataflow>
<dataflow id="11712" from="StgValue_4172" to="tmp_511" fromId="4172" toId="3413">
</dataflow>
<dataflow id="11713" from="tmp_511" to="xor_ln936_62" fromId="3413" toId="3414">
</dataflow>
<dataflow id="11714" from="StgValue_4156" to="xor_ln936_62" fromId="4156" toId="3414">
</dataflow>
<dataflow id="11715" from="Range2_all_ones_62" to="and_ln936_62" fromId="3408" toId="3415">
</dataflow>
<dataflow id="11716" from="xor_ln936_62" to="and_ln936_62" fromId="3414" toId="3415">
</dataflow>
<dataflow id="11717" from="carry_125" to="deleted_ones_124" fromId="3406" toId="3416">
</dataflow>
<dataflow id="11718" from="and_ln936_62" to="deleted_ones_124" fromId="3415" toId="3416">
</dataflow>
<dataflow id="11719" from="Range1_all_ones_124" to="deleted_ones_124" fromId="3410" toId="3416">
</dataflow>
<dataflow id="11720" from="carry_125" to="and_ln937_62" fromId="3406" toId="3417">
</dataflow>
<dataflow id="11721" from="Range1_all_ones_124" to="and_ln937_62" fromId="3410" toId="3417">
</dataflow>
<dataflow id="11722" from="deleted_zeros_62" to="xor_ln941_187" fromId="3412" toId="3418">
</dataflow>
<dataflow id="11723" from="StgValue_4156" to="xor_ln941_187" fromId="4156" toId="3418">
</dataflow>
<dataflow id="11724" from="p_Result_323" to="or_ln941_62" fromId="3404" toId="3419">
</dataflow>
<dataflow id="11725" from="xor_ln941_187" to="or_ln941_62" fromId="3418" toId="3419">
</dataflow>
<dataflow id="11726" from="p_Result_321" to="xor_ln941_188" fromId="3398" toId="3420">
</dataflow>
<dataflow id="11727" from="StgValue_4156" to="xor_ln941_188" fromId="4156" toId="3420">
</dataflow>
<dataflow id="11728" from="or_ln941_62" to="overflow_125" fromId="3419" toId="3421">
</dataflow>
<dataflow id="11729" from="xor_ln941_188" to="overflow_125" fromId="3420" toId="3421">
</dataflow>
<dataflow id="11730" from="deleted_ones_124" to="xor_ln942_125" fromId="3416" toId="3422">
</dataflow>
<dataflow id="11731" from="StgValue_4156" to="xor_ln942_125" fromId="4156" toId="3422">
</dataflow>
<dataflow id="11732" from="xor_ln942_124" to="or_ln942_62" fromId="3405" toId="3423">
</dataflow>
<dataflow id="11733" from="xor_ln942_125" to="or_ln942_62" fromId="3422" toId="3423">
</dataflow>
<dataflow id="11734" from="and_ln937_62" to="xor_ln942_190" fromId="3417" toId="3424">
</dataflow>
<dataflow id="11735" from="or_ln942_62" to="xor_ln942_190" fromId="3423" toId="3424">
</dataflow>
<dataflow id="11736" from="xor_ln942_190" to="underflow_62" fromId="3424" toId="3425">
</dataflow>
<dataflow id="11737" from="p_Result_321" to="underflow_62" fromId="3398" toId="3425">
</dataflow>
<dataflow id="11738" from="overflow_125" to="or_ln392_62" fromId="3421" toId="3426">
</dataflow>
<dataflow id="11739" from="underflow_62" to="or_ln392_62" fromId="3425" toId="3426">
</dataflow>
<dataflow id="11740" from="sext_ln1319_63" to="r_V_192" fromId="3186" toId="3427">
</dataflow>
<dataflow id="11741" from="sext_ln1317_63" to="r_V_192" fromId="3185" toId="3427">
</dataflow>
<dataflow id="11742" from="_ssdm_op_SpecFUCore" to="specfucore_ln1319" fromId="4121" toId="3428">
</dataflow>
<dataflow id="11743" from="r_V_192" to="specfucore_ln1319" fromId="3427" toId="3428">
</dataflow>
<dataflow id="11744" from="StgValue_4124" to="specfucore_ln1319" fromId="4124" toId="3428">
</dataflow>
<dataflow id="11745" from="StgValue_4126" to="specfucore_ln1319" fromId="4126" toId="3428">
</dataflow>
<dataflow id="11746" from="StgValue_3729" to="specfucore_ln1319" fromId="3729" toId="3428">
</dataflow>
<dataflow id="11747" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_326" fromId="4129" toId="3429">
</dataflow>
<dataflow id="11748" from="r_V_192" to="p_Result_326" fromId="3427" toId="3429">
</dataflow>
<dataflow id="11749" from="StgValue_3825" to="p_Result_326" fromId="3825" toId="3429">
</dataflow>
<dataflow id="11750" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="tp_V_189" fromId="4133" toId="3430">
</dataflow>
<dataflow id="11751" from="r_V_192" to="tp_V_189" fromId="3427" toId="3430">
</dataflow>
<dataflow id="11752" from="StgValue_4136" to="tp_V_189" fromId="4136" toId="3430">
</dataflow>
<dataflow id="11753" from="StgValue_4138" to="tp_V_189" fromId="4138" toId="3430">
</dataflow>
<dataflow id="11754" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_327" fromId="4129" toId="3431">
</dataflow>
<dataflow id="11755" from="r_V_192" to="p_Result_327" fromId="3427" toId="3431">
</dataflow>
<dataflow id="11756" from="StgValue_4138" to="p_Result_327" fromId="4138" toId="3431">
</dataflow>
<dataflow id="11757" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_516" fromId="4129" toId="3432">
</dataflow>
<dataflow id="11758" from="r_V_192" to="tmp_516" fromId="3427" toId="3432">
</dataflow>
<dataflow id="11759" from="StgValue_4145" to="tmp_516" fromId="4145" toId="3432">
</dataflow>
<dataflow id="11760" from="tmp_516" to="zext_ln423_63" fromId="3432" toId="3433">
</dataflow>
<dataflow id="11761" from="zext_ln423_63" to="tp_V_190" fromId="3433" toId="3434">
</dataflow>
<dataflow id="11762" from="tp_V_189" to="tp_V_190" fromId="3430" toId="3434">
</dataflow>
<dataflow id="11763" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_328" fromId="4150" toId="3435">
</dataflow>
<dataflow id="11764" from="tp_V_190" to="p_Result_328" fromId="3434" toId="3435">
</dataflow>
<dataflow id="11765" from="StgValue_4153" to="p_Result_328" fromId="4153" toId="3435">
</dataflow>
<dataflow id="11766" from="p_Result_328" to="xor_ln942_126" fromId="3435" toId="3436">
</dataflow>
<dataflow id="11767" from="StgValue_4156" to="xor_ln942_126" fromId="4156" toId="3436">
</dataflow>
<dataflow id="11768" from="p_Result_327" to="carry_127" fromId="3431" toId="3437">
</dataflow>
<dataflow id="11769" from="xor_ln942_126" to="carry_127" fromId="3436" toId="3437">
</dataflow>
<dataflow id="11770" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_366" fromId="4160" toId="3438">
</dataflow>
<dataflow id="11771" from="r_V_192" to="tmp_366" fromId="3427" toId="3438">
</dataflow>
<dataflow id="11772" from="StgValue_4163" to="tmp_366" fromId="4163" toId="3438">
</dataflow>
<dataflow id="11773" from="StgValue_3825" to="tmp_366" fromId="3825" toId="3438">
</dataflow>
<dataflow id="11774" from="tmp_366" to="Range2_all_ones_63" fromId="3438" toId="3439">
</dataflow>
<dataflow id="11775" from="StgValue_4167" to="Range2_all_ones_63" fromId="4167" toId="3439">
</dataflow>
<dataflow id="11776" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_367" fromId="4169" toId="3440">
</dataflow>
<dataflow id="11777" from="r_V_192" to="tmp_367" fromId="3427" toId="3440">
</dataflow>
<dataflow id="11778" from="StgValue_4172" to="tmp_367" fromId="4172" toId="3440">
</dataflow>
<dataflow id="11779" from="StgValue_3825" to="tmp_367" fromId="3825" toId="3440">
</dataflow>
<dataflow id="11780" from="tmp_367" to="Range1_all_ones_126" fromId="3440" toId="3441">
</dataflow>
<dataflow id="11781" from="StgValue_4176" to="Range1_all_ones_126" fromId="4176" toId="3441">
</dataflow>
<dataflow id="11782" from="tmp_367" to="Range1_all_zeros_63" fromId="3440" toId="3442">
</dataflow>
<dataflow id="11783" from="StgValue_4179" to="Range1_all_zeros_63" fromId="4179" toId="3442">
</dataflow>
<dataflow id="11784" from="carry_127" to="deleted_zeros_63" fromId="3437" toId="3443">
</dataflow>
<dataflow id="11785" from="Range1_all_ones_126" to="deleted_zeros_63" fromId="3441" toId="3443">
</dataflow>
<dataflow id="11786" from="Range1_all_zeros_63" to="deleted_zeros_63" fromId="3442" toId="3443">
</dataflow>
<dataflow id="11787" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_518" fromId="4129" toId="3444">
</dataflow>
<dataflow id="11788" from="r_V_192" to="tmp_518" fromId="3427" toId="3444">
</dataflow>
<dataflow id="11789" from="StgValue_4172" to="tmp_518" fromId="4172" toId="3444">
</dataflow>
<dataflow id="11790" from="tmp_518" to="xor_ln936_63" fromId="3444" toId="3445">
</dataflow>
<dataflow id="11791" from="StgValue_4156" to="xor_ln936_63" fromId="4156" toId="3445">
</dataflow>
<dataflow id="11792" from="Range2_all_ones_63" to="and_ln936_63" fromId="3439" toId="3446">
</dataflow>
<dataflow id="11793" from="xor_ln936_63" to="and_ln936_63" fromId="3445" toId="3446">
</dataflow>
<dataflow id="11794" from="carry_127" to="deleted_ones_126" fromId="3437" toId="3447">
</dataflow>
<dataflow id="11795" from="and_ln936_63" to="deleted_ones_126" fromId="3446" toId="3447">
</dataflow>
<dataflow id="11796" from="Range1_all_ones_126" to="deleted_ones_126" fromId="3441" toId="3447">
</dataflow>
<dataflow id="11797" from="carry_127" to="and_ln937_63" fromId="3437" toId="3448">
</dataflow>
<dataflow id="11798" from="Range1_all_ones_126" to="and_ln937_63" fromId="3441" toId="3448">
</dataflow>
<dataflow id="11799" from="deleted_zeros_63" to="xor_ln941_190" fromId="3443" toId="3449">
</dataflow>
<dataflow id="11800" from="StgValue_4156" to="xor_ln941_190" fromId="4156" toId="3449">
</dataflow>
<dataflow id="11801" from="p_Result_328" to="or_ln941_63" fromId="3435" toId="3450">
</dataflow>
<dataflow id="11802" from="xor_ln941_190" to="or_ln941_63" fromId="3449" toId="3450">
</dataflow>
<dataflow id="11803" from="p_Result_326" to="xor_ln941_191" fromId="3429" toId="3451">
</dataflow>
<dataflow id="11804" from="StgValue_4156" to="xor_ln941_191" fromId="4156" toId="3451">
</dataflow>
<dataflow id="11805" from="or_ln941_63" to="overflow_127" fromId="3450" toId="3452">
</dataflow>
<dataflow id="11806" from="xor_ln941_191" to="overflow_127" fromId="3451" toId="3452">
</dataflow>
<dataflow id="11807" from="deleted_ones_126" to="xor_ln942_127" fromId="3447" toId="3453">
</dataflow>
<dataflow id="11808" from="StgValue_4156" to="xor_ln942_127" fromId="4156" toId="3453">
</dataflow>
<dataflow id="11809" from="xor_ln942_126" to="or_ln942_63" fromId="3436" toId="3454">
</dataflow>
<dataflow id="11810" from="xor_ln942_127" to="or_ln942_63" fromId="3453" toId="3454">
</dataflow>
<dataflow id="11811" from="and_ln937_63" to="xor_ln942_191" fromId="3448" toId="3455">
</dataflow>
<dataflow id="11812" from="or_ln942_63" to="xor_ln942_191" fromId="3454" toId="3455">
</dataflow>
<dataflow id="11813" from="xor_ln942_191" to="underflow_63" fromId="3455" toId="3456">
</dataflow>
<dataflow id="11814" from="p_Result_326" to="underflow_63" fromId="3429" toId="3456">
</dataflow>
<dataflow id="11815" from="overflow_127" to="or_ln392_63" fromId="3452" toId="3457">
</dataflow>
<dataflow id="11816" from="underflow_63" to="or_ln392_63" fromId="3456" toId="3457">
</dataflow>
<dataflow id="11817" from="_ssdm_op_SpecLoopTripCount" to="empty_229" fromId="3746" toId="3458">
</dataflow>
<dataflow id="11819" from="StgValue_11818" to="empty_229" fromId="11818" toId="3458">
</dataflow>
<dataflow id="11820" from="StgValue_11818" to="empty_229" fromId="11818" toId="3458">
</dataflow>
<dataflow id="11821" from="StgValue_11818" to="empty_229" fromId="11818" toId="3458">
</dataflow>
<dataflow id="11823" from="_ssdm_op_SpecPipeline" to="specpipeline_ln104" fromId="11822" toId="3459">
</dataflow>
<dataflow id="11825" from="StgValue_11824" to="specpipeline_ln104" fromId="11824" toId="3459">
</dataflow>
<dataflow id="11827" from="StgValue_11826" to="specpipeline_ln104" fromId="11826" toId="3459">
</dataflow>
<dataflow id="11828" from="StgValue_11826" to="specpipeline_ln104" fromId="11826" toId="3459">
</dataflow>
<dataflow id="11829" from="StgValue_11826" to="specpipeline_ln104" fromId="11826" toId="3459">
</dataflow>
<dataflow id="11831" from="empty_60" to="specpipeline_ln104" fromId="11830" toId="3459">
</dataflow>
<dataflow id="11832" from="_ssdm_op_SpecLoopName" to="specloopname_ln101" fromId="3752" toId="3460">
</dataflow>
<dataflow id="11834" from="empty_86" to="specloopname_ln101" fromId="11833" toId="3460">
</dataflow>
<dataflow id="11836" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="11835" toId="3461">
</dataflow>
<dataflow id="11838" from="empty_58" to="rbegin" fromId="11837" toId="3461">
</dataflow>
<dataflow id="11840" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="11839" toId="3462">
</dataflow>
<dataflow id="11841" from="empty_58" to="rend" fromId="11837" toId="3462">
</dataflow>
<dataflow id="11842" from="rbegin" to="rend" fromId="3461" toId="3462">
</dataflow>
<dataflow id="11843" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="11835" toId="3463">
</dataflow>
<dataflow id="11845" from="empty_57" to="rbegin1" fromId="11844" toId="3463">
</dataflow>
<dataflow id="11846" from="_ssdm_op_SpecRegionEnd" to="rend379" fromId="11839" toId="3464">
</dataflow>
<dataflow id="11847" from="empty_57" to="rend379" fromId="11844" toId="3464">
</dataflow>
<dataflow id="11848" from="rbegin1" to="rend379" fromId="3463" toId="3464">
</dataflow>
<dataflow id="11849" from="_ssdm_op_SpecRegionBegin" to="rbegin2" fromId="11835" toId="3465">
</dataflow>
<dataflow id="11851" from="empty_56" to="rbegin2" fromId="11850" toId="3465">
</dataflow>
<dataflow id="11852" from="_ssdm_op_SpecRegionEnd" to="rend263" fromId="11839" toId="3466">
</dataflow>
<dataflow id="11853" from="empty_56" to="rend263" fromId="11850" toId="3466">
</dataflow>
<dataflow id="11854" from="rbegin2" to="rend263" fromId="3465" toId="3466">
</dataflow>
<dataflow id="11855" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="11835" toId="3467">
</dataflow>
<dataflow id="11857" from="empty_55" to="rbegin3" fromId="11856" toId="3467">
</dataflow>
<dataflow id="11858" from="_ssdm_op_SpecRegionEnd" to="rend285" fromId="11839" toId="3468">
</dataflow>
<dataflow id="11859" from="empty_55" to="rend285" fromId="11856" toId="3468">
</dataflow>
<dataflow id="11860" from="rbegin3" to="rend285" fromId="3467" toId="3468">
</dataflow>
<dataflow id="11861" from="_ssdm_op_SpecRegionBegin" to="rbegin4" fromId="11835" toId="3469">
</dataflow>
<dataflow id="11863" from="empty_54" to="rbegin4" fromId="11862" toId="3469">
</dataflow>
<dataflow id="11864" from="_ssdm_op_SpecRegionEnd" to="rend307" fromId="11839" toId="3470">
</dataflow>
<dataflow id="11865" from="empty_54" to="rend307" fromId="11862" toId="3470">
</dataflow>
<dataflow id="11866" from="rbegin4" to="rend307" fromId="3469" toId="3470">
</dataflow>
<dataflow id="11867" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="11835" toId="3471">
</dataflow>
<dataflow id="11869" from="empty_53" to="rbegin5" fromId="11868" toId="3471">
</dataflow>
<dataflow id="11870" from="_ssdm_op_SpecRegionEnd" to="rend329" fromId="11839" toId="3472">
</dataflow>
<dataflow id="11871" from="empty_53" to="rend329" fromId="11868" toId="3472">
</dataflow>
<dataflow id="11872" from="rbegin5" to="rend329" fromId="3471" toId="3472">
</dataflow>
<dataflow id="11873" from="_ssdm_op_SpecRegionBegin" to="rbegin6" fromId="11835" toId="3473">
</dataflow>
<dataflow id="11875" from="empty_52" to="rbegin6" fromId="11874" toId="3473">
</dataflow>
<dataflow id="11876" from="_ssdm_op_SpecRegionEnd" to="rend351" fromId="11839" toId="3474">
</dataflow>
<dataflow id="11877" from="empty_52" to="rend351" fromId="11874" toId="3474">
</dataflow>
<dataflow id="11878" from="rbegin6" to="rend351" fromId="3473" toId="3474">
</dataflow>
<dataflow id="11879" from="_ssdm_op_SpecRegionBegin" to="rbegin7" fromId="11835" toId="3475">
</dataflow>
<dataflow id="11881" from="empty_51" to="rbegin7" fromId="11880" toId="3475">
</dataflow>
<dataflow id="11882" from="_ssdm_op_SpecRegionEnd" to="rend373" fromId="11839" toId="3476">
</dataflow>
<dataflow id="11883" from="empty_51" to="rend373" fromId="11880" toId="3476">
</dataflow>
<dataflow id="11884" from="rbegin7" to="rend373" fromId="3475" toId="3476">
</dataflow>
<dataflow id="11885" from="_ssdm_op_SpecRegionBegin" to="rbegin8" fromId="11835" toId="3477">
</dataflow>
<dataflow id="11887" from="empty_50" to="rbegin8" fromId="11886" toId="3477">
</dataflow>
<dataflow id="11888" from="_ssdm_op_SpecRegionEnd" to="rend383" fromId="11839" toId="3478">
</dataflow>
<dataflow id="11889" from="empty_50" to="rend383" fromId="11886" toId="3478">
</dataflow>
<dataflow id="11890" from="rbegin8" to="rend383" fromId="3477" toId="3478">
</dataflow>
<dataflow id="11891" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="11835" toId="3479">
</dataflow>
<dataflow id="11893" from="empty_49" to="rbegin9" fromId="11892" toId="3479">
</dataflow>
<dataflow id="11894" from="_ssdm_op_SpecRegionEnd" to="rend385" fromId="11839" toId="3480">
</dataflow>
<dataflow id="11895" from="empty_49" to="rend385" fromId="11892" toId="3480">
</dataflow>
<dataflow id="11896" from="rbegin9" to="rend385" fromId="3479" toId="3480">
</dataflow>
<dataflow id="11897" from="_ssdm_op_SpecRegionBegin" to="rbegin10" fromId="11835" toId="3481">
</dataflow>
<dataflow id="11899" from="empty_48" to="rbegin10" fromId="11898" toId="3481">
</dataflow>
<dataflow id="11900" from="_ssdm_op_SpecRegionEnd" to="rend387" fromId="11839" toId="3482">
</dataflow>
<dataflow id="11901" from="empty_48" to="rend387" fromId="11898" toId="3482">
</dataflow>
<dataflow id="11902" from="rbegin10" to="rend387" fromId="3481" toId="3482">
</dataflow>
<dataflow id="11903" from="_ssdm_op_SpecRegionBegin" to="rbegin11" fromId="11835" toId="3483">
</dataflow>
<dataflow id="11905" from="empty_47" to="rbegin11" fromId="11904" toId="3483">
</dataflow>
<dataflow id="11906" from="_ssdm_op_SpecRegionEnd" to="rend265" fromId="11839" toId="3484">
</dataflow>
<dataflow id="11907" from="empty_47" to="rend265" fromId="11904" toId="3484">
</dataflow>
<dataflow id="11908" from="rbegin11" to="rend265" fromId="3483" toId="3484">
</dataflow>
<dataflow id="11909" from="_ssdm_op_SpecRegionBegin" to="rbegin12" fromId="11835" toId="3485">
</dataflow>
<dataflow id="11911" from="empty_46" to="rbegin12" fromId="11910" toId="3485">
</dataflow>
<dataflow id="11912" from="_ssdm_op_SpecRegionEnd" to="rend267" fromId="11839" toId="3486">
</dataflow>
<dataflow id="11913" from="empty_46" to="rend267" fromId="11910" toId="3486">
</dataflow>
<dataflow id="11914" from="rbegin12" to="rend267" fromId="3485" toId="3486">
</dataflow>
<dataflow id="11915" from="_ssdm_op_SpecRegionBegin" to="rbegin13" fromId="11835" toId="3487">
</dataflow>
<dataflow id="11917" from="empty_45" to="rbegin13" fromId="11916" toId="3487">
</dataflow>
<dataflow id="11918" from="_ssdm_op_SpecRegionEnd" to="rend269" fromId="11839" toId="3488">
</dataflow>
<dataflow id="11919" from="empty_45" to="rend269" fromId="11916" toId="3488">
</dataflow>
<dataflow id="11920" from="rbegin13" to="rend269" fromId="3487" toId="3488">
</dataflow>
<dataflow id="11921" from="_ssdm_op_SpecRegionBegin" to="rbegin14" fromId="11835" toId="3489">
</dataflow>
<dataflow id="11923" from="empty_44" to="rbegin14" fromId="11922" toId="3489">
</dataflow>
<dataflow id="11924" from="_ssdm_op_SpecRegionEnd" to="rend271" fromId="11839" toId="3490">
</dataflow>
<dataflow id="11925" from="empty_44" to="rend271" fromId="11922" toId="3490">
</dataflow>
<dataflow id="11926" from="rbegin14" to="rend271" fromId="3489" toId="3490">
</dataflow>
<dataflow id="11927" from="_ssdm_op_SpecRegionBegin" to="rbegin15" fromId="11835" toId="3491">
</dataflow>
<dataflow id="11929" from="empty_43" to="rbegin15" fromId="11928" toId="3491">
</dataflow>
<dataflow id="11930" from="_ssdm_op_SpecRegionEnd" to="rend273" fromId="11839" toId="3492">
</dataflow>
<dataflow id="11931" from="empty_43" to="rend273" fromId="11928" toId="3492">
</dataflow>
<dataflow id="11932" from="rbegin15" to="rend273" fromId="3491" toId="3492">
</dataflow>
<dataflow id="11933" from="_ssdm_op_SpecRegionBegin" to="rbegin16" fromId="11835" toId="3493">
</dataflow>
<dataflow id="11935" from="empty_42" to="rbegin16" fromId="11934" toId="3493">
</dataflow>
<dataflow id="11936" from="_ssdm_op_SpecRegionEnd" to="rend275" fromId="11839" toId="3494">
</dataflow>
<dataflow id="11937" from="empty_42" to="rend275" fromId="11934" toId="3494">
</dataflow>
<dataflow id="11938" from="rbegin16" to="rend275" fromId="3493" toId="3494">
</dataflow>
<dataflow id="11939" from="_ssdm_op_SpecRegionBegin" to="rbegin17" fromId="11835" toId="3495">
</dataflow>
<dataflow id="11941" from="empty_41" to="rbegin17" fromId="11940" toId="3495">
</dataflow>
<dataflow id="11942" from="_ssdm_op_SpecRegionEnd" to="rend277" fromId="11839" toId="3496">
</dataflow>
<dataflow id="11943" from="empty_41" to="rend277" fromId="11940" toId="3496">
</dataflow>
<dataflow id="11944" from="rbegin17" to="rend277" fromId="3495" toId="3496">
</dataflow>
<dataflow id="11945" from="_ssdm_op_SpecRegionBegin" to="rbegin18" fromId="11835" toId="3497">
</dataflow>
<dataflow id="11947" from="empty_40" to="rbegin18" fromId="11946" toId="3497">
</dataflow>
<dataflow id="11948" from="_ssdm_op_SpecRegionEnd" to="rend279" fromId="11839" toId="3498">
</dataflow>
<dataflow id="11949" from="empty_40" to="rend279" fromId="11946" toId="3498">
</dataflow>
<dataflow id="11950" from="rbegin18" to="rend279" fromId="3497" toId="3498">
</dataflow>
<dataflow id="11951" from="_ssdm_op_SpecRegionBegin" to="rbegin19" fromId="11835" toId="3499">
</dataflow>
<dataflow id="11953" from="empty_39" to="rbegin19" fromId="11952" toId="3499">
</dataflow>
<dataflow id="11954" from="_ssdm_op_SpecRegionEnd" to="rend281" fromId="11839" toId="3500">
</dataflow>
<dataflow id="11955" from="empty_39" to="rend281" fromId="11952" toId="3500">
</dataflow>
<dataflow id="11956" from="rbegin19" to="rend281" fromId="3499" toId="3500">
</dataflow>
<dataflow id="11957" from="_ssdm_op_SpecRegionBegin" to="rbegin20" fromId="11835" toId="3501">
</dataflow>
<dataflow id="11959" from="empty_38" to="rbegin20" fromId="11958" toId="3501">
</dataflow>
<dataflow id="11960" from="_ssdm_op_SpecRegionEnd" to="rend283" fromId="11839" toId="3502">
</dataflow>
<dataflow id="11961" from="empty_38" to="rend283" fromId="11958" toId="3502">
</dataflow>
<dataflow id="11962" from="rbegin20" to="rend283" fromId="3501" toId="3502">
</dataflow>
<dataflow id="11963" from="_ssdm_op_SpecRegionBegin" to="rbegin21" fromId="11835" toId="3503">
</dataflow>
<dataflow id="11965" from="empty_37" to="rbegin21" fromId="11964" toId="3503">
</dataflow>
<dataflow id="11966" from="_ssdm_op_SpecRegionEnd" to="rend287" fromId="11839" toId="3504">
</dataflow>
<dataflow id="11967" from="empty_37" to="rend287" fromId="11964" toId="3504">
</dataflow>
<dataflow id="11968" from="rbegin21" to="rend287" fromId="3503" toId="3504">
</dataflow>
<dataflow id="11969" from="_ssdm_op_SpecRegionBegin" to="rbegin22" fromId="11835" toId="3505">
</dataflow>
<dataflow id="11971" from="empty_36" to="rbegin22" fromId="11970" toId="3505">
</dataflow>
<dataflow id="11972" from="_ssdm_op_SpecRegionEnd" to="rend289" fromId="11839" toId="3506">
</dataflow>
<dataflow id="11973" from="empty_36" to="rend289" fromId="11970" toId="3506">
</dataflow>
<dataflow id="11974" from="rbegin22" to="rend289" fromId="3505" toId="3506">
</dataflow>
<dataflow id="11975" from="_ssdm_op_SpecRegionBegin" to="rbegin23" fromId="11835" toId="3507">
</dataflow>
<dataflow id="11977" from="empty_35" to="rbegin23" fromId="11976" toId="3507">
</dataflow>
<dataflow id="11978" from="_ssdm_op_SpecRegionEnd" to="rend291" fromId="11839" toId="3508">
</dataflow>
<dataflow id="11979" from="empty_35" to="rend291" fromId="11976" toId="3508">
</dataflow>
<dataflow id="11980" from="rbegin23" to="rend291" fromId="3507" toId="3508">
</dataflow>
<dataflow id="11981" from="_ssdm_op_SpecRegionBegin" to="rbegin24" fromId="11835" toId="3509">
</dataflow>
<dataflow id="11983" from="empty_34" to="rbegin24" fromId="11982" toId="3509">
</dataflow>
<dataflow id="11984" from="_ssdm_op_SpecRegionEnd" to="rend293" fromId="11839" toId="3510">
</dataflow>
<dataflow id="11985" from="empty_34" to="rend293" fromId="11982" toId="3510">
</dataflow>
<dataflow id="11986" from="rbegin24" to="rend293" fromId="3509" toId="3510">
</dataflow>
<dataflow id="11987" from="_ssdm_op_SpecRegionBegin" to="rbegin25" fromId="11835" toId="3511">
</dataflow>
<dataflow id="11989" from="empty_33" to="rbegin25" fromId="11988" toId="3511">
</dataflow>
<dataflow id="11990" from="_ssdm_op_SpecRegionEnd" to="rend295" fromId="11839" toId="3512">
</dataflow>
<dataflow id="11991" from="empty_33" to="rend295" fromId="11988" toId="3512">
</dataflow>
<dataflow id="11992" from="rbegin25" to="rend295" fromId="3511" toId="3512">
</dataflow>
<dataflow id="11993" from="_ssdm_op_SpecRegionBegin" to="rbegin26" fromId="11835" toId="3513">
</dataflow>
<dataflow id="11995" from="empty_32" to="rbegin26" fromId="11994" toId="3513">
</dataflow>
<dataflow id="11996" from="_ssdm_op_SpecRegionEnd" to="rend297" fromId="11839" toId="3514">
</dataflow>
<dataflow id="11997" from="empty_32" to="rend297" fromId="11994" toId="3514">
</dataflow>
<dataflow id="11998" from="rbegin26" to="rend297" fromId="3513" toId="3514">
</dataflow>
<dataflow id="11999" from="_ssdm_op_SpecRegionBegin" to="rbegin27" fromId="11835" toId="3515">
</dataflow>
<dataflow id="12001" from="empty_31" to="rbegin27" fromId="12000" toId="3515">
</dataflow>
<dataflow id="12002" from="_ssdm_op_SpecRegionEnd" to="rend299" fromId="11839" toId="3516">
</dataflow>
<dataflow id="12003" from="empty_31" to="rend299" fromId="12000" toId="3516">
</dataflow>
<dataflow id="12004" from="rbegin27" to="rend299" fromId="3515" toId="3516">
</dataflow>
<dataflow id="12005" from="_ssdm_op_SpecRegionBegin" to="rbegin28" fromId="11835" toId="3517">
</dataflow>
<dataflow id="12007" from="empty_30" to="rbegin28" fromId="12006" toId="3517">
</dataflow>
<dataflow id="12008" from="_ssdm_op_SpecRegionEnd" to="rend301" fromId="11839" toId="3518">
</dataflow>
<dataflow id="12009" from="empty_30" to="rend301" fromId="12006" toId="3518">
</dataflow>
<dataflow id="12010" from="rbegin28" to="rend301" fromId="3517" toId="3518">
</dataflow>
<dataflow id="12011" from="_ssdm_op_SpecRegionBegin" to="rbegin29" fromId="11835" toId="3519">
</dataflow>
<dataflow id="12013" from="empty_29" to="rbegin29" fromId="12012" toId="3519">
</dataflow>
<dataflow id="12014" from="_ssdm_op_SpecRegionEnd" to="rend303" fromId="11839" toId="3520">
</dataflow>
<dataflow id="12015" from="empty_29" to="rend303" fromId="12012" toId="3520">
</dataflow>
<dataflow id="12016" from="rbegin29" to="rend303" fromId="3519" toId="3520">
</dataflow>
<dataflow id="12017" from="_ssdm_op_SpecRegionBegin" to="rbegin30" fromId="11835" toId="3521">
</dataflow>
<dataflow id="12019" from="empty_28" to="rbegin30" fromId="12018" toId="3521">
</dataflow>
<dataflow id="12020" from="_ssdm_op_SpecRegionEnd" to="rend305" fromId="11839" toId="3522">
</dataflow>
<dataflow id="12021" from="empty_28" to="rend305" fromId="12018" toId="3522">
</dataflow>
<dataflow id="12022" from="rbegin30" to="rend305" fromId="3521" toId="3522">
</dataflow>
<dataflow id="12023" from="_ssdm_op_SpecRegionBegin" to="rbegin31" fromId="11835" toId="3523">
</dataflow>
<dataflow id="12025" from="empty_27" to="rbegin31" fromId="12024" toId="3523">
</dataflow>
<dataflow id="12026" from="_ssdm_op_SpecRegionEnd" to="rend309" fromId="11839" toId="3524">
</dataflow>
<dataflow id="12027" from="empty_27" to="rend309" fromId="12024" toId="3524">
</dataflow>
<dataflow id="12028" from="rbegin31" to="rend309" fromId="3523" toId="3524">
</dataflow>
<dataflow id="12029" from="_ssdm_op_SpecRegionBegin" to="rbegin32" fromId="11835" toId="3525">
</dataflow>
<dataflow id="12031" from="empty_26" to="rbegin32" fromId="12030" toId="3525">
</dataflow>
<dataflow id="12032" from="_ssdm_op_SpecRegionEnd" to="rend311" fromId="11839" toId="3526">
</dataflow>
<dataflow id="12033" from="empty_26" to="rend311" fromId="12030" toId="3526">
</dataflow>
<dataflow id="12034" from="rbegin32" to="rend311" fromId="3525" toId="3526">
</dataflow>
<dataflow id="12035" from="_ssdm_op_SpecRegionBegin" to="rbegin33" fromId="11835" toId="3527">
</dataflow>
<dataflow id="12037" from="empty_25" to="rbegin33" fromId="12036" toId="3527">
</dataflow>
<dataflow id="12038" from="_ssdm_op_SpecRegionEnd" to="rend313" fromId="11839" toId="3528">
</dataflow>
<dataflow id="12039" from="empty_25" to="rend313" fromId="12036" toId="3528">
</dataflow>
<dataflow id="12040" from="rbegin33" to="rend313" fromId="3527" toId="3528">
</dataflow>
<dataflow id="12041" from="_ssdm_op_SpecRegionBegin" to="rbegin34" fromId="11835" toId="3529">
</dataflow>
<dataflow id="12043" from="empty_24" to="rbegin34" fromId="12042" toId="3529">
</dataflow>
<dataflow id="12044" from="_ssdm_op_SpecRegionEnd" to="rend315" fromId="11839" toId="3530">
</dataflow>
<dataflow id="12045" from="empty_24" to="rend315" fromId="12042" toId="3530">
</dataflow>
<dataflow id="12046" from="rbegin34" to="rend315" fromId="3529" toId="3530">
</dataflow>
<dataflow id="12047" from="_ssdm_op_SpecRegionBegin" to="rbegin35" fromId="11835" toId="3531">
</dataflow>
<dataflow id="12049" from="empty_23" to="rbegin35" fromId="12048" toId="3531">
</dataflow>
<dataflow id="12050" from="_ssdm_op_SpecRegionEnd" to="rend317" fromId="11839" toId="3532">
</dataflow>
<dataflow id="12051" from="empty_23" to="rend317" fromId="12048" toId="3532">
</dataflow>
<dataflow id="12052" from="rbegin35" to="rend317" fromId="3531" toId="3532">
</dataflow>
<dataflow id="12053" from="_ssdm_op_SpecRegionBegin" to="rbegin36" fromId="11835" toId="3533">
</dataflow>
<dataflow id="12055" from="empty_22" to="rbegin36" fromId="12054" toId="3533">
</dataflow>
<dataflow id="12056" from="_ssdm_op_SpecRegionEnd" to="rend319" fromId="11839" toId="3534">
</dataflow>
<dataflow id="12057" from="empty_22" to="rend319" fromId="12054" toId="3534">
</dataflow>
<dataflow id="12058" from="rbegin36" to="rend319" fromId="3533" toId="3534">
</dataflow>
<dataflow id="12059" from="_ssdm_op_SpecRegionBegin" to="rbegin37" fromId="11835" toId="3535">
</dataflow>
<dataflow id="12061" from="empty_21" to="rbegin37" fromId="12060" toId="3535">
</dataflow>
<dataflow id="12062" from="_ssdm_op_SpecRegionEnd" to="rend321" fromId="11839" toId="3536">
</dataflow>
<dataflow id="12063" from="empty_21" to="rend321" fromId="12060" toId="3536">
</dataflow>
<dataflow id="12064" from="rbegin37" to="rend321" fromId="3535" toId="3536">
</dataflow>
<dataflow id="12065" from="_ssdm_op_SpecRegionBegin" to="rbegin38" fromId="11835" toId="3537">
</dataflow>
<dataflow id="12067" from="empty_20" to="rbegin38" fromId="12066" toId="3537">
</dataflow>
<dataflow id="12068" from="_ssdm_op_SpecRegionEnd" to="rend323" fromId="11839" toId="3538">
</dataflow>
<dataflow id="12069" from="empty_20" to="rend323" fromId="12066" toId="3538">
</dataflow>
<dataflow id="12070" from="rbegin38" to="rend323" fromId="3537" toId="3538">
</dataflow>
<dataflow id="12071" from="_ssdm_op_SpecRegionBegin" to="rbegin39" fromId="11835" toId="3539">
</dataflow>
<dataflow id="12073" from="empty_19" to="rbegin39" fromId="12072" toId="3539">
</dataflow>
<dataflow id="12074" from="_ssdm_op_SpecRegionEnd" to="rend325" fromId="11839" toId="3540">
</dataflow>
<dataflow id="12075" from="empty_19" to="rend325" fromId="12072" toId="3540">
</dataflow>
<dataflow id="12076" from="rbegin39" to="rend325" fromId="3539" toId="3540">
</dataflow>
<dataflow id="12077" from="_ssdm_op_SpecRegionBegin" to="rbegin40" fromId="11835" toId="3541">
</dataflow>
<dataflow id="12079" from="empty_18" to="rbegin40" fromId="12078" toId="3541">
</dataflow>
<dataflow id="12080" from="_ssdm_op_SpecRegionEnd" to="rend327" fromId="11839" toId="3542">
</dataflow>
<dataflow id="12081" from="empty_18" to="rend327" fromId="12078" toId="3542">
</dataflow>
<dataflow id="12082" from="rbegin40" to="rend327" fromId="3541" toId="3542">
</dataflow>
<dataflow id="12083" from="_ssdm_op_SpecRegionBegin" to="rbegin41" fromId="11835" toId="3543">
</dataflow>
<dataflow id="12085" from="empty_70" to="rbegin41" fromId="12084" toId="3543">
</dataflow>
<dataflow id="12086" from="_ssdm_op_SpecRegionEnd" to="rend331" fromId="11839" toId="3544">
</dataflow>
<dataflow id="12087" from="empty_70" to="rend331" fromId="12084" toId="3544">
</dataflow>
<dataflow id="12088" from="rbegin41" to="rend331" fromId="3543" toId="3544">
</dataflow>
<dataflow id="12089" from="_ssdm_op_SpecRegionBegin" to="rbegin42" fromId="11835" toId="3545">
</dataflow>
<dataflow id="12091" from="empty_16" to="rbegin42" fromId="12090" toId="3545">
</dataflow>
<dataflow id="12092" from="_ssdm_op_SpecRegionEnd" to="rend333" fromId="11839" toId="3546">
</dataflow>
<dataflow id="12093" from="empty_16" to="rend333" fromId="12090" toId="3546">
</dataflow>
<dataflow id="12094" from="rbegin42" to="rend333" fromId="3545" toId="3546">
</dataflow>
<dataflow id="12095" from="_ssdm_op_SpecRegionBegin" to="rbegin43" fromId="11835" toId="3547">
</dataflow>
<dataflow id="12097" from="empty_2" to="rbegin43" fromId="12096" toId="3547">
</dataflow>
<dataflow id="12098" from="_ssdm_op_SpecRegionEnd" to="rend335" fromId="11839" toId="3548">
</dataflow>
<dataflow id="12099" from="empty_2" to="rend335" fromId="12096" toId="3548">
</dataflow>
<dataflow id="12100" from="rbegin43" to="rend335" fromId="3547" toId="3548">
</dataflow>
<dataflow id="12101" from="_ssdm_op_SpecRegionBegin" to="rbegin44" fromId="11835" toId="3549">
</dataflow>
<dataflow id="12103" from="empty_14" to="rbegin44" fromId="12102" toId="3549">
</dataflow>
<dataflow id="12104" from="_ssdm_op_SpecRegionEnd" to="rend337" fromId="11839" toId="3550">
</dataflow>
<dataflow id="12105" from="empty_14" to="rend337" fromId="12102" toId="3550">
</dataflow>
<dataflow id="12106" from="rbegin44" to="rend337" fromId="3549" toId="3550">
</dataflow>
<dataflow id="12107" from="_ssdm_op_SpecRegionBegin" to="rbegin45" fromId="11835" toId="3551">
</dataflow>
<dataflow id="12109" from="empty_79" to="rbegin45" fromId="12108" toId="3551">
</dataflow>
<dataflow id="12110" from="_ssdm_op_SpecRegionEnd" to="rend339" fromId="11839" toId="3552">
</dataflow>
<dataflow id="12111" from="empty_79" to="rend339" fromId="12108" toId="3552">
</dataflow>
<dataflow id="12112" from="rbegin45" to="rend339" fromId="3551" toId="3552">
</dataflow>
<dataflow id="12113" from="_ssdm_op_SpecRegionBegin" to="rbegin46" fromId="11835" toId="3553">
</dataflow>
<dataflow id="12115" from="empty_12" to="rbegin46" fromId="12114" toId="3553">
</dataflow>
<dataflow id="12116" from="_ssdm_op_SpecRegionEnd" to="rend341" fromId="11839" toId="3554">
</dataflow>
<dataflow id="12117" from="empty_12" to="rend341" fromId="12114" toId="3554">
</dataflow>
<dataflow id="12118" from="rbegin46" to="rend341" fromId="3553" toId="3554">
</dataflow>
<dataflow id="12119" from="_ssdm_op_SpecRegionBegin" to="rbegin47" fromId="11835" toId="3555">
</dataflow>
<dataflow id="12121" from="empty_11" to="rbegin47" fromId="12120" toId="3555">
</dataflow>
<dataflow id="12122" from="_ssdm_op_SpecRegionEnd" to="rend343" fromId="11839" toId="3556">
</dataflow>
<dataflow id="12123" from="empty_11" to="rend343" fromId="12120" toId="3556">
</dataflow>
<dataflow id="12124" from="rbegin47" to="rend343" fromId="3555" toId="3556">
</dataflow>
<dataflow id="12125" from="_ssdm_op_SpecRegionBegin" to="rbegin48" fromId="11835" toId="3557">
</dataflow>
<dataflow id="12127" from="empty_10" to="rbegin48" fromId="12126" toId="3557">
</dataflow>
<dataflow id="12128" from="_ssdm_op_SpecRegionEnd" to="rend345" fromId="11839" toId="3558">
</dataflow>
<dataflow id="12129" from="empty_10" to="rend345" fromId="12126" toId="3558">
</dataflow>
<dataflow id="12130" from="rbegin48" to="rend345" fromId="3557" toId="3558">
</dataflow>
<dataflow id="12131" from="_ssdm_op_SpecRegionBegin" to="rbegin49" fromId="11835" toId="3559">
</dataflow>
<dataflow id="12133" from="empty_9" to="rbegin49" fromId="12132" toId="3559">
</dataflow>
<dataflow id="12134" from="_ssdm_op_SpecRegionEnd" to="rend347" fromId="11839" toId="3560">
</dataflow>
<dataflow id="12135" from="empty_9" to="rend347" fromId="12132" toId="3560">
</dataflow>
<dataflow id="12136" from="rbegin49" to="rend347" fromId="3559" toId="3560">
</dataflow>
<dataflow id="12137" from="_ssdm_op_SpecRegionBegin" to="rbegin50" fromId="11835" toId="3561">
</dataflow>
<dataflow id="12139" from="empty_8" to="rbegin50" fromId="12138" toId="3561">
</dataflow>
<dataflow id="12140" from="_ssdm_op_SpecRegionEnd" to="rend349" fromId="11839" toId="3562">
</dataflow>
<dataflow id="12141" from="empty_8" to="rend349" fromId="12138" toId="3562">
</dataflow>
<dataflow id="12142" from="rbegin50" to="rend349" fromId="3561" toId="3562">
</dataflow>
<dataflow id="12143" from="_ssdm_op_SpecRegionBegin" to="rbegin51" fromId="11835" toId="3563">
</dataflow>
<dataflow id="12145" from="empty_7" to="rbegin51" fromId="12144" toId="3563">
</dataflow>
<dataflow id="12146" from="_ssdm_op_SpecRegionEnd" to="rend353" fromId="11839" toId="3564">
</dataflow>
<dataflow id="12147" from="empty_7" to="rend353" fromId="12144" toId="3564">
</dataflow>
<dataflow id="12148" from="rbegin51" to="rend353" fromId="3563" toId="3564">
</dataflow>
<dataflow id="12149" from="_ssdm_op_SpecRegionBegin" to="rbegin52" fromId="11835" toId="3565">
</dataflow>
<dataflow id="12151" from="empty_6" to="rbegin52" fromId="12150" toId="3565">
</dataflow>
<dataflow id="12152" from="_ssdm_op_SpecRegionEnd" to="rend355" fromId="11839" toId="3566">
</dataflow>
<dataflow id="12153" from="empty_6" to="rend355" fromId="12150" toId="3566">
</dataflow>
<dataflow id="12154" from="rbegin52" to="rend355" fromId="3565" toId="3566">
</dataflow>
<dataflow id="12155" from="_ssdm_op_SpecRegionBegin" to="rbegin53" fromId="11835" toId="3567">
</dataflow>
<dataflow id="12157" from="empty_5" to="rbegin53" fromId="12156" toId="3567">
</dataflow>
<dataflow id="12158" from="_ssdm_op_SpecRegionEnd" to="rend357" fromId="11839" toId="3568">
</dataflow>
<dataflow id="12159" from="empty_5" to="rend357" fromId="12156" toId="3568">
</dataflow>
<dataflow id="12160" from="rbegin53" to="rend357" fromId="3567" toId="3568">
</dataflow>
<dataflow id="12161" from="_ssdm_op_SpecRegionBegin" to="rbegin54" fromId="11835" toId="3569">
</dataflow>
<dataflow id="12163" from="empty_83" to="rbegin54" fromId="12162" toId="3569">
</dataflow>
<dataflow id="12164" from="_ssdm_op_SpecRegionEnd" to="rend359" fromId="11839" toId="3570">
</dataflow>
<dataflow id="12165" from="empty_83" to="rend359" fromId="12162" toId="3570">
</dataflow>
<dataflow id="12166" from="rbegin54" to="rend359" fromId="3569" toId="3570">
</dataflow>
<dataflow id="12167" from="_ssdm_op_SpecRegionBegin" to="rbegin55" fromId="11835" toId="3571">
</dataflow>
<dataflow id="12169" from="empty_3" to="rbegin55" fromId="12168" toId="3571">
</dataflow>
<dataflow id="12170" from="_ssdm_op_SpecRegionEnd" to="rend361" fromId="11839" toId="3572">
</dataflow>
<dataflow id="12171" from="empty_3" to="rend361" fromId="12168" toId="3572">
</dataflow>
<dataflow id="12172" from="rbegin55" to="rend361" fromId="3571" toId="3572">
</dataflow>
<dataflow id="12173" from="_ssdm_op_SpecRegionBegin" to="rbegin56" fromId="11835" toId="3573">
</dataflow>
<dataflow id="12175" from="empty_68" to="rbegin56" fromId="12174" toId="3573">
</dataflow>
<dataflow id="12176" from="_ssdm_op_SpecRegionEnd" to="rend363" fromId="11839" toId="3574">
</dataflow>
<dataflow id="12177" from="empty_68" to="rend363" fromId="12174" toId="3574">
</dataflow>
<dataflow id="12178" from="rbegin56" to="rend363" fromId="3573" toId="3574">
</dataflow>
<dataflow id="12179" from="_ssdm_op_SpecRegionBegin" to="rbegin57" fromId="11835" toId="3575">
</dataflow>
<dataflow id="12181" from="empty_1" to="rbegin57" fromId="12180" toId="3575">
</dataflow>
<dataflow id="12182" from="_ssdm_op_SpecRegionEnd" to="rend365" fromId="11839" toId="3576">
</dataflow>
<dataflow id="12183" from="empty_1" to="rend365" fromId="12180" toId="3576">
</dataflow>
<dataflow id="12184" from="rbegin57" to="rend365" fromId="3575" toId="3576">
</dataflow>
<dataflow id="12185" from="_ssdm_op_SpecRegionBegin" to="rbegin58" fromId="11835" toId="3577">
</dataflow>
<dataflow id="12187" from="empty_13" to="rbegin58" fromId="12186" toId="3577">
</dataflow>
<dataflow id="12188" from="_ssdm_op_SpecRegionEnd" to="rend367" fromId="11839" toId="3578">
</dataflow>
<dataflow id="12189" from="empty_13" to="rend367" fromId="12186" toId="3578">
</dataflow>
<dataflow id="12190" from="rbegin58" to="rend367" fromId="3577" toId="3578">
</dataflow>
<dataflow id="12191" from="_ssdm_op_SpecRegionBegin" to="rbegin59" fromId="11835" toId="3579">
</dataflow>
<dataflow id="12193" from="empty" to="rbegin59" fromId="12192" toId="3579">
</dataflow>
<dataflow id="12194" from="_ssdm_op_SpecRegionEnd" to="rend369" fromId="11839" toId="3580">
</dataflow>
<dataflow id="12195" from="empty" to="rend369" fromId="12192" toId="3580">
</dataflow>
<dataflow id="12196" from="rbegin59" to="rend369" fromId="3579" toId="3580">
</dataflow>
<dataflow id="12197" from="_ssdm_op_SpecRegionBegin" to="rbegin60" fromId="11835" toId="3581">
</dataflow>
<dataflow id="12199" from="empty_95" to="rbegin60" fromId="12198" toId="3581">
</dataflow>
<dataflow id="12200" from="_ssdm_op_SpecRegionEnd" to="rend371" fromId="11839" toId="3582">
</dataflow>
<dataflow id="12201" from="empty_95" to="rend371" fromId="12198" toId="3582">
</dataflow>
<dataflow id="12202" from="rbegin60" to="rend371" fromId="3581" toId="3582">
</dataflow>
<dataflow id="12203" from="_ssdm_op_SpecRegionBegin" to="rbegin61" fromId="11835" toId="3583">
</dataflow>
<dataflow id="12205" from="empty_94" to="rbegin61" fromId="12204" toId="3583">
</dataflow>
<dataflow id="12206" from="_ssdm_op_SpecRegionEnd" to="rend375" fromId="11839" toId="3584">
</dataflow>
<dataflow id="12207" from="empty_94" to="rend375" fromId="12204" toId="3584">
</dataflow>
<dataflow id="12208" from="rbegin61" to="rend375" fromId="3583" toId="3584">
</dataflow>
<dataflow id="12209" from="_ssdm_op_SpecRegionBegin" to="rbegin62" fromId="11835" toId="3585">
</dataflow>
<dataflow id="12211" from="empty_93" to="rbegin62" fromId="12210" toId="3585">
</dataflow>
<dataflow id="12212" from="overflow_125" to="select_ln392_187" fromId="3421" toId="3586">
</dataflow>
<dataflow id="12213" from="StgValue_4401" to="select_ln392_187" fromId="4401" toId="3586">
</dataflow>
<dataflow id="12214" from="StgValue_4403" to="select_ln392_187" fromId="4403" toId="3586">
</dataflow>
<dataflow id="12215" from="or_ln392_62" to="tp_V_188" fromId="3426" toId="3587">
</dataflow>
<dataflow id="12216" from="select_ln392_187" to="tp_V_188" fromId="3586" toId="3587">
</dataflow>
<dataflow id="12217" from="tp_V_187" to="tp_V_188" fromId="3403" toId="3587">
</dataflow>
<dataflow id="12218" from="_ssdm_op_SpecRegionEnd" to="rend377" fromId="11839" toId="3588">
</dataflow>
<dataflow id="12219" from="empty_93" to="rend377" fromId="12210" toId="3588">
</dataflow>
<dataflow id="12220" from="rbegin62" to="rend377" fromId="3585" toId="3588">
</dataflow>
<dataflow id="12221" from="sum_V_124" to="sext_ln859_124" fromId="3395" toId="3589">
</dataflow>
<dataflow id="12222" from="tp_V_188" to="sext_ln859_125" fromId="3587" toId="3590">
</dataflow>
<dataflow id="12223" from="sext_ln859_125" to="ret_V_62" fromId="3590" toId="3591">
</dataflow>
<dataflow id="12224" from="sext_ln859_124" to="ret_V_62" fromId="3589" toId="3591">
</dataflow>
<dataflow id="12225" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_324" fromId="4412" toId="3592">
</dataflow>
<dataflow id="12226" from="ret_V_62" to="p_Result_324" fromId="3591" toId="3592">
</dataflow>
<dataflow id="12227" from="StgValue_3823" to="p_Result_324" fromId="3823" toId="3592">
</dataflow>
<dataflow id="12228" from="tp_V_188" to="sum_V_125" fromId="3587" toId="3593">
</dataflow>
<dataflow id="12229" from="sum_V_124" to="sum_V_125" fromId="3395" toId="3593">
</dataflow>
<dataflow id="12230" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_325" fromId="4150" toId="3594">
</dataflow>
<dataflow id="12231" from="sum_V_125" to="p_Result_325" fromId="3593" toId="3594">
</dataflow>
<dataflow id="12232" from="StgValue_4153" to="p_Result_325" fromId="4153" toId="3594">
</dataflow>
<dataflow id="12233" from="p_Result_324" to="xor_ln941_189" fromId="3592" toId="3595">
</dataflow>
<dataflow id="12234" from="StgValue_4156" to="xor_ln941_189" fromId="4156" toId="3595">
</dataflow>
<dataflow id="12235" from="p_Result_325" to="overflow_126" fromId="3594" toId="3596">
</dataflow>
<dataflow id="12236" from="xor_ln941_189" to="overflow_126" fromId="3595" toId="3596">
</dataflow>
<dataflow id="12237" from="p_Result_324" to="xor_ln348_63" fromId="3592" toId="3597">
</dataflow>
<dataflow id="12238" from="p_Result_325" to="xor_ln348_63" fromId="3594" toId="3597">
</dataflow>
<dataflow id="12239" from="overflow_126" to="select_ln392_189" fromId="3596" toId="3598">
</dataflow>
<dataflow id="12240" from="StgValue_4401" to="select_ln392_189" fromId="4401" toId="3598">
</dataflow>
<dataflow id="12241" from="StgValue_4403" to="select_ln392_189" fromId="4403" toId="3598">
</dataflow>
<dataflow id="12242" from="xor_ln348_63" to="sum_V_126" fromId="3597" toId="3599">
</dataflow>
<dataflow id="12243" from="select_ln392_189" to="sum_V_126" fromId="3598" toId="3599">
</dataflow>
<dataflow id="12244" from="sum_V_125" to="sum_V_126" fromId="3593" toId="3599">
</dataflow>
<dataflow id="12245" from="_ssdm_op_SpecRegionBegin" to="rbegin63" fromId="11835" toId="3600">
</dataflow>
<dataflow id="12247" from="empty_92" to="rbegin63" fromId="12246" toId="3600">
</dataflow>
<dataflow id="12248" from="overflow_127" to="select_ln392_190" fromId="3452" toId="3601">
</dataflow>
<dataflow id="12249" from="StgValue_4401" to="select_ln392_190" fromId="4401" toId="3601">
</dataflow>
<dataflow id="12250" from="StgValue_4403" to="select_ln392_190" fromId="4403" toId="3601">
</dataflow>
<dataflow id="12251" from="or_ln392_63" to="tp_V_191" fromId="3457" toId="3602">
</dataflow>
<dataflow id="12252" from="select_ln392_190" to="tp_V_191" fromId="3601" toId="3602">
</dataflow>
<dataflow id="12253" from="tp_V_190" to="tp_V_191" fromId="3434" toId="3602">
</dataflow>
<dataflow id="12254" from="_ssdm_op_SpecRegionEnd" to="rend381" fromId="11839" toId="3603">
</dataflow>
<dataflow id="12255" from="empty_92" to="rend381" fromId="12246" toId="3603">
</dataflow>
<dataflow id="12256" from="rbegin63" to="rend381" fromId="3600" toId="3603">
</dataflow>
<dataflow id="12257" from="sum_V_126" to="sext_ln859_126" fromId="3599" toId="3604">
</dataflow>
<dataflow id="12258" from="tp_V_191" to="sext_ln859_127" fromId="3602" toId="3605">
</dataflow>
<dataflow id="12259" from="sext_ln859_127" to="ret_V_63" fromId="3605" toId="3606">
</dataflow>
<dataflow id="12260" from="sext_ln859_126" to="ret_V_63" fromId="3604" toId="3606">
</dataflow>
<dataflow id="12261" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_329" fromId="4412" toId="3607">
</dataflow>
<dataflow id="12262" from="ret_V_63" to="p_Result_329" fromId="3606" toId="3607">
</dataflow>
<dataflow id="12263" from="StgValue_3823" to="p_Result_329" fromId="3823" toId="3607">
</dataflow>
<dataflow id="12264" from="tp_V_191" to="sum_V_127" fromId="3602" toId="3608">
</dataflow>
<dataflow id="12265" from="sum_V_126" to="sum_V_127" fromId="3599" toId="3608">
</dataflow>
<dataflow id="12266" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_330" fromId="4150" toId="3609">
</dataflow>
<dataflow id="12267" from="sum_V_127" to="p_Result_330" fromId="3608" toId="3609">
</dataflow>
<dataflow id="12268" from="StgValue_4153" to="p_Result_330" fromId="4153" toId="3609">
</dataflow>
<dataflow id="12269" from="p_Result_329" to="xor_ln941_192" fromId="3607" toId="3610">
</dataflow>
<dataflow id="12270" from="StgValue_4156" to="xor_ln941_192" fromId="4156" toId="3610">
</dataflow>
<dataflow id="12271" from="p_Result_330" to="overflow_128" fromId="3609" toId="3611">
</dataflow>
<dataflow id="12272" from="xor_ln941_192" to="overflow_128" fromId="3610" toId="3611">
</dataflow>
<dataflow id="12273" from="p_Result_329" to="xor_ln348_64" fromId="3607" toId="3612">
</dataflow>
<dataflow id="12274" from="p_Result_330" to="xor_ln348_64" fromId="3609" toId="3612">
</dataflow>
<dataflow id="12275" from="overflow_128" to="select_ln392_192" fromId="3611" toId="3613">
</dataflow>
<dataflow id="12276" from="StgValue_4401" to="select_ln392_192" fromId="4401" toId="3613">
</dataflow>
<dataflow id="12277" from="StgValue_4403" to="select_ln392_192" fromId="4403" toId="3613">
</dataflow>
<dataflow id="12278" from="xor_ln348_64" to="sum_V" fromId="3612" toId="3614">
</dataflow>
<dataflow id="12279" from="select_ln392_192" to="sum_V" fromId="3613" toId="3614">
</dataflow>
<dataflow id="12280" from="sum_V_127" to="sum_V" fromId="3608" toId="3614">
</dataflow>
<dataflow id="12281" from="i198" to="zext_ln99" fromId="48" toId="3615">
</dataflow>
<dataflow id="12282" from="output_buffer" to="output_buffer_addr" fromId="3718" toId="3616">
</dataflow>
<dataflow id="12283" from="StgValue_3779" to="output_buffer_addr" fromId="3779" toId="3616">
</dataflow>
<dataflow id="12284" from="zext_ln99" to="output_buffer_addr" fromId="3615" toId="3616">
</dataflow>
<dataflow id="12285" from="output_buffer_addr" to="lhs" fromId="3616" toId="3617">
</dataflow>
<dataflow id="12286" from="i198" to="icmp_ln99" fromId="48" toId="3618">
</dataflow>
<dataflow id="12287" from="StgValue_4167" to="icmp_ln99" fromId="4167" toId="3618">
</dataflow>
<dataflow id="12288" from="output_buffer_addr" to="lhs" fromId="3616" toId="3619">
</dataflow>
<dataflow id="12289" from="lhs" to="sext_ln859_128" fromId="3619" toId="3620">
</dataflow>
<dataflow id="12290" from="sum_V" to="sext_ln859_129" fromId="3614" toId="3621">
</dataflow>
<dataflow id="12291" from="sext_ln859_128" to="ret_V_64" fromId="3620" toId="3622">
</dataflow>
<dataflow id="12292" from="sext_ln859_129" to="ret_V_64" fromId="3621" toId="3622">
</dataflow>
<dataflow id="12293" from="_ssdm_op_BitSelect.i1.i17.i32" to="p_Result_331" fromId="4412" toId="3623">
</dataflow>
<dataflow id="12294" from="ret_V_64" to="p_Result_331" fromId="3622" toId="3623">
</dataflow>
<dataflow id="12295" from="StgValue_3823" to="p_Result_331" fromId="3823" toId="3623">
</dataflow>
<dataflow id="12296" from="lhs" to="p_Val2_334" fromId="3619" toId="3624">
</dataflow>
<dataflow id="12297" from="sum_V" to="p_Val2_334" fromId="3614" toId="3624">
</dataflow>
<dataflow id="12298" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Result_332" fromId="4150" toId="3625">
</dataflow>
<dataflow id="12299" from="p_Val2_334" to="p_Result_332" fromId="3624" toId="3625">
</dataflow>
<dataflow id="12300" from="StgValue_4153" to="p_Result_332" fromId="4153" toId="3625">
</dataflow>
<dataflow id="12301" from="p_Result_331" to="xor_ln941" fromId="3623" toId="3626">
</dataflow>
<dataflow id="12302" from="StgValue_4156" to="xor_ln941" fromId="4156" toId="3626">
</dataflow>
<dataflow id="12303" from="p_Result_332" to="overflow" fromId="3625" toId="3627">
</dataflow>
<dataflow id="12304" from="xor_ln941" to="overflow" fromId="3626" toId="3627">
</dataflow>
<dataflow id="12305" from="p_Result_331" to="xor_ln348" fromId="3623" toId="3628">
</dataflow>
<dataflow id="12306" from="p_Result_332" to="xor_ln348" fromId="3625" toId="3628">
</dataflow>
<dataflow id="12307" from="overflow" to="select_ln392" fromId="3627" toId="3629">
</dataflow>
<dataflow id="12308" from="StgValue_4401" to="select_ln392" fromId="4401" toId="3629">
</dataflow>
<dataflow id="12309" from="StgValue_4403" to="select_ln392" fromId="4403" toId="3629">
</dataflow>
<dataflow id="12310" from="xor_ln348" to="select_ln348" fromId="3628" toId="3630">
</dataflow>
<dataflow id="12311" from="select_ln392" to="select_ln348" fromId="3629" toId="3630">
</dataflow>
<dataflow id="12312" from="p_Val2_334" to="select_ln348" fromId="3624" toId="3630">
</dataflow>
<dataflow id="12313" from="select_ln348" to="store_ln112" fromId="3630" toId="3631">
</dataflow>
<dataflow id="12314" from="output_buffer_addr" to="store_ln112" fromId="3616" toId="3631">
</dataflow>
<dataflow id="12315" from="icmp_ln99" to="br_ln99" fromId="3618" toId="3632">
</dataflow>
<dataflow id="12316" from="or_ln392" to="StgValue_8" fromId="237" toId="8">
</dataflow>
<dataflow id="12317" from="or_ln392_1" to="StgValue_8" fromId="268" toId="8">
</dataflow>
<dataflow id="12318" from="or_ln392_2" to="StgValue_9" fromId="372" toId="9">
</dataflow>
<dataflow id="12319" from="or_ln392_3" to="StgValue_9" fromId="403" toId="9">
</dataflow>
<dataflow id="12320" from="or_ln392_4" to="StgValue_10" fromId="506" toId="10">
</dataflow>
<dataflow id="12321" from="or_ln392_5" to="StgValue_10" fromId="537" toId="10">
</dataflow>
<dataflow id="12322" from="or_ln392_6" to="StgValue_11" fromId="640" toId="11">
</dataflow>
<dataflow id="12323" from="or_ln392_7" to="StgValue_11" fromId="671" toId="11">
</dataflow>
<dataflow id="12324" from="or_ln392_8" to="StgValue_12" fromId="774" toId="12">
</dataflow>
<dataflow id="12325" from="or_ln392_9" to="StgValue_12" fromId="805" toId="12">
</dataflow>
<dataflow id="12326" from="or_ln392_10" to="StgValue_13" fromId="892" toId="13">
</dataflow>
<dataflow id="12327" from="or_ln392_11" to="StgValue_13" fromId="923" toId="13">
</dataflow>
<dataflow id="12328" from="or_ln392_12" to="StgValue_14" fromId="990" toId="14">
</dataflow>
<dataflow id="12329" from="or_ln392_13" to="StgValue_14" fromId="1021" toId="14">
</dataflow>
<dataflow id="12330" from="or_ln392_14" to="StgValue_15" fromId="1088" toId="15">
</dataflow>
<dataflow id="12331" from="or_ln392_15" to="StgValue_15" fromId="1119" toId="15">
</dataflow>
<dataflow id="12332" from="or_ln392_16" to="StgValue_16" fromId="1186" toId="16">
</dataflow>
<dataflow id="12333" from="or_ln392_17" to="StgValue_16" fromId="1217" toId="16">
</dataflow>
<dataflow id="12334" from="or_ln392_18" to="StgValue_17" fromId="1284" toId="17">
</dataflow>
<dataflow id="12335" from="or_ln392_19" to="StgValue_17" fromId="1315" toId="17">
</dataflow>
<dataflow id="12336" from="or_ln392_20" to="StgValue_18" fromId="1382" toId="18">
</dataflow>
<dataflow id="12337" from="or_ln392_21" to="StgValue_18" fromId="1413" toId="18">
</dataflow>
<dataflow id="12338" from="or_ln392_22" to="StgValue_19" fromId="1480" toId="19">
</dataflow>
<dataflow id="12339" from="or_ln392_23" to="StgValue_19" fromId="1511" toId="19">
</dataflow>
<dataflow id="12340" from="or_ln392_24" to="StgValue_20" fromId="1578" toId="20">
</dataflow>
<dataflow id="12341" from="or_ln392_25" to="StgValue_20" fromId="1609" toId="20">
</dataflow>
<dataflow id="12342" from="or_ln392_26" to="StgValue_21" fromId="1676" toId="21">
</dataflow>
<dataflow id="12343" from="or_ln392_27" to="StgValue_21" fromId="1707" toId="21">
</dataflow>
<dataflow id="12344" from="or_ln392_28" to="StgValue_22" fromId="1774" toId="22">
</dataflow>
<dataflow id="12345" from="or_ln392_29" to="StgValue_22" fromId="1805" toId="22">
</dataflow>
<dataflow id="12346" from="or_ln392_30" to="StgValue_23" fromId="1872" toId="23">
</dataflow>
<dataflow id="12347" from="or_ln392_31" to="StgValue_23" fromId="1903" toId="23">
</dataflow>
<dataflow id="12348" from="or_ln392_32" to="StgValue_24" fromId="1970" toId="24">
</dataflow>
<dataflow id="12349" from="or_ln392_33" to="StgValue_24" fromId="2001" toId="24">
</dataflow>
<dataflow id="12350" from="or_ln392_34" to="StgValue_25" fromId="2068" toId="25">
</dataflow>
<dataflow id="12351" from="or_ln392_35" to="StgValue_25" fromId="2099" toId="25">
</dataflow>
<dataflow id="12352" from="or_ln392_36" to="StgValue_26" fromId="2166" toId="26">
</dataflow>
<dataflow id="12353" from="or_ln392_37" to="StgValue_26" fromId="2197" toId="26">
</dataflow>
<dataflow id="12354" from="or_ln392_38" to="StgValue_27" fromId="2264" toId="27">
</dataflow>
<dataflow id="12355" from="or_ln392_39" to="StgValue_27" fromId="2295" toId="27">
</dataflow>
<dataflow id="12356" from="or_ln392_40" to="StgValue_28" fromId="2362" toId="28">
</dataflow>
<dataflow id="12357" from="or_ln392_41" to="StgValue_28" fromId="2393" toId="28">
</dataflow>
<dataflow id="12358" from="or_ln392_42" to="StgValue_29" fromId="2460" toId="29">
</dataflow>
<dataflow id="12359" from="or_ln392_43" to="StgValue_29" fromId="2491" toId="29">
</dataflow>
<dataflow id="12360" from="or_ln392_44" to="StgValue_30" fromId="2558" toId="30">
</dataflow>
<dataflow id="12361" from="or_ln392_45" to="StgValue_30" fromId="2589" toId="30">
</dataflow>
<dataflow id="12362" from="or_ln392_46" to="StgValue_31" fromId="2656" toId="31">
</dataflow>
<dataflow id="12363" from="or_ln392_47" to="StgValue_31" fromId="2687" toId="31">
</dataflow>
<dataflow id="12364" from="or_ln392_48" to="StgValue_32" fromId="2754" toId="32">
</dataflow>
<dataflow id="12365" from="or_ln392_49" to="StgValue_32" fromId="2785" toId="32">
</dataflow>
<dataflow id="12366" from="or_ln392_50" to="StgValue_33" fromId="2852" toId="33">
</dataflow>
<dataflow id="12367" from="or_ln392_51" to="StgValue_33" fromId="2883" toId="33">
</dataflow>
<dataflow id="12368" from="or_ln392_52" to="StgValue_34" fromId="2950" toId="34">
</dataflow>
<dataflow id="12369" from="or_ln392_53" to="StgValue_34" fromId="2981" toId="34">
</dataflow>
<dataflow id="12370" from="or_ln392_54" to="StgValue_35" fromId="3048" toId="35">
</dataflow>
<dataflow id="12371" from="or_ln392_55" to="StgValue_35" fromId="3079" toId="35">
</dataflow>
<dataflow id="12372" from="or_ln392_56" to="StgValue_36" fromId="3146" toId="36">
</dataflow>
<dataflow id="12373" from="or_ln392_57" to="StgValue_36" fromId="3177" toId="36">
</dataflow>
<dataflow id="12374" from="or_ln392_58" to="StgValue_37" fromId="3244" toId="37">
</dataflow>
<dataflow id="12375" from="or_ln392_59" to="StgValue_37" fromId="3275" toId="37">
</dataflow>
<dataflow id="12376" from="or_ln392_60" to="StgValue_38" fromId="3336" toId="38">
</dataflow>
<dataflow id="12377" from="or_ln392_61" to="StgValue_38" fromId="3367" toId="38">
</dataflow>
<dataflow id="12378" from="or_ln392_62" to="StgValue_39" fromId="3426" toId="39">
</dataflow>
<dataflow id="12379" from="or_ln392_63" to="StgValue_39" fromId="3457" toId="39">
</dataflow>
<dataflow id="12380" from="icmp_ln99" to="StgValue_42" fromId="3618" toId="42">
</dataflow>
<dataflow id="12381" from="tmp_521" to="StgValue_39" fromId="73" toId="39">
</dataflow>
<dataflow id="12382" from="tmp_521" to="StgValue_3" fromId="73" toId="3">
</dataflow>
<dataflow id="12383" from="tmp_521" to="StgValue_4" fromId="73" toId="4">
</dataflow>
<dataflow id="12384" from="tmp_521" to="StgValue_5" fromId="73" toId="5">
</dataflow>
<dataflow id="12385" from="tmp_521" to="StgValue_6" fromId="73" toId="6">
</dataflow>
<dataflow id="12386" from="tmp_521" to="StgValue_7" fromId="73" toId="7">
</dataflow>
<dataflow id="12387" from="tmp_521" to="StgValue_8" fromId="73" toId="8">
</dataflow>
<dataflow id="12388" from="tmp_521" to="StgValue_9" fromId="73" toId="9">
</dataflow>
<dataflow id="12389" from="tmp_521" to="StgValue_10" fromId="73" toId="10">
</dataflow>
<dataflow id="12390" from="tmp_521" to="StgValue_11" fromId="73" toId="11">
</dataflow>
<dataflow id="12391" from="tmp_521" to="StgValue_12" fromId="73" toId="12">
</dataflow>
<dataflow id="12392" from="tmp_521" to="StgValue_13" fromId="73" toId="13">
</dataflow>
<dataflow id="12393" from="tmp_521" to="StgValue_14" fromId="73" toId="14">
</dataflow>
<dataflow id="12394" from="tmp_521" to="StgValue_15" fromId="73" toId="15">
</dataflow>
<dataflow id="12395" from="tmp_521" to="StgValue_16" fromId="73" toId="16">
</dataflow>
<dataflow id="12396" from="tmp_521" to="StgValue_17" fromId="73" toId="17">
</dataflow>
<dataflow id="12397" from="tmp_521" to="StgValue_18" fromId="73" toId="18">
</dataflow>
<dataflow id="12398" from="tmp_521" to="StgValue_19" fromId="73" toId="19">
</dataflow>
<dataflow id="12399" from="tmp_521" to="StgValue_20" fromId="73" toId="20">
</dataflow>
<dataflow id="12400" from="tmp_521" to="StgValue_21" fromId="73" toId="21">
</dataflow>
<dataflow id="12401" from="tmp_521" to="StgValue_22" fromId="73" toId="22">
</dataflow>
<dataflow id="12402" from="tmp_521" to="StgValue_23" fromId="73" toId="23">
</dataflow>
<dataflow id="12403" from="tmp_521" to="StgValue_24" fromId="73" toId="24">
</dataflow>
<dataflow id="12404" from="tmp_521" to="StgValue_25" fromId="73" toId="25">
</dataflow>
<dataflow id="12405" from="tmp_521" to="StgValue_26" fromId="73" toId="26">
</dataflow>
<dataflow id="12406" from="tmp_521" to="StgValue_27" fromId="73" toId="27">
</dataflow>
<dataflow id="12407" from="tmp_521" to="StgValue_28" fromId="73" toId="28">
</dataflow>
<dataflow id="12408" from="tmp_521" to="StgValue_29" fromId="73" toId="29">
</dataflow>
<dataflow id="12409" from="tmp_521" to="StgValue_30" fromId="73" toId="30">
</dataflow>
<dataflow id="12410" from="tmp_521" to="StgValue_31" fromId="73" toId="31">
</dataflow>
<dataflow id="12411" from="tmp_521" to="StgValue_32" fromId="73" toId="32">
</dataflow>
<dataflow id="12412" from="tmp_521" to="StgValue_33" fromId="73" toId="33">
</dataflow>
<dataflow id="12413" from="tmp_521" to="StgValue_34" fromId="73" toId="34">
</dataflow>
<dataflow id="12414" from="tmp_521" to="StgValue_35" fromId="73" toId="35">
</dataflow>
<dataflow id="12415" from="tmp_521" to="StgValue_36" fromId="73" toId="36">
</dataflow>
<dataflow id="12416" from="tmp_521" to="StgValue_37" fromId="73" toId="37">
</dataflow>
<dataflow id="12417" from="tmp_521" to="StgValue_38" fromId="73" toId="38">
</dataflow>
</dataflows>


</stg>
