{"the hdl and fe thermal modeling of heterogeneous systems": {"filter": "Header Section", "author": ["Grzegorz Janczyk", "Tomasz Bieniek"]}, "analysis of applicability of partial runtime reconfiguration in fault emulator in xilinx fpgas": {"filter": "Header Section", "author": ["Leos Kafka"]}, "controllable local clock signal generator for deep submicron gals architectures": {"filter": "Header Section", "author": ["Artur L. Sobczyk", "Arkadiusz W. Luczyk", "Witold A. Pleskacz"]}, "improving circuit security against power analysis attacks with subthreshold operation": {"filter": "Header Section", "author": ["Havard Pedersen Alstad", "Snorre Aunet"]}, "diagnosis of realistic defects based on the x fault model": {"filter": "Header Section", "author": ["Ilia Polian", "Kohei Miyase", "Yusuke Nakamura", "Seiji Kajihara", "Piet Engelke", "Bernd Becker", "Stefan Spinner", "Xiaoqing Wen"]}, "a system on chip for wireless body area sensor network node": {"filter": "Header Section", "author": ["Zoran Stamenkovic", "Goran Panic", "Gunter Schoof"]}, "a dual threaded architecture for interval arithmetic coprocessor with shared floating point units": {"filter": "Header Section", "author": ["Virgil E. Petcu", "Alexandru Amaricai", "Mircea Vladutiu"]}, "design and simulation of runtime reconfigurable systems": {"filter": "Header Section", "author": ["Thilo Pionteck", "Carsten Albrecht", "Roman Koch", "Torben Brix", "Erik Maehle"]}, "the wall ahead is made of rubber": {"filter": "Header Section", "author": ["Krisztian Flautner"]}, "computation of a nonlinear squashing function in digital neural networks": {"filter": "Header Section", "author": ["Vladimir Havel", "Karel K. Vlcek"]}, "interconnect faults identification and localization using modified ring lfsrs": {"filter": "Header Section", "author": ["Andrzej Hlawiczka", "Krzysztof Gucwa", "Tomasz Garbolino", "Michal Kopec"]}, "improving fault tolerance by using reconfigurable asynchronous circuits": {"filter": "Header Section", "author": ["Werner Friesenbichler", "Thomas Panhofer", "Martin Delvai"]}, "three subthreshold flip flop cells characterized in 90 nm and 65 nm cmos technology": {"filter": "Header Section", "author": ["Havard Pedersen Alstad", "Snorre Aunet"]}, "an integrated input encoding and symbolic functional decomposition for lut based fpgas": {"filter": "Header Section", "author": ["Stanislaw Deniziak", "Mariusz Wisniewski"]}, "excitation optimization in fault diagnosis of analog electronic circuits": {"filter": "Header Section", "author": ["Lukas Chruszczyk", "Jerzy Rutkowski"]}, "design of erasure codes for digital multimedia transmitting": {"filter": "Header Section", "author": ["Konstantin V. Shinkarenko", "Karel K. Vlcek"]}, "virtual testing environment for a d converters in verilog a and maple platform": {"filter": "Header Section", "author": ["Ondrej Subrt", "Petr Struhovsky", "Pravoslav Martinek", "Jiri Hospodka"]}, "reduction of test vectors volume by means of gate level reconfiguration": {"filter": "Header Section", "author": ["Lukas Starecek", "Lukas Sekanina", "Zdenek Kotasek"]}, "a partial scan based test generation for asynchronous circuits": {"filter": "Header Section", "author": ["Dilip P. Vasudevan", "Aristides Efthymiou"]}, "mixed signal dft for fully testable asic": {"filter": "Header Section", "author": ["Frantisek Reznicek"]}, "testing an emergency luminaire circuit using a fault dictionary approach": {"filter": "Header Section", "author": ["Dimitrios K. Konstantinou", "Michael G. Dimopoulos", "Dimitris K. Papakostas", "Alkis A. Hatzopoulos", "Alexios Spyronasios"]}, "process tolerant design using thermal and power supply tolerance in pipeline based circuits": {"filter": "Header Section", "author": ["Jorge Semiao", "Juan J. Rodriguez-Andina", "Fabian Vargas", "Marcelino B. Santos", "Isabel C. Teixeira", "Joao Paulo Teixeira"]}, "the quest for test will redundancy cover all": {"filter": "Header Section", "author": ["Hans A. R. Manhaeve"]}, "web based framework for parallel distributed test": {"filter": "Header Section", "author": ["Eero Ivask", "Jaan Raik", "Raimund Ubar"]}, "low voltage low power highly linear down sampling mixer in 65nm digital cmos technology": {"filter": "Header Section", "author": ["Kurt Schweiger", "Horst Zimmermann"]}, "design of time to digital converter output interface": {"filter": "Header Section", "author": ["Marek Miskowicz"]}, "boolean formalisation of the pmc model for faulty units diagnosis in regular multi processor systems": {"filter": "Header Section", "author": ["Miroslav Manik", "Elena Gramatova"]}, "deep submicron mos transistor matching a case study": {"filter": "Header Section", "author": ["Dimitar P. Dimitrov"]}, "portable measurement equipment for continuous biomedical monitoring using microelectrodes": {"filter": "Header Section", "author": ["Libor Majer", "Viera Stopjakova"]}, "calculation of lfsr seed and polynomial pair for bist applications": {"filter": "Header Section", "author": ["Artur Jutman", "Anton Tsertov", "Raimund Ubar"]}, "implementation of dynamically reconfigurable test architecture for fpga circuits": {"filter": "Header Section", "author": ["Martin Rozkovec"]}, "on minimizing rtos aperiodic tasks server energy consumption": {"filter": "Header Section", "author": ["Karel Dudacek"]}, "built in current monitor for iddq testing in cmos 90 nm technology": {"filter": "Header Section", "author": ["Marcin J. Beresinski", "Tomasz Borejko", "Witold A. Pleskacz", "Viera Stopjakova"]}, "the guiding light for chip testing": {"filter": "Header Section", "author": ["Sandip Kundu"]}}