Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov 12 12:36:20 2025
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
| Design       : GPIO_demo
| Device       : xc7s25
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           12 |
| Yes          | No                    | No                     |              90 |           41 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              41 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal                |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_RX_Byte[0]_i_1_n_0      |                                                       |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_RX_Byte[5]_i_1_n_0      |                                                       |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_RX_Byte[1]_i_1_n_0      |                                                       |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_RX_Byte[7]_i_1_n_0      |                                                       |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_RX_Byte[3]_i_1_n_0      |                                                       |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_RX_Byte[6]_i_1_n_0      |                                                       |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1_n_0      |                                                       |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_RX_Byte[4]_i_1_n_0      |                                                       |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0 |                                                       |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0 | Inst_UART_RX_CTRL/r_Clk_Count[8]_i_1__0_n_0           |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG |                                             | RGB_Core1/windowcount[7]_i_1_n_0                      |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | Inst_UART_TX_CTRL/E[0]                      |                                                       |                5 |              8 |         1.60 |
|  CLK_IBUF_BUFG | Inst_UART_TX_CTRL/r_TX_Data_1               |                                                       |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | progRam_Wr_En[0]                            |                                                       |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG | progRam_Wr_En[1]                            |                                                       |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG | progRam_Wr_En[3]                            |                                                       |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | progRam_Wr_En[2]                            |                                                       |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | RGB_Core1/valcount[8]_i_2_n_0               | RGB_Core1/valcount                                    |                3 |              9 |         3.00 |
|  CLK_IBUF_BUFG | Inst_UART_TX_CTRL/r_Clk_Count_0             | Inst_UART_TX_CTRL/r_Clk_Count0                        |                2 |             10 |         5.00 |
|  CLK_IBUF_BUFG | progRam_Addr                                |                                                       |                7 |             14 |         2.00 |
|  CLK_IBUF_BUFG |                                             | Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0         |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG | Inst_UART_TX_CTRL/progRam_Rd_Cntr           | Inst_UART_RX_CTRL/FSM_sequential_progRam_State_reg[0] |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG | Inst_UART_TX_CTRL/progRam_Wr_Cntr           |                                                       |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                                             | RGB_Core1/clear                                       |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG |                                             |                                                       |               23 |             35 |         1.52 |
+----------------+---------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


