
5. Printing statistics.

=== $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1 ===

   Number of wires:                 24
   Number of wire bits:            736
   Number of public wires:          24
   Number of public wire bits:     736
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 ===

   Number of wires:                 27
   Number of wire bits:            139
   Number of public wires:          21
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dff                            2
     $dffe                           3
     $eq                             6
     $mux                            1
     $pmux                           1
     td_fused_top_ap_hcmp_0_no_dsp_16      1

=== $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1 ===

   Number of wires:                 10
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            2
     $dffe                           2
     $mux                            1
     td_fused_top_ap_hmul_3_max_dsp_16      1

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0 ===

   Number of wires:                 55
   Number of wire bits:            130
   Number of public wires:          28
   Number of public wire bits:      99
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                      7
     $logic_not                      4
     $logic_or                       1
     $mux                            6
     $reduce_bool                    2
     $reduce_or                      1
     $sdffe                          5
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore      1

=== $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0 ===

   Number of wires:                 55
   Number of wire bits:            146
   Number of public wires:          28
   Number of public wire bits:     115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                      7
     $logic_not                      4
     $logic_or                       1
     $mux                            6
     $reduce_bool                    2
     $reduce_or                      1
     $sdffe                          5
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore      1

=== $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0 ===

   Number of wires:                101
   Number of wire bits:            397
   Number of public wires:          51
   Number of public wire bits:     313
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                     11
     $logic_not                      8
     $logic_or                       1
     $mux                           34
     $not                            1
     $reduce_bool                    4
     $reduce_or                      1
     $sdff                           2
     $sdffe                          9
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore      2

=== $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            2
     $dffe                           2
     $mux                            1
     td_fused_top_ap_hadd_6_full_dsp_16      1

=== $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1 ===

   Number of wires:                 10
   Number of wire bits:            132
   Number of public wires:          10
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            2
     $dffe                           2
     $mux                            1
     td_fused_top_ap_hadd_6_full_dsp_16      1

=== $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0 ===

   Number of wires:                110
   Number of wire bits:            443
   Number of public wires:          58
   Number of public wire bits:     357
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                     11
     $logic_not                      8
     $logic_or                       1
     $mux                           40
     $not                            1
     $reduce_bool                    4
     $reduce_or                      1
     $sdff                           2
     $sdffe                          9
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore      2

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                            9
     FPAddSub_AlignModule            1
     FPAddSub_AlignShift1            1
     FPAddSub_AlignShift2            1
     FPAddSub_ExceptionModule        1
     FPAddSub_ExecutionModule        1
     FPAddSub_NormalizeModule        1
     FPAddSub_NormalizeShift1        1
     FPAddSub_NormalizeShift2        1
     FPAddSub_PrealignModule         1
     FPAddSub_RoundModule            1

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                             1
     $mux                            4

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             3
     $logic_not                      1
     $mux                            1
     $pmux                          11
     $reduce_or                      2

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             3
     $logic_not                      1
     $pmux                          11
     $reduce_or                      2

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     1
     $reduce_or                      2

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            1
     $mux                            2
     $sub                            1
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           14

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                             6
     $logic_not                      2
     $pmux                           8
     $reduce_or                      4

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            1
     $logic_not                      1
     $mux                            1
     $reduce_or                      2
     $sub                            1

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                            4
     $and                            4
     $logic_not                      2
     $not                            2
     $or                             3
     $reduce_and                     2
     $reduce_or                      2

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            2
     $and                            7
     $mux                            4
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                            5
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                            2
     $and                            1
     $mux                            1
     $or                             1
     $reduce_or                      1
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                            2

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                            1
     $or                             3
     $reduce_and                     2
     $reduce_or                      3

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== td_fused_top_Block_entry_proc_proc520 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                            4
     $not                            1
     $or                             1
     $reduce_or                      1
     $sdff                           2

=== td_fused_top_Block_entry_proc_proc521 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                            4
     $not                            1
     $or                             1
     $reduce_or                      1
     $sdff                           2

=== td_fused_top_Block_entry_proc_proc522 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                            4
     $not                            1
     $or                             1
     $reduce_or                      1
     $sdff                           2

=== td_fused_top_Block_entry_proc_proc523 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                            4
     $not                            1
     $or                             1
     $reduce_or                      1
     $sdff                           2

=== td_fused_top_ap_hadd_6_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           3
     FPAddSub                        1

=== td_fused_top_ap_hcmp_0_no_dsp_16 ===

   Number of wires:                 10
   Number of wire bits:             84
   Number of public wires:          10
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $not                            1
     FPAddSub                        1

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           3
     FPMult_16                       1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48139 ===

   Number of wires:               1014
   Number of wire bits:           5012
   Number of public wires:         824
   Number of public wire bits:    4822
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                352
     $and                          158
     $not                           66
     $or                            26
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0      4
     $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0     10
     $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0      8
     $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0      4
     $reduce_or                      6
     $sdff                          26
     td_fused_top_Block_entry_proc_proc520      1
     td_fused_top_Block_entry_proc_proc521      1
     td_fused_top_Block_entry_proc_proc522      1
     td_fused_top_Block_entry_proc_proc523      1
     td_fused_top_fifo_w10_d9_S      1
     td_fused_top_fifo_w16_d2_S_x2     14
     td_fused_top_fifo_w1_d9_S_x      2
     td_fused_top_fifo_w5_d2_S_x0      1
     td_fused_top_fifo_w5_d9_S_x      1
     td_fused_top_fifo_w7_d2_S       1
     td_fused_top_fifo_w7_d8_S       1
     td_fused_top_start_for_tdf5_readFilters41_U0      1
     td_fused_top_tdf5_accum_1       4
     td_fused_top_tdf5_accum_2       4
     td_fused_top_tdf5_accum_3       1
     td_fused_top_tdf5_accum_3_1      1
     td_fused_top_tdf5_accum_3_2      1
     td_fused_top_tdf5_accum_3_3      1
     td_fused_top_tdf5_adjust        1
     td_fused_top_tdf5_dot_product      1
     td_fused_top_tdf5_get_next_ijk      1
     td_fused_top_tdf5_poolOutputs      1
     td_fused_top_tdf5_readFilters41      1
     td_fused_top_tdf5_readInputs42      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             78
   Number of public wires:          12
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            253
   Number of public wires:          11
   Number of public wire bits:      77
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                 18
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                           12

=== td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             78
   Number of public wires:          12
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            253
   Number of public wires:          11
   Number of public wire bits:      77
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                 18
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                           12

=== td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             86
   Number of public wires:          12
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            277
   Number of public wires:          11
   Number of public wire bits:      85
   Number of memories:               1
   Number of memory bits:         2304
   Number of processes:              0
   Number of cells:                 18
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                           12

=== td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             67
   Number of public wires:          10
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            176
   Number of public wires:           9
   Number of public wire bits:      66
   Number of memories:               1
   Number of memory bits:         1152
   Number of processes:              0
   Number of cells:                 11
     $dffe                           2
     $memrd                          2
     $memwr_v2                       1
     $mux                            6

=== td_fused_top_fifo_w10_d9_S ===

   Number of wires:                 46
   Number of wire bits:            167
   Number of public wires:          17
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            1
     $and                            6
     $eq                             3
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w10_d9_S_shiftReg      1

=== td_fused_top_fifo_w10_d9_S_shiftReg ===

   Number of wires:                 22
   Number of wire bits:            124
   Number of public wires:          14
   Number of public wire bits:     116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dffe                           9
     $eq                             7
     $logic_not                      1
     $pmux                           1

=== td_fused_top_fifo_w16_d2_S_x2 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $and                            6
     $eq                             2
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w16_d2_S_x2_shiftReg      1

=== td_fused_top_fifo_w16_d2_S_x2_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_fifo_w1_d9_S_x ===

   Number of wires:                 46
   Number of wire bits:            131
   Number of public wires:          17
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            1
     $and                            6
     $eq                             3
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w1_d9_S_x_shiftReg      1

=== td_fused_top_fifo_w1_d9_S_x_shiftReg ===

   Number of wires:                 22
   Number of wire bits:             25
   Number of public wires:          14
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dffe                           9
     $eq                             7
     $logic_not                      1
     $pmux                           1

=== td_fused_top_fifo_w5_d2_S_x0 ===

   Number of wires:                 45
   Number of wire bits:            128
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $and                            6
     $eq                             2
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w5_d2_S_x0_shiftReg      1

=== td_fused_top_fifo_w5_d2_S_x0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             24
   Number of public wires:           7
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_fifo_w5_d9_S_x ===

   Number of wires:                 46
   Number of wire bits:            147
   Number of public wires:          17
   Number of public wire bits:      40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            1
     $and                            6
     $eq                             3
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w5_d9_S_x_shiftReg      1

=== td_fused_top_fifo_w5_d9_S_x_shiftReg ===

   Number of wires:                 22
   Number of wire bits:             69
   Number of public wires:          14
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dffe                           9
     $eq                             7
     $logic_not                      1
     $pmux                           1

=== td_fused_top_fifo_w7_d2_S ===

   Number of wires:                 45
   Number of wire bits:            136
   Number of public wires:          17
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $and                            6
     $eq                             2
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w7_d2_S_shiftReg      1

=== td_fused_top_fifo_w7_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             32
   Number of public wires:           7
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_fifo_w7_d8_S ===

   Number of wires:                 46
   Number of wire bits:            149
   Number of public wires:          17
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            1
     $and                            6
     $eq                             3
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w7_d8_S_shiftReg      1

=== td_fused_top_fifo_w7_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             83
   Number of public wires:          13
   Number of public wire bits:      75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                           8
     $eq                             7
     $logic_not                      1
     $pmux                           1

=== td_fused_top_start_for_tdf5_readFilters41_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $and                            6
     $eq                             2
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_start_for_tdf5_readFilters41_U0_shiftReg      1

=== td_fused_top_start_for_tdf5_readFilters41_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_tdf5_110 ===

   Number of wires:                180
   Number of wire bits:           2414
   Number of public wires:         154
   Number of public wire bits:    2292
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                            2
     $and                           11
     $eq                             2
     $logic_not                      1
     $mux                            8
     $not                            3
     $or                             1
     $reduce_bool                    2
     $sdffe                          2
     td_fused_top_dataflow_in_loop_TOP_LOOP48139      1

=== td_fused_top_tdf5_accum_1 ===

   Number of wires:                329
   Number of wire bits:           2782
   Number of public wires:         182
   Number of public wire bits:    1963
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                238
     $add                            2
     $and                           48
     $dffe                          37
     $eq                            24
     $logic_not                      1
     $lt                             1
     $mux                           86
     $not                           12
     $or                            13
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      3
     $pmux                           1
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           2
     $sdffe                          4

=== td_fused_top_tdf5_accum_2 ===

   Number of wires:                114
   Number of wire bits:            471
   Number of public wires:          83
   Number of public wire bits:     434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            1
     $and                           11
     $dff                           16
     $dffe                           7
     $eq                             4
     $mux                           13
     $not                            9
     $or                             3
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux                           1
     $reduce_or                      2
     $sdff                          13
     $sdffe                          1

=== td_fused_top_tdf5_accum_3 ===

   Number of wires:                 50
   Number of wire bits:            254
   Number of public wires:          30
   Number of public wire bits:     214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add                            1
     $and                            3
     $dffe                           2
     $eq                            12
     $mux                            8
     $not                            2
     $or                             1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux                           1
     $reduce_or                      1
     $sdff                           3
     $sdffe                          2

=== td_fused_top_tdf5_accum_3_1 ===

   Number of wires:                 50
   Number of wire bits:            254
   Number of public wires:          30
   Number of public wire bits:     214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add                            1
     $and                            3
     $dffe                           2
     $eq                            12
     $mux                            8
     $not                            2
     $or                             1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux                           1
     $reduce_or                      1
     $sdff                           3
     $sdffe                          2

=== td_fused_top_tdf5_accum_3_2 ===

   Number of wires:                 50
   Number of wire bits:            254
   Number of public wires:          30
   Number of public wire bits:     214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add                            1
     $and                            3
     $dffe                           2
     $eq                            12
     $mux                            8
     $not                            2
     $or                             1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux                           1
     $reduce_or                      1
     $sdff                           3
     $sdffe                          2

=== td_fused_top_tdf5_accum_3_3 ===

   Number of wires:                 50
   Number of wire bits:            254
   Number of public wires:          30
   Number of public wire bits:     214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add                            1
     $and                            3
     $dffe                           2
     $eq                            12
     $mux                            8
     $not                            2
     $or                             1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux                           1
     $reduce_or                      1
     $sdff                           3
     $sdffe                          2

=== td_fused_top_tdf5_adjust ===

   Number of wires:                219
   Number of wire bits:           1120
   Number of public wires:         178
   Number of public wire bits:    1071
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                161
     $add                            1
     $and                            9
     $dff                           59
     $dffe                          17
     $eq                             6
     $logic_not                      1
     $mux                           17
     $not                           11
     $or                             3
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      1
     $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      1
     $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux                           1
     $reduce_and                     4
     $reduce_bool                    1
     $reduce_or                      2
     $sdff                          24
     $sdffe                          1

=== td_fused_top_tdf5_dot_product ===

   Number of wires:                255
   Number of wire bits:           1465
   Number of public wires:         210
   Number of public wire bits:    1381
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                158
     $add                            8
     $and                           12
     $dff                           24
     $dffe                          34
     $eq                             5
     $mux                           33
     $not                           11
     $or                             4
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      8
     $pmux                           1
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                          10
     $sdffe                          1
     $sub                            3

=== td_fused_top_tdf5_get_next_ijk ===

   Number of wires:                111
   Number of wire bits:            379
   Number of public wires:          72
   Number of public wire bits:     340
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            9
     $and                           14
     $eq                             7
     $logic_not                      1
     $mux                           15
     $not                           14
     $or                             9
     $reduce_bool                    1
     $reduce_or                      3
     $sdff                           1
     $sdffce                         7
     $sdffe                          1

=== td_fused_top_tdf5_poolOutputs ===

   Number of wires:                109
   Number of wire bits:            439
   Number of public wires:          70
   Number of public wire bits:     388
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $and                            9
     $dffe                           8
     $eq                             4
     $mux                           11
     $not                           11
     $or                            10
     $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1      4
     $pmux                           1
     $reduce_and                     4
     $reduce_bool                    1
     $reduce_or                      1
     $sdff                           2
     $sdffe                          1
     td_fused_top_tdf5_writeOutputs_aligned      1

=== td_fused_top_tdf5_readFilters41 ===

   Number of wires:                195
   Number of wire bits:           1557
   Number of public wires:         147
   Number of public wire bits:    1470
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $add                            8
     $and                           13
     $dff                            3
     $dffe                          18
     $eq                             5
     $mux                           31
     $not                           12
     $or                             4
     $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1      4
     $pmux                           1
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           5
     $sdffe                          1
     $sub                            3

=== td_fused_top_tdf5_readInputs42 ===

   Number of wires:                291
   Number of wire bits:           2634
   Number of public wires:         230
   Number of public wire bits:    2534
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                214
     $add                           21
     $and                           20
     $dff                            9
     $dffe                          40
     $eq                             5
     $gt                             7
     $mux                           60
     $not                           14
     $or                            12
     $pmux                           1
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          1
     $shr                            4
     $sub                            8
     $xor                            2

=== td_fused_top_tdf5_writeOutputs_aligned ===

   Number of wires:                 42
   Number of wire bits:            417
   Number of public wires:          35
   Number of public wire bits:     409
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $add                            2
     $and                            2
     $dffe                           1
     $eq                             2
     $mux                            4
     $not                            1
     $or                             1
     $pmux                           1
     $sdff                           1
     $sub                            1

=== design hierarchy ===

   td_fused_top_tdf5_110             1
     td_fused_top_dataflow_in_loop_TOP_LOOP48139      1
       $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0      4
         td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore      1
           td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore_ram      1
       $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0     10
         td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore      1
           td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore_ram      1
       $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0      8
         td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore      2
           td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore_ram      1
       $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0      4
         td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore      2
           td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore_ram      1
       td_fused_top_Block_entry_proc_proc520      1
       td_fused_top_Block_entry_proc_proc521      1
       td_fused_top_Block_entry_proc_proc522      1
       td_fused_top_Block_entry_proc_proc523      1
       td_fused_top_fifo_w10_d9_S      1
         td_fused_top_fifo_w10_d9_S_shiftReg      1
       td_fused_top_fifo_w16_d2_S_x2     14
         td_fused_top_fifo_w16_d2_S_x2_shiftReg      1
       td_fused_top_fifo_w1_d9_S_x      2
         td_fused_top_fifo_w1_d9_S_x_shiftReg      1
       td_fused_top_fifo_w5_d2_S_x0      1
         td_fused_top_fifo_w5_d2_S_x0_shiftReg      1
       td_fused_top_fifo_w5_d9_S_x      1
         td_fused_top_fifo_w5_d9_S_x_shiftReg      1
       td_fused_top_fifo_w7_d2_S      1
         td_fused_top_fifo_w7_d2_S_shiftReg      1
       td_fused_top_fifo_w7_d8_S      1
         td_fused_top_fifo_w7_d8_S_shiftReg      1
       td_fused_top_start_for_tdf5_readFilters41_U0      1
         td_fused_top_start_for_tdf5_readFilters41_U0_shiftReg      1
       td_fused_top_tdf5_accum_1      4
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      3
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf5_accum_2      4
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf5_accum_3      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf5_accum_3_1      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf5_accum_3_2      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf5_accum_3_3      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf5_adjust      1
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      1
           td_fused_top_ap_hmul_3_max_dsp_16      1
             FPMult_16               1
               FPMult_ExecuteModule      1
               FPMult_NormalizeModule      1
               FPMult_PrepModule      1
               FPMult_RoundModule      1
         $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
         $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf5_dot_product      1
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      8
           td_fused_top_ap_hmul_3_max_dsp_16      1
             FPMult_16               1
               FPMult_ExecuteModule      1
               FPMult_NormalizeModule      1
               FPMult_PrepModule      1
               FPMult_RoundModule      1
       td_fused_top_tdf5_get_next_ijk      1
       td_fused_top_tdf5_poolOutputs      1
         $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1      4
           td_fused_top_ap_hcmp_0_no_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
         td_fused_top_tdf5_writeOutputs_aligned      1
       td_fused_top_tdf5_readFilters41      1
         $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1      4
       td_fused_top_tdf5_readInputs42      1

   Number of wires:              16786
   Number of wire bits:         116369
   Number of public wires:       11160
   Number of public wire bits:   91934
   Number of memories:              38
   Number of memory bits:        44544
   Number of processes:              0
   Number of cells:              10015
     $add                          393
     $and                         1167
     $dff                          229
     $dffe                         623
     $eq                           642
     $gt                             7
     $logic_and                    274
     $logic_not                    456
     $logic_or                      26
     $lt                            30
     $memrd                         76
     $memwr_v2                      60
     $mul                            9
     $mux                         2672
     $ne                            22
     $not                          472
     $or                           560
     $pmux                         824
     $reduce_and                   148
     $reduce_bool                  117
     $reduce_or                    490
     $sdff                         179
     $sdffce                         7
     $sdffe                        280
     $shr                            4
     $sub                          133
     $xor                          115

