/*
 * Copyright (c) 2021 Tokita, Hiroshi <tokita.hiroshi@gmail.com>
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <dt-bindings/timer/riscv-machine-timer.h>

/ {
	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu: cpu@0 {
			clock-frequency = <108000000>;
			mcause-exception-mask = <0x7ff>;
			compatible = "nuclei,bumblebee", "riscv";
			device_type = "cpu";
			reg = <0>;
		};
	};

	sram0: memory@20000000 {
		compatible = "mmio-sram";
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "gd,gd32vf103-soc", "simple-bus";
		ranges;

		mtimer: machine-timer@d1000000 {
			compatible = "riscv,machine-timer";
			reg = <0xd1000000 0x1
			       0xd1000008 0x1>;
			clk-divider = <RISCV_MACHINE_TIMER_DIVIDER_4>;
		};

		eclic: interrupt-controller@d2000000 {
			#interrupt-cells = <2>;
			compatible = "nuclei,eclic";
			interrupt-controller;
			reg =  <0xd2000000 0x0001
				0xd2000004 0x0004
				0xd200000b 0x0001
				0xd2001000 0x1000>;
			label = "NUCLEI_ECLIC";
		};

		fmc: flash-controller@40022000 {
			compatible = "gd,gd32-flash-controller";
			label = "FMC";
			reg = <0x40022000 0x400>;
			#address-cells = <1>;
			#size-cells = <1>;

			flash0: flash@8000000 {
				compatible = "soc-nv-flash";
				label = "FLASH0";
				write-block-size = <2>;
			};
		};

		usart0: serial@40013800 {
			compatible = "gd,gd32-usart";
			reg = <0x40013800 0x400>;
			interrupts = <56 0>;
			interrupt-parent = <&eclic>;
			rcu-periph-clock = <0x60e>;
			status = "disabled";
			label = "UART_0";
		};

		usart1: serial@40004400 {
			compatible = "gd,gd32-usart";
			reg = <0x40004400 0x400>;
			interrupts = <57 0>;
			interrupt-parent = <&eclic>;
			rcu-periph-clock = <0x711>;
			status = "disabled";
			label = "UART_1";
		};

		usart2: serial@40004800 {
			compatible = "gd,gd32-usart";
			reg = <0x40004800 0x400>;
			interrupts = <58 0>;
			interrupt-parent = <&eclic>;
			rcu-periph-clock = <0x712>;
			status = "disabled";
			label = "UART_2";
		};

		afio: afio@40010000 {
			compatible = "gd,gd32-afio";
			reg = <0x40010000 0x400>;
			rcu-periph-clock = <0x600>;
			status = "okay";
			label = "AFIO";
		};

		pinctrl: pin-controller@40010800 {
			compatible = "gd,gd32-pinctrl-afio";
			reg = <0x40010800 0x1c00>;
			#address-cells = <1>;
			#size-cells = <1>;
			status = "okay";
			label = "PINCTRL";

			gpioa: gpio@40010800 {
				compatible = "gd,gd32-gpio";
				reg = <0x40010800 0x400>;
				gpio-controller;
				#gpio-cells = <2>;
				rcu-periph-clock = <0x602>;
				status = "disabled";
				label = "GPIOA";
			};

			gpiob: gpio@40010c00 {
				compatible = "gd,gd32-gpio";
				reg = <0x40010c00 0x400>;
				gpio-controller;
				#gpio-cells = <2>;
				rcu-periph-clock = <0x603>;
				status = "disabled";
				label = "GPIOB";
			};

			gpioc: gpio@40011000 {
				compatible = "gd,gd32-gpio";
				reg = <0x40011000 0x400>;
				gpio-controller;
				#gpio-cells = <2>;
				rcu-periph-clock = <0x604>;
				status = "disabled";
				label = "GPIOC";
			};

			gpiod: gpio@40011400 {
				compatible = "gd,gd32-gpio";
				reg = <0x40011400 0x400>;
				gpio-controller;
				#gpio-cells = <2>;
				rcu-periph-clock = <0x605>;
				status = "disabled";
				label = "GPIOD";
			};

			gpioe: gpio@40011800 {
				compatible = "gd,gd32-gpio";
				reg = <0x40011800 0x400>;
				gpio-controller;
				#gpio-cells = <2>;
				rcu-periph-clock = <0x606>;
				status = "disabled";
				label = "GPIOE";
			};
		};
	};
};
