Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb  3 12:07:33 2020
| Host         : ECEB-4022-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_example_timing_summary_routed.rpt -pb lab3_example_timing_summary_routed.pb -rpx lab3_example_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_example
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.064        0.000                      0                   65        0.261        0.000                      0                   65        2.000        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.064        0.000                      0                   65        0.261        0.000                      0                   65        2.000        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.828ns (24.043%)  route 2.616ns (75.957%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 10.019 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y171         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.857     6.632    clkdiv_reg_n_0_[15]
    SLICE_X0Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.300     7.056    clkdiv[0]_i_9_n_0
    SLICE_X0Y170         LUT5 (Prop_lut5_I4_O)        0.124     7.180 f  clkdiv[0]_i_4/O
                         net (fo=3, routed)           0.778     7.957    clkdiv[0]_i_4_n_0
    SLICE_X0Y170         LUT4 (Prop_lut4_I1_O)        0.124     8.081 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.682     8.763    slow_clk
    SLICE_X1Y174         FDRE                                         r  clkdiv_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.750    10.019    clk_BUFG
    SLICE_X1Y174         FDRE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.272    10.291    
                         clock uncertainty           -0.035    10.256    
    SLICE_X1Y174         FDRE (Setup_fdre_C_R)       -0.429     9.827    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.828ns (24.043%)  route 2.616ns (75.957%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 10.019 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y171         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.857     6.632    clkdiv_reg_n_0_[15]
    SLICE_X0Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.300     7.056    clkdiv[0]_i_9_n_0
    SLICE_X0Y170         LUT5 (Prop_lut5_I4_O)        0.124     7.180 f  clkdiv[0]_i_4/O
                         net (fo=3, routed)           0.778     7.957    clkdiv[0]_i_4_n_0
    SLICE_X0Y170         LUT4 (Prop_lut4_I1_O)        0.124     8.081 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.682     8.763    slow_clk
    SLICE_X1Y174         FDRE                                         r  clkdiv_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.750    10.019    clk_BUFG
    SLICE_X1Y174         FDRE                                         r  clkdiv_reg[26]/C
                         clock pessimism              0.272    10.291    
                         clock uncertainty           -0.035    10.256    
    SLICE_X1Y174         FDRE (Setup_fdre_C_R)       -0.429     9.827    clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.828ns (24.043%)  route 2.616ns (75.957%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 10.019 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y171         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.857     6.632    clkdiv_reg_n_0_[15]
    SLICE_X0Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.300     7.056    clkdiv[0]_i_9_n_0
    SLICE_X0Y170         LUT5 (Prop_lut5_I4_O)        0.124     7.180 f  clkdiv[0]_i_4/O
                         net (fo=3, routed)           0.778     7.957    clkdiv[0]_i_4_n_0
    SLICE_X0Y170         LUT4 (Prop_lut4_I1_O)        0.124     8.081 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.682     8.763    slow_clk
    SLICE_X1Y174         FDRE                                         r  clkdiv_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.750    10.019    clk_BUFG
    SLICE_X1Y174         FDRE                                         r  clkdiv_reg[27]/C
                         clock pessimism              0.272    10.291    
                         clock uncertainty           -0.035    10.256    
    SLICE_X1Y174         FDRE (Setup_fdre_C_R)       -0.429     9.827    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.828ns (24.043%)  route 2.616ns (75.957%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 10.019 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y171         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.857     6.632    clkdiv_reg_n_0_[15]
    SLICE_X0Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.300     7.056    clkdiv[0]_i_9_n_0
    SLICE_X0Y170         LUT5 (Prop_lut5_I4_O)        0.124     7.180 f  clkdiv[0]_i_4/O
                         net (fo=3, routed)           0.778     7.957    clkdiv[0]_i_4_n_0
    SLICE_X0Y170         LUT4 (Prop_lut4_I1_O)        0.124     8.081 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.682     8.763    slow_clk
    SLICE_X1Y174         FDRE                                         r  clkdiv_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.750    10.019    clk_BUFG
    SLICE_X1Y174         FDRE                                         r  clkdiv_reg[28]/C
                         clock pessimism              0.272    10.291    
                         clock uncertainty           -0.035    10.256    
    SLICE_X1Y174         FDRE (Setup_fdre_C_R)       -0.429     9.827    clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.828ns (24.435%)  route 2.561ns (75.565%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 10.019 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y171         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.857     6.632    clkdiv_reg_n_0_[15]
    SLICE_X0Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.300     7.056    clkdiv[0]_i_9_n_0
    SLICE_X0Y170         LUT5 (Prop_lut5_I4_O)        0.124     7.180 f  clkdiv[0]_i_4/O
                         net (fo=3, routed)           0.778     7.957    clkdiv[0]_i_4_n_0
    SLICE_X0Y170         LUT4 (Prop_lut4_I1_O)        0.124     8.081 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.626     8.708    slow_clk
    SLICE_X1Y175         FDRE                                         r  clkdiv_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.750    10.019    clk_BUFG
    SLICE_X1Y175         FDRE                                         r  clkdiv_reg[29]/C
                         clock pessimism              0.256    10.275    
                         clock uncertainty           -0.035    10.240    
    SLICE_X1Y175         FDRE (Setup_fdre_C_R)       -0.429     9.811    clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                          9.811    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.828ns (24.435%)  route 2.561ns (75.565%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 10.019 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y171         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.857     6.632    clkdiv_reg_n_0_[15]
    SLICE_X0Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.300     7.056    clkdiv[0]_i_9_n_0
    SLICE_X0Y170         LUT5 (Prop_lut5_I4_O)        0.124     7.180 f  clkdiv[0]_i_4/O
                         net (fo=3, routed)           0.778     7.957    clkdiv[0]_i_4_n_0
    SLICE_X0Y170         LUT4 (Prop_lut4_I1_O)        0.124     8.081 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.626     8.708    slow_clk
    SLICE_X1Y175         FDRE                                         r  clkdiv_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.750    10.019    clk_BUFG
    SLICE_X1Y175         FDRE                                         r  clkdiv_reg[30]/C
                         clock pessimism              0.256    10.275    
                         clock uncertainty           -0.035    10.240    
    SLICE_X1Y175         FDRE (Setup_fdre_C_R)       -0.429     9.811    clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                          9.811    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.828ns (24.435%)  route 2.561ns (75.565%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 10.019 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y171         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.857     6.632    clkdiv_reg_n_0_[15]
    SLICE_X0Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.300     7.056    clkdiv[0]_i_9_n_0
    SLICE_X0Y170         LUT5 (Prop_lut5_I4_O)        0.124     7.180 f  clkdiv[0]_i_4/O
                         net (fo=3, routed)           0.778     7.957    clkdiv[0]_i_4_n_0
    SLICE_X0Y170         LUT4 (Prop_lut4_I1_O)        0.124     8.081 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.626     8.708    slow_clk
    SLICE_X1Y175         FDRE                                         r  clkdiv_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.750    10.019    clk_BUFG
    SLICE_X1Y175         FDRE                                         r  clkdiv_reg[31]/C
                         clock pessimism              0.256    10.275    
                         clock uncertainty           -0.035    10.240    
    SLICE_X1Y175         FDRE (Setup_fdre_C_R)       -0.429     9.811    clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                          9.811    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.828ns (24.420%)  route 2.563ns (75.580%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y171         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.857     6.632    clkdiv_reg_n_0_[15]
    SLICE_X0Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.300     7.056    clkdiv[0]_i_9_n_0
    SLICE_X0Y170         LUT5 (Prop_lut5_I4_O)        0.124     7.180 f  clkdiv[0]_i_4/O
                         net (fo=3, routed)           0.778     7.957    clkdiv[0]_i_4_n_0
    SLICE_X0Y170         LUT4 (Prop_lut4_I1_O)        0.124     8.081 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.629     8.710    slow_clk
    SLICE_X1Y170         FDRE                                         r  clkdiv_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y170         FDRE                                         r  clkdiv_reg[10]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y170         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.828ns (24.420%)  route 2.563ns (75.580%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y171         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.857     6.632    clkdiv_reg_n_0_[15]
    SLICE_X0Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.300     7.056    clkdiv[0]_i_9_n_0
    SLICE_X0Y170         LUT5 (Prop_lut5_I4_O)        0.124     7.180 f  clkdiv[0]_i_4/O
                         net (fo=3, routed)           0.778     7.957    clkdiv[0]_i_4_n_0
    SLICE_X0Y170         LUT4 (Prop_lut4_I1_O)        0.124     8.081 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.629     8.710    slow_clk
    SLICE_X1Y170         FDRE                                         r  clkdiv_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y170         FDRE                                         r  clkdiv_reg[11]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y170         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.828ns (24.420%)  route 2.563ns (75.580%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.881     5.319    clk_BUFG
    SLICE_X1Y171         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.857     6.632    clkdiv_reg_n_0_[15]
    SLICE_X0Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  clkdiv[0]_i_9/O
                         net (fo=1, routed)           0.300     7.056    clkdiv[0]_i_9_n_0
    SLICE_X0Y170         LUT5 (Prop_lut5_I4_O)        0.124     7.180 f  clkdiv[0]_i_4/O
                         net (fo=3, routed)           0.778     7.957    clkdiv[0]_i_4_n_0
    SLICE_X0Y170         LUT4 (Prop_lut4_I1_O)        0.124     8.081 r  clkdiv[31]_i_1/O
                         net (fo=31, routed)          0.629     8.710    slow_clk
    SLICE_X1Y170         FDRE                                         r  clkdiv_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=34, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y170         FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y170         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  1.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.672     1.936    clk_BUFG
    SLICE_X1Y171         FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.141     2.077 r  clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.117     2.195    clkdiv_reg_n_0_[16]
    SLICE_X1Y171         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.303 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.303    data0[16]
    SLICE_X1Y171         FDRE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.947     2.312    clk_BUFG
    SLICE_X1Y171         FDRE                                         r  clkdiv_reg[16]/C
                         clock pessimism             -0.376     1.936    
    SLICE_X1Y171         FDRE (Hold_fdre_C_D)         0.105     2.041    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkdiv_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.669     1.933    clk_BUFG
    SLICE_X1Y174         FDRE                                         r  clkdiv_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y174         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  clkdiv_reg[28]/Q
                         net (fo=2, routed)           0.117     2.192    clkdiv_reg_n_0_[28]
    SLICE_X1Y174         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.300 r  clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.300    data0[28]
    SLICE_X1Y174         FDRE                                         r  clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.943     2.308    clk_BUFG
    SLICE_X1Y174         FDRE                                         r  clkdiv_reg[28]/C
                         clock pessimism             -0.375     1.933    
    SLICE_X1Y174         FDRE (Hold_fdre_C_D)         0.105     2.038    clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.672     1.936    clk_BUFG
    SLICE_X1Y172         FDRE                                         r  clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_fdre_C_Q)         0.141     2.077 r  clkdiv_reg[20]/Q
                         net (fo=2, routed)           0.119     2.197    clkdiv_reg_n_0_[20]
    SLICE_X1Y172         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.305 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.305    data0[20]
    SLICE_X1Y172         FDRE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.946     2.311    clk_BUFG
    SLICE_X1Y172         FDRE                                         r  clkdiv_reg[20]/C
                         clock pessimism             -0.375     1.936    
    SLICE_X1Y172         FDRE (Hold_fdre_C_D)         0.105     2.041    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.674     1.938    clk_BUFG
    SLICE_X1Y169         FDRE                                         r  clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.141     2.079 r  clkdiv_reg[8]/Q
                         net (fo=2, routed)           0.119     2.199    clkdiv_reg_n_0_[8]
    SLICE_X1Y169         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.307 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.307    data0[8]
    SLICE_X1Y169         FDRE                                         r  clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.949     2.314    clk_BUFG
    SLICE_X1Y169         FDRE                                         r  clkdiv_reg[8]/C
                         clock pessimism             -0.376     1.938    
    SLICE_X1Y169         FDRE (Hold_fdre_C_D)         0.105     2.043    clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.673     1.937    clk_BUFG
    SLICE_X1Y170         FDRE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y170         FDRE (Prop_fdre_C_Q)         0.141     2.078 r  clkdiv_reg[12]/Q
                         net (fo=2, routed)           0.119     2.198    clkdiv_reg_n_0_[12]
    SLICE_X1Y170         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.306 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.306    data0[12]
    SLICE_X1Y170         FDRE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.948     2.313    clk_BUFG
    SLICE_X1Y170         FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.376     1.937    
    SLICE_X1Y170         FDRE (Hold_fdre_C_D)         0.105     2.042    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.670     1.934    clk_BUFG
    SLICE_X1Y173         FDRE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.141     2.075 r  clkdiv_reg[24]/Q
                         net (fo=2, routed)           0.120     2.196    clkdiv_reg_n_0_[24]
    SLICE_X1Y173         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.304 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.304    data0[24]
    SLICE_X1Y173         FDRE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.944     2.309    clk_BUFG
    SLICE_X1Y173         FDRE                                         r  clkdiv_reg[24]/C
                         clock pessimism             -0.375     1.934    
    SLICE_X1Y173         FDRE (Hold_fdre_C_D)         0.105     2.039    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.675     1.939    clk_BUFG
    SLICE_X1Y168         FDRE                                         r  clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.141     2.080 r  clkdiv_reg[4]/Q
                         net (fo=2, routed)           0.120     2.201    clkdiv_reg_n_0_[4]
    SLICE_X1Y168         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.309 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.309    data0[4]
    SLICE_X1Y168         FDRE                                         r  clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.950     2.315    clk_BUFG
    SLICE_X1Y168         FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism             -0.376     1.939    
    SLICE_X1Y168         FDRE (Hold_fdre_C_D)         0.105     2.044    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.674     1.938    clk_BUFG
    SLICE_X1Y169         FDRE                                         r  clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.141     2.079 r  clkdiv_reg[5]/Q
                         net (fo=2, routed)           0.114     2.193    clkdiv_reg_n_0_[5]
    SLICE_X1Y169         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.308 r  clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.308    data0[5]
    SLICE_X1Y169         FDRE                                         r  clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.949     2.314    clk_BUFG
    SLICE_X1Y169         FDRE                                         r  clkdiv_reg[5]/C
                         clock pessimism             -0.376     1.938    
    SLICE_X1Y169         FDRE (Hold_fdre_C_D)         0.105     2.043    clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.672     1.936    clk_BUFG
    SLICE_X1Y172         FDRE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_fdre_C_Q)         0.141     2.077 r  clkdiv_reg[19]/Q
                         net (fo=2, routed)           0.120     2.198    clkdiv_reg_n_0_[19]
    SLICE_X1Y172         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.309 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.309    data0[19]
    SLICE_X1Y172         FDRE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.946     2.311    clk_BUFG
    SLICE_X1Y172         FDRE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.375     1.936    
    SLICE_X1Y172         FDRE (Hold_fdre_C_D)         0.105     2.041    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.669     1.933    clk_BUFG
    SLICE_X1Y174         FDRE                                         r  clkdiv_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y174         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  clkdiv_reg[27]/Q
                         net (fo=2, routed)           0.120     2.195    clkdiv_reg_n_0_[27]
    SLICE_X1Y174         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.306 r  clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.306    data0[27]
    SLICE_X1Y174         FDRE                                         r  clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=34, routed)          0.943     2.308    clk_BUFG
    SLICE_X1Y174         FDRE                                         r  clkdiv_reg[27]/C
                         clock pessimism             -0.375     1.933    
    SLICE_X1Y174         FDRE (Hold_fdre_C_D)         0.105     2.038    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y170   clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y170   clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y170   clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y170   clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y171   clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y171   clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y171   clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y171   clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y172   clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y170   clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y170   clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y170   clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y170   clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y171   clkdiv_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y171   clkdiv_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y171   clkdiv_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y171   clkdiv_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y168   clkdiv_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y168   clkdiv_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y172   clkdiv_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y172   clkdiv_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y172   clkdiv_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y172   clkdiv_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y173   clkdiv_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y173   clkdiv_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y173   clkdiv_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y173   clkdiv_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y170   clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y170   clkdiv_reg[0]/C



