

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Sun Sep 15 02:59:36 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.691 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        2|        2|         1|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.69>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%max_val = alloca i32 1"   --->   Operation 4 'alloca' 'max_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 5 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%conv_i_i_le12_lcssa19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_le12_lcssa19"   --->   Operation 6 'read' 'conv_i_i_le12_lcssa19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv_i_i_le10_lcssa17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_le10_lcssa17"   --->   Operation 7 'read' 'conv_i_i_le10_lcssa17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_0_0114_i1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_0114_i1"   --->   Operation 8 'read' 'p_0_0_0114_i1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 1, i2 %i_3"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 %p_0_0_0114_i1_read, i16 %max_val"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i2 %i_3" [nn.cpp:21->nn.cpp:103]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%icmp_ln21 = icmp_eq  i2 %i, i2 3" [nn.cpp:21->nn.cpp:103]   --->   Operation 13 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.body.i.split, void %VITIS_LOOP_26_2.i.exitStub" [nn.cpp:21->nn.cpp:103]   --->   Operation 14 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%max_val_load_1 = load i16 %max_val" [nn.cpp:23->nn.cpp:103]   --->   Operation 15 'load' 'max_val_load_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [nn.cpp:22->nn.cpp:103]   --->   Operation 16 'specpipeline' 'specpipeline_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [nn.cpp:18->nn.cpp:103]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [nn.cpp:21->nn.cpp:103]   --->   Operation 18 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.64ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 0, i16 %conv_i_i_le10_lcssa17_read, i16 %conv_i_i_le12_lcssa19_read, i2 %i" [nn.cpp:23->nn.cpp:103]   --->   Operation 19 'mux' 'tmp' <Predicate = (!icmp_ln21)> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.14ns)   --->   "%icmp_ln23 = icmp_sgt  i16 %tmp, i16 %max_val_load_1" [nn.cpp:23->nn.cpp:103]   --->   Operation 20 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln21)> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%max_val_1 = select i1 %icmp_ln23, i16 %tmp, i16 %max_val_load_1" [nn.cpp:23->nn.cpp:103]   --->   Operation 21 'select' 'max_val_1' <Predicate = (!icmp_ln21)> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%add_ln21 = add i2 %i, i2 1" [nn.cpp:21->nn.cpp:103]   --->   Operation 22 'add' 'add_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln21 = store i2 %add_ln21, i2 %i_3" [nn.cpp:21->nn.cpp:103]   --->   Operation 23 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.61>
ST_1 : Operation 24 [1/1] (1.61ns)   --->   "%store_ln21 = store i16 %max_val_1, i16 %max_val" [nn.cpp:21->nn.cpp:103]   --->   Operation 24 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.61>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body.i" [nn.cpp:21->nn.cpp:103]   --->   Operation 25 'br' 'br_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%max_val_load = load i16 %max_val"   --->   Operation 26 'load' 'max_val_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %max_val_out, i16 %max_val_load"   --->   Operation 27 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.691ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0.000 ns)
	'load' operation ('i', nn.cpp:21->nn.cpp:103) on local variable 'i' [14]  (0.000 ns)
	'mux' operation ('tmp', nn.cpp:23->nn.cpp:103) [22]  (1.642 ns)
	'icmp' operation ('icmp_ln23', nn.cpp:23->nn.cpp:103) [23]  (2.146 ns)
	'select' operation ('max_val', nn.cpp:23->nn.cpp:103) [24]  (1.293 ns)
	'store' operation ('store_ln21', nn.cpp:21->nn.cpp:103) of variable 'max_val', nn.cpp:23->nn.cpp:103 on local variable 'max_val' [27]  (1.610 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
