Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
| Date         : Sun Apr 17 15:54:17 2022
| Host         : grunt-VirtualBox running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (546)
6. checking no_output_delay (260)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (546)
--------------------------------
 There are 546 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (260)
---------------------------------
 There are 260 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.817        0.000                      0                 2659        0.098        0.000                      0                 2659        3.750        0.000                       0                  1494  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.817        0.000                      0                 2659        0.098        0.000                      0                 2659        3.750        0.000                       0                  1494  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 2.578ns (28.244%)  route 6.550ns (71.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.973     0.973    design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ap_clk
    RAMB18_X2Y5          RAMB18E1                                     r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/DOADO[0]
                         net (fo=56, routed)          6.550     9.977    design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/DOADO[0]
    SLICE_X44Y30         LUT5 (Prop_lut5_I2_O)        0.124    10.101 r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/p_Val2_1_reg_435[104]_i_1/O
                         net (fo=1, routed)           0.000    10.101    design_1_i/aes_encrypt_0/inst/statemt_U_n_250
    SLICE_X44Y30         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.924    10.924    design_1_i/aes_encrypt_0/inst/ap_clk
    SLICE_X44Y30         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[104]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y30         FDRE (Setup_fdre_C_D)        0.029    10.918    design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[104]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/ap_CS_fsm_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.384ns  (logic 1.656ns (19.752%)  route 6.728ns (80.248%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.973     0.973    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/ap_clk
    SLICE_X29Y3          FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/ap_CS_fsm_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/ap_CS_fsm_reg[20]/Q
                         net (fo=31, routed)          1.330     2.759    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/Q[7]
    SLICE_X44Y2          LUT3 (Prop_lut3_I2_O)        0.150     2.909 f  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_337/O
                         net (fo=11, routed)          0.823     3.732    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_337_n_8
    SLICE_X44Y7          LUT5 (Prop_lut5_I4_O)        0.326     4.058 r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_273/O
                         net (fo=7, routed)           0.788     4.846    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_273_n_8
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.970 r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_271/O
                         net (fo=9, routed)           0.830     5.800    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_271_n_8
    SLICE_X48Y3          LUT5 (Prop_lut5_I4_O)        0.150     5.950 r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_91/O
                         net (fo=1, routed)           0.810     6.760    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_91_n_8
    SLICE_X47Y3          LUT6 (Prop_lut6_I3_O)        0.326     7.086 f  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_25/O
                         net (fo=7, routed)           1.237     8.323    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_25_n_8
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.447 r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_5/O
                         net (fo=1, routed)           0.910     9.357    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_5_n_8
    RAMB18_X2Y3          RAMB18E1                                     r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.924    10.924    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/ap_clk
    RAMB18_X2Y3          RAMB18E1                                     r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.323    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 2.578ns (28.590%)  route 6.439ns (71.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.973     0.973    design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ap_clk
    RAMB18_X2Y5          RAMB18E1                                     r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/DOADO[0]
                         net (fo=56, routed)          6.439     9.866    design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/DOADO[0]
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.124     9.990 r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/p_Val2_1_reg_435[200]_i_1/O
                         net (fo=1, routed)           0.000     9.990    design_1_i/aes_encrypt_0/inst/statemt_U_n_154
    SLICE_X42Y29         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.924    10.924    design_1_i/aes_encrypt_0/inst/ap_clk
    SLICE_X42Y29         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[200]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.081    10.970    design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[200]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 2.578ns (29.128%)  route 6.273ns (70.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.973     0.973    design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ap_clk
    RAMB18_X2Y5          RAMB18E1                                     r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/DOADO[0]
                         net (fo=56, routed)          6.273     9.700    design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/DOADO[0]
    SLICE_X45Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.824 r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/p_Val2_1_reg_435[72]_i_1/O
                         net (fo=1, routed)           0.000     9.824    design_1_i/aes_encrypt_0/inst/statemt_U_n_282
    SLICE_X45Y29         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.924    10.924    design_1_i/aes_encrypt_0/inst/ap_clk
    SLICE_X45Y29         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[72]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X45Y29         FDRE (Setup_fdre_C_D)        0.031    10.920    design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[72]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/ap_CS_fsm_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 1.656ns (20.202%)  route 6.541ns (79.798%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.973     0.973    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/ap_clk
    SLICE_X29Y3          FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/ap_CS_fsm_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/ap_CS_fsm_reg[20]/Q
                         net (fo=31, routed)          1.330     2.759    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/Q[7]
    SLICE_X44Y2          LUT3 (Prop_lut3_I2_O)        0.150     2.909 f  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_337/O
                         net (fo=11, routed)          0.823     3.732    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_337_n_8
    SLICE_X44Y7          LUT5 (Prop_lut5_I4_O)        0.326     4.058 r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_273/O
                         net (fo=7, routed)           0.788     4.846    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_273_n_8
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.970 r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_271/O
                         net (fo=9, routed)           0.830     5.800    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_271_n_8
    SLICE_X48Y3          LUT5 (Prop_lut5_I4_O)        0.150     5.950 r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_91/O
                         net (fo=1, routed)           0.810     6.760    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_91_n_8
    SLICE_X47Y3          LUT6 (Prop_lut6_I3_O)        0.326     7.086 f  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_25/O
                         net (fo=7, routed)           1.018     8.104    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_25_n_8
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_8/O
                         net (fo=1, routed)           0.942     9.170    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_8_n_8
    RAMB18_X2Y3          RAMB18E1                                     r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.924    10.924    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/ap_clk
    RAMB18_X2Y3          RAMB18E1                                     r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.323    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.773ns  (logic 2.578ns (29.387%)  route 6.195ns (70.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.973     0.973    design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ap_clk
    RAMB18_X2Y5          RAMB18E1                                     r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/DOADO[0]
                         net (fo=56, routed)          6.195     9.622    design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/DOADO[0]
    SLICE_X44Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.746 r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/p_Val2_1_reg_435[8]_i_1/O
                         net (fo=1, routed)           0.000     9.746    design_1_i/aes_encrypt_0/inst/statemt_U_n_346
    SLICE_X44Y30         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.924    10.924    design_1_i/aes_encrypt_0/inst/ap_clk
    SLICE_X44Y30         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y30         FDRE (Setup_fdre_C_D)        0.031    10.920    design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[8]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 2.578ns (29.428%)  route 6.182ns (70.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.973     0.973    design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ap_clk
    RAMB18_X2Y5          RAMB18E1                                     r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/DOADO[0]
                         net (fo=56, routed)          6.182     9.609    design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/DOADO[0]
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124     9.733 r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/p_Val2_1_reg_435[144]_i_1/O
                         net (fo=1, routed)           0.000     9.733    design_1_i/aes_encrypt_0/inst/statemt_U_n_210
    SLICE_X47Y32         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.924    10.924    design_1_i/aes_encrypt_0/inst/ap_clk
    SLICE_X47Y32         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[144]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X47Y32         FDRE (Setup_fdre_C_D)        0.029    10.918    design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[144]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 2.578ns (29.426%)  route 6.183ns (70.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.973     0.973    design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ap_clk
    RAMB18_X2Y5          RAMB18E1                                     r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/DOADO[0]
                         net (fo=56, routed)          6.183     9.610    design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/DOADO[0]
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.124     9.734 r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/p_Val2_1_reg_435[80]_i_1/O
                         net (fo=1, routed)           0.000     9.734    design_1_i/aes_encrypt_0/inst/statemt_U_n_274
    SLICE_X49Y31         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.924    10.924    design_1_i/aes_encrypt_0/inst/ap_clk
    SLICE_X49Y31         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[80]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X49Y31         FDRE (Setup_fdre_C_D)        0.031    10.920    design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[80]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[168]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 2.702ns (30.951%)  route 6.028ns (69.049%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.973     0.973    design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ap_clk
    RAMB18_X2Y5          RAMB18E1                                     r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/DOADO[0]
                         net (fo=56, routed)          5.874     9.301    design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/DOADO[0]
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.425 r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/p_Val2_1_reg_435[168]_i_2/O
                         net (fo=1, routed)           0.154     9.579    design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/p_Val2_1_reg_435[168]_i_2_n_8
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.703 r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/p_Val2_1_reg_435[168]_i_1/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/aes_encrypt_0/inst/statemt_U_n_186
    SLICE_X43Y29         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.924    10.924    design_1_i/aes_encrypt_0/inst/ap_clk
    SLICE_X43Y29         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[168]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)        0.029    10.918    design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[168]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/ap_CS_fsm_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.078ns  (logic 1.656ns (20.500%)  route 6.422ns (79.500%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.973     0.973    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/ap_clk
    SLICE_X29Y3          FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/ap_CS_fsm_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/ap_CS_fsm_reg[20]/Q
                         net (fo=31, routed)          1.330     2.759    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/Q[7]
    SLICE_X44Y2          LUT3 (Prop_lut3_I2_O)        0.150     2.909 f  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_337/O
                         net (fo=11, routed)          0.823     3.732    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_337_n_8
    SLICE_X44Y7          LUT5 (Prop_lut5_I4_O)        0.326     4.058 r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_273/O
                         net (fo=7, routed)           0.788     4.846    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_273_n_8
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.124     4.970 r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_271/O
                         net (fo=9, routed)           0.830     5.800    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_271_n_8
    SLICE_X48Y3          LUT5 (Prop_lut5_I4_O)        0.150     5.950 r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_91/O
                         net (fo=1, routed)           0.810     6.760    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_91_n_8
    SLICE_X47Y3          LUT6 (Prop_lut6_I3_O)        0.326     7.086 f  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_25/O
                         net (fo=7, routed)           0.890     7.976    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_25_n_8
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.100 r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_7/O
                         net (fo=1, routed)           0.951     9.051    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg_i_7_n_8
    RAMB18_X2Y3          RAMB18E1                                     r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.924    10.924    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/ap_clk
    RAMB18_X2Y3          RAMB18E1                                     r  design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.323    design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  1.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/word_load_15_reg_1166_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/xor_ln184_2_reg_1186_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.410     0.410    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/ap_clk
    SLICE_X35Y24         FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/word_load_15_reg_1166_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/word_load_15_reg_1166_reg[3]/Q
                         net (fo=1, routed)           0.054     0.605    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/word_load_15_reg_1166[3]
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.650 r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/xor_ln184_2_reg_1186[3]_i_1/O
                         net (fo=1, routed)           0.000     0.650    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/xor_ln184_2_fu_906_p2[3]
    SLICE_X34Y24         FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/xor_ln184_2_reg_1186_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.432     0.432    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/ap_clk
    SLICE_X34Y24         FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/xor_ln184_2_reg_1186_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.121     0.553    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/xor_ln184_2_reg_1186_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/aes_encrypt_0/inst/lshr_ln708_2_reg_1777_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_3_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.410     0.410    design_1_i/aes_encrypt_0/inst/ap_clk
    SLICE_X37Y28         FDRE                                         r  design_1_i/aes_encrypt_0/inst/lshr_ln708_2_reg_1777_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  design_1_i/aes_encrypt_0/inst/lshr_ln708_2_reg_1777_reg[3]/Q
                         net (fo=1, routed)           0.100     0.651    design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_3_3/D
    SLICE_X38Y27         RAMS32                                       r  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.432     0.432    design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_3_3/WCLK
    SLICE_X38Y27         RAMS32                                       r  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_3_3/SP/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X38Y27         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     0.546    design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/aes_encrypt_0/inst/data256_V_reg_1673_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.410     0.410    design_1_i/aes_encrypt_0/inst/ap_clk
    SLICE_X47Y34         FDRE                                         r  design_1_i/aes_encrypt_0/inst/data256_V_reg_1673_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  design_1_i/aes_encrypt_0/inst/data256_V_reg_1673_reg[53]/Q
                         net (fo=2, routed)           0.064     0.615    design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/p_Val2_1_reg_435_reg[255][53]
    SLICE_X46Y34         LUT5 (Prop_lut5_I0_O)        0.045     0.660 r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/p_Val2_1_reg_435[53]_i_1/O
                         net (fo=1, routed)           0.000     0.660    design_1_i/aes_encrypt_0/inst/statemt_U_n_301
    SLICE_X46Y34         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.432     0.432    design_1_i/aes_encrypt_0/inst/ap_clk
    SLICE_X46Y34         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[53]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y34         FDRE (Hold_fdre_C_D)         0.121     0.553    design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/urem_7ns_4ns_3_11_1_U2/aes_encrypt_urem_7ns_4ns_3_11_1_div_U/aes_encrypt_urem_7ns_4ns_3_11_1_div_u_0/loop[1].divisor_tmp_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/udiv_7ns_4ns_5_11_1_U3/aes_encrypt_udiv_7ns_4ns_5_11_1_div_U/aes_encrypt_udiv_7ns_4ns_5_11_1_div_u_0/loop[2].remd_tmp_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.410     0.410    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/urem_7ns_4ns_3_11_1_U2/aes_encrypt_urem_7ns_4ns_3_11_1_div_U/aes_encrypt_urem_7ns_4ns_3_11_1_div_u_0/ap_clk
    SLICE_X31Y31         FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/urem_7ns_4ns_3_11_1_U2/aes_encrypt_urem_7ns_4ns_3_11_1_div_U/aes_encrypt_urem_7ns_4ns_3_11_1_div_u_0/loop[1].divisor_tmp_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/urem_7ns_4ns_3_11_1_U2/aes_encrypt_urem_7ns_4ns_3_11_1_div_U/aes_encrypt_urem_7ns_4ns_3_11_1_div_u_0/loop[1].divisor_tmp_reg[2][1]/Q
                         net (fo=6, routed)           0.065     0.616    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/urem_7ns_4ns_3_11_1_U2/aes_encrypt_urem_7ns_4ns_3_11_1_div_U/aes_encrypt_urem_7ns_4ns_3_11_1_div_u_0/loop[1].divisor_tmp_reg[2]_15[1]
    SLICE_X30Y31         LUT5 (Prop_lut5_I3_O)        0.045     0.661 r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/urem_7ns_4ns_3_11_1_U2/aes_encrypt_urem_7ns_4ns_3_11_1_div_U/aes_encrypt_urem_7ns_4ns_3_11_1_div_u_0/loop[2].remd_tmp[3][2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.661    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/udiv_7ns_4ns_5_11_1_U3/aes_encrypt_udiv_7ns_4ns_5_11_1_div_U/aes_encrypt_udiv_7ns_4ns_5_11_1_div_u_0/loop[2].remd_tmp_reg[3][2]_0
    SLICE_X30Y31         FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/udiv_7ns_4ns_5_11_1_U3/aes_encrypt_udiv_7ns_4ns_5_11_1_div_U/aes_encrypt_udiv_7ns_4ns_5_11_1_div_u_0/loop[2].remd_tmp_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.432     0.432    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/udiv_7ns_4ns_5_11_1_U3/aes_encrypt_udiv_7ns_4ns_5_11_1_div_U/aes_encrypt_udiv_7ns_4ns_5_11_1_div_u_0/ap_clk
    SLICE_X30Y31         FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/udiv_7ns_4ns_5_11_1_U3/aes_encrypt_udiv_7ns_4ns_5_11_1_div_U/aes_encrypt_udiv_7ns_4ns_5_11_1_div_u_0/loop[2].remd_tmp_reg[3][2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y31         FDRE (Hold_fdre_C_D)         0.121     0.553    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/udiv_7ns_4ns_5_11_1_U3/aes_encrypt_udiv_7ns_4ns_5_11_1_div_U/aes_encrypt_udiv_7ns_4ns_5_11_1_div_u_0/loop[2].remd_tmp_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/aes_encrypt_0/inst/data256_V_reg_1673_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.410     0.410    design_1_i/aes_encrypt_0/inst/ap_clk
    SLICE_X51Y32         FDRE                                         r  design_1_i/aes_encrypt_0/inst/data256_V_reg_1673_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  design_1_i/aes_encrypt_0/inst/data256_V_reg_1673_reg[17]/Q
                         net (fo=2, routed)           0.065     0.616    design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/p_Val2_1_reg_435_reg[255][17]
    SLICE_X50Y32         LUT5 (Prop_lut5_I0_O)        0.045     0.661 r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/p_Val2_1_reg_435[17]_i_1/O
                         net (fo=1, routed)           0.000     0.661    design_1_i/aes_encrypt_0/inst/statemt_U_n_337
    SLICE_X50Y32         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.432     0.432    design_1_i/aes_encrypt_0/inst/ap_clk
    SLICE_X50Y32         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.121     0.553    design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/aes_encrypt_0/inst/data256_V_reg_1673_reg[137]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.410     0.410    design_1_i/aes_encrypt_0/inst/ap_clk
    SLICE_X47Y29         FDRE                                         r  design_1_i/aes_encrypt_0/inst/data256_V_reg_1673_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  design_1_i/aes_encrypt_0/inst/data256_V_reg_1673_reg[137]/Q
                         net (fo=2, routed)           0.066     0.617    design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/p_Val2_1_reg_435_reg[255][137]
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.045     0.662 r  design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/p_Val2_1_reg_435[137]_i_1/O
                         net (fo=1, routed)           0.000     0.662    design_1_i/aes_encrypt_0/inst/statemt_U_n_217
    SLICE_X46Y29         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.432     0.432    design_1_i/aes_encrypt_0/inst/ap_clk
    SLICE_X46Y29         FDRE                                         r  design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[137]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y29         FDRE (Hold_fdre_C_D)         0.121     0.553    design_1_i/aes_encrypt_0/inst/p_Val2_1_reg_435_reg[137]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/word_load_15_reg_1166_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/xor_ln184_2_reg_1186_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.410     0.410    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/ap_clk
    SLICE_X35Y30         FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/word_load_15_reg_1166_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/word_load_15_reg_1166_reg[7]/Q
                         net (fo=1, routed)           0.080     0.631    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/word_load_15_reg_1166[7]
    SLICE_X34Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.676 r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/xor_ln184_2_reg_1186[7]_i_1/O
                         net (fo=1, routed)           0.000     0.676    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/xor_ln184_2_fu_906_p2[7]
    SLICE_X34Y30         FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/xor_ln184_2_reg_1186_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.432     0.432    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/ap_clk
    SLICE_X34Y30         FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/xor_ln184_2_reg_1186_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y30         FDRE (Hold_fdre_C_D)         0.121     0.553    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/xor_ln184_2_reg_1186_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/j_9_reg_457_pp1_iter1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/udiv_7ns_4ns_5_11_1_U3/aes_encrypt_udiv_7ns_4ns_5_11_1_div_U/aes_encrypt_udiv_7ns_4ns_5_11_1_div_u_0/loop[0].dividend_tmp_reg[1][6]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.410     0.410    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/ap_clk
    SLICE_X31Y26         FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/j_9_reg_457_pp1_iter1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/j_9_reg_457_pp1_iter1_reg_reg[5]/Q
                         net (fo=2, routed)           0.122     0.673    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/udiv_7ns_4ns_5_11_1_U3/aes_encrypt_udiv_7ns_4ns_5_11_1_div_U/aes_encrypt_udiv_7ns_4ns_5_11_1_div_u_0/Q[4]
    SLICE_X30Y27         SRL16E                                       r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/udiv_7ns_4ns_5_11_1_U3/aes_encrypt_udiv_7ns_4ns_5_11_1_div_U/aes_encrypt_udiv_7ns_4ns_5_11_1_div_u_0/loop[0].dividend_tmp_reg[1][6]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.432     0.432    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/udiv_7ns_4ns_5_11_1_U3/aes_encrypt_udiv_7ns_4ns_5_11_1_div_U/aes_encrypt_udiv_7ns_4ns_5_11_1_div_u_0/ap_clk
    SLICE_X30Y27         SRL16E                                       r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/udiv_7ns_4ns_5_11_1_U3/aes_encrypt_udiv_7ns_4ns_5_11_1_div_U/aes_encrypt_udiv_7ns_4ns_5_11_1_div_u_0/loop[0].dividend_tmp_reg[1][6]_srl3/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X30Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/udiv_7ns_4ns_5_11_1_U3/aes_encrypt_udiv_7ns_4ns_5_11_1_div_U/aes_encrypt_udiv_7ns_4ns_5_11_1_div_u_0/loop[0].dividend_tmp_reg[1][6]_srl3
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/word_load_15_reg_1166_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/xor_ln184_2_reg_1186_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.410     0.410    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/ap_clk
    SLICE_X35Y30         FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/word_load_15_reg_1166_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/word_load_15_reg_1166_reg[4]/Q
                         net (fo=1, routed)           0.087     0.638    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/word_load_15_reg_1166[4]
    SLICE_X34Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.683 r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/xor_ln184_2_reg_1186[4]_i_1/O
                         net (fo=1, routed)           0.000     0.683    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/xor_ln184_2_fu_906_p2[4]
    SLICE_X34Y30         FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/xor_ln184_2_reg_1186_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.432     0.432    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/ap_clk
    SLICE_X34Y30         FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/xor_ln184_2_reg_1186_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y30         FDRE (Hold_fdre_C_D)         0.120     0.552    design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/xor_ln184_2_reg_1186_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/aes_encrypt_0/inst/grp_MixColumn_AddRoundKey_fu_465/x_6_reg_838_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_encrypt_0/inst/grp_MixColumn_AddRoundKey_fu_465/xor_ln278_reg_903_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.410     0.410    design_1_i/aes_encrypt_0/inst/grp_MixColumn_AddRoundKey_fu_465/ap_clk
    SLICE_X27Y11         FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_MixColumn_AddRoundKey_fu_465/x_6_reg_838_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y11         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  design_1_i/aes_encrypt_0/inst/grp_MixColumn_AddRoundKey_fu_465/x_6_reg_838_reg[0]/Q
                         net (fo=4, routed)           0.089     0.640    design_1_i/aes_encrypt_0/inst/grp_MixColumn_AddRoundKey_fu_465/x_6_reg_838_reg[7]_0[0]
    SLICE_X26Y11         LUT6 (Prop_lut6_I4_O)        0.045     0.685 r  design_1_i/aes_encrypt_0/inst/grp_MixColumn_AddRoundKey_fu_465/xor_ln278_reg_903[0]_i_1/O
                         net (fo=1, routed)           0.000     0.685    design_1_i/aes_encrypt_0/inst/grp_MixColumn_AddRoundKey_fu_465/xor_ln278_fu_712_p2[0]
    SLICE_X26Y11         FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_MixColumn_AddRoundKey_fu_465/xor_ln278_reg_903_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=1493, unset)         0.432     0.432    design_1_i/aes_encrypt_0/inst/grp_MixColumn_AddRoundKey_fu_465/ap_clk
    SLICE_X26Y11         FDRE                                         r  design_1_i/aes_encrypt_0/inst/grp_MixColumn_AddRoundKey_fu_465/xor_ln278_reg_903_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y11         FDRE (Hold_fdre_C_D)         0.121     0.553    design_1_i/aes_encrypt_0/inst/grp_MixColumn_AddRoundKey_fu_465/xor_ln278_reg_903_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk_0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y11  design_1_i/aes_encrypt_0/inst/word_U/aes_encrypt_word_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y11  design_1_i/aes_encrypt_0/inst/word_U/aes_encrypt_word_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y5   design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y5   design_1_i/aes_encrypt_0/inst/statemt_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y4   design_1_i/aes_encrypt_0/inst/grp_MixColumn_AddRoundKey_fu_465/ret_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y4   design_1_i/aes_encrypt_0/inst/grp_MixColumn_AddRoundKey_fu_465/ret_U/aes_encrypt_MixColumn_AddRoundKey_ret_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y3   design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y3   design_1_i/aes_encrypt_0/inst/grp_ByteSub_ShiftRow_fu_446/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y10  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y10  design_1_i/aes_encrypt_0/inst/grp_KeySchedule_fu_454/Sbox_U/aes_encrypt_KeySchedule_Sbox_rom_U/q1_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y28  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y28  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_5_5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y28  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y28  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_7_7/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y27  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y28  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y28  design_1_i/aes_encrypt_0/inst/key_U/aes_encrypt_key_ram_U/ram_reg_0_31_4_4/SP/CLK



