`include "define.sv"
module IC (
  ICInterface  U_IC,
  IFInterface  U_IF,
  RamInterface U_RAM
);



endmodule