

================================================================
== Vitis HLS Report for 'mod_exp_Pipeline_VITIS_LOOP_12_1'
================================================================
* Date:           Tue Dec  3 20:54:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  29.749 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        4|      260|  0.119 us|  7.735 us|    4|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_12_1  |        2|      257|         2|          1|          1|  1 ~ 256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     633|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    0|       0|  134446|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     129|    -|
|Register         |        -|    -|    2325|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|    2325|  135208|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      280|  220|  106400|   53200|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|       2|     254|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+---+-------+-----+
    |         Instance         |         Module        | BRAM_18K| DSP| FF|  LUT  | URAM|
    +--------------------------+-----------------------+---------+----+---+-------+-----+
    |mul_256s_256s_256_1_1_U1  |mul_256s_256s_256_1_1  |        0|   0|  0|  67223|    0|
    |mul_256s_256s_256_1_1_U2  |mul_256s_256s_256_1_1  |        0|   0|  0|  67223|    0|
    +--------------------------+-----------------------+---------+----+---+-------+-----+
    |Total                     |                       |        0|   0|  0| 134446|    0|
    +--------------------------+-----------------------+---------+----+---+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+-----+------------+------------+
    |i_2_fu_164_p2                 |         +|   0|  0|   14|           9|           1|
    |ap_predicate_tran3to4_state2  |       and|   0|  0|    2|           1|           1|
    |icmp_ln1019_fu_203_p2         |      icmp|   0|  0|   92|         255|           1|
    |icmp_ln12_fu_158_p2           |      icmp|   0|  0|   11|           9|          10|
    |result_V_4_fu_225_p3          |    select|   0|  0|  256|           1|         256|
    |result_V_5_fu_231_p3          |    select|   0|  0|  256|           1|         256|
    |ap_enable_pp0                 |       xor|   0|  0|    2|           1|           2|
    +------------------------------+----------+----+---+-----+------------+------------+
    |Total                         |          |   0|  0|  633|         277|         527|
    +------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |agg_result_0_out                        |  14|          3|  256|        768|
    |ap_NS_fsm                               |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_118_p4  |   9|          2|    1|          2|
    |ap_return                               |   9|          2|    1|          2|
    |ap_sig_allocacmp_lhs_load               |   9|          2|  256|        512|
    |ap_sig_allocacmp_rhs_load               |   9|          2|  256|        512|
    |exp_buf_0_fu_80                         |   9|          2|  256|        512|
    |i_fu_72                                 |   9|          2|    9|         18|
    |lhs_fu_76                               |   9|          2|  256|        512|
    |result_V_fu_84                          |   9|          2|  256|        512|
    |rhs_fu_68                               |   9|          2|  256|        512|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 129|         28| 1805|       3869|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |UnifiedRetVal_reg_114    |    1|   0|    1|          0|
    |ap_CS_fsm                |    4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_exit_tran_regpp0      |    1|   0|    2|          1|
    |ap_return_preg           |    1|   0|    1|          0|
    |exp_buf_0_fu_80          |  256|   0|  256|          0|
    |i_fu_72                  |    9|   0|    9|          0|
    |icmp_ln1019_reg_306      |    1|   0|    1|          0|
    |icmp_ln12_reg_285        |    1|   0|    1|          0|
    |lhs_fu_76                |  256|   0|  256|          0|
    |lhs_load_reg_289         |  256|   0|  256|          0|
    |result_V_4_reg_320       |  256|   0|  256|          0|
    |result_V_fu_84           |  256|   0|  256|          0|
    |result_V_load_1_reg_315  |  256|   0|  256|          0|
    |ret_V_3_reg_310          |  256|   0|  256|          0|
    |ret_V_4_reg_300          |  256|   0|  256|          0|
    |rhs_fu_68                |  256|   0|  256|          0|
    |trunc_ln1497_reg_294     |    1|   0|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 2325|   0| 2326|          1|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_return                |  out|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|exp                      |   in|  256|     ap_none|                               exp|        scalar|
|ret_V                    |   in|  256|     ap_none|                             ret_V|        scalar|
|agg_result_0_out         |  out|  256|      ap_vld|                  agg_result_0_out|       pointer|
|agg_result_0_out_ap_vld  |  out|    1|      ap_vld|                  agg_result_0_out|       pointer|
|result_V_1_out           |  out|  256|      ap_vld|                    result_V_1_out|       pointer|
|result_V_1_out_ap_vld    |  out|    1|      ap_vld|                    result_V_1_out|       pointer|
+-------------------------+-----+-----+------------+----------------------------------+--------------+

