

================================================================
== Vivado HLS Report for 'exp_generic_float_s'
================================================================
* Date:           Mon Nov 27 20:25:39 2017

* Version:        2017.2 (Build 1909853 on Wed Aug 23 11:51:38 MDT 2017)
* Project:        forward_kernel
* Solution:       solution_OCL_REGION_0
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|      2.64|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   20|   20|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      2|        -|       -|
|Expression           |        -|      -|      393|    1389|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      4|      355|      92|
|Memory               |        1|      -|        8|       4|
|Multiplexer          |        -|      -|        -|       -|
|Register             |        0|      -|     1213|     320|
+---------------------+---------+-------+---------+--------+
|Total                |        1|      6|     1969|    1805|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------------------+----------------------------------+---------+-------+-----+----+
    |forward_kernel_mul_37ns_10s_46_6_U1  |forward_kernel_mul_37ns_10s_46_6  |        0|      4|  355|  92|
    +-------------------------------------+----------------------------------+---------+-------+-----+----+
    |Total                                |                                  |        0|      4|  355|  92|
    +-------------------------------------+----------------------------------+---------+-------+-----+----+

    * DSP48: 
    +------------------------------------------------+---------------------------------------------+--------------+
    |                    Instance                    |                    Module                   |  Expression  |
    +------------------------------------------------+---------------------------------------------+--------------+
    |forward_kernel_mac_muladd_13ns_13s_16s_25_2_U2  |forward_kernel_mac_muladd_13ns_13s_16s_25_2  | i0 + i1 * i2 |
    |forward_kernel_mul_mul_18ns_18ns_36_3_U3        |forward_kernel_mul_mul_18ns_18ns_36_3        |    i0 * i1   |
    +------------------------------------------------+---------------------------------------------+--------------+

    * Memory: 
    +----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |                                               Memory                                               |                                                        Module                                                        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U  |exp_generic_float_s_hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V  |        1|  0|   0|   512|   27|     1|        13824|
    |hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U    |exp_generic_float_s_hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V    |        0|  8|   4|    32|    8|     1|          256|
    +----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                                                                                               |                                                                                                                      |        1|  8|   4|   544|   35|     2|        14080|
    +----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+-----+-----+------------+------------+
    |         Variable Name        | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+-----+-----+------------+------------+
    |m_exp_fu_244_p2               |     +    |      0|    0|   16|           8|           9|
    |out_exp_V_fu_685_p2           |     +    |      0|    0|   15|           7|           8|
    |p_Val2_10_fu_600_p2           |     +    |      0|    0|   52|          45|          45|
    |p_Val2_4_fu_549_p2            |     +    |      0|    0|   26|          19|          19|
    |p_Val2_6_fu_584_p2            |     +    |      0|    0|   35|           3|          28|
    |r_exp_V_fu_614_p2             |     +    |      0|    0|   17|           2|          10|
    |ret_V_2_fu_450_p2             |     +    |      0|    0|   17|           1|          10|
    |p_Val2_5_fu_505_p2            |     -    |      0|    0|   45|          38|          38|
    |p_Val2_7_fu_258_p2            |     -    |      0|    0|   32|           1|          25|
    |tmp_8_fu_280_p2               |     -    |      0|    0|   15|           7|           8|
    |ap_block_pp0_stage0_11001     |    and   |      0|    0|    9|           1|           1|
    |not_demorgan_fu_222_p2        |    and   |      0|    0|    9|           1|           1|
    |sel_tmp11_fu_843_p2           |    and   |      0|    0|    9|           1|           1|
    |sel_tmp13_fu_744_p2           |    and   |      0|    0|    9|           1|           1|
    |sel_tmp2_fu_711_p2            |    and   |      0|    0|    9|           1|           1|
    |sel_tmp4_fu_827_p2            |    and   |      0|    0|    9|           1|           1|
    |sel_tmp6_fu_716_p2            |    and   |      0|    0|    9|           1|           1|
    |sel_tmp7_fu_801_p2            |    and   |      0|    0|    9|           1|           1|
    |sel_tmp9_fu_726_p2            |    and   |      0|    0|    9|           1|           1|
    |tmp32_fu_822_p2               |    and   |      0|    0|    9|           1|           1|
    |tmp33_fu_838_p2               |    and   |      0|    0|    9|           1|           1|
    |tmp34_fu_849_p2               |    and   |      0|    0|    9|           1|           1|
    |tmp35_fu_766_p2               |    and   |      0|    0|    9|           1|           1|
    |tmp_43_fu_879_p2              |    and   |      0|    0|    9|           1|           1|
    |tmp_4_i_i_fu_234_p2           |    and   |      0|    0|    9|           1|           1|
    |tmp_fu_705_p2                 |    and   |      0|    0|    9|           1|           1|
    |x_is_ninf_fu_797_p2           |    and   |      0|    0|    9|           1|           1|
    |tmp_3_fu_388_p2               |   ashr   |      0|   98|   92|          32|          32|
    |tmp_5_fu_333_p2               |   ashr   |      0|   90|   75|          29|          29|
    |icmp_fu_645_p2                |   icmp   |      0|    0|    9|           3|           1|
    |tmp_12_fu_445_p2              |   icmp   |      0|    0|   13|          15|           1|
    |tmp_1_i_i_fu_216_p2           |   icmp   |      0|    0|   20|          23|           1|
    |tmp_25_fu_298_p2              |   icmp   |      0|    0|   13|           9|           1|
    |tmp_26_fu_410_p2              |   icmp   |      0|    0|   21|          36|          36|
    |tmp_28_fu_655_p2              |   icmp   |      0|    0|   13|          10|           8|
    |tmp_3_i_i_fu_228_p2           |   icmp   |      0|    0|   20|          23|           1|
    |tmp_i_i_fu_210_p2             |   icmp   |      0|    0|   11|           8|           2|
    |or_cond_fu_650_p2             |    or    |      0|    0|    9|           1|           1|
    |sel_tmp10_fu_732_p2           |    or    |      0|    0|    9|           1|           1|
    |sel_tmp15_fu_760_p2           |    or    |      0|    0|    9|           1|           1|
    |sel_tmp16_fu_874_p2           |    or    |      0|    0|    9|           1|           1|
    |sel_tmp44_demorgan_fu_749_p2  |    or    |      0|    0|    9|           1|           1|
    |sel_tmp_fu_811_p2             |    or    |      0|    0|    9|           1|           1|
    |tmp_38_fu_784_p2              |    or    |      0|    0|    9|           1|           1|
    |tmp_41_fu_861_p2              |    or    |      0|    0|    9|           1|           1|
    |ap_return                     |  select  |      0|    0|   32|           1|           1|
    |loc_V_2_fu_678_p3             |  select  |      0|    0|   23|           1|          23|
    |p_Val2_8_fu_264_p3            |  select  |      0|    0|   25|           1|          25|
    |p_Val2_9_fu_349_p3            |  select  |      0|    0|   36|           1|          36|
    |p_s_fu_456_p3                 |  select  |      0|    0|   10|           1|          10|
    |r_exp_V_2_fu_619_p3           |  select  |      0|    0|   10|           1|          10|
    |r_exp_V_3_fu_464_p3           |  select  |      0|    0|   10|           1|          10|
    |sh_assign_1_fu_290_p3         |  select  |      0|    0|    9|           1|           9|
    |tmp_37_fu_776_p3              |  select  |      0|    0|   31|           1|          31|
    |tmp_39_fu_789_p3              |  select  |      0|    0|   32|           1|          32|
    |tmp_40_fu_853_p3              |  select  |      0|    0|   31|           1|          31|
    |tmp_42_fu_867_p3              |  select  |      0|    0|   32|           1|          32|
    |tmp_47_fu_395_p3              |  select  |      0|    0|   32|           1|          32|
    |tmp_2_fu_384_p2               |    shl   |      0|   98|   92|          32|          32|
    |tmp_6_fu_343_p2               |    shl   |      0|  107|  121|          36|          36|
    |ap_enable_pp0                 |    xor   |      0|    0|    9|           1|           2|
    |not_Result_i4_fu_640_p2       |    xor   |      0|    0|    9|           1|           2|
    |sel_tmp12_fu_738_p2           |    xor   |      0|    0|    9|           1|           2|
    |sel_tmp14_fu_754_p2           |    xor   |      0|    0|    9|           1|           2|
    |sel_tmp1_fu_700_p2            |    xor   |      0|    0|    9|           1|           2|
    |sel_tmp3_fu_816_p2            |    xor   |      0|    0|    9|           1|           2|
    |sel_tmp5_fu_833_p2            |    xor   |      0|    0|    9|           1|           2|
    |sel_tmp8_fu_721_p2            |    xor   |      0|    0|    9|           1|           2|
    |tmp_4_i_i_not_fu_806_p2       |    xor   |      0|    0|    9|           1|           2|
    +------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                         |          |      0|  393| 1389|         434|         705|
    +------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |Z2_ind_V_reg_1039                       |   5|   0|    5|          0|
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                 |   1|   0|    1|          0|
    |ap_reg_pp0_iter12_m_diff_hi_V_reg_1029  |   9|   0|    9|          0|
    |ap_reg_pp0_iter1_isNeg_reg_933          |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_72_reg_986         |   1|   0|    1|          0|
    |exp_Z1P_m_1_V_reg_1064                  |  18|   0|   18|          0|
    |isNeg_reg_933                           |   1|   0|    1|          0|
    |m_diff_hi_V_reg_1029                    |   9|   0|    9|          0|
    |not_demorgan_reg_915                    |   1|   0|    1|          0|
    |p_Result_s_reg_908                      |   1|   0|    1|          0|
    |p_Val2_10_reg_1094                      |  45|   0|   45|          0|
    |p_Val2_15_reg_1034                      |  18|   0|   18|          0|
    |p_Val2_16_reg_1054                      |   8|   0|    8|          0|
    |p_Val2_17_reg_1059                      |  27|   0|   27|          0|
    |p_Val2_1_reg_1089                       |  36|   0|   36|          0|
    |p_Val2_25_cast1_reg_959                 |  32|   0|   36|          4|
    |p_Val2_6_reg_1084                       |  28|   0|   28|          0|
    |p_Val2_8_reg_928                        |  25|   0|   25|          0|
    |p_Val2_9_reg_970                        |  36|   0|   36|          0|
    |r_V_reg_1001                            |  25|   0|   25|          0|
    |r_exp_V_2_reg_1105                      |  10|   0|   10|          0|
    |r_exp_V_3_reg_1012                      |  10|   0|   10|          0|
    |sel_tmp10_reg_1126                      |   1|   0|    1|          0|
    |sel_tmp1_reg_1120                       |   1|   0|    1|          0|
    |sh_assign_1_cast_reg_964                |  32|   0|   32|          0|
    |sh_assign_1_reg_939                     |   9|   0|    9|          0|
    |tmp35_reg_1132                          |   1|   0|    1|          0|
    |tmp_19_reg_1069                         |  18|   0|   18|          0|
    |tmp_1_reg_975                           |  32|   0|   32|          0|
    |tmp_25_reg_945                          |   1|   0|    1|          0|
    |tmp_26_reg_996                          |   1|   0|    1|          0|
    |tmp_39_reg_1137                         |  31|   0|   32|          1|
    |tmp_48_reg_1024                         |  36|   0|   36|          0|
    |tmp_4_i_i_reg_921                       |   1|   0|    1|          0|
    |tmp_72_reg_986                          |   1|   0|    1|          0|
    |tmp_74_reg_1007                         |  15|   0|   15|          0|
    |tmp_76_reg_1100                         |   1|   0|    1|          0|
    |tmp_77_reg_1110                         |   3|   0|    3|          0|
    |tmp_78_reg_953                          |   1|   0|    1|          0|
    |tmp_79_reg_1115                         |   8|   0|    8|          0|
    |tmp_7_reg_981                           |  13|   0|   13|          0|
    |not_demorgan_reg_915                    |  64|  32|    1|          0|
    |p_Result_s_reg_908                      |  64|  32|    1|          0|
    |p_Val2_15_reg_1034                      |  64|  32|   18|          0|
    |p_Val2_17_reg_1059                      |  64|  32|   27|          0|
    |p_Val2_9_reg_970                        |  64|  32|   36|          0|
    |r_exp_V_3_reg_1012                      |  64|  32|   10|          0|
    |tmp_25_reg_945                          |  64|  32|    1|          0|
    |tmp_26_reg_996                          |  64|  32|    1|          0|
    |tmp_4_i_i_reg_921                       |  64|  32|    1|          0|
    |tmp_78_reg_953                          |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1213| 320|  675|          5|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | exp_generic<float> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | exp_generic<float> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | exp_generic<float> | return value |
|ap_done    | out |    1| ap_ctrl_hs | exp_generic<float> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | exp_generic<float> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | exp_generic<float> | return value |
|ap_return  | out |   32| ap_ctrl_hs | exp_generic<float> | return value |
|x          |  in |   32|   ap_none  |          x         |    scalar    |
+-----------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 21
* Pipeline: 1
  Pipeline-0: II = 1, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
* FSM state operations: 

 <State 1>: 2.11ns
ST_1: x_read (4)  [1/1] 0.00ns
_ifconv:0  %x_read = call float @_ssdm_op_Read.ap_auto.float(float %x) nounwind

ST_1: p_Val2_s (6)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:311->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:169
_ifconv:2  %p_Val2_s = bitcast float %x_read to i32

ST_1: p_Result_s (7)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:169
_ifconv:3  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

ST_1: loc_V (8)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:169
_ifconv:4  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)

ST_1: loc_V_1 (9)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_basic_math.h:184->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_basic_math.h:190->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:189
_ifconv:5  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_1: tmp_i_i (10)  [1/1] 0.78ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_basic_math.h:185->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_basic_math.h:190->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:189
_ifconv:6  %tmp_i_i = icmp eq i8 %loc_V, -1

ST_1: tmp_1_i_i (11)  [1/1] 1.12ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_basic_math.h:185->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_basic_math.h:190->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:189
_ifconv:7  %tmp_1_i_i = icmp ne i23 %loc_V_1, 0

ST_1: not_demorgan (12)  [1/1] 0.40ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:189
_ifconv:8  %not_demorgan = and i1 %tmp_i_i, %tmp_1_i_i

ST_1: tmp_3_i_i (13)  [1/1] 1.12ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_basic_math.h:146->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_basic_math.h:151->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:190
_ifconv:9  %tmp_3_i_i = icmp eq i23 %loc_V_1, 0

ST_1: tmp_4_i_i (14)  [1/1] 0.40ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_basic_math.h:146->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_basic_math.h:151->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:190
_ifconv:10  %tmp_4_i_i = and i1 %tmp_i_i, %tmp_3_i_i

ST_1: tmp_i_cast (17)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:340->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:217
_ifconv:13  %tmp_i_cast = zext i8 %loc_V to i9

ST_1: m_exp (18)  [1/1] 1.28ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:340->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:217
_ifconv:14  %m_exp = add i9 -127, %tmp_i_cast

ST_1: p_Result_5 (19)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:232
_ifconv:15  %p_Result_5 = call i25 @_ssdm_op_BitConcatenate.i25.i2.i23(i2 1, i23 %loc_V_1)

ST_1: p_Val2_7 (20)  [1/1] 1.46ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:233
_ifconv:16  %p_Val2_7 = sub i25 0, %p_Result_5

ST_1: p_Val2_8 (21)  [1/1] 0.59ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:233
_ifconv:17  %p_Val2_8 = select i1 %p_Result_s, i25 %p_Val2_7, i25 %p_Result_5

ST_1: isNeg (24)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:238
_ifconv:20  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %m_exp, i32 8)

ST_1: tmp_8 (25)  [1/1] 1.28ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:238
_ifconv:21  %tmp_8 = sub i8 127, %loc_V

ST_1: tmp_8_cast (26)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:238
_ifconv:22  %tmp_8_cast = sext i8 %tmp_8 to i9

ST_1: sh_assign_1 (27)  [1/1] 0.59ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:238
_ifconv:23  %sh_assign_1 = select i1 %isNeg, i9 %tmp_8_cast, i9 %m_exp

ST_1: tmp_25 (86)  [1/1] 0.82ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:314
_ifconv:82  %tmp_25 = icmp sgt i9 %m_exp, 0

ST_1: tmp_78 (91)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:315
_ifconv:87  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_8, i32 24)


 <State 2>: 1.55ns
ST_2: p_Val2_18 (22)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:236
_ifconv:18  %p_Val2_18 = call i29 @_ssdm_op_BitConcatenate.i29.i25.i4(i25 %p_Val2_8, i4 0)

ST_2: p_Val2_25_cast1 (23)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:236
_ifconv:19  %p_Val2_25_cast1 = sext i29 %p_Val2_18 to i36

ST_2: sh_assign_1_cast (28)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:238
_ifconv:24  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_2: sh_assign_1_cast_cast (29)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:238 (grouped into LUT with out node p_Val2_9)
_ifconv:25  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i29

ST_2: tmp_9 (30)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:238 (grouped into LUT with out node p_Val2_9)
_ifconv:26  %tmp_9 = zext i32 %sh_assign_1_cast to i36

ST_2: tmp_5 (31)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:238 (grouped into LUT with out node p_Val2_9)
_ifconv:27  %tmp_5 = ashr i29 %p_Val2_18, %sh_assign_1_cast_cast

ST_2: tmp_5_cast (32)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:238 (grouped into LUT with out node p_Val2_9)
_ifconv:28  %tmp_5_cast = sext i29 %tmp_5 to i36

ST_2: tmp_6 (33)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:238 (grouped into LUT with out node p_Val2_9)
_ifconv:29  %tmp_6 = shl i36 %p_Val2_25_cast1, %tmp_9

ST_2: p_Val2_9 (34)  [1/1] 1.55ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:238 (out node of the LUT)
_ifconv:30  %p_Val2_9 = select i1 %isNeg, i36 %tmp_5_cast, i36 %tmp_6

ST_2: tmp_1 (35)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:238
_ifconv:31  %tmp_1 = call i32 @_ssdm_op_PartSelect.i32.i36.i32.i32(i36 %p_Val2_9, i32 4, i32 35)

ST_2: tmp_7 (38)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:244
_ifconv:34  %tmp_7 = call i13 @_ssdm_op_PartSelect.i13.i36.i32.i32(i36 %p_Val2_9, i32 23, i32 35)

ST_2: tmp_72 (39)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:249
_ifconv:35  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %p_Val2_9, i32 35)


 <State 3>: 2.11ns
ST_3: tmp_2 (36)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:239 (grouped into LUT with out node tmp_26)
_ifconv:32  %tmp_2 = shl i32 %tmp_1, %sh_assign_1_cast

ST_3: tmp_3 (37)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:239 (grouped into LUT with out node tmp_26)
_ifconv:33  %tmp_3 = ashr i32 %tmp_1, %sh_assign_1_cast

ST_3: OP1_V (40)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:252
_ifconv:36  %OP1_V = sext i13 %tmp_7 to i25

ST_3: p_Val2_3 (41)  [2/2] 2.11ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:252
_ifconv:37  %p_Val2_3 = mul i25 2954, %OP1_V

ST_3: tmp_47 (54)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:239 (grouped into LUT with out node tmp_26)
_ifconv:50  %tmp_47 = select i1 %isNeg, i32 %tmp_2, i32 %tmp_3

ST_3: tmp_14 (55)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:260 (grouped into LUT with out node tmp_26)
_ifconv:51  %tmp_14 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %tmp_47, i4 0)

ST_3: tmp_26 (87)  [1/1] 1.50ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:314 (out node of the LUT)
_ifconv:83  %tmp_26 = icmp ne i36 %tmp_14, %p_Val2_25_cast1


 <State 4>: 2.64ns
ST_4: p_Val2_3 (41)  [1/2] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:252
_ifconv:37  %p_Val2_3 = mul i25 2954, %OP1_V

ST_4: tmp_10 (42)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:252
_ifconv:38  %tmp_10 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %tmp_72, i15 -16384)

ST_4: tmp_13_cast (43)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:252
_ifconv:39  %tmp_13_cast = sext i16 %tmp_10 to i25

ST_4: r_V (44)  [1/1] 2.64ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:252
_ifconv:40  %r_V = add i25 %tmp_13_cast, %p_Val2_3

ST_4: tmp_74 (47)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:252
_ifconv:43  %tmp_74 = trunc i25 %r_V to i15


 <State 5>: 1.91ns
ST_5: tmp_11 (45)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:252
_ifconv:41  %tmp_11 = call i10 @_ssdm_op_PartSelect.i10.i25.i32.i32(i25 %r_V, i32 15, i32 24)

ST_5: tmp_73 (46)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:252 (grouped into LUT with out node r_exp_V_3)
_ifconv:42  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)

ST_5: tmp_12 (48)  [1/1] 1.06ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:252
_ifconv:44  %tmp_12 = icmp eq i15 %tmp_74, 0

ST_5: ret_V_2 (49)  [1/1] 1.32ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:252
_ifconv:45  %ret_V_2 = add i10 1, %tmp_11

ST_5: p_s (50)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:252 (grouped into LUT with out node r_exp_V_3)
_ifconv:46  %p_s = select i1 %tmp_12, i10 %tmp_11, i10 %ret_V_2

ST_5: r_exp_V_3 (51)  [1/1] 0.59ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:252 (out node of the LUT)
_ifconv:47  %r_exp_V_3 = select i1 %tmp_73, i10 %p_s, i10 %tmp_11


 <State 6>: 2.27ns
ST_6: OP1_V_1 (52)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:258
_ifconv:48  %OP1_V_1 = sext i10 %r_exp_V_3 to i46

ST_6: p_Val2_2 (53)  [6/6] 2.27ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:258
_ifconv:49  %p_Val2_2 = mul i46 47632711549, %OP1_V_1


 <State 7>: 2.27ns
ST_7: p_Val2_2 (53)  [5/6] 2.27ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:258
_ifconv:49  %p_Val2_2 = mul i46 47632711549, %OP1_V_1


 <State 8>: 2.27ns
ST_8: p_Val2_2 (53)  [4/6] 2.27ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:258
_ifconv:49  %p_Val2_2 = mul i46 47632711549, %OP1_V_1


 <State 9>: 2.27ns
ST_9: p_Val2_2 (53)  [3/6] 2.27ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:258
_ifconv:49  %p_Val2_2 = mul i46 47632711549, %OP1_V_1


 <State 10>: 2.27ns
ST_10: p_Val2_2 (53)  [2/6] 2.27ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:258
_ifconv:49  %p_Val2_2 = mul i46 47632711549, %OP1_V_1


 <State 11>: 2.27ns
ST_11: p_Val2_2 (53)  [1/6] 2.27ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:258
_ifconv:49  %p_Val2_2 = mul i46 47632711549, %OP1_V_1

ST_11: tmp_48 (57)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:258
_ifconv:53  %tmp_48 = call i36 @_ssdm_op_PartSelect.i36.i46.i32.i32(i46 %p_Val2_2, i32 10, i32 45)


 <State 12>: 1.53ns
ST_12: tmp_15 (56)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:262
_ifconv:52  %tmp_15 = sext i36 %p_Val2_9 to i38

ST_12: tmp_16 (58)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:262
_ifconv:54  %tmp_16 = call i37 @_ssdm_op_BitConcatenate.i37.i36.i1(i36 %tmp_48, i1 false)

ST_12: tmp_21_cast (59)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:262
_ifconv:55  %tmp_21_cast = sext i37 %tmp_16 to i38

ST_12: p_Val2_5 (60)  [1/1] 1.53ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:262
_ifconv:56  %p_Val2_5 = sub nsw i38 %tmp_15, %tmp_21_cast

ST_12: m_diff_hi_V (61)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:293
_ifconv:57  %m_diff_hi_V = call i9 @_ssdm_op_PartSelect.i9.i38.i32.i32(i38 %p_Val2_5, i32 18, i32 26)

ST_12: p_Val2_15 (62)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:295
_ifconv:58  %p_Val2_15 = trunc i38 %p_Val2_5 to i18

ST_12: Z2_ind_V (66)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:79->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:300
_ifconv:62  %Z2_ind_V = call i5 @_ssdm_op_PartSelect.i5.i38.i32.i32(i38 %p_Val2_5, i32 13, i32 17)


 <State 13>: 1.77ns
ST_13: tmp_i1 (67)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:80->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:300
_ifconv:63  %tmp_i1 = zext i5 %Z2_ind_V to i64

ST_13: hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr (68)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:80->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:300
_ifconv:64  %hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr [32 x i8]* @hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %tmp_i1

ST_13: p_Val2_16 (69)  [2/2] 1.77ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:80->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:300
_ifconv:65  %p_Val2_16 = load i8* %hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr, align 1


 <State 14>: 1.77ns
ST_14: tmp_17 (63)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:299
_ifconv:59  %tmp_17 = zext i9 %m_diff_hi_V to i64

ST_14: hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr (64)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:299
_ifconv:60  %hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr [512 x i27]* @hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %tmp_17

ST_14: p_Val2_17 (65)  [2/2] 1.77ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:299
_ifconv:61  %p_Val2_17 = load i27* %hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr, align 4

ST_14: p_Val2_16 (69)  [1/2] 1.77ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:80->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:300
_ifconv:65  %p_Val2_16 = load i8* %hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr, align 1


 <State 15>: 1.77ns
ST_15: p_Val2_17 (65)  [1/2] 1.77ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:299
_ifconv:61  %p_Val2_17 = load i27* %hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr, align 4

ST_15: tmp_6_i (70)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:81->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:300
_ifconv:66  %tmp_6_i = zext i18 %p_Val2_15 to i19

ST_15: tmp_7_i (71)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:81->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:300
_ifconv:67  %tmp_7_i = zext i8 %p_Val2_16 to i19

ST_15: p_Val2_4 (72)  [1/1] 1.43ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:81->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:300
_ifconv:68  %p_Val2_4 = add i19 %tmp_6_i, %tmp_7_i

ST_15: exp_Z1P_m_1_V (73)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:81->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:300
_ifconv:69  %exp_Z1P_m_1_V = call i18 @_ssdm_op_PartSelect.i18.i19.i32.i32(i19 %p_Val2_4, i32 1, i32 18)

ST_15: tmp_19 (74)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:301
_ifconv:70  %tmp_19 = call i18 @_ssdm_op_PartSelect.i18.i27.i32.i32(i27 %p_Val2_17, i32 9, i32 26)


 <State 16>: 2.11ns
ST_16: OP1_V_2 (77)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:304
_ifconv:73  %OP1_V_2 = zext i18 %tmp_19 to i36

ST_16: OP2_V (78)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:304
_ifconv:74  %OP2_V = zext i18 %exp_Z1P_m_1_V to i36

ST_16: p_Val2_1 (79)  [3/3] 2.11ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:304
_ifconv:75  %p_Val2_1 = mul i36 %OP2_V, %OP1_V_2


 <State 17>: 2.11ns
ST_17: p_Val2_1 (79)  [2/3] 2.11ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:304
_ifconv:75  %p_Val2_1 = mul i36 %OP2_V, %OP1_V_2


 <State 18>: 1.47ns
ST_18: tmp_20 (75)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:304
_ifconv:71  %tmp_20 = zext i27 %p_Val2_17 to i28

ST_18: p_Val2_6 (76)  [1/1] 1.47ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:304
_ifconv:72  %p_Val2_6 = add i28 4, %tmp_20

ST_18: p_Val2_1 (79)  [1/3] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:304
_ifconv:75  %p_Val2_1 = mul i36 %OP2_V, %OP1_V_2


 <State 19>: 2.17ns
ST_19: tmp_21 (80)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:304
_ifconv:76  %tmp_21 = call i45 @_ssdm_op_BitConcatenate.i45.i28.i17(i28 %p_Val2_6, i17 0)

ST_19: tmp_28_cast (81)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:304
_ifconv:77  %tmp_28_cast = zext i36 %p_Val2_1 to i45

ST_19: p_Val2_10 (82)  [1/1] 1.58ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:304
_ifconv:78  %p_Val2_10 = add i45 %tmp_21, %tmp_28_cast

ST_19: tmp_76 (83)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:308
_ifconv:79  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_10, i32 43)

ST_19: r_exp_V (84)  [1/1] 1.32ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:310
_ifconv:80  %r_exp_V = add i10 -1, %r_exp_V_3

ST_19: r_exp_V_2 (85)  [1/1] 0.59ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:308
_ifconv:81  %r_exp_V_2 = select i1 %tmp_76, i10 %r_exp_V_3, i10 %r_exp_V

ST_19: tmp_77 (88)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:314
_ifconv:84  %tmp_77 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %r_exp_V_2, i32 7, i32 9)

ST_19: tmp_79 (96)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:341
_ifconv:92  %tmp_79 = trunc i10 %r_exp_V_2 to i8


 <State 20>: 1.88ns
ST_20: not_Result_i4 (15)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:191 (grouped into LUT with out node sel_tmp2)
_ifconv:11  %not_Result_i4 = xor i1 %p_Result_s, true

ST_20: icmp (89)  [1/1] 0.72ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:314
_ifconv:85  %icmp = icmp sgt i3 %tmp_77, 0

ST_20: or_cond (90)  [1/1] 0.40ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:314
_ifconv:86  %or_cond = or i1 %tmp_26, %icmp

ST_20: tmp_28 (92)  [1/1] 0.86ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:331
_ifconv:88  %tmp_28 = icmp slt i10 %r_exp_V_2, -126

ST_20: tmp_29 (93)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:340 (grouped into LUT with out node tmp_39)
_ifconv:89  %tmp_29 = call i23 @_ssdm_op_PartSelect.i23.i45.i32.i32(i45 %p_Val2_10, i32 20, i32 42)

ST_20: tmp_30 (94)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:340 (grouped into LUT with out node tmp_39)
_ifconv:90  %tmp_30 = call i23 @_ssdm_op_PartSelect.i23.i45.i32.i32(i45 %p_Val2_10, i32 19, i32 41)

ST_20: loc_V_2 (95)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:340 (grouped into LUT with out node tmp_39)
_ifconv:91  %loc_V_2 = select i1 %tmp_76, i23 %tmp_29, i23 %tmp_30

ST_20: out_exp_V (97)  [1/1] 1.28ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:341
_ifconv:93  %out_exp_V = add i8 127, %tmp_79

ST_20: p_Result_6 (98)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:336->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:342 (grouped into LUT with out node tmp_39)
_ifconv:94  %p_Result_6 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 false, i8 %out_exp_V, i23 %loc_V_2) nounwind

ST_20: sel_tmp1 (99)  [1/1] 0.40ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:189
_ifconv:95  %sel_tmp1 = xor i1 %not_demorgan, true

ST_20: tmp (100)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:191 (grouped into LUT with out node sel_tmp2)
_ifconv:96  %tmp = and i1 %not_Result_i4, %sel_tmp1

ST_20: sel_tmp2 (101)  [1/1] 0.40ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:191 (out node of the LUT)
_ifconv:97  %sel_tmp2 = and i1 %tmp, %tmp_4_i_i

ST_20: sel_tmp6 (109)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:314 (grouped into LUT with out node sel_tmp10)
_ifconv:105  %sel_tmp6 = and i1 %tmp_25, %or_cond

ST_20: sel_tmp8 (110)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:314 (grouped into LUT with out node sel_tmp10)
_ifconv:106  %sel_tmp8 = xor i1 %tmp_25, true

ST_20: sel_tmp9 (111)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:314 (grouped into LUT with out node sel_tmp10)
_ifconv:107  %sel_tmp9 = and i1 %icmp, %sel_tmp8

ST_20: sel_tmp10 (112)  [1/1] 0.40ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:314 (out node of the LUT)
_ifconv:108  %sel_tmp10 = or i1 %sel_tmp6, %sel_tmp9

ST_20: sel_tmp12 (116)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:314 (grouped into LUT with out node tmp35)
_ifconv:112  %sel_tmp12 = xor i1 %or_cond, true

ST_20: sel_tmp13 (117)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:314 (grouped into LUT with out node tmp35)
_ifconv:113  %sel_tmp13 = and i1 %tmp_25, %sel_tmp12

ST_20: sel_tmp44_demorgan (118)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:314 (grouped into LUT with out node tmp35)
_ifconv:114  %sel_tmp44_demorgan = or i1 %tmp_25, %icmp

ST_20: sel_tmp14 (119)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:314 (grouped into LUT with out node tmp35)
_ifconv:115  %sel_tmp14 = xor i1 %sel_tmp44_demorgan, true

ST_20: sel_tmp15 (120)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:314 (grouped into LUT with out node tmp35)
_ifconv:116  %sel_tmp15 = or i1 %sel_tmp13, %sel_tmp14

ST_20: tmp35 (121)  [1/1] 0.40ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:331 (out node of the LUT)
_ifconv:117  %tmp35 = and i1 %tmp_28, %sel_tmp15

ST_20: tmp_36 (122)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:342 (grouped into LUT with out node tmp_39)
_ifconv:118  %tmp_36 = bitcast i32 %p_Result_6 to float

ST_20: tmp_37 (123)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:342 (grouped into LUT with out node tmp_39)
_ifconv:119  %tmp_37 = select i1 %sel_tmp2, float 0x7FF0000000000000, float 0x7FFFFFFFE0000000

ST_20: tmp_38 (124)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:342 (grouped into LUT with out node tmp_39)
_ifconv:120  %tmp_38 = or i1 %sel_tmp2, %not_demorgan

ST_20: tmp_39 (125)  [1/1] 0.59ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:342 (out node of the LUT)
_ifconv:121  %tmp_39 = select i1 %tmp_38, float %tmp_37, float %tmp_36


 <State 21>: 2.37ns
ST_21: StgValue_142 (5)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:167
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10436) nounwind

ST_21: x_is_ninf (16)  [1/1] 0.40ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:192
_ifconv:12  %x_is_ninf = and i1 %tmp_4_i_i, %p_Result_s

ST_21: sel_tmp7 (102)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:192 (grouped into LUT with out node tmp_42)
_ifconv:98  %sel_tmp7 = and i1 %x_is_ninf, %sel_tmp1

ST_21: tmp_4_i_i_not (103)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:191 (grouped into LUT with out node sel_tmp4)
_ifconv:99  %tmp_4_i_i_not = xor i1 %tmp_4_i_i, true

ST_21: sel_tmp (104)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:191 (grouped into LUT with out node sel_tmp4)
_ifconv:100  %sel_tmp = or i1 %p_Result_s, %tmp_4_i_i_not

ST_21: sel_tmp3 (105)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:192 (grouped into LUT with out node sel_tmp4)
_ifconv:101  %sel_tmp3 = xor i1 %x_is_ninf, true

ST_21: tmp32 (106)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:189 (grouped into LUT with out node sel_tmp4)
_ifconv:102  %tmp32 = and i1 %sel_tmp1, %sel_tmp3

ST_21: sel_tmp4 (107)  [1/1] 0.40ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:189 (out node of the LUT)
_ifconv:103  %sel_tmp4 = and i1 %tmp32, %sel_tmp

ST_21: sel_tmp5 (108)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:315 (grouped into LUT with out node sel_tmp11)
_ifconv:104  %sel_tmp5 = xor i1 %tmp_78, true

ST_21: tmp33 (113)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:314 (grouped into LUT with out node sel_tmp11)
_ifconv:109  %tmp33 = and i1 %sel_tmp10, %sel_tmp5

ST_21: sel_tmp11 (114)  [1/1] 0.40ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:314 (out node of the LUT)
_ifconv:110  %sel_tmp11 = and i1 %tmp33, %sel_tmp4

ST_21: tmp34 (115)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:315 (grouped into LUT with out node p_1)
_ifconv:111  %tmp34 = and i1 %tmp_78, %sel_tmp10

ST_21: tmp_40 (126)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:342 (grouped into LUT with out node tmp_42)
_ifconv:122  %tmp_40 = select i1 %sel_tmp11, float 0x7FF0000000000000, float 0.000000e+00

ST_21: tmp_41 (127)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:342 (grouped into LUT with out node tmp_42)
_ifconv:123  %tmp_41 = or i1 %sel_tmp11, %sel_tmp7

ST_21: tmp_42 (128)  [1/1] 0.59ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:342 (out node of the LUT)
_ifconv:124  %tmp_42 = select i1 %tmp_41, float %tmp_40, float %tmp_39

ST_21: sel_tmp16 (129)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:342 (grouped into LUT with out node p_1)
_ifconv:125  %sel_tmp16 = or i1 %tmp35, %tmp34

ST_21: tmp_43 (130)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:342 (grouped into LUT with out node p_1)
_ifconv:126  %tmp_43 = and i1 %sel_tmp16, %sel_tmp4

ST_21: p_1 (131)  [1/1] 0.59ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->/wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:342 (out node of the LUT)
_ifconv:127  %p_1 = select i1 %tmp_43, float 0.000000e+00, float %tmp_42

ST_21: StgValue_160 (132)  [1/1] 0.00ns  loc: /wrk/2017.2_sdx/nightly/2017_08_23_1972098/src/products/hls/hls_lib/src/hls/hls_exp_.h:344
_ifconv:128  ret float %p_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                                                                                                (read          ) [ 0000000000000000000000]
p_Val2_s                                                                                              (bitcast       ) [ 0000000000000000000000]
p_Result_s                                                                                            (bitselect     ) [ 0111111111111111111111]
loc_V                                                                                                 (partselect    ) [ 0000000000000000000000]
loc_V_1                                                                                               (trunc         ) [ 0000000000000000000000]
tmp_i_i                                                                                               (icmp          ) [ 0000000000000000000000]
tmp_1_i_i                                                                                             (icmp          ) [ 0000000000000000000000]
not_demorgan                                                                                          (and           ) [ 0111111111111111111110]
tmp_3_i_i                                                                                             (icmp          ) [ 0000000000000000000000]
tmp_4_i_i                                                                                             (and           ) [ 0111111111111111111111]
tmp_i_cast                                                                                            (zext          ) [ 0000000000000000000000]
m_exp                                                                                                 (add           ) [ 0000000000000000000000]
p_Result_5                                                                                            (bitconcatenate) [ 0000000000000000000000]
p_Val2_7                                                                                              (sub           ) [ 0000000000000000000000]
p_Val2_8                                                                                              (select        ) [ 0110000000000000000000]
isNeg                                                                                                 (bitselect     ) [ 0111000000000000000000]
tmp_8                                                                                                 (sub           ) [ 0000000000000000000000]
tmp_8_cast                                                                                            (sext          ) [ 0000000000000000000000]
sh_assign_1                                                                                           (select        ) [ 0110000000000000000000]
tmp_25                                                                                                (icmp          ) [ 0111111111111111111110]
tmp_78                                                                                                (bitselect     ) [ 0111111111111111111111]
p_Val2_18                                                                                             (bitconcatenate) [ 0000000000000000000000]
p_Val2_25_cast1                                                                                       (sext          ) [ 0101000000000000000000]
sh_assign_1_cast                                                                                      (sext          ) [ 0101000000000000000000]
sh_assign_1_cast_cast                                                                                 (sext          ) [ 0000000000000000000000]
tmp_9                                                                                                 (zext          ) [ 0000000000000000000000]
tmp_5                                                                                                 (ashr          ) [ 0000000000000000000000]
tmp_5_cast                                                                                            (sext          ) [ 0000000000000000000000]
tmp_6                                                                                                 (shl           ) [ 0000000000000000000000]
p_Val2_9                                                                                              (select        ) [ 0101111111111000000000]
tmp_1                                                                                                 (partselect    ) [ 0101000000000000000000]
tmp_7                                                                                                 (partselect    ) [ 0101000000000000000000]
tmp_72                                                                                                (bitselect     ) [ 0101100000000000000000]
tmp_2                                                                                                 (shl           ) [ 0000000000000000000000]
tmp_3                                                                                                 (ashr          ) [ 0000000000000000000000]
OP1_V                                                                                                 (sext          ) [ 0100100000000000000000]
tmp_47                                                                                                (select        ) [ 0000000000000000000000]
tmp_14                                                                                                (bitconcatenate) [ 0000000000000000000000]
tmp_26                                                                                                (icmp          ) [ 0100111111111111111110]
p_Val2_3                                                                                              (mul           ) [ 0000000000000000000000]
tmp_10                                                                                                (bitconcatenate) [ 0000000000000000000000]
tmp_13_cast                                                                                           (sext          ) [ 0000000000000000000000]
r_V                                                                                                   (add           ) [ 0100010000000000000000]
tmp_74                                                                                                (trunc         ) [ 0100010000000000000000]
tmp_11                                                                                                (partselect    ) [ 0000000000000000000000]
tmp_73                                                                                                (bitselect     ) [ 0000000000000000000000]
tmp_12                                                                                                (icmp          ) [ 0000000000000000000000]
ret_V_2                                                                                               (add           ) [ 0000000000000000000000]
p_s                                                                                                   (select        ) [ 0000000000000000000000]
r_exp_V_3                                                                                             (select        ) [ 0100001111111111111100]
OP1_V_1                                                                                               (sext          ) [ 0100000111110000000000]
p_Val2_2                                                                                              (mul           ) [ 0000000000000000000000]
tmp_48                                                                                                (partselect    ) [ 0100000000001000000000]
tmp_15                                                                                                (sext          ) [ 0000000000000000000000]
tmp_16                                                                                                (bitconcatenate) [ 0000000000000000000000]
tmp_21_cast                                                                                           (sext          ) [ 0000000000000000000000]
p_Val2_5                                                                                              (sub           ) [ 0000000000000000000000]
m_diff_hi_V                                                                                           (partselect    ) [ 0100000000000110000000]
p_Val2_15                                                                                             (trunc         ) [ 0100000000000111000000]
Z2_ind_V                                                                                              (partselect    ) [ 0100000000000100000000]
tmp_i1                                                                                                (zext          ) [ 0000000000000000000000]
hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr   (getelementptr ) [ 0100000000000010000000]
tmp_17                                                                                                (zext          ) [ 0000000000000000000000]
hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr (getelementptr ) [ 0100000000000001000000]
p_Val2_16                                                                                             (load          ) [ 0100000000000001000000]
p_Val2_17                                                                                             (load          ) [ 0100000000000000111000]
tmp_6_i                                                                                               (zext          ) [ 0000000000000000000000]
tmp_7_i                                                                                               (zext          ) [ 0000000000000000000000]
p_Val2_4                                                                                              (add           ) [ 0000000000000000000000]
exp_Z1P_m_1_V                                                                                         (partselect    ) [ 0100000000000000100000]
tmp_19                                                                                                (partselect    ) [ 0100000000000000100000]
OP1_V_2                                                                                               (zext          ) [ 0100000000000000011000]
OP2_V                                                                                                 (zext          ) [ 0100000000000000011000]
tmp_20                                                                                                (zext          ) [ 0000000000000000000000]
p_Val2_6                                                                                              (add           ) [ 0100000000000000000100]
p_Val2_1                                                                                              (mul           ) [ 0100000000000000000100]
tmp_21                                                                                                (bitconcatenate) [ 0000000000000000000000]
tmp_28_cast                                                                                           (zext          ) [ 0000000000000000000000]
p_Val2_10                                                                                             (add           ) [ 0100000000000000000010]
tmp_76                                                                                                (bitselect     ) [ 0100000000000000000010]
r_exp_V                                                                                               (add           ) [ 0000000000000000000000]
r_exp_V_2                                                                                             (select        ) [ 0100000000000000000010]
tmp_77                                                                                                (partselect    ) [ 0100000000000000000010]
tmp_79                                                                                                (trunc         ) [ 0100000000000000000010]
not_Result_i4                                                                                         (xor           ) [ 0000000000000000000000]
icmp                                                                                                  (icmp          ) [ 0000000000000000000000]
or_cond                                                                                               (or            ) [ 0000000000000000000000]
tmp_28                                                                                                (icmp          ) [ 0000000000000000000000]
tmp_29                                                                                                (partselect    ) [ 0000000000000000000000]
tmp_30                                                                                                (partselect    ) [ 0000000000000000000000]
loc_V_2                                                                                               (select        ) [ 0000000000000000000000]
out_exp_V                                                                                             (add           ) [ 0000000000000000000000]
p_Result_6                                                                                            (bitconcatenate) [ 0000000000000000000000]
sel_tmp1                                                                                              (xor           ) [ 0100000000000000000001]
tmp                                                                                                   (and           ) [ 0000000000000000000000]
sel_tmp2                                                                                              (and           ) [ 0000000000000000000000]
sel_tmp6                                                                                              (and           ) [ 0000000000000000000000]
sel_tmp8                                                                                              (xor           ) [ 0000000000000000000000]
sel_tmp9                                                                                              (and           ) [ 0000000000000000000000]
sel_tmp10                                                                                             (or            ) [ 0100000000000000000001]
sel_tmp12                                                                                             (xor           ) [ 0000000000000000000000]
sel_tmp13                                                                                             (and           ) [ 0000000000000000000000]
sel_tmp44_demorgan                                                                                    (or            ) [ 0000000000000000000000]
sel_tmp14                                                                                             (xor           ) [ 0000000000000000000000]
sel_tmp15                                                                                             (or            ) [ 0000000000000000000000]
tmp35                                                                                                 (and           ) [ 0100000000000000000001]
tmp_36                                                                                                (bitcast       ) [ 0000000000000000000000]
tmp_37                                                                                                (select        ) [ 0000000000000000000000]
tmp_38                                                                                                (or            ) [ 0000000000000000000000]
tmp_39                                                                                                (select        ) [ 0100000000000000000001]
StgValue_142                                                                                          (specpipeline  ) [ 0000000000000000000000]
x_is_ninf                                                                                             (and           ) [ 0000000000000000000000]
sel_tmp7                                                                                              (and           ) [ 0000000000000000000000]
tmp_4_i_i_not                                                                                         (xor           ) [ 0000000000000000000000]
sel_tmp                                                                                               (or            ) [ 0000000000000000000000]
sel_tmp3                                                                                              (xor           ) [ 0000000000000000000000]
tmp32                                                                                                 (and           ) [ 0000000000000000000000]
sel_tmp4                                                                                              (and           ) [ 0000000000000000000000]
sel_tmp5                                                                                              (xor           ) [ 0000000000000000000000]
tmp33                                                                                                 (and           ) [ 0000000000000000000000]
sel_tmp11                                                                                             (and           ) [ 0000000000000000000000]
tmp34                                                                                                 (and           ) [ 0000000000000000000000]
tmp_40                                                                                                (select        ) [ 0000000000000000000000]
tmp_41                                                                                                (or            ) [ 0000000000000000000000]
tmp_42                                                                                                (select        ) [ 0000000000000000000000]
sel_tmp16                                                                                             (or            ) [ 0000000000000000000000]
tmp_43                                                                                                (and           ) [ 0000000000000000000000]
p_1                                                                                                   (select        ) [ 0000000000000000000000]
StgValue_160                                                                                          (ret           ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i2.i23"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i25.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i36.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i28.i17"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i45.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10436"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="x_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/13 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="170" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_16/13 "/>
</bind>
</comp>

<comp id="172" class="1004" name="hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="27" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="9" slack="0"/>
<pin id="176" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/14 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="0"/>
<pin id="181" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="182" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_17/14 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_Val2_s_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_Result_s_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="loc_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="0" index="3" bw="6" slack="0"/>
<pin id="201" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="loc_V_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_i_i_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_1_i_i_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="23" slack="0"/>
<pin id="218" dir="0" index="1" bw="23" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i_i/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="not_demorgan_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="not_demorgan/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_3_i_i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="23" slack="0"/>
<pin id="230" dir="0" index="1" bw="23" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i_i/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_4_i_i_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_4_i_i/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_i_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="m_exp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_Result_5_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="25" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="23" slack="0"/>
<pin id="254" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_Val2_7_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="25" slack="0"/>
<pin id="261" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_Val2_8_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="25" slack="0"/>
<pin id="267" dir="0" index="2" bw="25" slack="0"/>
<pin id="268" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_8/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="isNeg_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="9" slack="0"/>
<pin id="275" dir="0" index="2" bw="5" slack="0"/>
<pin id="276" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_8_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_8_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sh_assign_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="9" slack="0"/>
<pin id="293" dir="0" index="2" bw="9" slack="0"/>
<pin id="294" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_25_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="9" slack="0"/>
<pin id="300" dir="0" index="1" bw="9" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_78_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="25" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_78/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_Val2_18_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="29" slack="0"/>
<pin id="314" dir="0" index="1" bw="25" slack="1"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_18/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_Val2_25_cast1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="29" slack="0"/>
<pin id="321" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_25_cast1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sh_assign_1_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sh_assign_1_cast_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="1"/>
<pin id="328" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast_cast/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_9_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="0"/>
<pin id="331" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_5_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="29" slack="0"/>
<pin id="335" dir="0" index="1" bw="9" slack="0"/>
<pin id="336" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_5_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="29" slack="0"/>
<pin id="341" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_cast/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_6_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="29" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_Val2_9_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="0" index="1" bw="36" slack="0"/>
<pin id="352" dir="0" index="2" bw="36" slack="0"/>
<pin id="353" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_9/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="36" slack="0"/>
<pin id="359" dir="0" index="2" bw="4" slack="0"/>
<pin id="360" dir="0" index="3" bw="7" slack="0"/>
<pin id="361" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_7_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="13" slack="0"/>
<pin id="368" dir="0" index="1" bw="36" slack="0"/>
<pin id="369" dir="0" index="2" bw="6" slack="0"/>
<pin id="370" dir="0" index="3" bw="7" slack="0"/>
<pin id="371" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_72_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="36" slack="0"/>
<pin id="379" dir="0" index="2" bw="7" slack="0"/>
<pin id="380" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_72/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="0" index="1" bw="9" slack="1"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="0" index="1" bw="9" slack="1"/>
<pin id="391" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="OP1_V_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="13" slack="1"/>
<pin id="394" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_47_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="2"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="0" index="2" bw="32" slack="0"/>
<pin id="399" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_47/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_14_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="36" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_26_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="36" slack="0"/>
<pin id="412" dir="0" index="1" bw="36" slack="1"/>
<pin id="413" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_10_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="2"/>
<pin id="418" dir="0" index="2" bw="15" slack="0"/>
<pin id="419" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_13_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_74_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="25" slack="0"/>
<pin id="428" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_74/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_11_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="0"/>
<pin id="431" dir="0" index="1" bw="25" slack="1"/>
<pin id="432" dir="0" index="2" bw="5" slack="0"/>
<pin id="433" dir="0" index="3" bw="6" slack="0"/>
<pin id="434" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_73_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="25" slack="1"/>
<pin id="441" dir="0" index="2" bw="6" slack="0"/>
<pin id="442" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_73/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_12_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="15" slack="1"/>
<pin id="447" dir="0" index="1" bw="15" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="ret_V_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="10" slack="0"/>
<pin id="453" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_s_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="10" slack="0"/>
<pin id="459" dir="0" index="2" bw="10" slack="0"/>
<pin id="460" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="r_exp_V_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="10" slack="0"/>
<pin id="467" dir="0" index="2" bw="10" slack="0"/>
<pin id="468" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_3/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="OP1_V_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="1"/>
<pin id="474" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="grp_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="37" slack="0"/>
<pin id="477" dir="0" index="1" bw="10" slack="0"/>
<pin id="478" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_48_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="36" slack="0"/>
<pin id="483" dir="0" index="1" bw="46" slack="0"/>
<pin id="484" dir="0" index="2" bw="5" slack="0"/>
<pin id="485" dir="0" index="3" bw="7" slack="0"/>
<pin id="486" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/11 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_15_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="36" slack="10"/>
<pin id="493" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15/12 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_16_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="37" slack="0"/>
<pin id="496" dir="0" index="1" bw="36" slack="1"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/12 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_21_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="37" slack="0"/>
<pin id="503" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/12 "/>
</bind>
</comp>

<comp id="505" class="1004" name="p_Val2_5_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="36" slack="0"/>
<pin id="507" dir="0" index="1" bw="37" slack="0"/>
<pin id="508" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_5/12 "/>
</bind>
</comp>

<comp id="511" class="1004" name="m_diff_hi_V_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="9" slack="0"/>
<pin id="513" dir="0" index="1" bw="38" slack="0"/>
<pin id="514" dir="0" index="2" bw="6" slack="0"/>
<pin id="515" dir="0" index="3" bw="6" slack="0"/>
<pin id="516" dir="1" index="4" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/12 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_Val2_15_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="38" slack="0"/>
<pin id="523" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_15/12 "/>
</bind>
</comp>

<comp id="525" class="1004" name="Z2_ind_V_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="0"/>
<pin id="527" dir="0" index="1" bw="38" slack="0"/>
<pin id="528" dir="0" index="2" bw="5" slack="0"/>
<pin id="529" dir="0" index="3" bw="6" slack="0"/>
<pin id="530" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_ind_V/12 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_i1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="1"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1/13 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_17_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="9" slack="2"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/14 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_6_i_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="18" slack="3"/>
<pin id="545" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i/15 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_7_i_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="1"/>
<pin id="548" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i/15 "/>
</bind>
</comp>

<comp id="549" class="1004" name="p_Val2_4_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="18" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="0"/>
<pin id="552" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/15 "/>
</bind>
</comp>

<comp id="555" class="1004" name="exp_Z1P_m_1_V_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="18" slack="0"/>
<pin id="557" dir="0" index="1" bw="19" slack="0"/>
<pin id="558" dir="0" index="2" bw="1" slack="0"/>
<pin id="559" dir="0" index="3" bw="6" slack="0"/>
<pin id="560" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/15 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_19_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="18" slack="0"/>
<pin id="567" dir="0" index="1" bw="27" slack="0"/>
<pin id="568" dir="0" index="2" bw="5" slack="0"/>
<pin id="569" dir="0" index="3" bw="6" slack="0"/>
<pin id="570" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/15 "/>
</bind>
</comp>

<comp id="575" class="1004" name="OP1_V_2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="18" slack="1"/>
<pin id="577" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2/16 "/>
</bind>
</comp>

<comp id="578" class="1004" name="OP2_V_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="18" slack="1"/>
<pin id="580" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V/16 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_20_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="27" slack="3"/>
<pin id="583" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/18 "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_Val2_6_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="0"/>
<pin id="586" dir="0" index="1" bw="27" slack="0"/>
<pin id="587" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/18 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_21_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="45" slack="0"/>
<pin id="592" dir="0" index="1" bw="28" slack="1"/>
<pin id="593" dir="0" index="2" bw="1" slack="0"/>
<pin id="594" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/19 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_28_cast_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="36" slack="1"/>
<pin id="599" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/19 "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_Val2_10_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="45" slack="0"/>
<pin id="602" dir="0" index="1" bw="36" slack="0"/>
<pin id="603" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_10/19 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_76_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="45" slack="0"/>
<pin id="609" dir="0" index="2" bw="7" slack="0"/>
<pin id="610" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_76/19 "/>
</bind>
</comp>

<comp id="614" class="1004" name="r_exp_V_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="10" slack="14"/>
<pin id="617" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/19 "/>
</bind>
</comp>

<comp id="619" class="1004" name="r_exp_V_2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="10" slack="14"/>
<pin id="622" dir="0" index="2" bw="10" slack="0"/>
<pin id="623" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/19 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_77_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="3" slack="0"/>
<pin id="628" dir="0" index="1" bw="10" slack="0"/>
<pin id="629" dir="0" index="2" bw="4" slack="0"/>
<pin id="630" dir="0" index="3" bw="5" slack="0"/>
<pin id="631" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_77/19 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_79_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="10" slack="0"/>
<pin id="638" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_79/19 "/>
</bind>
</comp>

<comp id="640" class="1004" name="not_Result_i4_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="19"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_Result_i4/20 "/>
</bind>
</comp>

<comp id="645" class="1004" name="icmp_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="1"/>
<pin id="647" dir="0" index="1" bw="3" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/20 "/>
</bind>
</comp>

<comp id="650" class="1004" name="or_cond_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="17"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/20 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_28_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="10" slack="1"/>
<pin id="657" dir="0" index="1" bw="10" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/20 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_29_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="23" slack="0"/>
<pin id="662" dir="0" index="1" bw="45" slack="1"/>
<pin id="663" dir="0" index="2" bw="6" slack="0"/>
<pin id="664" dir="0" index="3" bw="7" slack="0"/>
<pin id="665" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/20 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_30_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="23" slack="0"/>
<pin id="671" dir="0" index="1" bw="45" slack="1"/>
<pin id="672" dir="0" index="2" bw="6" slack="0"/>
<pin id="673" dir="0" index="3" bw="7" slack="0"/>
<pin id="674" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/20 "/>
</bind>
</comp>

<comp id="678" class="1004" name="loc_V_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="1"/>
<pin id="680" dir="0" index="1" bw="23" slack="0"/>
<pin id="681" dir="0" index="2" bw="23" slack="0"/>
<pin id="682" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="loc_V_2/20 "/>
</bind>
</comp>

<comp id="685" class="1004" name="out_exp_V_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="8" slack="1"/>
<pin id="688" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/20 "/>
</bind>
</comp>

<comp id="690" class="1004" name="p_Result_6_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="0" index="2" bw="8" slack="0"/>
<pin id="694" dir="0" index="3" bw="23" slack="0"/>
<pin id="695" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/20 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sel_tmp1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="19"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/20 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/20 "/>
</bind>
</comp>

<comp id="711" class="1004" name="sel_tmp2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="19"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/20 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sel_tmp6_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="19"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/20 "/>
</bind>
</comp>

<comp id="721" class="1004" name="sel_tmp8_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="19"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp8/20 "/>
</bind>
</comp>

<comp id="726" class="1004" name="sel_tmp9_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/20 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sel_tmp10_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp10/20 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sel_tmp12_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp12/20 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sel_tmp13_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="19"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp13/20 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sel_tmp44_demorgan_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="19"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp44_demorgan/20 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sel_tmp14_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp14/20 "/>
</bind>
</comp>

<comp id="760" class="1004" name="sel_tmp15_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp15/20 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp35_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp35/20 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_36_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_36/20 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_37_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="0" index="2" bw="32" slack="0"/>
<pin id="780" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_37/20 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_38_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="19"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_38/20 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_39_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="0" index="2" bw="32" slack="0"/>
<pin id="793" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_39/20 "/>
</bind>
</comp>

<comp id="797" class="1004" name="x_is_ninf_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="20"/>
<pin id="799" dir="0" index="1" bw="1" slack="20"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_ninf/21 "/>
</bind>
</comp>

<comp id="801" class="1004" name="sel_tmp7_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="1"/>
<pin id="804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/21 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_4_i_i_not_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="20"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_4_i_i_not/21 "/>
</bind>
</comp>

<comp id="811" class="1004" name="sel_tmp_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="20"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp/21 "/>
</bind>
</comp>

<comp id="816" class="1004" name="sel_tmp3_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/21 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp32_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="1"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp32/21 "/>
</bind>
</comp>

<comp id="827" class="1004" name="sel_tmp4_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/21 "/>
</bind>
</comp>

<comp id="833" class="1004" name="sel_tmp5_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="20"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5/21 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp33_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="1"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp33/21 "/>
</bind>
</comp>

<comp id="843" class="1004" name="sel_tmp11_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp11/21 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp34_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="20"/>
<pin id="851" dir="0" index="1" bw="1" slack="1"/>
<pin id="852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp34/21 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_40_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="32" slack="0"/>
<pin id="856" dir="0" index="2" bw="32" slack="0"/>
<pin id="857" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_40/21 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_41_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_41/21 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_42_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="32" slack="0"/>
<pin id="870" dir="0" index="2" bw="32" slack="1"/>
<pin id="871" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_42/21 "/>
</bind>
</comp>

<comp id="874" class="1004" name="sel_tmp16_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="1"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp16/21 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_43_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_43/21 "/>
</bind>
</comp>

<comp id="885" class="1004" name="p_1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="32" slack="0"/>
<pin id="888" dir="0" index="2" bw="32" slack="0"/>
<pin id="889" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/21 "/>
</bind>
</comp>

<comp id="893" class="1007" name="grp_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="25" slack="0"/>
<pin id="895" dir="0" index="1" bw="13" slack="0"/>
<pin id="896" dir="0" index="2" bw="16" slack="0"/>
<pin id="897" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_3/3 r_V/4 "/>
</bind>
</comp>

<comp id="902" class="1007" name="grp_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="18" slack="0"/>
<pin id="904" dir="0" index="1" bw="18" slack="0"/>
<pin id="905" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/16 "/>
</bind>
</comp>

<comp id="908" class="1005" name="p_Result_s_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="19"/>
<pin id="910" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="915" class="1005" name="not_demorgan_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="19"/>
<pin id="917" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="not_demorgan "/>
</bind>
</comp>

<comp id="921" class="1005" name="tmp_4_i_i_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="19"/>
<pin id="923" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="tmp_4_i_i "/>
</bind>
</comp>

<comp id="928" class="1005" name="p_Val2_8_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="25" slack="1"/>
<pin id="930" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="933" class="1005" name="isNeg_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="1"/>
<pin id="935" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="939" class="1005" name="sh_assign_1_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="9" slack="1"/>
<pin id="941" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="tmp_25_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="19"/>
<pin id="947" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="953" class="1005" name="tmp_78_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="20"/>
<pin id="955" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

<comp id="959" class="1005" name="p_Val2_25_cast1_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="36" slack="1"/>
<pin id="961" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_25_cast1 "/>
</bind>
</comp>

<comp id="964" class="1005" name="sh_assign_1_cast_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_1_cast "/>
</bind>
</comp>

<comp id="970" class="1005" name="p_Val2_9_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="36" slack="10"/>
<pin id="972" dir="1" index="1" bw="36" slack="10"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="975" class="1005" name="tmp_1_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="1"/>
<pin id="977" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="981" class="1005" name="tmp_7_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="13" slack="1"/>
<pin id="983" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="986" class="1005" name="tmp_72_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="2"/>
<pin id="988" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_72 "/>
</bind>
</comp>

<comp id="991" class="1005" name="OP1_V_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="25" slack="1"/>
<pin id="993" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="996" class="1005" name="tmp_26_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="17"/>
<pin id="998" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="r_V_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="25" slack="1"/>
<pin id="1003" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1007" class="1005" name="tmp_74_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="15" slack="1"/>
<pin id="1009" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="r_exp_V_3_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="10" slack="1"/>
<pin id="1014" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_3 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="OP1_V_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="46" slack="1"/>
<pin id="1021" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="tmp_48_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="36" slack="1"/>
<pin id="1026" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="m_diff_hi_V_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="9" slack="2"/>
<pin id="1031" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="1034" class="1005" name="p_Val2_15_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="18" slack="3"/>
<pin id="1036" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_15 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="Z2_ind_V_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="5" slack="1"/>
<pin id="1041" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Z2_ind_V "/>
</bind>
</comp>

<comp id="1044" class="1005" name="hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="5" slack="1"/>
<pin id="1046" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1049" class="1005" name="hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="9" slack="1"/>
<pin id="1051" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1054" class="1005" name="p_Val2_16_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="1"/>
<pin id="1056" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="p_Val2_17_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="27" slack="3"/>
<pin id="1061" dir="1" index="1" bw="27" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_17 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="exp_Z1P_m_1_V_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="18" slack="1"/>
<pin id="1066" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="1069" class="1005" name="tmp_19_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="18" slack="1"/>
<pin id="1071" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="OP1_V_2_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="36" slack="1"/>
<pin id="1076" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_2 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="OP2_V_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="36" slack="1"/>
<pin id="1081" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="1084" class="1005" name="p_Val2_6_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="28" slack="1"/>
<pin id="1086" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="p_Val2_1_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="36" slack="1"/>
<pin id="1091" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="p_Val2_10_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="45" slack="1"/>
<pin id="1096" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="tmp_76_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="1"/>
<pin id="1102" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="r_exp_V_2_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="10" slack="1"/>
<pin id="1107" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_2 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="tmp_77_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="3" slack="1"/>
<pin id="1112" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="tmp_79_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="8" slack="1"/>
<pin id="1117" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="sel_tmp1_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="1"/>
<pin id="1122" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp1 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="sel_tmp10_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="1"/>
<pin id="1128" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp10 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="tmp35_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="1"/>
<pin id="1134" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp35 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="tmp_39_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="158"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="96" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="96" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="154" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="202"><net_src comp="12" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="184" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="209"><net_src comp="184" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="196" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="206" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="210" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="206" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="210" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="228" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="196" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="22" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="240" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="26" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="206" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="250" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="188" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="250" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="30" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="244" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="34" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="196" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="272" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="244" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="244" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="36" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="264" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="42" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="312" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="326" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="319" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="329" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="339" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="355"><net_src comp="343" pin="2"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="46" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="349" pin="3"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="50" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="349" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="14" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="50" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="381"><net_src comp="54" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="349" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="50" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="400"><net_src comp="384" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="401"><net_src comp="388" pin="2"/><net_sink comp="395" pin=2"/></net>

<net id="407"><net_src comp="58" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="395" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="44" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="60" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="62" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="425"><net_src comp="415" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="435"><net_src comp="64" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="66" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="437"><net_src comp="40" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="443"><net_src comp="38" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="40" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="449"><net_src comp="68" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="70" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="429" pin="4"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="445" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="429" pin="4"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="450" pin="2"/><net_sink comp="456" pin=2"/></net>

<net id="469"><net_src comp="438" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="456" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="429" pin="4"/><net_sink comp="464" pin=2"/></net>

<net id="479"><net_src comp="72" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="487"><net_src comp="74" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="475" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="76" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="78" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="499"><net_src comp="80" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="82" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="504"><net_src comp="494" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="491" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="501" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="517"><net_src comp="84" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="505" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="86" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="520"><net_src comp="88" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="524"><net_src comp="505" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="90" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="505" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="92" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="534"><net_src comp="94" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="538"><net_src comp="535" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="542"><net_src comp="539" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="546" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="561"><net_src comp="98" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="549" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="100" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="564"><net_src comp="86" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="571"><net_src comp="102" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="179" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="104" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="88" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="588"><net_src comp="106" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="595"><net_src comp="108" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="110" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="604"><net_src comp="590" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="611"><net_src comp="112" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="114" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="618"><net_src comp="116" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="624"><net_src comp="606" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="614" pin="2"/><net_sink comp="619" pin=2"/></net>

<net id="632"><net_src comp="118" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="619" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="120" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="104" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="639"><net_src comp="619" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="122" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="124" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="645" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="126" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="666"><net_src comp="128" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="130" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="668"><net_src comp="132" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="675"><net_src comp="128" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="134" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="677"><net_src comp="136" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="683"><net_src comp="660" pin="4"/><net_sink comp="678" pin=1"/></net>

<net id="684"><net_src comp="669" pin="4"/><net_sink comp="678" pin=2"/></net>

<net id="689"><net_src comp="34" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="696"><net_src comp="138" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="82" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="685" pin="2"/><net_sink comp="690" pin=2"/></net>

<net id="699"><net_src comp="678" pin="3"/><net_sink comp="690" pin=3"/></net>

<net id="704"><net_src comp="122" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="640" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="700" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="720"><net_src comp="650" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="122" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="645" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="721" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="716" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="726" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="650" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="122" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="738" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="753"><net_src comp="645" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="749" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="122" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="744" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="754" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="655" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="760" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="690" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="711" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="140" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="142" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="788"><net_src comp="711" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="794"><net_src comp="784" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="776" pin="3"/><net_sink comp="789" pin=1"/></net>

<net id="796"><net_src comp="772" pin="1"/><net_sink comp="789" pin=2"/></net>

<net id="805"><net_src comp="797" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="122" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="806" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="797" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="122" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="816" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="831"><net_src comp="822" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="811" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="122" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="833" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="838" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="827" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="858"><net_src comp="843" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="140" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="152" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="865"><net_src comp="843" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="801" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="872"><net_src comp="861" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="853" pin="3"/><net_sink comp="867" pin=1"/></net>

<net id="878"><net_src comp="849" pin="2"/><net_sink comp="874" pin=1"/></net>

<net id="883"><net_src comp="874" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="827" pin="2"/><net_sink comp="879" pin=1"/></net>

<net id="890"><net_src comp="879" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="152" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="892"><net_src comp="867" pin="3"/><net_sink comp="885" pin=2"/></net>

<net id="898"><net_src comp="56" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="899"><net_src comp="392" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="900"><net_src comp="422" pin="1"/><net_sink comp="893" pin=2"/></net>

<net id="901"><net_src comp="893" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="906"><net_src comp="578" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="575" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="911"><net_src comp="188" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="914"><net_src comp="908" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="918"><net_src comp="222" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="924"><net_src comp="234" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="927"><net_src comp="921" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="931"><net_src comp="264" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="936"><net_src comp="272" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="942"><net_src comp="290" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="948"><net_src comp="298" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="951"><net_src comp="945" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="952"><net_src comp="945" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="956"><net_src comp="304" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="962"><net_src comp="319" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="967"><net_src comp="323" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="973"><net_src comp="349" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="978"><net_src comp="356" pin="4"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="984"><net_src comp="366" pin="4"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="989"><net_src comp="376" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="994"><net_src comp="392" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="999"><net_src comp="410" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1004"><net_src comp="893" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="1006"><net_src comp="1001" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="1010"><net_src comp="426" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1015"><net_src comp="464" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1017"><net_src comp="1012" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1018"><net_src comp="1012" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="1022"><net_src comp="472" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1027"><net_src comp="481" pin="4"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1032"><net_src comp="511" pin="4"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1037"><net_src comp="521" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="1042"><net_src comp="525" pin="4"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1047"><net_src comp="160" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1052"><net_src comp="172" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1057"><net_src comp="167" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1062"><net_src comp="179" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1067"><net_src comp="555" pin="4"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1072"><net_src comp="565" pin="4"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1077"><net_src comp="575" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1082"><net_src comp="578" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1087"><net_src comp="584" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1092"><net_src comp="902" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1097"><net_src comp="600" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="1103"><net_src comp="606" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1108"><net_src comp="619" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1113"><net_src comp="626" pin="4"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1118"><net_src comp="636" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1123"><net_src comp="700" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1129"><net_src comp="732" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1135"><net_src comp="766" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1140"><net_src comp="789" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="867" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
 - Input state : 
	Port: exp_generic<float> : x | {1 }
	Port: exp_generic<float> : hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {14 15 }
	Port: exp_generic<float> : hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {13 14 }
  - Chain level:
	State 1
		p_Result_s : 1
		loc_V : 1
		loc_V_1 : 1
		tmp_i_i : 2
		tmp_1_i_i : 2
		not_demorgan : 3
		tmp_3_i_i : 2
		tmp_4_i_i : 3
		tmp_i_cast : 2
		m_exp : 3
		p_Result_5 : 2
		p_Val2_7 : 3
		p_Val2_8 : 4
		isNeg : 4
		tmp_8 : 2
		tmp_8_cast : 3
		sh_assign_1 : 5
		tmp_25 : 4
		tmp_78 : 5
	State 2
		p_Val2_25_cast1 : 1
		tmp_9 : 1
		tmp_5 : 1
		tmp_5_cast : 2
		tmp_6 : 2
		p_Val2_9 : 3
		tmp_1 : 4
		tmp_7 : 4
		tmp_72 : 4
	State 3
		p_Val2_3 : 1
		tmp_47 : 1
		tmp_14 : 2
		tmp_26 : 3
	State 4
		tmp_13_cast : 1
		r_V : 2
		tmp_74 : 3
	State 5
		ret_V_2 : 1
		p_s : 2
		r_exp_V_3 : 3
	State 6
		p_Val2_2 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
		tmp_48 : 1
	State 12
		tmp_21_cast : 1
		p_Val2_5 : 2
		m_diff_hi_V : 3
		p_Val2_15 : 3
		Z2_ind_V : 3
	State 13
		hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		p_Val2_16 : 2
	State 14
		hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		p_Val2_17 : 2
	State 15
		p_Val2_4 : 1
		exp_Z1P_m_1_V : 2
		tmp_19 : 1
	State 16
		p_Val2_1 : 1
	State 17
	State 18
		p_Val2_6 : 1
	State 19
		p_Val2_10 : 1
		tmp_76 : 2
		r_exp_V_2 : 3
		tmp_77 : 4
		tmp_79 : 4
	State 20
		or_cond : 1
		loc_V_2 : 1
		p_Result_6 : 2
		sel_tmp6 : 1
		sel_tmp10 : 1
		sel_tmp12 : 1
		sel_tmp13 : 1
		sel_tmp44_demorgan : 1
		sel_tmp14 : 1
		sel_tmp15 : 1
		tmp35 : 1
		tmp_36 : 3
	State 21
		p_1 : 1
		StgValue_160 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_475          |    4    |   355   |    92   |
|          |          grp_fu_902          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |         tmp_6_fu_343         |    0    |    98   |    92   |
|          |         tmp_2_fu_384         |    0    |    98   |    92   |
|----------|------------------------------|---------|---------|---------|
|   ashr   |         tmp_5_fu_333         |    0    |    90   |    75   |
|          |         tmp_3_fu_388         |    0    |    98   |    92   |
|----------|------------------------------|---------|---------|---------|
|          |        p_Val2_8_fu_264       |    0    |    0    |    25   |
|          |      sh_assign_1_fu_290      |    0    |    0    |    9    |
|          |        p_Val2_9_fu_349       |    0    |    0    |    36   |
|          |         tmp_47_fu_395        |    0    |    0    |    32   |
|          |          p_s_fu_456          |    0    |    0    |    10   |
|          |       r_exp_V_3_fu_464       |    0    |    0    |    10   |
|  select  |       r_exp_V_2_fu_619       |    0    |    0    |    10   |
|          |        loc_V_2_fu_678        |    0    |    0    |    23   |
|          |         tmp_37_fu_776        |    0    |    0    |    32   |
|          |         tmp_39_fu_789        |    0    |    0    |    32   |
|          |         tmp_40_fu_853        |    0    |    0    |    32   |
|          |         tmp_42_fu_867        |    0    |    0    |    32   |
|          |          p_1_fu_885          |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |         m_exp_fu_244         |    0    |    0    |    15   |
|          |        ret_V_2_fu_450        |    0    |    0    |    17   |
|          |        p_Val2_4_fu_549       |    0    |    0    |    25   |
|    add   |        p_Val2_6_fu_584       |    0    |    0    |    34   |
|          |       p_Val2_10_fu_600       |    0    |    0    |    52   |
|          |        r_exp_V_fu_614        |    0    |    0    |    17   |
|          |       out_exp_V_fu_685       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |      not_demorgan_fu_222     |    0    |    0    |    9    |
|          |       tmp_4_i_i_fu_234       |    0    |    0    |    9    |
|          |          tmp_fu_705          |    0    |    0    |    9    |
|          |        sel_tmp2_fu_711       |    0    |    0    |    9    |
|          |        sel_tmp6_fu_716       |    0    |    0    |    9    |
|          |        sel_tmp9_fu_726       |    0    |    0    |    9    |
|          |       sel_tmp13_fu_744       |    0    |    0    |    9    |
|    and   |         tmp35_fu_766         |    0    |    0    |    9    |
|          |       x_is_ninf_fu_797       |    0    |    0    |    9    |
|          |        sel_tmp7_fu_801       |    0    |    0    |    9    |
|          |         tmp32_fu_822         |    0    |    0    |    9    |
|          |        sel_tmp4_fu_827       |    0    |    0    |    9    |
|          |         tmp33_fu_838         |    0    |    0    |    9    |
|          |       sel_tmp11_fu_843       |    0    |    0    |    9    |
|          |         tmp34_fu_849         |    0    |    0    |    9    |
|          |         tmp_43_fu_879        |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_i_i_fu_210        |    0    |    0    |    11   |
|          |       tmp_1_i_i_fu_216       |    0    |    0    |    20   |
|          |       tmp_3_i_i_fu_228       |    0    |    0    |    20   |
|   icmp   |         tmp_25_fu_298        |    0    |    0    |    13   |
|          |         tmp_26_fu_410        |    0    |    0    |    21   |
|          |         tmp_12_fu_445        |    0    |    0    |    13   |
|          |          icmp_fu_645         |    0    |    0    |    9    |
|          |         tmp_28_fu_655        |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |        p_Val2_7_fu_258       |    0    |    0    |    32   |
|    sub   |         tmp_8_fu_280         |    0    |    0    |    15   |
|          |        p_Val2_5_fu_505       |    0    |    0    |    44   |
|----------|------------------------------|---------|---------|---------|
|          |     not_Result_i4_fu_640     |    0    |    0    |    9    |
|          |        sel_tmp1_fu_700       |    0    |    0    |    9    |
|          |        sel_tmp8_fu_721       |    0    |    0    |    9    |
|    xor   |       sel_tmp12_fu_738       |    0    |    0    |    9    |
|          |       sel_tmp14_fu_754       |    0    |    0    |    9    |
|          |     tmp_4_i_i_not_fu_806     |    0    |    0    |    9    |
|          |        sel_tmp3_fu_816       |    0    |    0    |    9    |
|          |        sel_tmp5_fu_833       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |        or_cond_fu_650        |    0    |    0    |    9    |
|          |       sel_tmp10_fu_732       |    0    |    0    |    9    |
|          |   sel_tmp44_demorgan_fu_749  |    0    |    0    |    9    |
|    or    |       sel_tmp15_fu_760       |    0    |    0    |    9    |
|          |         tmp_38_fu_784        |    0    |    0    |    9    |
|          |        sel_tmp_fu_811        |    0    |    0    |    9    |
|          |         tmp_41_fu_861        |    0    |    0    |    9    |
|          |       sel_tmp16_fu_874       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_893          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   |      x_read_read_fu_154      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_Result_s_fu_188      |    0    |    0    |    0    |
|          |         isNeg_fu_272         |    0    |    0    |    0    |
| bitselect|         tmp_78_fu_304        |    0    |    0    |    0    |
|          |         tmp_72_fu_376        |    0    |    0    |    0    |
|          |         tmp_73_fu_438        |    0    |    0    |    0    |
|          |         tmp_76_fu_606        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         loc_V_fu_196         |    0    |    0    |    0    |
|          |         tmp_1_fu_356         |    0    |    0    |    0    |
|          |         tmp_7_fu_366         |    0    |    0    |    0    |
|          |         tmp_11_fu_429        |    0    |    0    |    0    |
|          |         tmp_48_fu_481        |    0    |    0    |    0    |
|partselect|      m_diff_hi_V_fu_511      |    0    |    0    |    0    |
|          |        Z2_ind_V_fu_525       |    0    |    0    |    0    |
|          |     exp_Z1P_m_1_V_fu_555     |    0    |    0    |    0    |
|          |         tmp_19_fu_565        |    0    |    0    |    0    |
|          |         tmp_77_fu_626        |    0    |    0    |    0    |
|          |         tmp_29_fu_660        |    0    |    0    |    0    |
|          |         tmp_30_fu_669        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        loc_V_1_fu_206        |    0    |    0    |    0    |
|   trunc  |         tmp_74_fu_426        |    0    |    0    |    0    |
|          |       p_Val2_15_fu_521       |    0    |    0    |    0    |
|          |         tmp_79_fu_636        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_i_cast_fu_240      |    0    |    0    |    0    |
|          |         tmp_9_fu_329         |    0    |    0    |    0    |
|          |         tmp_i1_fu_535        |    0    |    0    |    0    |
|          |         tmp_17_fu_539        |    0    |    0    |    0    |
|   zext   |        tmp_6_i_fu_543        |    0    |    0    |    0    |
|          |        tmp_7_i_fu_546        |    0    |    0    |    0    |
|          |        OP1_V_2_fu_575        |    0    |    0    |    0    |
|          |         OP2_V_fu_578         |    0    |    0    |    0    |
|          |         tmp_20_fu_581        |    0    |    0    |    0    |
|          |      tmp_28_cast_fu_597      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_Result_5_fu_250      |    0    |    0    |    0    |
|          |       p_Val2_18_fu_312       |    0    |    0    |    0    |
|          |         tmp_14_fu_402        |    0    |    0    |    0    |
|bitconcatenate|         tmp_10_fu_415        |    0    |    0    |    0    |
|          |         tmp_16_fu_494        |    0    |    0    |    0    |
|          |         tmp_21_fu_590        |    0    |    0    |    0    |
|          |       p_Result_6_fu_690      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_8_cast_fu_286      |    0    |    0    |    0    |
|          |    p_Val2_25_cast1_fu_319    |    0    |    0    |    0    |
|          |    sh_assign_1_cast_fu_323   |    0    |    0    |    0    |
|          | sh_assign_1_cast_cast_fu_326 |    0    |    0    |    0    |
|   sext   |       tmp_5_cast_fu_339      |    0    |    0    |    0    |
|          |         OP1_V_fu_392         |    0    |    0    |    0    |
|          |      tmp_13_cast_fu_422      |    0    |    0    |    0    |
|          |        OP1_V_1_fu_472        |    0    |    0    |    0    |
|          |         tmp_15_fu_491        |    0    |    0    |    0    |
|          |      tmp_21_cast_fu_501      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    6    |   739   |   1432  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------------------------------------------------------------------+--------+
|                                                                                                              |   FF   |
+--------------------------------------------------------------------------------------------------------------+--------+
|                                               OP1_V_1_reg_1019                                               |   46   |
|                                               OP1_V_2_reg_1074                                               |   36   |
|                                                 OP1_V_reg_991                                                |   25   |
|                                                OP2_V_reg_1079                                                |   36   |
|                                               Z2_ind_V_reg_1039                                              |    5   |
|                                            exp_Z1P_m_1_V_reg_1064                                            |   18   |
|hls_exp_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1049|    9   |
| hls_exp_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1044 |    5   |
|                                                 isNeg_reg_933                                                |    1   |
|                                             m_diff_hi_V_reg_1029                                             |    9   |
|                                             not_demorgan_reg_915                                             |    1   |
|                                              p_Result_s_reg_908                                              |    1   |
|                                              p_Val2_10_reg_1094                                              |   45   |
|                                              p_Val2_15_reg_1034                                              |   18   |
|                                              p_Val2_16_reg_1054                                              |    8   |
|                                              p_Val2_17_reg_1059                                              |   27   |
|                                               p_Val2_1_reg_1089                                              |   36   |
|                                            p_Val2_25_cast1_reg_959                                           |   36   |
|                                               p_Val2_6_reg_1084                                              |   28   |
|                                               p_Val2_8_reg_928                                               |   25   |
|                                               p_Val2_9_reg_970                                               |   36   |
|                                                 r_V_reg_1001                                                 |   25   |
|                                              r_exp_V_2_reg_1105                                              |   10   |
|                                              r_exp_V_3_reg_1012                                              |   10   |
|                                              sel_tmp10_reg_1126                                              |    1   |
|                                               sel_tmp1_reg_1120                                              |    1   |
|                                           sh_assign_1_cast_reg_964                                           |   32   |
|                                              sh_assign_1_reg_939                                             |    9   |
|                                                tmp35_reg_1132                                                |    1   |
|                                                tmp_19_reg_1069                                               |   18   |
|                                                 tmp_1_reg_975                                                |   32   |
|                                                tmp_25_reg_945                                                |    1   |
|                                                tmp_26_reg_996                                                |    1   |
|                                                tmp_39_reg_1137                                               |   32   |
|                                                tmp_48_reg_1024                                               |   36   |
|                                               tmp_4_i_i_reg_921                                              |    1   |
|                                                tmp_72_reg_986                                                |    1   |
|                                                tmp_74_reg_1007                                               |   15   |
|                                                tmp_76_reg_1100                                               |    1   |
|                                                tmp_77_reg_1110                                               |    3   |
|                                                tmp_78_reg_953                                                |    1   |
|                                                tmp_79_reg_1115                                               |    8   |
|                                                 tmp_7_reg_981                                                |   13   |
+--------------------------------------------------------------------------------------------------------------+--------+
|                                                     Total                                                    |   703  |
+--------------------------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_167 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_179 |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_475    |  p1  |   2  |  10  |   20   ||    9    |
|     grp_fu_893    |  p1  |   2  |  13  |   26   ||    9    |
|     grp_fu_902    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_902    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   146  ||   5.01  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   739  |  1432  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   54   |
|  Register |    -   |    -   |   703  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    5   |  1442  |  1486  |
+-----------+--------+--------+--------+--------+
