INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/systolic_modulate.hlsrun_csim_summary, at Mon Nov  4 21:47:08 2024
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate -config /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg -cmdlineconfig /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'silvenchen' on host 'silvenchen-ASUS-TUF-Gaming-F15-FX507ZM-FX507ZM' (Linux_x86_64 version 5.19.0-32-generic) on Mon Nov 04 21:47:09 CST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.2 LTS
INFO: [HLS 200-10] In directory '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa'
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate 
INFO: [HLS 200-1510] Running: open_project /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=kernel.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=kernel.h' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=tb_sa.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/tb_sa.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=systolic_modulate' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xcu280-fsvh2892-2L-e' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../kernel.cpp in debug mode
   Generating csim.exe
make: Warning: File '/dev/null' has modification time 11472 s in the future
make: warning:  Clock skew detected.  Your build may be incomplete.
start loading files
finish loading files
start computing
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 8
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.12 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.33 seconds; current allocated memory: 0.062 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 4.2 seconds. Total CPU system time: 0.3 seconds. Total elapsed time: 4.4 seconds; peak allocated memory: 634.258 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Nov  4 21:47:13 2024...
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 7s
