[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  28765       tick       6039184       1944560       1907316       6039184 
      2  28765       tick       8708853       2860936       2840559       8708853 
      3  28765       tick       8715802       2863453       2841817       8715802 
      4  28765       tick       8721597       2864290       2842854       8721597 
      5  28765       tick       8709790       2859774       2837204       8709790 
      6  28765       tick       8727553       2864330       2845501       8727553 
      7  28765       tick       8705999       2858750       2838178       8705999 
      8  28765       tick       8714035       2861536       2839223       8714035 
      9  28765       tick       8730461       2864969       2847273       8730461 
     10  28765       tick       8717769       2862704       2839345       8717769 
     11  28765       tick       8720867       2862879       2840002       8720867 
     12  28765       tick       8731609       2867190       2848373       8731609 
     13  28765       tick       8703575       2858430       2832045       8703575 
     14  28765       tick       8736581       2865834       2847944       8736581 
     15  28765       tick       8728397       2865263       2845912       8728397 
     16  28765       tick       8690501       2855055       2830141       8690501 
     17  28765       tick       8724207       2862124       2838489       8724207 
     18  28765       tick       8700517       2858223       2835134       8700517 
     19  28765       tick       8729161       2865568       2847966       8729161 
     20  28765       tick       8726393       2863676       2845521       8726393 
     21  28765       exit       4295132       1411964       1393550       4295132 
