// Seed: 2433277144
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  reg id_2;
  assign id_2 = id_2;
  type_4(
      1, 1, 1 * 1
  );
  always @(posedge 1) begin
    id_2 <= 1;
  end
endmodule
