#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb4dc211ed0 .scope module, "ControlUnitMUX" "ControlUnitMUX" 2 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 9 "control_signals_in";
    .port_info 2 /OUTPUT 9 "control_signals_out";
o0x7fb4dc142008 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x7fb4dc21adc0_0 .net "control_signals_in", 8 0, o0x7fb4dc142008;  0 drivers
v0x7fb4dc244540_0 .var "control_signals_out", 8 0;
o0x7fb4dc142068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb4dc2445e0_0 .net "select", 0 0, o0x7fb4dc142068;  0 drivers
E_0x7fb4dc21a890 .event edge, v0x7fb4dc2445e0_0, v0x7fb4dc21adc0_0;
S_0x7fb4dc211d30 .scope module, "MIPS_Pipeline_tb" "MIPS_Pipeline_tb" 3 16;
 .timescale -9 -12;
v0x7fb4dc24a8f0_0 .net "ALUOp", 0 0, v0x7fb4dc245b50_0;  1 drivers
v0x7fb4dc24a9a0_0 .var "Addr", 7 0;
v0x7fb4dc24aa40_0 .var "Clk", 0 0;
v0x7fb4dc24aaf0_0 .net "HiEnable", 0 0, v0x7fb4dc245c00_0;  1 drivers
v0x7fb4dc24aba0_0 .net "JalAdder", 0 0, v0x7fb4dc245ca0_0;  1 drivers
v0x7fb4dc24ac70_0 .net "LoEnable", 0 0, v0x7fb4dc245d30_0;  1 drivers
v0x7fb4dc24ad00_0 .net "Load", 0 0, v0x7fb4dc245dd0_0;  1 drivers
v0x7fb4dc24adb0_0 .net "PC", 31 0, v0x7fb4dc24a150_0;  1 drivers
v0x7fb4dc24ae40_0 .net "RegDst", 0 0, v0x7fb4dc245eb0_0;  1 drivers
v0x7fb4dc24af70_0 .net "RegFileEnable", 0 0, v0x7fb4dc245f50_0;  1 drivers
v0x7fb4dc24b000_0 .var "Reset", 0 0;
v0x7fb4dc24b090_0 .net "RsAddrMux", 0 0, v0x7fb4dc245ff0_0;  1 drivers
v0x7fb4dc24b120_0 .var "S", 0 0;
v0x7fb4dc24b1b0_0 .net "TaMux", 0 0, v0x7fb4dc246090_0;  1 drivers
v0x7fb4dc24b260_0 .net "WriteDestination", 0 0, v0x7fb4dc2461a0_0;  1 drivers
v0x7fb4dc24b310_0 .var/i "code", 31 0;
v0x7fb4dc24b3a0_0 .var "data", 7 0;
v0x7fb4dc24b530_0 .var/i "fi", 31 0;
v0x7fb4dc24b5c0_0 .net "instruction", 31 0, v0x7fb4dc24a750_0;  1 drivers
v0x7fb4dc24b660_0 .net "nPC", 31 0, v0x7fb4dc248ed0_0;  1 drivers
v0x7fb4dc24b740_0 .net "nPC4", 31 0, L_0x7fb4dc24bb80;  1 drivers
v0x7fb4dc24b7d0_0 .net "next_pc", 0 0, L_0x7fb4dc24bd80;  1 drivers
o0x7fb4dc142338 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb4dc24b860_0 .net "reset", 0 0, o0x7fb4dc142338;  0 drivers
L_0x7fb4dc24bd80 .part v0x7fb4dc249a80_0, 0, 1;
L_0x7fb4dc24be40 .part v0x7fb4dc24a150_0, 0, 8;
S_0x7fb4dc2446d0 .scope module, "control_unit" "ControlUnit" 3 71, 2 20 0, S_0x7fb4dc211d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "ALUOp";
    .port_info 3 /OUTPUT 1 "Load";
    .port_info 4 /OUTPUT 1 "RegFileEnable";
    .port_info 5 /OUTPUT 1 "HiEnable";
    .port_info 6 /OUTPUT 1 "LoEnable";
    .port_info 7 /OUTPUT 1 "JalAdder";
    .port_info 8 /OUTPUT 1 "TaMux";
    .port_info 9 /OUTPUT 1 "RsAddrMux";
    .port_info 10 /OUTPUT 1 "WriteDestination";
    .port_info 11 /OUTPUT 1 "RegDst";
P_0x7fb4dd00a200 .param/l "FUNC_ADD" 1 2 65, C4<100000>;
P_0x7fb4dd00a240 .param/l "FUNC_ADDU" 1 2 66, C4<100001>;
P_0x7fb4dd00a280 .param/l "FUNC_AND" 1 2 79, C4<100100>;
P_0x7fb4dd00a2c0 .param/l "FUNC_JALR" 1 2 70, C4<001001>;
P_0x7fb4dd00a300 .param/l "FUNC_JR" 1 2 69, C4<001000>;
P_0x7fb4dd00a340 .param/l "FUNC_MFHI" 1 2 71, C4<010000>;
P_0x7fb4dd00a380 .param/l "FUNC_MFLO" 1 2 72, C4<010010>;
P_0x7fb4dd00a3c0 .param/l "FUNC_MOVN" 1 2 73, C4<001011>;
P_0x7fb4dd00a400 .param/l "FUNC_MOVZ" 1 2 74, C4<001010>;
P_0x7fb4dd00a440 .param/l "FUNC_MTHI" 1 2 75, C4<010001>;
P_0x7fb4dd00a480 .param/l "FUNC_MTLO" 1 2 76, C4<010011>;
P_0x7fb4dd00a4c0 .param/l "FUNC_NOR" 1 2 82, C4<100111>;
P_0x7fb4dd00a500 .param/l "FUNC_OR" 1 2 80, C4<100101>;
P_0x7fb4dd00a540 .param/l "FUNC_SLL" 1 2 83, C4<000000>;
P_0x7fb4dd00a580 .param/l "FUNC_SLLV" 1 2 84, C4<000100>;
P_0x7fb4dd00a5c0 .param/l "FUNC_SLT" 1 2 77, C4<101010>;
P_0x7fb4dd00a600 .param/l "FUNC_SLTU" 1 2 78, C4<101011>;
P_0x7fb4dd00a640 .param/l "FUNC_SRA" 1 2 85, C4<000011>;
P_0x7fb4dd00a680 .param/l "FUNC_SRAV" 1 2 86, C4<000111>;
P_0x7fb4dd00a6c0 .param/l "FUNC_SRL" 1 2 87, C4<000010>;
P_0x7fb4dd00a700 .param/l "FUNC_SRLV" 1 2 88, C4<000110>;
P_0x7fb4dd00a740 .param/l "FUNC_SUB" 1 2 67, C4<100010>;
P_0x7fb4dd00a780 .param/l "FUNC_SUBU" 1 2 68, C4<100011>;
P_0x7fb4dd00a7c0 .param/l "FUNC_XOR" 1 2 81, C4<100110>;
P_0x7fb4dd00a800 .param/l "OPCODE_ADDI" 1 2 41, C4<001000>;
P_0x7fb4dd00a840 .param/l "OPCODE_ADDIU" 1 2 42, C4<001001>;
P_0x7fb4dd00a880 .param/l "OPCODE_ANDI" 1 2 45, C4<001100>;
P_0x7fb4dd00a8c0 .param/l "OPCODE_BEQ" 1 2 57, C4<000100>;
P_0x7fb4dd00a900 .param/l "OPCODE_BGTZ" 1 2 60, C4<000111>;
P_0x7fb4dd00a940 .param/l "OPCODE_BLEZ" 1 2 59, C4<000110>;
P_0x7fb4dd00a980 .param/l "OPCODE_BNE" 1 2 58, C4<000101>;
P_0x7fb4dd00a9c0 .param/l "OPCODE_J" 1 2 39, C4<000010>;
P_0x7fb4dd00aa00 .param/l "OPCODE_JAL" 1 2 40, C4<000011>;
P_0x7fb4dd00aa40 .param/l "OPCODE_LB" 1 2 49, C4<100000>;
P_0x7fb4dd00aa80 .param/l "OPCODE_LBU" 1 2 52, C4<100100>;
P_0x7fb4dd00aac0 .param/l "OPCODE_LH" 1 2 50, C4<100001>;
P_0x7fb4dd00ab00 .param/l "OPCODE_LHU" 1 2 53, C4<100101>;
P_0x7fb4dd00ab40 .param/l "OPCODE_LUI" 1 2 48, C4<001111>;
P_0x7fb4dd00ab80 .param/l "OPCODE_LW" 1 2 51, C4<100011>;
P_0x7fb4dd00abc0 .param/l "OPCODE_ORI" 1 2 46, C4<001101>;
P_0x7fb4dd00ac00 .param/l "OPCODE_REGIMM" 1 2 61, C4<000001>;
P_0x7fb4dd00ac40 .param/l "OPCODE_RTYPE" 1 2 37, C4<000000>;
P_0x7fb4dd00ac80 .param/l "OPCODE_SB" 1 2 54, C4<101000>;
P_0x7fb4dd00acc0 .param/l "OPCODE_SH" 1 2 55, C4<101001>;
P_0x7fb4dd00ad00 .param/l "OPCODE_SLTI" 1 2 43, C4<001010>;
P_0x7fb4dd00ad40 .param/l "OPCODE_SLTIU" 1 2 44, C4<001011>;
P_0x7fb4dd00ad80 .param/l "OPCODE_SPECIAL" 1 2 38, C4<011100>;
P_0x7fb4dd00adc0 .param/l "OPCODE_SW" 1 2 56, C4<101011>;
P_0x7fb4dd00ae00 .param/l "OPCODE_XORI" 1 2 47, C4<001110>;
P_0x7fb4dd00ae40 .param/l "RT_BAL" 1 2 96, C4<10001>;
P_0x7fb4dd00ae80 .param/l "RT_BGEZ" 1 2 93, C4<00001>;
P_0x7fb4dd00aec0 .param/l "RT_BGEZAL" 1 2 95, C4<10001>;
P_0x7fb4dd00af00 .param/l "RT_BLTZ" 1 2 92, C4<00000>;
P_0x7fb4dd00af40 .param/l "RT_BLTZAL" 1 2 94, C4<10000>;
v0x7fb4dc245b50_0 .var "ALUOp", 0 0;
v0x7fb4dc245c00_0 .var "HiEnable", 0 0;
v0x7fb4dc245ca0_0 .var "JalAdder", 0 0;
v0x7fb4dc245d30_0 .var "LoEnable", 0 0;
v0x7fb4dc245dd0_0 .var "Load", 0 0;
v0x7fb4dc245eb0_0 .var "RegDst", 0 0;
v0x7fb4dc245f50_0 .var "RegFileEnable", 0 0;
v0x7fb4dc245ff0_0 .var "RsAddrMux", 0 0;
v0x7fb4dc246090_0 .var "TaMux", 0 0;
v0x7fb4dc2461a0_0 .var "WriteDestination", 0 0;
v0x7fb4dc246230_0 .net "instruction", 31 0, v0x7fb4dc24a750_0;  alias, 1 drivers
v0x7fb4dc2462e0_0 .net "reset", 0 0, o0x7fb4dc142338;  alias, 0 drivers
E_0x7fb4dc245b00 .event edge, v0x7fb4dc2462e0_0, v0x7fb4dc246230_0;
S_0x7fb4dc2464a0 .scope module, "ex_mem_register" "EX_MEM_Register" 3 103, 4 47 0, S_0x7fb4dc211d30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "write_data_in";
    .port_info 4 /INPUT 5 "write_reg_in";
    .port_info 5 /INPUT 9 "control_signals_in";
    .port_info 6 /OUTPUT 32 "alu_result_out";
    .port_info 7 /OUTPUT 32 "write_data_out";
    .port_info 8 /OUTPUT 5 "write_reg_out";
    .port_info 9 /OUTPUT 9 "control_signals_out";
o0x7fb4dc1425a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb4dc246750_0 .net "alu_result_in", 31 0, o0x7fb4dc1425a8;  0 drivers
v0x7fb4dc246810_0 .var "alu_result_out", 31 0;
v0x7fb4dc2468c0_0 .net "clk", 0 0, v0x7fb4dc24aa40_0;  1 drivers
o0x7fb4dc142638 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x7fb4dc246970_0 .net "control_signals_in", 8 0, o0x7fb4dc142638;  0 drivers
v0x7fb4dc246a20_0 .var "control_signals_out", 8 0;
v0x7fb4dc246b10_0 .net "reset", 0 0, v0x7fb4dc24b000_0;  1 drivers
o0x7fb4dc1426c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb4dc246bb0_0 .net "write_data_in", 31 0, o0x7fb4dc1426c8;  0 drivers
v0x7fb4dc246c60_0 .var "write_data_out", 31 0;
o0x7fb4dc142728 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fb4dc246d10_0 .net "write_reg_in", 4 0, o0x7fb4dc142728;  0 drivers
v0x7fb4dc246e20_0 .var "write_reg_out", 4 0;
E_0x7fb4dc245e70 .event posedge, v0x7fb4dc246b10_0, v0x7fb4dc2468c0_0;
S_0x7fb4dc246fc0 .scope module, "id_ex_register" "ID_EX_Register" 3 97, 4 22 0, S_0x7fb4dc211d30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 9 "control_signals_in";
    .port_info 5 /OUTPUT 32 "instruction_out";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 9 "control_signals_out";
v0x7fb4dc247230_0 .net "clk", 0 0, v0x7fb4dc24aa40_0;  alias, 1 drivers
o0x7fb4dc142968 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x7fb4dc2472c0_0 .net "control_signals_in", 8 0, o0x7fb4dc142968;  0 drivers
v0x7fb4dc247360_0 .var "control_signals_out", 8 0;
o0x7fb4dc1429c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb4dc247420_0 .net "instruction_in", 31 0, o0x7fb4dc1429c8;  0 drivers
v0x7fb4dc2474d0_0 .var "instruction_out", 31 0;
o0x7fb4dc142a28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb4dc2475c0_0 .net "pc_in", 31 0, o0x7fb4dc142a28;  0 drivers
v0x7fb4dc247670_0 .var "pc_out", 31 0;
v0x7fb4dc247720_0 .net "reset", 0 0, v0x7fb4dc24b000_0;  alias, 1 drivers
S_0x7fb4dc247860 .scope module, "if_id_register" "IF_ID_Register" 3 89, 4 1 0, S_0x7fb4dc211d30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instruction_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x7fb4dc247ae0_0 .net "clk", 0 0, v0x7fb4dc24aa40_0;  alias, 1 drivers
v0x7fb4dc247b80_0 .net "instruction_in", 31 0, v0x7fb4dc24a750_0;  alias, 1 drivers
v0x7fb4dc247c20_0 .var "instruction_out", 31 0;
v0x7fb4dc247cd0_0 .net "pc_in", 31 0, v0x7fb4dc24a150_0;  alias, 1 drivers
v0x7fb4dc247d80_0 .var "pc_out", 31 0;
v0x7fb4dc247e70_0 .net "reset", 0 0, v0x7fb4dc24b000_0;  alias, 1 drivers
S_0x7fb4dc247fb0 .scope module, "mem_wb_register" "MEM_WB_Register" 3 109, 4 76 0, S_0x7fb4dc211d30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "mem_data_in";
    .port_info 4 /INPUT 5 "write_reg_in";
    .port_info 5 /INPUT 9 "control_signals_in";
    .port_info 6 /OUTPUT 32 "alu_result_out";
    .port_info 7 /OUTPUT 32 "mem_data_out";
    .port_info 8 /OUTPUT 5 "write_reg_out";
    .port_info 9 /OUTPUT 9 "control_signals_out";
o0x7fb4dc142db8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb4dc2482f0_0 .net "alu_result_in", 31 0, o0x7fb4dc142db8;  0 drivers
v0x7fb4dc248380_0 .var "alu_result_out", 31 0;
v0x7fb4dc248410_0 .net "clk", 0 0, v0x7fb4dc24aa40_0;  alias, 1 drivers
o0x7fb4dc142e18 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x7fb4dc2484a0_0 .net "control_signals_in", 8 0, o0x7fb4dc142e18;  0 drivers
v0x7fb4dc248540_0 .var "control_signals_out", 8 0;
o0x7fb4dc142e78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb4dc248630_0 .net "mem_data_in", 31 0, o0x7fb4dc142e78;  0 drivers
v0x7fb4dc2486e0_0 .var "mem_data_out", 31 0;
v0x7fb4dc248790_0 .net "reset", 0 0, v0x7fb4dc24b000_0;  alias, 1 drivers
o0x7fb4dc142ed8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fb4dc248820_0 .net "write_reg_in", 4 0, o0x7fb4dc142ed8;  0 drivers
v0x7fb4dc248930_0 .var "write_reg_out", 4 0;
S_0x7fb4dc248ad0 .scope module, "npc_reg" "PC_NPC_Register" 3 51, 5 23 0, S_0x7fb4dc211d30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /INPUT 1 "is_npc";
v0x7fb4dc248d10_0 .net "clk", 0 0, v0x7fb4dc24aa40_0;  alias, 1 drivers
v0x7fb4dc248e30_0 .net "data_in", 31 0, L_0x7fb4dc24bb80;  alias, 1 drivers
v0x7fb4dc248ed0_0 .var "data_out", 31 0;
L_0x7fb4dc173128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb4dc248f60_0 .net "is_npc", 0 0, L_0x7fb4dc173128;  1 drivers
L_0x7fb4dc1730e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb4dc249000_0 .net "load_enable", 0 0, L_0x7fb4dc1730e0;  1 drivers
v0x7fb4dc2490e0_0 .net "reset", 0 0, v0x7fb4dc24b000_0;  alias, 1 drivers
E_0x7fb4dc248cd0 .event posedge, v0x7fb4dc2468c0_0;
S_0x7fb4dc249260 .scope module, "pc_adder" "PC_Adder" 3 35, 5 15 0, S_0x7fb4dc211d30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "pc_in";
    .port_info 1 /OUTPUT 32 "pc_out";
L_0x7fb4dc173008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fb4dc249420_0 .net/2u *"_ivl_0", 31 0, L_0x7fb4dc173008;  1 drivers
v0x7fb4dc2494b0_0 .net "pc_in", 31 0, v0x7fb4dc24a150_0;  alias, 1 drivers
v0x7fb4dc249570_0 .net "pc_out", 31 0, L_0x7fb4dc24bb80;  alias, 1 drivers
L_0x7fb4dc24bb80 .arith/sum 32, v0x7fb4dc24a150_0, L_0x7fb4dc173008;
S_0x7fb4dc249650 .scope module, "pc_mux" "PC_MUX" 3 61, 5 38 0, S_0x7fb4dc211d30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "sequential_pc";
    .port_info 1 /INPUT 32 "branch_target";
    .port_info 2 /INPUT 32 "jump_target";
    .port_info 3 /INPUT 2 "select";
    .port_info 4 /OUTPUT 32 "next_pc";
L_0x7fb4dc1731b8 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0x7fb4dc249910_0 .net "branch_target", 31 0, L_0x7fb4dc1731b8;  1 drivers
L_0x7fb4dc173200 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0x7fb4dc2499d0_0 .net "jump_target", 31 0, L_0x7fb4dc173200;  1 drivers
v0x7fb4dc249a80_0 .var "next_pc", 31 0;
L_0x7fb4dc173248 .functor BUFT 1, C4<0z>, C4<0>, C4<0>, C4<0>;
v0x7fb4dc249b40_0 .net "select", 1 0, L_0x7fb4dc173248;  1 drivers
L_0x7fb4dc173170 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0x7fb4dc249bf0_0 .net "sequential_pc", 31 0, L_0x7fb4dc173170;  1 drivers
E_0x7fb4dc2498c0 .event edge, v0x7fb4dc249b40_0, v0x7fb4dc249bf0_0, v0x7fb4dc249910_0, v0x7fb4dc2499d0_0;
S_0x7fb4dc249d60 .scope module, "pc_reg" "PC_NPC_Register" 3 41, 5 23 0, S_0x7fb4dc211d30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /INPUT 1 "is_npc";
v0x7fb4dc24a030_0 .net "clk", 0 0, v0x7fb4dc24aa40_0;  alias, 1 drivers
v0x7fb4dc24a0c0_0 .net "data_in", 31 0, v0x7fb4dc248ed0_0;  alias, 1 drivers
v0x7fb4dc24a150_0 .var "data_out", 31 0;
L_0x7fb4dc173098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb4dc24a220_0 .net "is_npc", 0 0, L_0x7fb4dc173098;  1 drivers
L_0x7fb4dc173050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb4dc24a2b0_0 .net "load_enable", 0 0, L_0x7fb4dc173050;  1 drivers
v0x7fb4dc24a380_0 .net "reset", 0 0, v0x7fb4dc24b000_0;  alias, 1 drivers
S_0x7fb4dc24a490 .scope module, "ram1" "rom_512x8" 3 116, 3 8 0, S_0x7fb4dc211d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 8 "Address";
v0x7fb4dc24a690_0 .net "Address", 7 0, L_0x7fb4dc24be40;  1 drivers
v0x7fb4dc24a750_0 .var "DataOut", 31 0;
v0x7fb4dc24a830 .array "Mem", 511 0, 7 0;
E_0x7fb4dc24a650 .event edge, v0x7fb4dc24a690_0;
S_0x7fb4dc21e1b0 .scope module, "NPC_PC_Handler_Selector" "NPC_PC_Handler_Selector" 5 2;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jump";
    .port_info 2 /OUTPUT 2 "pc_source_selector";
o0x7fb4dc143898 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb4dc24b8f0_0 .net "branch", 0 0, o0x7fb4dc143898;  0 drivers
o0x7fb4dc1438c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb4dc24b9a0_0 .net "jump", 0 0, o0x7fb4dc1438c8;  0 drivers
v0x7fb4dc24ba40_0 .var "pc_source_selector", 1 0;
E_0x7fb4dc24af20 .event edge, v0x7fb4dc24b9a0_0, v0x7fb4dc24b8f0_0;
    .scope S_0x7fb4dc211ed0;
T_0 ;
    %wait E_0x7fb4dc21a890;
    %load/vec4 v0x7fb4dc2445e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fb4dc21adc0_0;
    %store/vec4 v0x7fb4dc244540_0, 0, 9;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fb4dc244540_0, 0, 9;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fb4dc249d60;
T_1 ;
    %wait E_0x7fb4dc248cd0;
    %load/vec4 v0x7fb4dc24a380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fb4dc24a220_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v0x7fb4dc24a150_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fb4dc24a2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fb4dc24a0c0_0;
    %assign/vec4 v0x7fb4dc24a150_0, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb4dc248ad0;
T_2 ;
    %wait E_0x7fb4dc248cd0;
    %load/vec4 v0x7fb4dc2490e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fb4dc248f60_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %assign/vec4 v0x7fb4dc248ed0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fb4dc249000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7fb4dc248e30_0;
    %assign/vec4 v0x7fb4dc248ed0_0, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb4dc249650;
T_3 ;
    %wait E_0x7fb4dc2498c0;
    %load/vec4 v0x7fb4dc249b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb4dc249a80_0, 0, 32;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x7fb4dc249bf0_0;
    %store/vec4 v0x7fb4dc249a80_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x7fb4dc249910_0;
    %store/vec4 v0x7fb4dc249a80_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x7fb4dc2499d0_0;
    %store/vec4 v0x7fb4dc249a80_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fb4dc2446d0;
T_4 ;
    %wait E_0x7fb4dc245b00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc245dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc245c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc245d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc245ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc246090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc245ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc245eb0_0, 0, 1;
    %load/vec4 v0x7fb4dc2462e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fb4dc246230_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.28;
T_4.2 ;
    %load/vec4 v0x7fb4dc246230_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.44, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.45, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.46, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_4.47, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_4.48, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %jmp T_4.51;
T_4.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.51;
T_4.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.51;
T_4.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.51;
T_4.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.51;
T_4.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.51;
T_4.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.51;
T_4.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.51;
T_4.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.51;
T_4.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.51;
T_4.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.51;
T_4.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.51;
T_4.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.51;
T_4.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.51;
T_4.42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.51;
T_4.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.51;
T_4.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.51;
T_4.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %load/vec4 v0x7fb4dc246230_0;
    %parti/s 6, 0, 2;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_4.52, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc245ca0_0, 0, 1;
T_4.52 ;
    %jmp T_4.51;
T_4.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %load/vec4 v0x7fb4dc246230_0;
    %parti/s 6, 0, 2;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_4.54, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc245ca0_0, 0, 1;
T_4.54 ;
    %jmp T_4.51;
T_4.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245c00_0, 0, 1;
    %jmp T_4.51;
T_4.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245d30_0, 0, 1;
    %jmp T_4.51;
T_4.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245c00_0, 0, 1;
    %jmp T_4.51;
T_4.50 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245d30_0, 0, 1;
    %jmp T_4.51;
T_4.51 ;
    %pop/vec4 1;
    %jmp T_4.28;
T_4.3 ;
    %load/vec4 v0x7fb4dc246230_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.56, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.57, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.58, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.59, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.60, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.61, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.62, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.63, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.64, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.65, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.66, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.67, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.68, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.69, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.70, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.71, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.72, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.73, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_4.74, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_4.75, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.76, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.77, 6;
    %jmp T_4.78;
T_4.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.78;
T_4.57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.78;
T_4.58 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.78;
T_4.59 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.78;
T_4.60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.78;
T_4.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.78;
T_4.62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.78;
T_4.63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.78;
T_4.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.78;
T_4.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.78;
T_4.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.78;
T_4.67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.78;
T_4.68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.78;
T_4.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.78;
T_4.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.78;
T_4.71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.78;
T_4.72 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %load/vec4 v0x7fb4dc246230_0;
    %parti/s 6, 0, 2;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_4.79, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc245ca0_0, 0, 1;
T_4.79 ;
    %jmp T_4.78;
T_4.73 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %load/vec4 v0x7fb4dc246230_0;
    %parti/s 6, 0, 2;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_4.81, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc245ca0_0, 0, 1;
T_4.81 ;
    %jmp T_4.78;
T_4.74 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245c00_0, 0, 1;
    %jmp T_4.78;
T_4.75 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245d30_0, 0, 1;
    %jmp T_4.78;
T_4.76 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245c00_0, 0, 1;
    %jmp T_4.78;
T_4.77 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245d30_0, 0, 1;
    %jmp T_4.78;
T_4.78 ;
    %pop/vec4 1;
    %jmp T_4.28;
T_4.4 ;
    %jmp T_4.28;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245eb0_0, 0, 1;
    %jmp T_4.28;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.28;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.28;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.28;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.28;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.28;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.28;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.28;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.28;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.28;
T_4.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.28;
T_4.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.28;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.28;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc2461a0_0, 0, 1;
    %jmp T_4.28;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %jmp T_4.28;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %jmp T_4.28;
T_4.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %jmp T_4.28;
T_4.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %load/vec4 v0x7fb4dc246230_0;
    %parti/s 5, 16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.83, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.84, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.85, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.86, 6;
    %jmp T_4.87;
T_4.83 ;
    %jmp T_4.87;
T_4.84 ;
    %jmp T_4.87;
T_4.85 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ca0_0, 0, 1;
    %jmp T_4.87;
T_4.86 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ca0_0, 0, 1;
    %jmp T_4.87;
T_4.87 ;
    %pop/vec4 1;
    %jmp T_4.28;
T_4.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %load/vec4 v0x7fb4dc246230_0;
    %parti/s 5, 16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.88, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.89, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.90, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.91, 6;
    %jmp T_4.92;
T_4.88 ;
    %jmp T_4.92;
T_4.89 ;
    %jmp T_4.92;
T_4.90 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ca0_0, 0, 1;
    %jmp T_4.92;
T_4.91 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ca0_0, 0, 1;
    %jmp T_4.92;
T_4.92 ;
    %pop/vec4 1;
    %jmp T_4.28;
T_4.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %load/vec4 v0x7fb4dc246230_0;
    %parti/s 5, 16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.93, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.94, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.95, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.96, 6;
    %jmp T_4.97;
T_4.93 ;
    %jmp T_4.97;
T_4.94 ;
    %jmp T_4.97;
T_4.95 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ca0_0, 0, 1;
    %jmp T_4.97;
T_4.96 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ca0_0, 0, 1;
    %jmp T_4.97;
T_4.97 ;
    %pop/vec4 1;
    %jmp T_4.28;
T_4.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %load/vec4 v0x7fb4dc246230_0;
    %parti/s 5, 16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.98, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.99, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.100, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.101, 6;
    %jmp T_4.102;
T_4.98 ;
    %jmp T_4.102;
T_4.99 ;
    %jmp T_4.102;
T_4.100 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ca0_0, 0, 1;
    %jmp T_4.102;
T_4.101 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ca0_0, 0, 1;
    %jmp T_4.102;
T_4.102 ;
    %pop/vec4 1;
    %jmp T_4.28;
T_4.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245b50_0, 0, 1;
    %load/vec4 v0x7fb4dc246230_0;
    %parti/s 5, 16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.103, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.104, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.105, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.106, 6;
    %jmp T_4.107;
T_4.103 ;
    %jmp T_4.107;
T_4.104 ;
    %jmp T_4.107;
T_4.105 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ca0_0, 0, 1;
    %jmp T_4.107;
T_4.106 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc245ca0_0, 0, 1;
    %jmp T_4.107;
T_4.107 ;
    %pop/vec4 1;
    %jmp T_4.28;
T_4.28 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb4dc247860;
T_5 ;
    %wait E_0x7fb4dc245e70;
    %load/vec4 v0x7fb4dc247e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb4dc247c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb4dc247d80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fb4dc247b80_0;
    %assign/vec4 v0x7fb4dc247c20_0, 0;
    %load/vec4 v0x7fb4dc247cd0_0;
    %assign/vec4 v0x7fb4dc247d80_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb4dc246fc0;
T_6 ;
    %wait E_0x7fb4dc245e70;
    %load/vec4 v0x7fb4dc247720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb4dc2474d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb4dc247670_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fb4dc247360_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fb4dc247420_0;
    %assign/vec4 v0x7fb4dc2474d0_0, 0;
    %load/vec4 v0x7fb4dc2475c0_0;
    %assign/vec4 v0x7fb4dc247670_0, 0;
    %load/vec4 v0x7fb4dc2472c0_0;
    %assign/vec4 v0x7fb4dc247360_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fb4dc2464a0;
T_7 ;
    %wait E_0x7fb4dc245e70;
    %load/vec4 v0x7fb4dc246b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb4dc246810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb4dc246c60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb4dc246e20_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fb4dc246a20_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fb4dc246750_0;
    %assign/vec4 v0x7fb4dc246810_0, 0;
    %load/vec4 v0x7fb4dc246bb0_0;
    %assign/vec4 v0x7fb4dc246c60_0, 0;
    %load/vec4 v0x7fb4dc246d10_0;
    %assign/vec4 v0x7fb4dc246e20_0, 0;
    %load/vec4 v0x7fb4dc246970_0;
    %assign/vec4 v0x7fb4dc246a20_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb4dc247fb0;
T_8 ;
    %wait E_0x7fb4dc245e70;
    %load/vec4 v0x7fb4dc248790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb4dc248380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb4dc2486e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb4dc248930_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fb4dc248540_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fb4dc2482f0_0;
    %assign/vec4 v0x7fb4dc248380_0, 0;
    %load/vec4 v0x7fb4dc248630_0;
    %assign/vec4 v0x7fb4dc2486e0_0, 0;
    %load/vec4 v0x7fb4dc248820_0;
    %assign/vec4 v0x7fb4dc248930_0, 0;
    %load/vec4 v0x7fb4dc2484a0_0;
    %assign/vec4 v0x7fb4dc248540_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fb4dc24a490;
T_9 ;
    %wait E_0x7fb4dc24a650;
    %load/vec4 v0x7fb4dc24a690_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7fb4dc24a830, 4;
    %load/vec4 v0x7fb4dc24a690_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb4dc24a830, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb4dc24a690_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb4dc24a830, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb4dc24a690_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb4dc24a830, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb4dc24a750_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fb4dc211d30;
T_10 ;
    %vpi_func 3 123 "$fopen" 32, "p3.txt", "r" {0 0 0};
    %store/vec4 v0x7fb4dc24b530_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb4dc24a9a0_0, 0, 8;
T_10.0 ;
    %vpi_func 3 126 "$feof" 32, v0x7fb4dc24b530_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_10.1, 8;
    %vpi_func 3 128 "$fscanf" 32, v0x7fb4dc24b530_0, "%b", v0x7fb4dc24b3a0_0 {0 0 0};
    %store/vec4 v0x7fb4dc24b310_0, 0, 32;
    %load/vec4 v0x7fb4dc24b3a0_0;
    %load/vec4 v0x7fb4dc24a9a0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x7fb4dc24a830, 4, 0;
    %load/vec4 v0x7fb4dc24a9a0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fb4dc24a9a0_0, 0, 8;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 3 133 "$fclose", v0x7fb4dc24b530_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb4dc24a9a0_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x7fb4dc211d30;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc24aa40_0, 0, 1;
T_11.0 ;
    %delay 2000, 0;
    %load/vec4 v0x7fb4dc24aa40_0;
    %inv;
    %store/vec4 v0x7fb4dc24aa40_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x7fb4dc211d30;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc24b000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc24b120_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb4dc24b000_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb4dc24b120_0, 0, 1;
    %delay 48000, 0;
    %vpi_call 3 150 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x7fb4dc211d30;
T_13 ;
    %vpi_call 3 155 "$monitor", "Time: %0t, PC: %d, nPC: %d, Instruction: %b, EX Control Signals: %b, MEM Control Signals: %b, WB Control Signals: %b", $time, v0x7fb4dc24adb0_0, v0x7fb4dc24b660_0, v0x7fb4dc24b5c0_0, " ", " ", " " {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fb4dc21e1b0;
T_14 ;
    %wait E_0x7fb4dc24af20;
    %load/vec4 v0x7fb4dc24b9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb4dc24ba40_0, 0, 2;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fb4dc24b8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb4dc24ba40_0, 0, 2;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb4dc24ba40_0, 0, 2;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./control-unit-v2.v";
    "phase3-V2.v";
    "./pipeline-registers-v2.v";
    "./npc-pc-handler-v2.v";
