{
	"route__net": 178,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 15,
	"route__wirelength__iter:1": 2246,
	"route__drc_errors__iter:2": 4,
	"route__wirelength__iter:2": 2226,
	"route__drc_errors__iter:3": 6,
	"route__wirelength__iter:3": 2216,
	"route__drc_errors__iter:4": 4,
	"route__wirelength__iter:4": 2207,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 2213,
	"route__drc_errors": 0,
	"route__wirelength": 2213,
	"route__vias": 970,
	"route__vias__singlecut": 970,
	"route__vias__multicut": 0,
	"design__io": 21,
	"design__die__area": 4489.8,
	"design__core__area": 2477.38,
	"design__instance__count": 191,
	"design__instance__area": 1433.88,
	"design__instance__count__stdcell": 191,
	"design__instance__area__stdcell": 1433.88,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.578788,
	"design__instance__utilization__stdcell": 0.578788,
	"design__instance__count__class:fill_cell": 36,
	"design__instance__count__class:tap_cell": 30,
	"design__instance__count__class:clock_buffer": 3,
	"design__instance__count__class:timing_repair_buffer": 27,
	"design__instance__count__class:inverter": 30,
	"design__instance__count__class:clock_inverter": 1,
	"design__instance__count__class:sequential_cell": 17,
	"design__instance__count__class:multi_input_combinational_cell": 83,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}