{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665723963133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665723963134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 16:06:03 2022 " "Processing started: Fri Oct 14 16:06:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665723963134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665723963133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DATAPATH03 -c DATAPATH03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DATAPATH03 -c DATAPATH03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665723963134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665723963524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665723963524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath03.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath03.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH03 " "Found entity 1: DATAPATH03" {  } { { "DATAPATH03.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723971524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665723971524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATAPATH03 " "Elaborating entity \"DATAPATH03\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665723972122 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "branch " "Found inconsistent dimensions for element \"branch\"" {  } { { "DATAPATH03.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 456 24 200 472 "BRANCH\[7..0\]" "" } { 792 1224 1400 808 "branch" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972126 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "BRANCH " "Converted elements in bus name \"BRANCH\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BRANCH\[7..0\] BRANCH7..0 " "Converted element name(s) from \"BRANCH\[7..0\]\" to \"BRANCH7..0\"" {  } { { "DATAPATH03.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 456 24 200 472 "BRANCH\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1665723972126 ""}  } { { "DATAPATH03.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 456 24 200 472 "BRANCH\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1665723972126 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/controlunit/controlunit.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/controlunit/controlunit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controlUNIT " "Found entity 1: controlUNIT" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/controlunit/controlunit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972161 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723972161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUNIT controlUNIT:inst3 " "Elaborating entity \"controlUNIT\" for hierarchy \"controlUNIT:inst3\"" {  } { { "DATAPATH03.bdf" "inst3" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 712 720 928 872 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:inst " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:inst\"" {  } { { "DATAPATH03.bdf" "inst" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 96 240 352 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:inst " "Elaborated megafunction instantiation \"LPM_ROM:inst\"" {  } { { "DATAPATH03.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 96 240 352 192 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:inst " "Instantiated megafunction \"LPM_ROM:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665723972207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE C:/Users/sneha/Downloads/InstrMem.mif " "Parameter \"LPM_FILE\" = \"C:/Users/sneha/Downloads/InstrMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665723972207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 32 " "Parameter \"LPM_NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665723972207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665723972207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665723972207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 5 " "Parameter \"LPM_WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665723972207 ""}  } { { "DATAPATH03.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 96 240 352 192 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665723972207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:inst\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:inst\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972275 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst\|altrom:srom LPM_ROM:inst " "Elaborated megafunction instantiation \"LPM_ROM:inst\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:inst\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "DATAPATH03.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 96 240 352 192 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972344 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block LPM_ROM:inst " "Elaborated megafunction instantiation \"LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:inst\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "DATAPATH03.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 96 240 352 192 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3191 " "Found entity 1: altsyncram_3191" {  } { { "db/altsyncram_3191.tdf" "" { Text "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/db/altsyncram_3191.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665723972422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3191 LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_3191:auto_generated " "Elaborating entity \"altsyncram_3191\" for hierarchy \"LPM_ROM:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_3191:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972422 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/pc8bit/pc8bit.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/pc8bit/pc8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC8bit " "Found entity 1: PC8bit" {  } { { "pc8bit.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/pc8bit/pc8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972461 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723972461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC8bit PC8bit:inst2 " "Elaborating entity \"PC8bit\" for hierarchy \"PC8bit:inst2\"" {  } { { "DATAPATH03.bdf" "inst2" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 96 -176 -24 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972465 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst4 " "Primitive \"GND\" of instance \"inst4\" not used" {  } { { "pc8bit.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/pc8bit/pc8bit.bdf" { { 440 416 448 472 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665723972466 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/reg8bit/reg8bit.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/reg8bit/reg8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg8bit " "Found entity 1: reg8bit" {  } { { "reg8bit.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/reg8bit/reg8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972501 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723972501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8bit PC8bit:inst2\|reg8bit:inst " "Elaborating entity \"reg8bit\" for hierarchy \"PC8bit:inst2\|reg8bit:inst\"" {  } { { "pc8bit.bdf" "inst" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/pc8bit/pc8bit.bdf" { { 200 848 984 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972503 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/mux8bit2way/mux8bit2way.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/mux8bit2way/mux8bit2way.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8bit2way " "Found entity 1: MUX8bit2way" {  } { { "mux8bit2way.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux8bit2way/mux8bit2way.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972525 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723972525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8bit2way PC8bit:inst2\|MUX8bit2way:inst2 " "Elaborating entity \"MUX8bit2way\" for hierarchy \"PC8bit:inst2\|MUX8bit2way:inst2\"" {  } { { "pc8bit.bdf" "inst2" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/pc8bit/pc8bit.bdf" { { 248 560 696 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972527 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/mux_bus/mux_bus.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/mux_bus/mux_bus.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_bus " "Found entity 1: MUX_bus" {  } { { "mux_bus.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux_bus/mux_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972548 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723972548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_bus PC8bit:inst2\|MUX8bit2way:inst2\|MUX_bus:inst " "Elaborating entity \"MUX_bus\" for hierarchy \"PC8bit:inst2\|MUX8bit2way:inst2\|MUX_bus:inst\"" {  } { { "mux8bit2way.bdf" "inst" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux8bit2way/mux8bit2way.bdf" { { 192 368 496 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972550 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/mux1bits2way/mux1bits2way.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/mux1bits2way/mux1bits2way.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1BITS2WAY " "Found entity 1: MUX1BITS2WAY" {  } { { "mux1bits2way.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux1bits2way/mux1bits2way.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972572 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723972572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX1BITS2WAY PC8bit:inst2\|MUX8bit2way:inst2\|MUX_bus:inst\|MUX1BITS2WAY:inst " "Elaborating entity \"MUX1BITS2WAY\" for hierarchy \"PC8bit:inst2\|MUX8bit2way:inst2\|MUX_bus:inst\|MUX1BITS2WAY:inst\"" {  } { { "mux_bus.bdf" "inst" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux_bus/mux_bus.bdf" { { 352 712 808 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972574 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/eightbitadder/eightbitadder.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/eightbitadder/eightbitadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitAdder " "Found entity 1: EightBitAdder" {  } { { "eightbitadder.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/eightbitadder/eightbitadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972611 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723972611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitAdder PC8bit:inst2\|EightBitAdder:inst3 " "Elaborating entity \"EightBitAdder\" for hierarchy \"PC8bit:inst2\|EightBitAdder:inst3\"" {  } { { "pc8bit.bdf" "inst3" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/pc8bit/pc8bit.bdf" { { 336 264 392 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972613 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/lab2fulladder/fulladder.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/lab2fulladder/fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fulladder.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/lab2fulladder/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972638 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723972638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder PC8bit:inst2\|EightBitAdder:inst3\|fullAdder:inst7 " "Elaborating entity \"fullAdder\" for hierarchy \"PC8bit:inst2\|EightBitAdder:inst3\|fullAdder:inst7\"" {  } { { "eightbitadder.bdf" "inst7" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/eightbitadder/eightbitadder.bdf" { { 192 1080 1176 288 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972640 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/lab2/halfadder.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/lab2/halfadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfadder.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/lab2/halfadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972671 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723972671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder PC8bit:inst2\|EightBitAdder:inst3\|fullAdder:inst7\|halfAdder:inst2 " "Elaborating entity \"halfAdder\" for hierarchy \"PC8bit:inst2\|EightBitAdder:inst3\|fullAdder:inst7\|halfAdder:inst2\"" {  } { { "fulladder.bdf" "inst2" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/lab2fulladder/fulladder.bdf" { { 312 976 1072 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972674 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/alu/alu.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/alu/alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/alu/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972733 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723972733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst7 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst7\"" {  } { { "DATAPATH03.bdf" "inst7" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 448 1192 1408 544 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972735 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/eightbitcomparator/eightbitcomparator.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/eightbitcomparator/eightbitcomparator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitComparator " "Found entity 1: EightBitComparator" {  } { { "eightbitcomparator.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/eightbitcomparator/eightbitcomparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972761 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723972761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitComparator ALU:inst7\|EightBitComparator:inst2 " "Elaborating entity \"EightBitComparator\" for hierarchy \"ALU:inst7\|EightBitComparator:inst2\"" {  } { { "alu.bdf" "inst2" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/alu/alu.bdf" { { 424 600 728 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972762 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/fourbitcomparator/fourbitcomparator.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/fourbitcomparator/fourbitcomparator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitComparator " "Found entity 1: FourBitComparator" {  } { { "fourbitcomparator.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/fourbitcomparator/fourbitcomparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972783 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723972783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitComparator ALU:inst7\|EightBitComparator:inst2\|FourBitComparator:inst " "Elaborating entity \"FourBitComparator\" for hierarchy \"ALU:inst7\|EightBitComparator:inst2\|FourBitComparator:inst\"" {  } { { "eightbitcomparator.bdf" "inst" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/eightbitcomparator/eightbitcomparator.bdf" { { 160 488 624 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972784 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/comparator/comparator.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/comparator/comparator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/comparator/comparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972816 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723972816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator ALU:inst7\|EightBitComparator:inst2\|FourBitComparator:inst\|comparator:inst " "Elaborating entity \"comparator\" for hierarchy \"ALU:inst7\|EightBitComparator:inst2\|FourBitComparator:inst\|comparator:inst\"" {  } { { "fourbitcomparator.bdf" "inst" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/fourbitcomparator/fourbitcomparator.bdf" { { 80 360 456 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972818 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/fourwayeightbitmultiplexer/fourwayeightbitmultiplexer.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/fourwayeightbitmultiplexer/fourwayeightbitmultiplexer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FourWayEightBitMultiplexer " "Found entity 1: FourWayEightBitMultiplexer" {  } { { "fourwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/fourwayeightbitmultiplexer/fourwayeightbitmultiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972843 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723972843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourWayEightBitMultiplexer ALU:inst7\|FourWayEightBitMultiplexer:inst5 " "Elaborating entity \"FourWayEightBitMultiplexer\" for hierarchy \"ALU:inst7\|FourWayEightBitMultiplexer:inst5\"" {  } { { "alu.bdf" "inst5" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/alu/alu.bdf" { { 256 976 1104 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972844 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/fourwayfourbitmultiplexer/fourwayfourbitmultiplexer.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/fourwayfourbitmultiplexer/fourwayfourbitmultiplexer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FourWayFourBitMultiplexer " "Found entity 1: FourWayFourBitMultiplexer" {  } { { "fourwayfourbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/fourwayfourbitmultiplexer/fourwayfourbitmultiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972864 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723972864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourWayFourBitMultiplexer ALU:inst7\|FourWayEightBitMultiplexer:inst5\|FourWayFourBitMultiplexer:inst2 " "Elaborating entity \"FourWayFourBitMultiplexer\" for hierarchy \"ALU:inst7\|FourWayEightBitMultiplexer:inst5\|FourWayFourBitMultiplexer:inst2\"" {  } { { "fourwayeightbitmultiplexer.bdf" "inst2" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/fourwayeightbitmultiplexer/fourwayeightbitmultiplexer.bdf" { { 216 560 688 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972866 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/fourwayonebitmultiplexer/fourwayonebitmultiplexer.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/fourwayonebitmultiplexer/fourwayonebitmultiplexer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FourWayOneBitMultiplexer " "Found entity 1: FourWayOneBitMultiplexer" {  } { { "fourwayonebitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/fourwayonebitmultiplexer/fourwayonebitmultiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723972893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourWayOneBitMultiplexer ALU:inst7\|FourWayEightBitMultiplexer:inst5\|FourWayFourBitMultiplexer:inst2\|FourWayOneBitMultiplexer:inst3 " "Elaborating entity \"FourWayOneBitMultiplexer\" for hierarchy \"ALU:inst7\|FourWayEightBitMultiplexer:inst5\|FourWayFourBitMultiplexer:inst2\|FourWayOneBitMultiplexer:inst3\"" {  } { { "fourwayfourbitmultiplexer.bdf" "inst3" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/fourwayfourbitmultiplexer/fourwayfourbitmultiplexer.bdf" { { 96 696 832 256 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972897 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/bitwisexor/eightbitxor.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/bitwisexor/eightbitxor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitXOR " "Found entity 1: EightBitXOR" {  } { { "eightbitxor.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/bitwisexor/eightbitxor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972964 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723972964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitXOR ALU:inst7\|EightBitXOR:inst8 " "Elaborating entity \"EightBitXOR\" for hierarchy \"ALU:inst7\|EightBitXOR:inst8\"" {  } { { "alu.bdf" "inst8" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/alu/alu.bdf" { { 224 304 456 320 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972965 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/rightarithmeticshift/rightshift.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/rightarithmeticshift/rightshift.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RightShift " "Found entity 1: RightShift" {  } { { "rightshift.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/rightarithmeticshift/rightshift.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723972993 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723972993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RightShift ALU:inst7\|RightShift:inst4 " "Elaborating entity \"RightShift\" for hierarchy \"ALU:inst7\|RightShift:inst4\"" {  } { { "alu.bdf" "inst4" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/alu/alu.bdf" { { 288 600 728 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723972994 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/sixteenbyeightrf/sixteenbyeightrf.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/sixteenbyeightrf/sixteenbyeightrf.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SixteenByEightRF " "Found entity 1: SixteenByEightRF" {  } { { "sixteenbyeightrf.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenbyeightrf/sixteenbyeightrf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723973032 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723973032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenByEightRF SixteenByEightRF:inst1 " "Elaborating entity \"SixteenByEightRF\" for hierarchy \"SixteenByEightRF:inst1\"" {  } { { "DATAPATH03.bdf" "inst1" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 344 696 864 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723973035 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/sixteenway8bitmux/sixteenway8bitmux.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/sixteenway8bitmux/sixteenway8bitmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SixteenWay8BitMUX " "Found entity 1: SixteenWay8BitMUX" {  } { { "sixteenway8bitmux.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenway8bitmux/sixteenway8bitmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723973059 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723973059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenWay8BitMUX SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst61 " "Elaborating entity \"SixteenWay8BitMUX\" for hierarchy \"SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst61\"" {  } { { "sixteenbyeightrf.bdf" "inst61" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenbyeightrf/sixteenbyeightrf.bdf" { { 144 784 920 464 "inst61" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723973059 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "SixteenWayEightBitMultiplexer inst7 " "Block or symbol \"SixteenWayEightBitMultiplexer\" of instance \"inst7\" overlaps another block or symbol" {  } { { "sixteenway8bitmux.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenway8bitmux/sixteenway8bitmux.bdf" { { 1600 568 664 1920 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665723973060 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SixteenWayEightBitMultiplexer " "Found entity 1: SixteenWayEightBitMultiplexer" {  } { { "sixteenwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723973080 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723973080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenWayEightBitMultiplexer SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst61\|SixteenWayEightBitMultiplexer:inst " "Elaborating entity \"SixteenWayEightBitMultiplexer\" for hierarchy \"SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst61\|SixteenWayEightBitMultiplexer:inst\"" {  } { { "sixteenway8bitmux.bdf" "inst" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenway8bitmux/sixteenway8bitmux.bdf" { { 0 568 664 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723973081 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst25 " "Block or symbol \"AND2\" of instance \"inst25\" overlaps another block or symbol" {  } { { "sixteenwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf" { { 168 896 960 216 "inst25" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665723973081 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst30 " "Block or symbol \"AND3\" of instance \"inst30\" overlaps another block or symbol" {  } { { "sixteenwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf" { { 240 896 960 288 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665723973081 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst31 " "Block or symbol \"AND3\" of instance \"inst31\" overlaps another block or symbol" {  } { { "sixteenwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf" { { 352 896 960 400 "inst31" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665723973081 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst33 " "Block or symbol \"AND2\" of instance \"inst33\" overlaps another block or symbol" {  } { { "sixteenwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf" { { 504 896 960 552 "inst33" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665723973081 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst35 " "Block or symbol \"AND3\" of instance \"inst35\" overlaps another block or symbol" {  } { { "sixteenwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf" { { 576 896 960 624 "inst35" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665723973081 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst38 " "Block or symbol \"AND3\" of instance \"inst38\" overlaps another block or symbol" {  } { { "sixteenwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf" { { 688 896 960 736 "inst38" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665723973081 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst41 " "Block or symbol \"AND3\" of instance \"inst41\" overlaps another block or symbol" {  } { { "sixteenwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf" { { 912 896 960 960 "inst41" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665723973081 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst44 " "Block or symbol \"AND3\" of instance \"inst44\" overlaps another block or symbol" {  } { { "sixteenwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf" { { 800 896 960 848 "inst44" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665723973081 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst47 " "Block or symbol \"AND3\" of instance \"inst47\" overlaps another block or symbol" {  } { { "sixteenwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf" { { 1024 896 960 1072 "inst47" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665723973082 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst50 " "Block or symbol \"AND3\" of instance \"inst50\" overlaps another block or symbol" {  } { { "sixteenwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf" { { 1136 896 960 1184 "inst50" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665723973082 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst53 " "Block or symbol \"AND3\" of instance \"inst53\" overlaps another block or symbol" {  } { { "sixteenwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf" { { 1248 896 960 1296 "inst53" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665723973082 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst56 " "Block or symbol \"AND3\" of instance \"inst56\" overlaps another block or symbol" {  } { { "sixteenwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf" { { 1360 896 960 1408 "inst56" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665723973082 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst59 " "Block or symbol \"AND3\" of instance \"inst59\" overlaps another block or symbol" {  } { { "sixteenwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf" { { 1472 896 960 1520 "inst59" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665723973082 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst62 " "Block or symbol \"AND3\" of instance \"inst62\" overlaps another block or symbol" {  } { { "sixteenwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf" { { 1584 896 960 1632 "inst62" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665723973082 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst65 " "Block or symbol \"AND3\" of instance \"inst65\" overlaps another block or symbol" {  } { { "sixteenwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf" { { 1696 888 952 1744 "inst65" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665723973082 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst68 " "Block or symbol \"AND3\" of instance \"inst68\" overlaps another block or symbol" {  } { { "sixteenwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenwayeightbitmultiplexer/sixteenwayeightbitmultiplexer.bdf" { { 1808 888 952 1856 "inst68" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665723973082 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/fourtosixteendecoder/fourtosixteendecoder.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/fourtosixteendecoder/fourtosixteendecoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FourToSixteenDecoder " "Found entity 1: FourToSixteenDecoder" {  } { { "fourtosixteendecoder.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/fourtosixteendecoder/fourtosixteendecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723973110 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723973110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourToSixteenDecoder SixteenByEightRF:inst1\|FourToSixteenDecoder:inst100 " "Elaborating entity \"FourToSixteenDecoder\" for hierarchy \"SixteenByEightRF:inst1\|FourToSixteenDecoder:inst100\"" {  } { { "sixteenbyeightrf.bdf" "inst100" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/sixteenbyeightrf/sixteenbyeightrf.bdf" { { 344 -48 80 664 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723973111 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/decoder/decoder.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/decoder/decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "decoder.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/decoder/decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723973143 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723973143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder SixteenByEightRF:inst1\|FourToSixteenDecoder:inst100\|Decoder:inst " "Elaborating entity \"Decoder\" for hierarchy \"SixteenByEightRF:inst1\|FourToSixteenDecoder:inst100\|Decoder:inst\"" {  } { { "fourtosixteendecoder.bdf" "inst" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/fourtosixteendecoder/fourtosixteendecoder.bdf" { { 216 312 408 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723973144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:inst8 " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:inst8\"" {  } { { "DATAPATH03.bdf" "inst8" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 88 1128 1240 184 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723973194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:inst8 " "Elaborated megafunction instantiation \"LPM_ROM:inst8\"" {  } { { "DATAPATH03.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 88 1128 1240 184 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723973195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:inst8 " "Instantiated megafunction \"LPM_ROM:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665723973195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE C:/Users/sneha/Downloads/DataMem.mif " "Parameter \"LPM_FILE\" = \"C:/Users/sneha/Downloads/DataMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665723973195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 32 " "Parameter \"LPM_NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665723973195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665723973195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665723973195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 5 " "Parameter \"LPM_WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665723973195 ""}  } { { "DATAPATH03.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 88 1128 1240 184 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665723973195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:inst8\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:inst8\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723973204 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst8\|altrom:srom LPM_ROM:inst8 " "Elaborated megafunction instantiation \"LPM_ROM:inst8\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:inst8\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "DATAPATH03.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 88 1128 1240 184 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723973205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:inst8\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:inst8\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723973213 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst8\|altrom:srom\|altsyncram:rom_block LPM_ROM:inst8 " "Elaborated megafunction instantiation \"LPM_ROM:inst8\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:inst8\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "DATAPATH03.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 88 1128 1240 184 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723973264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3r81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3r81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3r81 " "Found entity 1: altsyncram_3r81" {  } { { "db/altsyncram_3r81.tdf" "" { Text "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/db/altsyncram_3r81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723973335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665723973335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3r81 LPM_ROM:inst8\|altrom:srom\|altsyncram:rom_block\|altsyncram_3r81:auto_generated " "Elaborating entity \"altsyncram_3r81\" for hierarchy \"LPM_ROM:inst8\|altrom:srom\|altsyncram:rom_block\|altsyncram_3r81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723973335 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/subtractor/subtractor.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/subtractor/subtractor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "subtractor.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/subtractor/subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665723973400 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665723973400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor Subtractor:inst10 " "Elaborating entity \"Subtractor\" for hierarchy \"Subtractor:inst10\"" {  } { { "DATAPATH03.bdf" "inst10" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 360 8 152 456 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723973401 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst8\|otri\[7\] " "Converted tri-state buffer \"lpm_rom:inst8\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665723973820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst8\|otri\[6\] " "Converted tri-state buffer \"lpm_rom:inst8\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665723973820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst8\|otri\[5\] " "Converted tri-state buffer \"lpm_rom:inst8\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665723973820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst8\|otri\[4\] " "Converted tri-state buffer \"lpm_rom:inst8\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665723973820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst8\|otri\[3\] " "Converted tri-state buffer \"lpm_rom:inst8\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665723973820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst8\|otri\[2\] " "Converted tri-state buffer \"lpm_rom:inst8\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665723973820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst8\|otri\[1\] " "Converted tri-state buffer \"lpm_rom:inst8\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665723973820 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst8\|otri\[0\] " "Converted tri-state buffer \"lpm_rom:inst8\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665723973820 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1665723973820 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[3\] INSTRUCTION\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[3\]\" to the node \"INSTRUCTION\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[3\] OPCODE\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[3\]\" to the node \"OPCODE\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[2\] INSTRUCTION\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[2\]\" to the node \"INSTRUCTION\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[2\] OPCODE\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[2\]\" to the node \"OPCODE\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[1\] INSTRUCTION\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[1\]\" to the node \"INSTRUCTION\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[1\] OPCODE\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[1\]\" to the node \"OPCODE\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[1\] WDSEL\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[1\]\" to the node \"WDSEL\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[0\] INSTRUCTION\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[0\]\" to the node \"INSTRUCTION\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[0\] OPCODE\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[0\]\" to the node \"OPCODE\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[0\] WDSEL\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[0\]\" to the node \"WDSEL\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[13\] INSTRUCTION\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[13\]\" to the node \"INSTRUCTION\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[13\] LUI\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[13\]\" to the node \"LUI\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[13\] RA1\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[13\]\" to the node \"RA1\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[12\] INSTRUCTION\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[12\]\" to the node \"INSTRUCTION\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[12\] LUI\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[12\]\" to the node \"LUI\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[12\] RA1\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[12\]\" to the node \"RA1\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[11\] INSTRUCTION\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[11\]\" to the node \"INSTRUCTION\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[11\] LUI\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[11\]\" to the node \"LUI\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[11\] RA1\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[11\]\" to the node \"RA1\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[10\] INSTRUCTION\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[10\]\" to the node \"INSTRUCTION\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[10\] LUI\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[10\]\" to the node \"LUI\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[10\] RA1\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[10\]\" to the node \"RA1\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[17\] BIMM\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[17\]\" to the node \"BIMM\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[17\] INSTRUCTION\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[17\]\" to the node \"INSTRUCTION\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[17\] RA2\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[17\]\" to the node \"RA2\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[16\] BIMM\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[16\]\" to the node \"BIMM\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[16\] INSTRUCTION\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[16\]\" to the node \"INSTRUCTION\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[16\] RA2\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[16\]\" to the node \"RA2\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[15\] BIMM\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[15\]\" to the node \"BIMM\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[15\] INSTRUCTION\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[15\]\" to the node \"INSTRUCTION\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[15\] LUI\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[15\]\" to the node \"LUI\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[15\] RA2\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[15\]\" to the node \"RA2\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[14\] BIMM\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[14\]\" to the node \"BIMM\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[14\] INSTRUCTION\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[14\]\" to the node \"INSTRUCTION\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[14\] LUI\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[14\]\" to the node \"LUI\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[14\] RA2\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[14\]\" to the node \"RA2\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[19\] ADDORSUB " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[19\]\" to the node \"ADDORSUB\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[19\] BIMM\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[19\]\" to the node \"BIMM\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[19\] INSTRUCTION\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[19\]\" to the node \"INSTRUCTION\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[18\] BIMM\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[18\]\" to the node \"BIMM\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[18\] INSTRUCTION\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[18\]\" to the node \"INSTRUCTION\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[18\] BRIMM\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[18\]\" to the node \"BRIMM\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[9\] ALUSEL\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[9\]\" to the node \"ALUSEL\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[9\] INSTRUCTION\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[9\]\" to the node \"INSTRUCTION\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[9\] LUI\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[9\]\" to the node \"LUI\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[9\] BRIMM\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[9\]\" to the node \"BRIMM\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[8\] ALUSEL\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[8\]\" to the node \"ALUSEL\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[8\] INSTRUCTION\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[8\]\" to the node \"INSTRUCTION\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[8\] LUI\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[8\]\" to the node \"LUI\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[8\] BRIMM\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[8\]\" to the node \"BRIMM\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[7\] INSTRUCTION\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[7\]\" to the node \"INSTRUCTION\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[7\] WA\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[7\]\" to the node \"WA\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[7\] BRIMM\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[7\]\" to the node \"BRIMM\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[6\] INSTRUCTION\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[6\]\" to the node \"INSTRUCTION\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[6\] WA\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[6\]\" to the node \"WA\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[6\] BRIMM\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[6\]\" to the node \"BRIMM\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[5\] INSTRUCTION\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[5\]\" to the node \"INSTRUCTION\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[5\] WA\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[5\]\" to the node \"WA\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[5\] BRIMM\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[5\]\" to the node \"BRIMM\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[4\] INSTRUCTION\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[4\]\" to the node \"INSTRUCTION\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[4\] WA\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[4\]\" to the node \"WA\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst\|otri\[4\] BRIMM\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst\|otri\[4\]\" to the node \"BRIMM\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665723974149 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1665723974149 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[3\] controlUNIT:inst3\|inst4 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[3\]\" to the node \"controlUNIT:inst3\|inst4\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[2\] controlUNIT:inst3\|inst7 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[2\]\" to the node \"controlUNIT:inst3\|inst7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[1\] controlUNIT:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[1\]\" to the node \"controlUNIT:inst3\|inst8\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[0\] controlUNIT:inst3\|inst5 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[0\]\" to the node \"controlUNIT:inst3\|inst5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[13\] SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst61\|SixteenWayEightBitMultiplexer:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[13\]\" to the node \"SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst61\|SixteenWayEightBitMultiplexer:inst\|inst43\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[12\] SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst61\|SixteenWayEightBitMultiplexer:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[12\]\" to the node \"SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst61\|SixteenWayEightBitMultiplexer:inst\|inst43\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[11\] SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst61\|SixteenWayEightBitMultiplexer:inst5\|inst25 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[11\]\" to the node \"SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst61\|SixteenWayEightBitMultiplexer:inst5\|inst25\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[10\] SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst61\|SixteenWayEightBitMultiplexer:inst5\|inst25 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[10\]\" to the node \"SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst61\|SixteenWayEightBitMultiplexer:inst5\|inst25\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[17\] SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst62\|SixteenWayEightBitMultiplexer:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[17\]\" to the node \"SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst62\|SixteenWayEightBitMultiplexer:inst\|inst43\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[16\] SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst62\|SixteenWayEightBitMultiplexer:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[16\]\" to the node \"SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst62\|SixteenWayEightBitMultiplexer:inst\|inst43\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[15\] SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst62\|SixteenWayEightBitMultiplexer:inst9\|inst36 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[15\]\" to the node \"SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst62\|SixteenWayEightBitMultiplexer:inst9\|inst36\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[14\] SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst62\|SixteenWayEightBitMultiplexer:inst9\|inst36 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[14\]\" to the node \"SixteenByEightRF:inst1\|SixteenWay8BitMUX:inst62\|SixteenWayEightBitMultiplexer:inst9\|inst36\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[19\] Subtractor:inst10\|EightBitXOR:inst2\|inst1 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[19\]\" to the node \"Subtractor:inst10\|EightBitXOR:inst2\|inst1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[18\] Subtractor:inst10\|EightBitXOR:inst2\|inst1 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[18\]\" to the node \"Subtractor:inst10\|EightBitXOR:inst2\|inst1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[9\] Subtractor:inst10\|EightBitXOR:inst2\|inst2 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[9\]\" to the node \"Subtractor:inst10\|EightBitXOR:inst2\|inst2\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[8\] ALU:inst7\|EightBitXOR:inst8\|inst1 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[8\]\" to the node \"ALU:inst7\|EightBitXOR:inst8\|inst1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[7\] Subtractor:inst10\|EightBitXOR:inst2\|inst4 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[7\]\" to the node \"Subtractor:inst10\|EightBitXOR:inst2\|inst4\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[6\] Subtractor:inst10\|EightBitXOR:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[6\]\" to the node \"Subtractor:inst10\|EightBitXOR:inst2\|inst5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[5\] Subtractor:inst10\|EightBitXOR:inst2\|inst6 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[5\]\" to the node \"Subtractor:inst10\|EightBitXOR:inst2\|inst6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst\|otri\[4\] SixteenByEightRF:inst1\|FourToSixteenDecoder:inst100\|Decoder:inst2\|inst2 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst\|otri\[4\]\" to the node \"SixteenByEightRF:inst1\|FourToSixteenDecoder:inst100\|Decoder:inst2\|inst2\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665723974151 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1665723974151 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BRIMM\[7\] GND " "Pin \"BRIMM\[7\]\" is stuck at GND" {  } { { "DATAPATH03.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH03/DATAPATH03.bdf" { { 736 64 240 752 "BRIMM\[7..0\]" "" } { 392 152 211 409 "BRIMM\[7..0\]" "" } { 504 200 336 521 "BRIMM\[6\]" "" } { 544 200 336 561 "BRIMM\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665723974550 "|DATAPATH03|BRIMM[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665723974550 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665723974624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665723975358 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665723975358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "521 " "Implemented 521 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665723975472 ""} { "Info" "ICUT_CUT_TM_OPINS" "135 " "Implemented 135 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665723975472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "349 " "Implemented 349 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665723975472 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1665723975472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665723975472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665723975489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 16:06:15 2022 " "Processing ended: Fri Oct 14 16:06:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665723975489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665723975489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665723975489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665723975489 ""}
