OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/clk_divider/runs/10-05_03-36/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/clk_divider/runs/10-05_03-36/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/clk_divider/runs/10-05_03-36/tmp/floorplan/7-pdn.def
Notice 0: Design: clk_divider
Notice 0:     Created 4 pins.
Notice 0:     Created 506 components and 1740 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 101 nets and 303 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/clk_divider/runs/10-05_03-36/tmp/floorplan/7-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 151800 155040
[INFO GPL-0006] NumInstances: 506
[INFO GPL-0007] NumPlaceInstances: 100
[INFO GPL-0008] NumFixedInstances: 406
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 101
[INFO GPL-0011] NumPins: 305
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 157570 168290
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 151800 155040
[INFO GPL-0016] CoreArea: 21087724800
[INFO GPL-0017] NonPlaceInstsArea: 773241600
[INFO GPL-0018] PlaceInstsArea: 1073529600
[INFO GPL-0019] Util(%): 5.28
[INFO GPL-0020] StdInstsArea: 1073529600
[INFO GPL-0021] MacroInstsArea: 0
Begin InitialPlace
[InitialPlace]  Iter: 1 CG Error: 0.00000011 HPWL: 1216120
[InitialPlace]  Iter: 2 CG Error: 0.00000006 HPWL: 1269472
[InitialPlace]  Iter: 3 CG Error: 0.00000006 HPWL: 1271686
[InitialPlace]  Iter: 4 CG Error: 0.00000006 HPWL: 1274008
[InitialPlace]  Iter: 5 CG Error: 0.00000010 HPWL: 1274054
End InitialPlace
[INFO GPL-0031] FillerInit: NumGCells: 962
[INFO GPL-0032] FillerInit: NumGNets: 101
[INFO GPL-0033] FillerInit: NumGPins: 305
[INFO GPL-0023] TargetDensity: 0.50
[INFO GPL-0024] AveragePlaceInstArea: 10735296
[INFO GPL-0025] IdealBinArea: 21470592
[INFO GPL-0026] IdealBinCnt: 982
[INFO GPL-0027] TotalBinArea: 21087724800
[INFO GPL-0028] BinCnt: 16 16
[INFO GPL-0029] BinSize: 9143 9010
[INFO GPL-0030] NumBins: 256
Begin NesterovInit
End NesterovInit
[NesterovSolve] Iter: 1 overflow: 0.825674 HPWL: 576786
[NesterovSolve] Iter: 10 overflow: 0.803863 HPWL: 730894
[NesterovSolve] Iter: 20 overflow: 0.694102 HPWL: 731250
[NesterovSolve] Iter: 30 overflow: 0.800945 HPWL: 729359
[NesterovSolve] Iter: 40 overflow: 0.689915 HPWL: 713324
[NesterovSolve] Iter: 50 overflow: 0.805026 HPWL: 723784
[NesterovSolve] Iter: 60 overflow: 0.735071 HPWL: 698964
[NesterovSolve] Iter: 70 overflow: 0.758832 HPWL: 675074
[NesterovSolve] Iter: 80 overflow: 0.739564 HPWL: 661375
[NesterovSolve] Iter: 90 overflow: 0.81494 HPWL: 644059
[NesterovSolve] Iter: 100 overflow: 0.728549 HPWL: 626271
[NesterovSolve] Iter: 110 overflow: 0.698322 HPWL: 626860
[NesterovSolve] Iter: 120 overflow: 0.714381 HPWL: 634893
[NesterovSolve] Iter: 130 overflow: 0.802391 HPWL: 637495
[NesterovSolve] Iter: 140 overflow: 0.81783 HPWL: 651590
[NesterovSolve] Iter: 150 overflow: 0.800117 HPWL: 672945
[NesterovSolve] Iter: 160 overflow: 0.771442 HPWL: 684544
[NesterovSolve] Iter: 170 overflow: 0.764 HPWL: 677678
[NesterovSolve] Iter: 180 overflow: 0.765278 HPWL: 650784
[NesterovSolve] Iter: 190 overflow: 0.754764 HPWL: 672929
[NesterovSolve] Iter: 200 overflow: 0.739964 HPWL: 682255
[NesterovSolve] Iter: 210 overflow: 0.710821 HPWL: 673519
[NesterovSolve] Iter: 220 overflow: 0.672872 HPWL: 685112
[NesterovSolve] Iter: 230 overflow: 0.664136 HPWL: 709491
[NesterovSolve] Iter: 240 overflow: 0.636174 HPWL: 734307
[NesterovSolve] Iter: 250 overflow: 0.512149 HPWL: 768548
[NesterovSolve] Iter: 260 overflow: 0.477621 HPWL: 840608
[NesterovSolve] Iter: 270 overflow: 0.436579 HPWL: 848257
[NesterovSolve] Iter: 280 overflow: 0.382605 HPWL: 848619
[NesterovSolve] Iter: 290 overflow: 0.341378 HPWL: 904563
[NesterovSolve] Iter: 300 overflow: 0.345341 HPWL: 933817
[NesterovSolve] Iter: 310 overflow: 0.28256 HPWL: 910136
[NesterovSolve] Iter: 320 overflow: 0.251918 HPWL: 950965
[NesterovSolve] Iter: 330 overflow: 0.21496 HPWL: 960541
[NesterovSolve] Iter: 340 overflow: 0.207333 HPWL: 998883
[NesterovSolve] Iter: 350 overflow: 0.183727 HPWL: 1018795
[NesterovSolve] Iter: 360 overflow: 0.153191 HPWL: 1023675
[NesterovSolve] Iter: 370 overflow: 0.126112 HPWL: 1030479
[NesterovSolve] Iter: 380 overflow: 0.103342 HPWL: 1032064
[NesterovSolve] Finished with Overflow: 0.099191
Warning: /home/vscheyer/pdks/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/vscheyer/pdks/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 10.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 10.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
No paths found.
Startpoint: _143_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _143_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _143_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.08    0.22    0.22 ^ _143_/Q (sky130_fd_sc_hd__dfxtp_2)
     5    0.02                           counter[0] (net)
                  0.08    0.00    0.22 ^ _125_/A (sky130_fd_sc_hd__nor2_2)
                  0.02    0.02    0.24 v _125_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.00                           _001_ (net)
                  0.02    0.00    0.24 v _143_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.24   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _143_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: _142_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clock_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _142_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.27    0.77    0.77 ^ _142_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.02                           clock_out (net)
                  0.27    0.00    0.78 ^ clock_out (out)
                                  0.78   data arrival time

                  0.00   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                          0.00   50.00   clock reconvergence pessimism
                        -10.00   40.00   output external delay
                                 40.00   data required time
-----------------------------------------------------------------------------
                                 40.00   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                 39.22   slack (MET)


No paths found.
wns 0.00
tns 0.00
