0.6
2019.1
May 24 2019
15:06:07
C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/adder.v,1461905924,verilog,,C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/alu.v,,adder,,,,,,,,
C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/alu.v,1461985380,verilog,,C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/data_ram.v,,alu,,,,,,,,
C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/data_ram.v,1461985414,verilog,,C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/inst_rom.v,,data_ram,,,,,,,,
C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/inst_rom.v,1656339437,verilog,,C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/regfile.v,,inst_rom,,,,,,,,
C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/regfile.v,1461985342,verilog,,C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/single_cycle_cpu.v,,regfile,,,,,,,,
C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/single_cycle_cpu.v,1656235928,verilog,,C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/tb.v,,single_cycle_cpu,,,,,,,,
C:/Xilinx_Vivado_SDK_2019.1_0524_1430/6_single_cycle_cpu/tb.v,1656241057,verilog,,,,tb,,,,,,,,
C:/Xilinx_Vivado_SDK_2019.1_0524_1430/Cpu_project/Cpu_project.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
