

================================================================
== Vitis HLS Report for 'kernel_softmax'
================================================================
* Date:           Sat Sep 27 23:15:12 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.915 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3105|     3105|  12.420 us|  12.420 us|  3105|  3105|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load       |      768|      768|         2|          1|          1|   768|       yes|
        |- find_max   |      767|      767|         4|          2|          2|   383|       yes|
        |- compute    |      780|      780|        14|          1|          1|   768|       yes|
        |- normalize  |      779|      779|        13|          1|          1|   768|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 14
  * Pipeline-3: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 2, D = 4, States = { 8 9 10 11 }
  Pipeline-2 : II = 1, D = 14, States = { 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
  Pipeline-3 : II = 1, D = 13, States = { 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 8 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 13 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 28 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.39>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%vec_local = alloca i64 1" [kernel_Softmax.cpp:7]   --->   Operation 42 'alloca' 'vec_local' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 43 [1/1] (0.39ns)   --->   "%br_ln10 = br void %for.inc.split" [kernel_Softmax.cpp:10]   --->   Operation 43 'br' 'br_ln10' <Predicate = true> <Delay = 0.39>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i1 = phi i10 0, void %entry, i10 %i, void %for.inc.split"   --->   Operation 44 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.71ns)   --->   "%i = add i10 %i1, i10 1" [kernel_Softmax.cpp:10]   --->   Operation 45 'add' 'i' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i10 %i1" [kernel_Softmax.cpp:10]   --->   Operation 46 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%i_vec_addr = getelementptr i32 %i_vec, i64 0, i64 %zext_ln10" [kernel_Softmax.cpp:13]   --->   Operation 47 'getelementptr' 'i_vec_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_i_vec_load = muxlogic i9 %i_vec_addr"   --->   Operation 48 'muxlogic' 'muxLogicRAMAddr_to_i_vec_load' <Predicate = true> <Delay = 0.43>
ST_2 : Operation 49 [2/2] (0.66ns) (share mux size 5)   --->   "%i_vec_load = load i9 %i_vec_addr" [kernel_Softmax.cpp:13]   --->   Operation 49 'load' 'i_vec_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 50 [1/1] (0.60ns)   --->   "%icmp_ln10 = icmp_eq  i10 %i1, i10 767" [kernel_Softmax.cpp:10]   --->   Operation 50 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc.split, void %for.end" [kernel_Softmax.cpp:10]   --->   Operation 51 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_113" [kernel_Softmax.cpp:11]   --->   Operation 52 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_Softmax.cpp:12]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_87" [kernel_Softmax.cpp:10]   --->   Operation 54 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 5)   --->   "%i_vec_load = load i9 %i_vec_addr" [kernel_Softmax.cpp:13]   --->   Operation 55 'load' 'i_vec_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%vec_local_addr_1 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln10" [kernel_Softmax.cpp:13]   --->   Operation 56 'getelementptr' 'vec_local_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln13 = muxlogic i32 %i_vec_load"   --->   Operation 57 'muxlogic' 'muxLogicRAMData_to_store_ln13' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 58 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln13 = muxlogic i10 %vec_local_addr_1"   --->   Operation 58 'muxlogic' 'muxLogicRAMAddr_to_store_ln13' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 59 [1/1] ( I:0.70ns O:0.70ns ) (share mux size 9)   --->   "%store_ln13 = store i32 %i_vec_load, i10 %vec_local_addr_1" [kernel_Softmax.cpp:13]   --->   Operation 59 'store' 'store_ln13' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 4 <SV = 3> <Delay = 1.40>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%vec_local_addr = getelementptr i32 %vec_local, i64 0, i64 0" [kernel_Softmax.cpp:16]   --->   Operation 60 'getelementptr' 'vec_local_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_max_val = muxlogic i10 %vec_local_addr"   --->   Operation 61 'muxlogic' 'muxLogicRAMAddr_to_max_val' <Predicate = true> <Delay = 0.70>
ST_4 : Operation 62 [2/2] (0.70ns) (share mux size 9)   --->   "%max_val = load i10 %vec_local_addr" [kernel_Softmax.cpp:16]   --->   Operation 62 'load' 'max_val' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%vec_local_addr_6 = getelementptr i32 %vec_local, i64 0, i64 1" [kernel_Softmax.cpp:21]   --->   Operation 63 'getelementptr' 'vec_local_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_vec_local_load_3 = muxlogic i10 %vec_local_addr_6"   --->   Operation 64 'muxlogic' 'muxLogicRAMAddr_to_vec_local_load_3' <Predicate = true> <Delay = 0.70>
ST_4 : Operation 65 [2/2] (0.70ns) (share mux size 9)   --->   "%vec_local_load_3 = load i10 %vec_local_addr_6" [kernel_Softmax.cpp:21]   --->   Operation 65 'load' 'vec_local_load_3' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 5 <SV = 4> <Delay = 2.73>
ST_5 : Operation 66 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 9)   --->   "%max_val = load i10 %vec_local_addr" [kernel_Softmax.cpp:16]   --->   Operation 66 'load' 'max_val' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 67 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 9)   --->   "%vec_local_load_3 = load i10 %vec_local_addr_6" [kernel_Softmax.cpp:21]   --->   Operation 67 'load' 'vec_local_load_3' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln21_4 = bitcast i32 %vec_local_load_3" [kernel_Softmax.cpp:21]   --->   Operation 68 'bitcast' 'bitcast_ln21_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21_4, i32 23, i32 30" [kernel_Softmax.cpp:21]   --->   Operation 69 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i32 %bitcast_ln21_4" [kernel_Softmax.cpp:21]   --->   Operation 70 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln21_5 = bitcast i32 %max_val" [kernel_Softmax.cpp:21]   --->   Operation 71 'bitcast' 'bitcast_ln21_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21_5, i32 23, i32 30" [kernel_Softmax.cpp:21]   --->   Operation 72 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = trunc i32 %bitcast_ln21_5" [kernel_Softmax.cpp:21]   --->   Operation 73 'trunc' 'trunc_ln21_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.55ns)   --->   "%icmp_ln21_8 = icmp_ne  i8 %tmp_1, i8 255" [kernel_Softmax.cpp:21]   --->   Operation 74 'icmp' 'icmp_ln21_8' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.70ns)   --->   "%icmp_ln21_9 = icmp_eq  i23 %trunc_ln21, i23 0" [kernel_Softmax.cpp:21]   --->   Operation 75 'icmp' 'icmp_ln21_9' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.55ns)   --->   "%icmp_ln21_10 = icmp_ne  i8 %tmp_2, i8 255" [kernel_Softmax.cpp:21]   --->   Operation 76 'icmp' 'icmp_ln21_10' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.70ns)   --->   "%icmp_ln21_11 = icmp_eq  i23 %trunc_ln21_1, i23 0" [kernel_Softmax.cpp:21]   --->   Operation 77 'icmp' 'icmp_ln21_11' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicI0_to_tmp_3 = muxlogic i32 %vec_local_load_3"   --->   Operation 78 'muxlogic' 'muxLogicI0_to_tmp_3' <Predicate = true> <Delay = 0.34>
ST_5 : Operation 79 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicI1_to_tmp_3 = muxlogic i32 %max_val"   --->   Operation 79 'muxlogic' 'muxLogicI1_to_tmp_3' <Predicate = true> <Delay = 0.34>
ST_5 : Operation 80 [1/1] (1.51ns) (share mux size 3)   --->   "%tmp_3 = fcmp_ogt  i32 %vec_local_load_3, i32 %max_val" [kernel_Softmax.cpp:21]   --->   Operation 80 'fcmp' 'tmp_3' <Predicate = true> <Delay = 1.51> <CoreInst = "FCompare">   --->   Core 23 'FCompare' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.66>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln21_5)   --->   "%or_ln21_4 = or i1 %icmp_ln21_9, i1 %icmp_ln21_8" [kernel_Softmax.cpp:21]   --->   Operation 81 'or' 'or_ln21_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln21_5)   --->   "%or_ln21_5 = or i1 %icmp_ln21_11, i1 %icmp_ln21_10" [kernel_Softmax.cpp:21]   --->   Operation 82 'or' 'or_ln21_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln21_5)   --->   "%and_ln21_4 = and i1 %or_ln21_4, i1 %or_ln21_5" [kernel_Softmax.cpp:21]   --->   Operation 83 'and' 'and_ln21_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln21_5 = and i1 %and_ln21_4, i1 %tmp_3" [kernel_Softmax.cpp:21]   --->   Operation 84 'and' 'and_ln21_5' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i1 %and_ln21_5" [kernel_Softmax.cpp:21]   --->   Operation 85 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%vec_local_addr_7 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln21" [kernel_Softmax.cpp:21]   --->   Operation 86 'getelementptr' 'vec_local_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_vec_local_load_4 = muxlogic i10 %vec_local_addr_7"   --->   Operation 87 'muxlogic' 'muxLogicRAMAddr_to_vec_local_load_4' <Predicate = true> <Delay = 0.70>
ST_6 : Operation 88 [2/2] (0.70ns) (share mux size 9)   --->   "%vec_local_load_4 = load i10 %vec_local_addr_7" [kernel_Softmax.cpp:21]   --->   Operation 88 'load' 'vec_local_load_4' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 7 <SV = 6> <Delay = 0.87>
ST_7 : Operation 89 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 9)   --->   "%vec_local_load_4 = load i10 %vec_local_addr_7" [kernel_Softmax.cpp:21]   --->   Operation 89 'load' 'vec_local_load_4' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 90 [1/1] (0.42ns)   --->   "%br_ln17 = br void %for.body8.1" [kernel_Softmax.cpp:17]   --->   Operation 90 'br' 'br_ln17' <Predicate = true> <Delay = 0.42>

State 8 <SV = 7> <Delay = 2.12>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%add_ln1723 = phi i10 2, void %for.end, i10 %add_ln17, void %for.body8.1" [kernel_Softmax.cpp:17]   --->   Operation 91 'phi' 'add_ln1723' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%i_120 = phi i10 1, void %for.end, i10 %i_3, void %for.body8.1"   --->   Operation 92 'phi' 'i_120' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.71ns)   --->   "%i_3 = add i10 %i_120, i10 2" [kernel_Softmax.cpp:17]   --->   Operation 93 'add' 'i_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i10 %add_ln1723" [kernel_Softmax.cpp:16]   --->   Operation 94 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%vec_local_addr_3 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln16" [kernel_Softmax.cpp:21]   --->   Operation 95 'getelementptr' 'vec_local_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_max_val_4 = muxlogic i10 %vec_local_addr_3"   --->   Operation 96 'muxlogic' 'muxLogicRAMAddr_to_max_val_4' <Predicate = true> <Delay = 0.70>
ST_8 : Operation 97 [2/2] (0.70ns) (share mux size 9)   --->   "%max_val_4 = load i10 %vec_local_addr_3" [kernel_Softmax.cpp:21]   --->   Operation 97 'load' 'max_val_4' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i10 %i_3" [kernel_Softmax.cpp:18]   --->   Operation 98 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%vec_local_addr_2 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln18" [kernel_Softmax.cpp:21]   --->   Operation 99 'getelementptr' 'vec_local_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_max_val_6 = muxlogic i10 %vec_local_addr_2"   --->   Operation 100 'muxlogic' 'muxLogicRAMAddr_to_max_val_6' <Predicate = true> <Delay = 0.70>
ST_8 : Operation 101 [2/2] (0.70ns) (share mux size 9)   --->   "%max_val_6 = load i10 %vec_local_addr_2" [kernel_Softmax.cpp:21]   --->   Operation 101 'load' 'max_val_6' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 102 [1/1] (0.71ns)   --->   "%add_ln17 = add i10 %i_120, i10 3" [kernel_Softmax.cpp:17]   --->   Operation 102 'add' 'add_ln17' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.87>
ST_9 : Operation 103 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 9)   --->   "%max_val_4 = load i10 %vec_local_addr_3" [kernel_Softmax.cpp:21]   --->   Operation 103 'load' 'max_val_4' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_9 : Operation 104 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 9)   --->   "%max_val_6 = load i10 %vec_local_addr_2" [kernel_Softmax.cpp:21]   --->   Operation 104 'load' 'max_val_6' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_9 : Operation 105 [1/1] (0.59ns)   --->   "%icmp_ln17 = icmp_ult  i10 %add_ln17, i10 768" [kernel_Softmax.cpp:17]   --->   Operation 105 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc28.split.preheader, void %for.body8.1" [kernel_Softmax.cpp:17]   --->   Operation 106 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.52>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%max_val_322 = phi i32 %vec_local_load_4, void %for.end, i32 %max_val_7, void %for.body8.1"   --->   Operation 107 'phi' 'max_val_322' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln21_2 = bitcast i32 %max_val_4" [kernel_Softmax.cpp:21]   --->   Operation 108 'bitcast' 'bitcast_ln21_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21_2, i32 23, i32 30" [kernel_Softmax.cpp:21]   --->   Operation 109 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln21_2 = trunc i32 %bitcast_ln21_2" [kernel_Softmax.cpp:21]   --->   Operation 110 'trunc' 'trunc_ln21_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln21_3 = bitcast i32 %max_val_322" [kernel_Softmax.cpp:21]   --->   Operation 111 'bitcast' 'bitcast_ln21_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21_3, i32 23, i32 30" [kernel_Softmax.cpp:21]   --->   Operation 112 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln21_3 = trunc i32 %bitcast_ln21_3" [kernel_Softmax.cpp:21]   --->   Operation 113 'trunc' 'trunc_ln21_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.55ns)   --->   "%icmp_ln21_4 = icmp_ne  i8 %tmp_8, i8 255" [kernel_Softmax.cpp:21]   --->   Operation 114 'icmp' 'icmp_ln21_4' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.70ns)   --->   "%icmp_ln21_5 = icmp_eq  i23 %trunc_ln21_2, i23 0" [kernel_Softmax.cpp:21]   --->   Operation 115 'icmp' 'icmp_ln21_5' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln21_3)   --->   "%or_ln21_2 = or i1 %icmp_ln21_5, i1 %icmp_ln21_4" [kernel_Softmax.cpp:21]   --->   Operation 116 'or' 'or_ln21_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.55ns)   --->   "%icmp_ln21_6 = icmp_ne  i8 %tmp_9, i8 255" [kernel_Softmax.cpp:21]   --->   Operation 117 'icmp' 'icmp_ln21_6' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.70ns)   --->   "%icmp_ln21_7 = icmp_eq  i23 %trunc_ln21_3, i23 0" [kernel_Softmax.cpp:21]   --->   Operation 118 'icmp' 'icmp_ln21_7' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln21_3)   --->   "%or_ln21_3 = or i1 %icmp_ln21_7, i1 %icmp_ln21_6" [kernel_Softmax.cpp:21]   --->   Operation 119 'or' 'or_ln21_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicI0_to_tmp_s = muxlogic i32 %max_val_4"   --->   Operation 120 'muxlogic' 'muxLogicI0_to_tmp_s' <Predicate = true> <Delay = 0.34>
ST_10 : Operation 121 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicI1_to_tmp_s = muxlogic i32 %max_val_322"   --->   Operation 121 'muxlogic' 'muxLogicI1_to_tmp_s' <Predicate = true> <Delay = 0.34>
ST_10 : Operation 122 [1/1] (1.51ns) (share mux size 3)   --->   "%tmp_s = fcmp_ogt  i32 %max_val_4, i32 %max_val_322" [kernel_Softmax.cpp:21]   --->   Operation 122 'fcmp' 'tmp_s' <Predicate = true> <Delay = 1.51> <CoreInst = "FCompare">   --->   Core 23 'FCompare' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln21_3)   --->   "%and_ln21_2 = and i1 %tmp_s, i1 %or_ln21_2" [kernel_Softmax.cpp:21]   --->   Operation 123 'and' 'and_ln21_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln21_3 = and i1 %and_ln21_2, i1 %or_ln21_3" [kernel_Softmax.cpp:21]   --->   Operation 124 'and' 'and_ln21_3' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.41ns)   --->   "%max_val_5 = select i1 %and_ln21_3, i32 %max_val_4, i32 %max_val_322" [kernel_Softmax.cpp:21]   --->   Operation 125 'select' 'max_val_5' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.52>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 1, void @empty_113" [kernel_Softmax.cpp:18]   --->   Operation 126 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_86" [kernel_Softmax.cpp:17]   --->   Operation 127 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 383, i64 383, i64 383"   --->   Operation 128 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %max_val_6" [kernel_Softmax.cpp:21]   --->   Operation 129 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21, i32 23, i32 30" [kernel_Softmax.cpp:21]   --->   Operation 130 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln21_4 = trunc i32 %bitcast_ln21" [kernel_Softmax.cpp:21]   --->   Operation 131 'trunc' 'trunc_ln21_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i32 %max_val_5" [kernel_Softmax.cpp:21]   --->   Operation 132 'bitcast' 'bitcast_ln21_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21_1, i32 23, i32 30" [kernel_Softmax.cpp:21]   --->   Operation 133 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln21_5 = trunc i32 %bitcast_ln21_1" [kernel_Softmax.cpp:21]   --->   Operation 134 'trunc' 'trunc_ln21_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.55ns)   --->   "%icmp_ln21 = icmp_ne  i8 %tmp_5, i8 255" [kernel_Softmax.cpp:21]   --->   Operation 135 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.70ns)   --->   "%icmp_ln21_1 = icmp_eq  i23 %trunc_ln21_4, i23 0" [kernel_Softmax.cpp:21]   --->   Operation 136 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln21_1)   --->   "%or_ln21 = or i1 %icmp_ln21_1, i1 %icmp_ln21" [kernel_Softmax.cpp:21]   --->   Operation 137 'or' 'or_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.55ns)   --->   "%icmp_ln21_2 = icmp_ne  i8 %tmp_6, i8 255" [kernel_Softmax.cpp:21]   --->   Operation 138 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.70ns)   --->   "%icmp_ln21_3 = icmp_eq  i23 %trunc_ln21_5, i23 0" [kernel_Softmax.cpp:21]   --->   Operation 139 'icmp' 'icmp_ln21_3' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln21_1)   --->   "%or_ln21_1 = or i1 %icmp_ln21_3, i1 %icmp_ln21_2" [kernel_Softmax.cpp:21]   --->   Operation 140 'or' 'or_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicI0_to_tmp_7 = muxlogic i32 %max_val_6"   --->   Operation 141 'muxlogic' 'muxLogicI0_to_tmp_7' <Predicate = true> <Delay = 0.34>
ST_11 : Operation 142 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicI1_to_tmp_7 = muxlogic i32 %max_val_5"   --->   Operation 142 'muxlogic' 'muxLogicI1_to_tmp_7' <Predicate = true> <Delay = 0.34>
ST_11 : Operation 143 [1/1] (1.51ns) (share mux size 3)   --->   "%tmp_7 = fcmp_ogt  i32 %max_val_6, i32 %max_val_5" [kernel_Softmax.cpp:21]   --->   Operation 143 'fcmp' 'tmp_7' <Predicate = true> <Delay = 1.51> <CoreInst = "FCompare">   --->   Core 23 'FCompare' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln21_1)   --->   "%and_ln21 = and i1 %tmp_7, i1 %or_ln21" [kernel_Softmax.cpp:21]   --->   Operation 144 'and' 'and_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln21_1 = and i1 %and_ln21, i1 %or_ln21_1" [kernel_Softmax.cpp:21]   --->   Operation 145 'and' 'and_ln21_1' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.41ns)   --->   "%max_val_7 = select i1 %and_ln21_1, i32 %max_val_6, i32 %max_val_5" [kernel_Softmax.cpp:21]   --->   Operation 146 'select' 'max_val_7' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.39>
ST_12 : Operation 147 [1/1] (0.39ns)   --->   "%br_ln27 = br void %for.inc28.split" [kernel_Softmax.cpp:27]   --->   Operation 147 'br' 'br_ln27' <Predicate = true> <Delay = 0.39>

State 13 <SV = 12> <Delay = 1.40>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%i_224 = phi i10 %i_4, void %for.inc28.split, i10 0, void %for.inc28.split.preheader"   --->   Operation 148 'phi' 'i_224' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.71ns)   --->   "%i_4 = add i10 %i_224, i10 1" [kernel_Softmax.cpp:27]   --->   Operation 149 'add' 'i_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.60ns)   --->   "%icmp_ln27 = icmp_eq  i10 %i_224, i10 767" [kernel_Softmax.cpp:27]   --->   Operation 150 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %i_224" [kernel_Softmax.cpp:27]   --->   Operation 151 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%vec_local_addr_4 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln27" [kernel_Softmax.cpp:31]   --->   Operation 152 'getelementptr' 'vec_local_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_vec_local_load = muxlogic i10 %vec_local_addr_4"   --->   Operation 153 'muxlogic' 'muxLogicRAMAddr_to_vec_local_load' <Predicate = true> <Delay = 0.70>
ST_13 : Operation 154 [2/2] (0.70ns) (share mux size 9)   --->   "%vec_local_load = load i10 %vec_local_addr_4" [kernel_Softmax.cpp:31]   --->   Operation 154 'load' 'vec_local_load' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc28.split, void %for.inc40.split.preheader" [kernel_Softmax.cpp:27]   --->   Operation 155 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.22>
ST_14 : Operation 156 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 9)   --->   "%vec_local_load = load i10 %vec_local_addr_4" [kernel_Softmax.cpp:31]   --->   Operation 156 'load' 'vec_local_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_14 : Operation 157 [1/1] (1.35ns) (share mux size 69)   --->   "%muxLogicI0_to_sub = muxlogic i32 %vec_local_load"   --->   Operation 157 'muxlogic' 'muxLogicI0_to_sub' <Predicate = true> <Delay = 1.35>
ST_14 : Operation 158 [1/1] (1.35ns) (share mux size 69)   --->   "%muxLogicI1_to_sub = muxlogic i32 %max_val_7"   --->   Operation 158 'muxlogic' 'muxLogicI1_to_sub' <Predicate = true> <Delay = 1.35>

State 15 <SV = 14> <Delay = 1.92>
ST_15 : Operation 159 [1/1] (1.92ns) (share mux size 69)   --->   "%sub = fsub i32 %vec_local_load, i32 %max_val_7" [kernel_Softmax.cpp:31]   --->   Operation 159 'fsub' 'sub' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.82>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%muxLogicI0_to_tmp = muxlogic i32 %sub"   --->   Operation 160 'muxlogic' 'muxLogicI0_to_tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [9/9] (1.82ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:31]   --->   Operation 161 'fexp' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.42>
ST_17 : Operation 162 [8/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:31]   --->   Operation 162 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.42>
ST_18 : Operation 163 [7/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:31]   --->   Operation 163 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.42>
ST_19 : Operation 164 [6/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:31]   --->   Operation 164 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.42>
ST_20 : Operation 165 [5/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:31]   --->   Operation 165 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.42>
ST_21 : Operation 166 [4/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:31]   --->   Operation 166 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.42>
ST_22 : Operation 167 [3/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:31]   --->   Operation 167 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.42>
ST_23 : Operation 168 [2/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:31]   --->   Operation 168 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.49>
ST_24 : Operation 169 [1/9] (0.09ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sub" [kernel_Softmax.cpp:31]   --->   Operation 169 'fexp' 'tmp' <Predicate = true> <Delay = 0.09> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 170 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln31 = muxlogic i32 %tmp"   --->   Operation 170 'muxlogic' 'muxLogicRAMData_to_store_ln31' <Predicate = true> <Delay = 0.70>
ST_24 : Operation 171 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln31 = muxlogic i10 %vec_local_addr_4"   --->   Operation 171 'muxlogic' 'muxLogicRAMAddr_to_store_ln31' <Predicate = true> <Delay = 0.70>
ST_24 : Operation 172 [1/1] ( I:0.70ns O:0.70ns ) (share mux size 9)   --->   "%store_ln31 = store i32 %tmp, i10 %vec_local_addr_4" [kernel_Softmax.cpp:31]   --->   Operation 172 'store' 'store_ln31' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 25 <SV = 24> <Delay = 2.91>
ST_25 : Operation 173 [2/2] (2.91ns)   --->   "%sum = facc i32 @_ssdm_op_FACC, i32 %tmp, i1 %icmp_ln27" [kernel_Softmax.cpp:32]   --->   Operation 173 'facc' 'sum' <Predicate = true> <Delay = 2.91> <CoreInst = "FAcc_primitivedsp">   --->   Core 11 'FAcc_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 0.28>
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_113" [kernel_Softmax.cpp:28]   --->   Operation 174 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_Softmax.cpp:29]   --->   Operation 175 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 176 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_85" [kernel_Softmax.cpp:27]   --->   Operation 176 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 177 [1/2] (0.28ns)   --->   "%sum = facc i32 @_ssdm_op_FACC, i32 %tmp, i1 %icmp_ln27" [kernel_Softmax.cpp:32]   --->   Operation 177 'facc' 'sum' <Predicate = true> <Delay = 0.28> <CoreInst = "FAcc_primitivedsp">   --->   Core 11 'FAcc_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 0.39>
ST_27 : Operation 178 [1/1] (0.39ns)   --->   "%br_ln35 = br void %for.inc40.split" [kernel_Softmax.cpp:35]   --->   Operation 178 'br' 'br_ln35' <Predicate = true> <Delay = 0.39>

State 28 <SV = 27> <Delay = 1.40>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%i_327 = phi i10 %i_5, void %for.inc40.split, i10 0, void %for.inc40.split.preheader"   --->   Operation 179 'phi' 'i_327' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 180 [1/1] (0.71ns)   --->   "%i_5 = add i10 %i_327, i10 1" [kernel_Softmax.cpp:35]   --->   Operation 180 'add' 'i_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i10 %i_327" [kernel_Softmax.cpp:35]   --->   Operation 181 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "%vec_local_addr_5 = getelementptr i32 %vec_local, i64 0, i64 %zext_ln35" [kernel_Softmax.cpp:39]   --->   Operation 182 'getelementptr' 'vec_local_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 183 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_vec_local_load_1 = muxlogic i10 %vec_local_addr_5"   --->   Operation 183 'muxlogic' 'muxLogicRAMAddr_to_vec_local_load_1' <Predicate = true> <Delay = 0.70>
ST_28 : Operation 184 [2/2] (0.70ns) (share mux size 9)   --->   "%vec_local_load_1 = load i10 %vec_local_addr_5" [kernel_Softmax.cpp:39]   --->   Operation 184 'load' 'vec_local_load_1' <Predicate = true> <Delay = 0.70> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_28 : Operation 185 [1/1] (0.60ns)   --->   "%icmp_ln35 = icmp_eq  i10 %i_327, i10 767" [kernel_Softmax.cpp:35]   --->   Operation 185 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc40.split, void %for.end42" [kernel_Softmax.cpp:35]   --->   Operation 186 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 0.87>
ST_29 : Operation 187 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 9)   --->   "%vec_local_load_1 = load i10 %vec_local_addr_5" [kernel_Softmax.cpp:39]   --->   Operation 187 'load' 'vec_local_load_1' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 30 <SV = 29> <Delay = 2.58>
ST_30 : Operation 188 [1/1] (0.00ns)   --->   "%muxLogicI0_to_div = muxlogic i32 %vec_local_load_1"   --->   Operation 188 'muxlogic' 'muxLogicI0_to_div' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "%muxLogicI1_to_div = muxlogic i32 %sum"   --->   Operation 189 'muxlogic' 'muxLogicI1_to_div' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 190 [11/11] (2.58ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 190 'fdiv' 'div' <Predicate = true> <Delay = 2.58> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.79>
ST_31 : Operation 191 [10/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 191 'fdiv' 'div' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.79>
ST_32 : Operation 192 [9/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 192 'fdiv' 'div' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.79>
ST_33 : Operation 193 [8/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 193 'fdiv' 'div' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.79>
ST_34 : Operation 194 [7/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 194 'fdiv' 'div' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.79>
ST_35 : Operation 195 [6/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 195 'fdiv' 'div' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.79>
ST_36 : Operation 196 [5/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 196 'fdiv' 'div' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.79>
ST_37 : Operation 197 [4/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 197 'fdiv' 'div' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.79>
ST_38 : Operation 198 [3/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 198 'fdiv' 'div' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.79>
ST_39 : Operation 199 [2/11] (2.79ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 199 'fdiv' 'div' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.19>
ST_40 : Operation 200 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_113" [kernel_Softmax.cpp:36]   --->   Operation 200 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 201 [1/1] (0.00ns)   --->   "%speclooptripcount_ln37 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_Softmax.cpp:37]   --->   Operation 201 'speclooptripcount' 'speclooptripcount_ln37' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 202 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_100" [kernel_Softmax.cpp:35]   --->   Operation 202 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 203 [1/11] (0.09ns)   --->   "%div = fdiv i32 %vec_local_load_1, i32 %sum" [kernel_Softmax.cpp:39]   --->   Operation 203 'fdiv' 'div' <Predicate = true> <Delay = 0.09> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 204 [1/1] (0.00ns)   --->   "%i_vec_addr_1 = getelementptr i32 %i_vec, i64 0, i64 %zext_ln35" [kernel_Softmax.cpp:39]   --->   Operation 204 'getelementptr' 'i_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 205 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln39 = muxlogic i32 %div"   --->   Operation 205 'muxlogic' 'muxLogicRAMData_to_store_ln39' <Predicate = true> <Delay = 0.43>
ST_40 : Operation 206 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln39 = muxlogic i9 %i_vec_addr_1"   --->   Operation 206 'muxlogic' 'muxLogicRAMAddr_to_store_ln39' <Predicate = true> <Delay = 0.43>
ST_40 : Operation 207 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln39 = store i32 %div, i9 %i_vec_addr_1" [kernel_Softmax.cpp:39]   --->   Operation 207 'store' 'store_ln39' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 208 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [kernel_Softmax.cpp:41]   --->   Operation 208 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.393ns
The critical path consists of the following:
	multiplexor before 'phi' operation 10 bit ('i') with incoming values : ('i', kernel_Softmax.cpp:10) [5]  (0.393 ns)

 <State 2>: 1.104ns
The critical path consists of the following:
	'phi' operation 10 bit ('i') with incoming values : ('i', kernel_Softmax.cpp:10) [5]  (0.000 ns)
	'getelementptr' operation 9 bit ('i_vec_addr', kernel_Softmax.cpp:13) [11]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_i_vec_load') [12]  (0.437 ns)
	'load' operation 32 bit ('i_vec_load', kernel_Softmax.cpp:13) on array 'i_vec' [13]  (0.667 ns)

 <State 3>: 2.275ns
The critical path consists of the following:
	'load' operation 32 bit ('i_vec_load', kernel_Softmax.cpp:13) on array 'i_vec' [13]  (0.870 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMData_to_store_ln13') [15]  (0.705 ns)
	'store' operation 0 bit ('store_ln13', kernel_Softmax.cpp:13) of variable 'i_vec_load', kernel_Softmax.cpp:13 on array 'vec_local', kernel_Softmax.cpp:7 [17]  (0.700 ns)

 <State 4>: 1.405ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('vec_local_addr', kernel_Softmax.cpp:16) [21]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_max_val') [22]  (0.705 ns)
	'load' operation 32 bit ('max_val', kernel_Softmax.cpp:16) on array 'vec_local', kernel_Softmax.cpp:7 [23]  (0.700 ns)

 <State 5>: 2.730ns
The critical path consists of the following:
	'load' operation 32 bit ('max_val', kernel_Softmax.cpp:16) on array 'vec_local', kernel_Softmax.cpp:7 [23]  (0.872 ns)
	'muxlogic' operation 1 bit ('muxLogicI1_to_tmp_3') [41]  (0.347 ns)
	'fcmp' operation 1 bit ('tmp_3', kernel_Softmax.cpp:21) [42]  (1.511 ns)

 <State 6>: 1.660ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln21_4', kernel_Softmax.cpp:21) [35]  (0.000 ns)
	'and' operation 1 bit ('and_ln21_4', kernel_Softmax.cpp:21) [39]  (0.000 ns)
	'and' operation 1 bit ('and_ln21_5', kernel_Softmax.cpp:21) [43]  (0.255 ns)
	'getelementptr' operation 10 bit ('vec_local_addr_7', kernel_Softmax.cpp:21) [45]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_vec_local_load_4') [46]  (0.705 ns)
	'load' operation 32 bit ('vec_local_load_4', kernel_Softmax.cpp:21) on array 'vec_local', kernel_Softmax.cpp:7 [47]  (0.700 ns)

 <State 7>: 0.872ns
The critical path consists of the following:
	'load' operation 32 bit ('vec_local_load_4', kernel_Softmax.cpp:21) on array 'vec_local', kernel_Softmax.cpp:7 [47]  (0.872 ns)

 <State 8>: 2.122ns
The critical path consists of the following:
	'phi' operation 10 bit ('i') with incoming values : ('i', kernel_Softmax.cpp:17) [52]  (0.000 ns)
	'add' operation 10 bit ('i', kernel_Softmax.cpp:17) [53]  (0.717 ns)
	'getelementptr' operation 10 bit ('vec_local_addr_2', kernel_Softmax.cpp:21) [80]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_max_val_6') [81]  (0.705 ns)
	'load' operation 32 bit ('max_val_6', kernel_Softmax.cpp:21) on array 'vec_local', kernel_Softmax.cpp:7 [82]  (0.700 ns)

 <State 9>: 0.872ns
The critical path consists of the following:
	'load' operation 32 bit ('max_val', kernel_Softmax.cpp:21) on array 'vec_local', kernel_Softmax.cpp:7 [60]  (0.872 ns)

 <State 10>: 2.526ns
The critical path consists of the following:
	'phi' operation 32 bit ('max_val') with incoming values : ('vec_local_load_4', kernel_Softmax.cpp:21) ('max_val_7', kernel_Softmax.cpp:21) [51]  (0.000 ns)
	'muxlogic' operation 1 bit ('muxLogicI1_to_tmp_s') [74]  (0.347 ns)
	'fcmp' operation 1 bit ('tmp_s', kernel_Softmax.cpp:21) [75]  (1.511 ns)
	'and' operation 1 bit ('and_ln21_2', kernel_Softmax.cpp:21) [76]  (0.000 ns)
	'and' operation 1 bit ('and_ln21_3', kernel_Softmax.cpp:21) [77]  (0.255 ns)
	'select' operation 32 bit ('max_val_5', kernel_Softmax.cpp:21) [78]  (0.413 ns)

 <State 11>: 2.526ns
The critical path consists of the following:
	'muxlogic' operation 1 bit ('muxLogicI0_to_tmp_7') [95]  (0.347 ns)
	'fcmp' operation 1 bit ('tmp_7', kernel_Softmax.cpp:21) [97]  (1.511 ns)
	'and' operation 1 bit ('and_ln21', kernel_Softmax.cpp:21) [98]  (0.000 ns)
	'and' operation 1 bit ('and_ln21_1', kernel_Softmax.cpp:21) [99]  (0.255 ns)
	'select' operation 32 bit ('max_val_7', kernel_Softmax.cpp:21) [100]  (0.413 ns)

 <State 12>: 0.393ns
The critical path consists of the following:
	multiplexor before 'phi' operation 10 bit ('i') with incoming values : ('i', kernel_Softmax.cpp:27) [107]  (0.393 ns)

 <State 13>: 1.405ns
The critical path consists of the following:
	'phi' operation 10 bit ('i') with incoming values : ('i', kernel_Softmax.cpp:27) [107]  (0.000 ns)
	'getelementptr' operation 10 bit ('vec_local_addr_4', kernel_Softmax.cpp:31) [114]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_vec_local_load') [115]  (0.705 ns)
	'load' operation 32 bit ('vec_local_load', kernel_Softmax.cpp:31) on array 'vec_local', kernel_Softmax.cpp:7 [116]  (0.700 ns)

 <State 14>: 2.222ns
The critical path consists of the following:
	'load' operation 32 bit ('vec_local_load', kernel_Softmax.cpp:31) on array 'vec_local', kernel_Softmax.cpp:7 [116]  (0.872 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_sub') [117]  (1.350 ns)

 <State 15>: 1.925ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub', kernel_Softmax.cpp:31) [119]  (1.925 ns)

 <State 16>: 1.828ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_tmp') [120]  (0.000 ns)
	'fexp' operation 32 bit ('tmp', kernel_Softmax.cpp:31) [121]  (1.828 ns)

 <State 17>: 2.425ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', kernel_Softmax.cpp:31) [121]  (2.425 ns)

 <State 18>: 2.425ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', kernel_Softmax.cpp:31) [121]  (2.425 ns)

 <State 19>: 2.425ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', kernel_Softmax.cpp:31) [121]  (2.425 ns)

 <State 20>: 2.425ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', kernel_Softmax.cpp:31) [121]  (2.425 ns)

 <State 21>: 2.425ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', kernel_Softmax.cpp:31) [121]  (2.425 ns)

 <State 22>: 2.425ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', kernel_Softmax.cpp:31) [121]  (2.425 ns)

 <State 23>: 2.425ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', kernel_Softmax.cpp:31) [121]  (2.425 ns)

 <State 24>: 1.497ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', kernel_Softmax.cpp:31) [121]  (0.092 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMData_to_store_ln31') [122]  (0.705 ns)
	blocking operation 0.7 ns on control path)

 <State 25>: 2.915ns
The critical path consists of the following:
	'facc' operation 32 bit ('sum', kernel_Softmax.cpp:32) [125]  (2.915 ns)

 <State 26>: 0.288ns
The critical path consists of the following:
	'facc' operation 32 bit ('sum', kernel_Softmax.cpp:32) [125]  (0.288 ns)

 <State 27>: 0.393ns
The critical path consists of the following:
	multiplexor before 'phi' operation 10 bit ('i') with incoming values : ('i', kernel_Softmax.cpp:35) [130]  (0.393 ns)

 <State 28>: 1.405ns
The critical path consists of the following:
	'phi' operation 10 bit ('i') with incoming values : ('i', kernel_Softmax.cpp:35) [130]  (0.000 ns)
	'getelementptr' operation 10 bit ('vec_local_addr_5', kernel_Softmax.cpp:39) [136]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_vec_local_load_1') [137]  (0.705 ns)
	'load' operation 32 bit ('vec_local_load_1', kernel_Softmax.cpp:39) on array 'vec_local', kernel_Softmax.cpp:7 [138]  (0.700 ns)

 <State 29>: 0.872ns
The critical path consists of the following:
	'load' operation 32 bit ('vec_local_load_1', kernel_Softmax.cpp:39) on array 'vec_local', kernel_Softmax.cpp:7 [138]  (0.872 ns)

 <State 30>: 2.586ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_div') [139]  (0.000 ns)
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:39) [141]  (2.586 ns)

 <State 31>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:39) [141]  (2.799 ns)

 <State 32>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:39) [141]  (2.799 ns)

 <State 33>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:39) [141]  (2.799 ns)

 <State 34>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:39) [141]  (2.799 ns)

 <State 35>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:39) [141]  (2.799 ns)

 <State 36>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:39) [141]  (2.799 ns)

 <State 37>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:39) [141]  (2.799 ns)

 <State 38>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:39) [141]  (2.799 ns)

 <State 39>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:39) [141]  (2.799 ns)

 <State 40>: 1.195ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', kernel_Softmax.cpp:39) [141]  (0.091 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMData_to_store_ln39') [143]  (0.437 ns)
	'store' operation 0 bit ('store_ln39', kernel_Softmax.cpp:39) of variable 'div', kernel_Softmax.cpp:39 on array 'i_vec' [145]  (0.667 ns)

 <State 41>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
