$date
	Mon Sep 22 09:55:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux $end
$var wire 1 ! y_bar $end
$var wire 1 " y $end
$var reg 8 # I [7:0] $end
$var reg 3 $ S [2:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
b10101010 #
0"
1!
$end
#10
0!
1"
b1 $
b1 %
#20
1!
0"
b10 $
b10 %
#30
0!
1"
b11 $
b11 %
#40
1!
0"
b100 $
b100 %
#50
0!
1"
b101 $
b101 %
#60
1!
0"
b110 $
b110 %
#70
0!
1"
b111 $
b111 %
#80
b1000 %
