Small project that shows different interesting problems related to tracing Verilog back to Chisel definitions.
