{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649093429107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649093429109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  4 11:30:29 2022 " "Processing started: Mon Apr  4 11:30:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649093429109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649093429109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter_design -c filter_design " "Command: quartus_map --read_settings_files=on --write_settings_files=off filter_design -c filter_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649093429110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649093429261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649093429262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PPS_filt_101.v 1 1 " "Found 1 design units, including 1 entities, in source file PPS_filt_101.v" { { "Info" "ISGN_ENTITY_NAME" "1 PPS_filt_101 " "Found entity 1: PPS_filt_101" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/PPS_filt_101.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649093433365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649093433365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper.v 2 2 " "Found 2 design units, including 2 entities, in source file mapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper_in " "Found entity 1: mapper_in" {  } { { "mapper.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/mapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649093433372 ""} { "Info" "ISGN_ENTITY_NAME" "2 mapper_ref " "Found entity 2: mapper_ref" {  } { { "mapper.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/mapper.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649093433372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649093433372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GSM_TS.v 1 1 " "Found 1 design units, including 1 entities, in source file GSM_TS.v" { { "Info" "ISGN_ENTITY_NAME" "1 GSM_TS " "Found entity 1: GSM_TS" {  } { { "GSM_TS.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/GSM_TS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649093433378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649093433378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_en.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_en " "Found entity 1: clk_en" {  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/clk_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649093433386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649093433386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avg_mag.v 1 1 " "Found 1 design units, including 1 entities, in source file avg_mag.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg_mag " "Found entity 1: avg_mag" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/avg_mag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649093433392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649093433392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avg_err.v 3 3 " "Found 3 design units, including 3 entities, in source file avg_err.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg_err_squared " "Found entity 1: avg_err_squared" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/avg_err.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649093433396 ""} { "Info" "ISGN_ENTITY_NAME" "2 avg_err " "Found entity 2: avg_err" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/avg_err.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649093433396 ""} { "Info" "ISGN_ENTITY_NAME" "3 avg_err_squared_55 " "Found entity 3: avg_err_squared_55" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/avg_err.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649093433396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649093433396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_design.v 1 1 " "Found 1 design units, including 1 entities, in source file filter_design.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_design " "Found entity 1: filter_design" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649093433403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649093433403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EE465_filter_test.qxp 1 1 " "Found 1 design units, including 1 entities, in source file EE465_filter_test.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 EE465_filter_test " "Found entity 1: EE465_filter_test" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/EE465_filter_test.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649093433672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649093433672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "filter_design " "Elaborating entity \"filter_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649093433732 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registered_ADC_B filter_design.v(34) " "Verilog HDL or VHDL warning at filter_design.v(34): object \"registered_ADC_B\" assigned a value but never read" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649093433733 "|filter_design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EE465_filter_test EE465_filter_test:SRRC_test " "Elaborating entity \"EE465_filter_test\" for hierarchy \"EE465_filter_test:SRRC_test\"" {  } { { "filter_design.v" "SRRC_test" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649093433763 ""}
{ "Warning" "WHDBX_UNSUPPORTED_ASSIGNMENT_TYPE" "ENABLE_INCREMENTAL_REUSE " "Ignored assignment ENABLE_INCREMENTAL_REUSE -- assignment no longer supported" {  } {  } 0 137006 "Ignored assignment %1!s! -- assignment no longer supported" 0 0 "Analysis & Synthesis" 0 -1 1649093434167 ""}
{ "Warning" "WHDBX_UNSUPPORTED_ASSIGNMENT_TYPE" "REGISTER_PACKING_CYCLONE " "Ignored assignment REGISTER_PACKING_CYCLONE -- assignment no longer supported" {  } {  } 0 137006 "Ignored assignment %1!s! -- assignment no longer supported" 0 0 "Analysis & Synthesis" 0 -1 1649093434168 ""}
{ "Warning" "WHDBX_UNSUPPORTED_ASSIGNMENT_TYPE" "REGISTER_PACKING " "Ignored assignment REGISTER_PACKING -- assignment no longer supported" {  } {  } 0 137006 "Ignored assignment %1!s! -- assignment no longer supported" 0 0 "Analysis & Synthesis" 0 -1 1649093434168 ""}
{ "Warning" "WHDBX_UNSUPPORTED_ASSIGNMENT_TYPE" "REGISTER_PACKING_NEW " "Ignored assignment REGISTER_PACKING_NEW -- assignment no longer supported" {  } {  } 0 137006 "Ignored assignment %1!s! -- assignment no longer supported" 0 0 "Analysis & Synthesis" 0 -1 1649093434168 ""}
{ "Warning" "WHDBX_UNSUPPORTED_ASSIGNMENT_TYPE" "ENABLE_INCREMENTAL_REUSE " "Ignored assignment ENABLE_INCREMENTAL_REUSE -- assignment no longer supported" {  } {  } 0 137006 "Ignored assignment %1!s! -- assignment no longer supported" 0 0 "Analysis & Synthesis" 0 -1 1649093435571 ""}
{ "Warning" "WHDBX_UNSUPPORTED_ASSIGNMENT_TYPE" "REGISTER_PACKING_CYCLONE " "Ignored assignment REGISTER_PACKING_CYCLONE -- assignment no longer supported" {  } {  } 0 137006 "Ignored assignment %1!s! -- assignment no longer supported" 0 0 "Analysis & Synthesis" 0 -1 1649093435571 ""}
{ "Warning" "WHDBX_UNSUPPORTED_ASSIGNMENT_TYPE" "REGISTER_PACKING " "Ignored assignment REGISTER_PACKING -- assignment no longer supported" {  } {  } 0 137006 "Ignored assignment %1!s! -- assignment no longer supported" 0 0 "Analysis & Synthesis" 0 -1 1649093435571 ""}
{ "Warning" "WHDBX_UNSUPPORTED_ASSIGNMENT_TYPE" "REGISTER_PACKING_NEW " "Ignored assignment REGISTER_PACKING_NEW -- assignment no longer supported" {  } {  } 0 137006 "Ignored assignment %1!s! -- assignment no longer supported" 0 0 "Analysis & Synthesis" 0 -1 1649093435571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPS_filt_101 PPS_filt_101:DUT_TX " "Elaborating entity \"PPS_filt_101\" for hierarchy \"PPS_filt_101:DUT_TX\"" {  } { { "filter_design.v" "DUT_TX" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649093436932 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Hsys " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Hsys\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1649093439729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GSM_TS GSM_TS:DUT_RCV " "Elaborating entity \"GSM_TS\" for hierarchy \"GSM_TS:DUT_RCV\"" {  } { { "filter_design.v" "DUT_RCV" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649093439858 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_edge GSM_TS.v(239) " "Verilog HDL or VHDL warning at GSM_TS.v(239): object \"sig_edge\" assigned a value but never read" {  } { { "GSM_TS.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/GSM_TS.v" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649093439861 "|filter_design|GSM_TS:DUT_RCV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper_ref mapper_ref:MAP_CMP " "Elaborating entity \"mapper_ref\" for hierarchy \"mapper_ref:MAP_CMP\"" {  } { { "filter_design.v" "MAP_CMP" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649093440156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_mag avg_mag:AVG_MAG_DV " "Elaborating entity \"avg_mag\" for hierarchy \"avg_mag:AVG_MAG_DV\"" {  } { { "filter_design.v" "AVG_MAG_DV" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649093440173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_err_squared_55 avg_err_squared_55:AVG_ER_SQR " "Elaborating entity \"avg_err_squared_55\" for hierarchy \"avg_err_squared_55:AVG_ER_SQR\"" {  } { { "filter_design.v" "AVG_ER_SQR" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649093440198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_err avg_err:AVG_ER " "Elaborating entity \"avg_err\" for hierarchy \"avg_err:AVG_ER\"" {  } { { "filter_design.v" "AVG_ER" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649093440222 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "DECIDER slicer " "Node instance \"DECIDER\" instantiates undefined entity \"slicer\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "filter_design.v" "DECIDER" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.v" 220 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1649093440242 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "784 " "Peak virtual memory: 784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649093440355 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr  4 11:30:40 2022 " "Processing ended: Mon Apr  4 11:30:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649093440355 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649093440355 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649093440355 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649093440355 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649093440457 ""}
