#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x248ab50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2465160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x247d7d0 .functor NOT 1, L_0x24b3660, C4<0>, C4<0>, C4<0>;
L_0x24b2e30 .functor XOR 5, L_0x24b3290, L_0x24b33c0, C4<00000>, C4<00000>;
L_0x24b3550 .functor XOR 5, L_0x24b2e30, L_0x24b34b0, C4<00000>, C4<00000>;
v0x24af700_0 .net *"_ivl_10", 4 0, L_0x24b34b0;  1 drivers
v0x24af800_0 .net *"_ivl_12", 4 0, L_0x24b3550;  1 drivers
v0x24af8e0_0 .net *"_ivl_2", 4 0, L_0x24b31f0;  1 drivers
v0x24af9a0_0 .net *"_ivl_4", 4 0, L_0x24b3290;  1 drivers
v0x24afa80_0 .net *"_ivl_6", 4 0, L_0x24b33c0;  1 drivers
v0x24afbb0_0 .net *"_ivl_8", 4 0, L_0x24b2e30;  1 drivers
v0x24afc90_0 .var "clk", 0 0;
v0x24afd30_0 .var/2u "stats1", 159 0;
v0x24afdf0_0 .var/2u "strobe", 0 0;
v0x24aff40_0 .net "sum_dut", 4 0, L_0x24b2ea0;  1 drivers
v0x24b0000_0 .net "sum_ref", 4 0, L_0x24b0710;  1 drivers
v0x24b00a0_0 .net "tb_match", 0 0, L_0x24b3660;  1 drivers
v0x24b0140_0 .net "tb_mismatch", 0 0, L_0x247d7d0;  1 drivers
v0x24b0200_0 .net "x", 3 0, v0x24abc30_0;  1 drivers
v0x24b02c0_0 .net "y", 3 0, v0x24abcf0_0;  1 drivers
L_0x24b31f0 .concat [ 5 0 0 0], L_0x24b0710;
L_0x24b3290 .concat [ 5 0 0 0], L_0x24b0710;
L_0x24b33c0 .concat [ 5 0 0 0], L_0x24b2ea0;
L_0x24b34b0 .concat [ 5 0 0 0], L_0x24b0710;
L_0x24b3660 .cmp/eeq 5, L_0x24b31f0, L_0x24b3550;
S_0x2488b30 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x2465160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x246f4a0_0 .net *"_ivl_0", 4 0, L_0x24b0400;  1 drivers
L_0x7f6e2e329018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2486250_0 .net *"_ivl_3", 0 0, L_0x7f6e2e329018;  1 drivers
v0x24727d0_0 .net *"_ivl_4", 4 0, L_0x24b0590;  1 drivers
L_0x7f6e2e329060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x246f7f0_0 .net *"_ivl_7", 0 0, L_0x7f6e2e329060;  1 drivers
v0x24ab5c0_0 .net "sum", 4 0, L_0x24b0710;  alias, 1 drivers
v0x24ab6f0_0 .net "x", 3 0, v0x24abc30_0;  alias, 1 drivers
v0x24ab7d0_0 .net "y", 3 0, v0x24abcf0_0;  alias, 1 drivers
L_0x24b0400 .concat [ 4 1 0 0], v0x24abc30_0, L_0x7f6e2e329018;
L_0x24b0590 .concat [ 4 1 0 0], v0x24abcf0_0, L_0x7f6e2e329060;
L_0x24b0710 .arith/sum 5, L_0x24b0400, L_0x24b0590;
S_0x24ab930 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x2465160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x24abb50_0 .net "clk", 0 0, v0x24afc90_0;  1 drivers
v0x24abc30_0 .var "x", 3 0;
v0x24abcf0_0 .var "y", 3 0;
E_0x2478b20/0 .event negedge, v0x24abb50_0;
E_0x2478b20/1 .event posedge, v0x24abb50_0;
E_0x2478b20 .event/or E_0x2478b20/0, E_0x2478b20/1;
S_0x24abdd0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x2465160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x24aefc0_0 .net *"_ivl_45", 0 0, L_0x24b3080;  1 drivers
v0x24af0c0_0 .net "carry", 3 0, L_0x24b2d00;  1 drivers
v0x24af1a0_0 .net "sum", 4 0, L_0x24b2ea0;  alias, 1 drivers
v0x24af260_0 .net "x", 3 0, v0x24abc30_0;  alias, 1 drivers
v0x24af320_0 .net "y", 3 0, v0x24abcf0_0;  alias, 1 drivers
L_0x24b0e10 .part v0x24abc30_0, 0, 1;
L_0x24b0f40 .part v0x24abcf0_0, 0, 1;
L_0x24b1670 .part v0x24abc30_0, 1, 1;
L_0x24b17a0 .part v0x24abcf0_0, 1, 1;
L_0x24b1900 .part L_0x24b2d00, 0, 1;
L_0x24b1fa0 .part v0x24abc30_0, 2, 1;
L_0x24b2110 .part v0x24abcf0_0, 2, 1;
L_0x24b2240 .part L_0x24b2d00, 1, 1;
L_0x24b2920 .part v0x24abc30_0, 3, 1;
L_0x24b2a50 .part v0x24abcf0_0, 3, 1;
L_0x24b2c60 .part L_0x24b2d00, 2, 1;
L_0x24b2d00 .concat8 [ 1 1 1 1], L_0x24b0d00, L_0x24b1560, L_0x24b1e90, L_0x24b2810;
LS_0x24b2ea0_0_0 .concat8 [ 1 1 1 1], L_0x24b0850, L_0x24b1170, L_0x24b1aa0, L_0x24b2430;
LS_0x24b2ea0_0_4 .concat8 [ 1 0 0 0], L_0x24b3080;
L_0x24b2ea0 .concat8 [ 4 1 0 0], LS_0x24b2ea0_0_0, LS_0x24b2ea0_0_4;
L_0x24b3080 .part L_0x24b2d00, 3, 1;
S_0x24abfb0 .scope module, "fa0" "full_adder" 4 9, 4 17 0, S_0x24abdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x248c540 .functor XOR 1, L_0x24b0e10, L_0x24b0f40, C4<0>, C4<0>;
L_0x7f6e2e3290a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x24b0850 .functor XOR 1, L_0x248c540, L_0x7f6e2e3290a8, C4<0>, C4<0>;
L_0x24b0910 .functor AND 1, L_0x24b0e10, L_0x24b0f40, C4<1>, C4<1>;
L_0x24b0a50 .functor AND 1, L_0x24b0e10, L_0x7f6e2e3290a8, C4<1>, C4<1>;
L_0x24b0b40 .functor OR 1, L_0x24b0910, L_0x24b0a50, C4<0>, C4<0>;
L_0x24b0c50 .functor AND 1, L_0x24b0f40, L_0x7f6e2e3290a8, C4<1>, C4<1>;
L_0x24b0d00 .functor OR 1, L_0x24b0b40, L_0x24b0c50, C4<0>, C4<0>;
v0x24ac240_0 .net *"_ivl_0", 0 0, L_0x248c540;  1 drivers
v0x24ac340_0 .net *"_ivl_10", 0 0, L_0x24b0c50;  1 drivers
v0x24ac420_0 .net *"_ivl_4", 0 0, L_0x24b0910;  1 drivers
v0x24ac510_0 .net *"_ivl_6", 0 0, L_0x24b0a50;  1 drivers
v0x24ac5f0_0 .net *"_ivl_8", 0 0, L_0x24b0b40;  1 drivers
v0x24ac720_0 .net "a", 0 0, L_0x24b0e10;  1 drivers
v0x24ac7e0_0 .net "b", 0 0, L_0x24b0f40;  1 drivers
v0x24ac8a0_0 .net "cin", 0 0, L_0x7f6e2e3290a8;  1 drivers
v0x24ac960_0 .net "cout", 0 0, L_0x24b0d00;  1 drivers
v0x24aca20_0 .net "sum", 0 0, L_0x24b0850;  1 drivers
S_0x24acb80 .scope module, "fa1" "full_adder" 4 10, 4 17 0, S_0x24abdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x24b1100 .functor XOR 1, L_0x24b1670, L_0x24b17a0, C4<0>, C4<0>;
L_0x24b1170 .functor XOR 1, L_0x24b1100, L_0x24b1900, C4<0>, C4<0>;
L_0x24b1210 .functor AND 1, L_0x24b1670, L_0x24b17a0, C4<1>, C4<1>;
L_0x24b12b0 .functor AND 1, L_0x24b1670, L_0x24b1900, C4<1>, C4<1>;
L_0x24b13a0 .functor OR 1, L_0x24b1210, L_0x24b12b0, C4<0>, C4<0>;
L_0x24b14b0 .functor AND 1, L_0x24b17a0, L_0x24b1900, C4<1>, C4<1>;
L_0x24b1560 .functor OR 1, L_0x24b13a0, L_0x24b14b0, C4<0>, C4<0>;
v0x24acde0_0 .net *"_ivl_0", 0 0, L_0x24b1100;  1 drivers
v0x24acec0_0 .net *"_ivl_10", 0 0, L_0x24b14b0;  1 drivers
v0x24acfa0_0 .net *"_ivl_4", 0 0, L_0x24b1210;  1 drivers
v0x24ad090_0 .net *"_ivl_6", 0 0, L_0x24b12b0;  1 drivers
v0x24ad170_0 .net *"_ivl_8", 0 0, L_0x24b13a0;  1 drivers
v0x24ad2a0_0 .net "a", 0 0, L_0x24b1670;  1 drivers
v0x24ad360_0 .net "b", 0 0, L_0x24b17a0;  1 drivers
v0x24ad420_0 .net "cin", 0 0, L_0x24b1900;  1 drivers
v0x24ad4e0_0 .net "cout", 0 0, L_0x24b1560;  1 drivers
v0x24ad630_0 .net "sum", 0 0, L_0x24b1170;  1 drivers
S_0x24ad790 .scope module, "fa2" "full_adder" 4 11, 4 17 0, S_0x24abdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x24b1a30 .functor XOR 1, L_0x24b1fa0, L_0x24b2110, C4<0>, C4<0>;
L_0x24b1aa0 .functor XOR 1, L_0x24b1a30, L_0x24b2240, C4<0>, C4<0>;
L_0x24b1b40 .functor AND 1, L_0x24b1fa0, L_0x24b2110, C4<1>, C4<1>;
L_0x24b1be0 .functor AND 1, L_0x24b1fa0, L_0x24b2240, C4<1>, C4<1>;
L_0x24b1cd0 .functor OR 1, L_0x24b1b40, L_0x24b1be0, C4<0>, C4<0>;
L_0x24b1de0 .functor AND 1, L_0x24b2110, L_0x24b2240, C4<1>, C4<1>;
L_0x24b1e90 .functor OR 1, L_0x24b1cd0, L_0x24b1de0, C4<0>, C4<0>;
v0x24ada00_0 .net *"_ivl_0", 0 0, L_0x24b1a30;  1 drivers
v0x24adae0_0 .net *"_ivl_10", 0 0, L_0x24b1de0;  1 drivers
v0x24adbc0_0 .net *"_ivl_4", 0 0, L_0x24b1b40;  1 drivers
v0x24adcb0_0 .net *"_ivl_6", 0 0, L_0x24b1be0;  1 drivers
v0x24add90_0 .net *"_ivl_8", 0 0, L_0x24b1cd0;  1 drivers
v0x24adec0_0 .net "a", 0 0, L_0x24b1fa0;  1 drivers
v0x24adf80_0 .net "b", 0 0, L_0x24b2110;  1 drivers
v0x24ae040_0 .net "cin", 0 0, L_0x24b2240;  1 drivers
v0x24ae100_0 .net "cout", 0 0, L_0x24b1e90;  1 drivers
v0x24ae250_0 .net "sum", 0 0, L_0x24b1aa0;  1 drivers
S_0x24ae3b0 .scope module, "fa3" "full_adder" 4 12, 4 17 0, S_0x24abdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x24b23c0 .functor XOR 1, L_0x24b2920, L_0x24b2a50, C4<0>, C4<0>;
L_0x24b2430 .functor XOR 1, L_0x24b23c0, L_0x24b2c60, C4<0>, C4<0>;
L_0x24b24a0 .functor AND 1, L_0x24b2920, L_0x24b2a50, C4<1>, C4<1>;
L_0x24b2560 .functor AND 1, L_0x24b2920, L_0x24b2c60, C4<1>, C4<1>;
L_0x24b2650 .functor OR 1, L_0x24b24a0, L_0x24b2560, C4<0>, C4<0>;
L_0x24b2760 .functor AND 1, L_0x24b2a50, L_0x24b2c60, C4<1>, C4<1>;
L_0x24b2810 .functor OR 1, L_0x24b2650, L_0x24b2760, C4<0>, C4<0>;
v0x24ae5f0_0 .net *"_ivl_0", 0 0, L_0x24b23c0;  1 drivers
v0x24ae6f0_0 .net *"_ivl_10", 0 0, L_0x24b2760;  1 drivers
v0x24ae7d0_0 .net *"_ivl_4", 0 0, L_0x24b24a0;  1 drivers
v0x24ae8c0_0 .net *"_ivl_6", 0 0, L_0x24b2560;  1 drivers
v0x24ae9a0_0 .net *"_ivl_8", 0 0, L_0x24b2650;  1 drivers
v0x24aead0_0 .net "a", 0 0, L_0x24b2920;  1 drivers
v0x24aeb90_0 .net "b", 0 0, L_0x24b2a50;  1 drivers
v0x24aec50_0 .net "cin", 0 0, L_0x24b2c60;  1 drivers
v0x24aed10_0 .net "cout", 0 0, L_0x24b2810;  1 drivers
v0x24aee60_0 .net "sum", 0 0, L_0x24b2430;  1 drivers
S_0x24af500 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x2465160;
 .timescale -12 -12;
E_0x2478fd0 .event anyedge, v0x24afdf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24afdf0_0;
    %nor/r;
    %assign/vec4 v0x24afdf0_0, 0;
    %wait E_0x2478fd0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24ab930;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2478b20;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x24abcf0_0, 0;
    %assign/vec4 v0x24abc30_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2465160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24afc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24afdf0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x2465160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x24afc90_0;
    %inv;
    %store/vec4 v0x24afc90_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x2465160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24abb50_0, v0x24b0140_0, v0x24b0200_0, v0x24b02c0_0, v0x24b0000_0, v0x24aff40_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2465160;
T_5 ;
    %load/vec4 v0x24afd30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x24afd30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24afd30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x24afd30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24afd30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24afd30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24afd30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x2465160;
T_6 ;
    %wait E_0x2478b20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24afd30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24afd30_0, 4, 32;
    %load/vec4 v0x24b00a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x24afd30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24afd30_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24afd30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24afd30_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x24b0000_0;
    %load/vec4 v0x24b0000_0;
    %load/vec4 v0x24aff40_0;
    %xor;
    %load/vec4 v0x24b0000_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x24afd30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24afd30_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x24afd30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24afd30_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth5/human/m2014_q4j/iter0/response0/top_module.sv";
