

#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 5500 clock pin(s) of sequential element(s)
0 instances converted, 5500 sequential instances remain driven by gated/generated clocks

==================================================================================================== Gated/Generated Clocks ====================================================================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance        Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSC0                   OSCH                   5492       output0.DataOut[7]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       output0.output_new     FD1P3DX                8          write_data[0]          Need declared clock or clock from port to derive clock from ff                                                                
================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

