// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Mon Jan 15 00:30:15 2024
// Host        : hglee-3900X running 64-bit Ubuntu 22.04.3 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/hglee/Workspace/GenesysZu3EGFpgaExample/PCAMPetaLinux/hw/hw.gen/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_0/bd_2d50_csc_0_sim_netlist.v
// Design      : bd_2d50_csc_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu3eg-sfvc784-1-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_2d50_csc_0,bd_2d50_csc_0_v_csc,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "bd_2d50_csc_0_v_csc,Vivado 2023.2" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module bd_2d50_csc_0
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [7:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [7:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN system_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TVALID" *) input s_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TREADY" *) output s_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDATA" *) input [47:0]s_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TKEEP" *) input [5:0]s_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TSTRB" *) input [5:0]s_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TUSER" *) input [0:0]s_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TLAST" *) input [0:0]s_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TID" *) input [0:0]s_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 6, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN system_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [47:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [5:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [5:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 6, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN system_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [47:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [47:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [5:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [5:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[5] = \<const1> ;
  assign m_axis_video_TKEEP[4] = \<const1> ;
  assign m_axis_video_TKEEP[3] = \<const1> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[5] = \<const0> ;
  assign m_axis_video_TSTRB[4] = \<const0> ;
  assign m_axis_video_TSTRB[3] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  bd_2d50_csc_0_v_csc inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[5:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[5:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA({NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED[31:16],\^s_axi_CTRL_RDATA }),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_WDATA[15:0]}),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB({1'b0,1'b0,s_axi_CTRL_WSTRB[1:0]}),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TDEST(1'b0),
        .s_axis_video_TID(1'b0),
        .s_axis_video_TKEEP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY(s_axis_video_TREADY),
        .s_axis_video_TSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
endmodule

module bd_2d50_csc_0_AXIvideo2MultiPixStream
   (\B_V_data_1_state_reg[1] ,
    AXIvideo2MultiPixStream_U0_ap_ready,
    Q,
    in,
    E,
    push,
    mOutPtr16_out,
    ap_clk,
    ap_rst_n_inv,
    stream_in_full_n,
    ap_rst_n,
    s_axis_video_TVALID,
    SR,
    HwReg_InVideoFormat_channel_dout,
    \cond_reg_406_reg[0]_0 ,
    \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    stream_in_empty_n,
    v_vcresampler_core_1_U0_stream_in_read,
    D,
    s_axis_video_TDATA,
    \d_read_reg_22_reg[11] );
  output \B_V_data_1_state_reg[1] ;
  output AXIvideo2MultiPixStream_U0_ap_ready;
  output [0:0]Q;
  output [47:0]in;
  output [0:0]E;
  output push;
  output mOutPtr16_out;
  input ap_clk;
  input ap_rst_n_inv;
  input stream_in_full_n;
  input ap_rst_n;
  input s_axis_video_TVALID;
  input [0:0]SR;
  input [0:0]HwReg_InVideoFormat_channel_dout;
  input \cond_reg_406_reg[0]_0 ;
  input \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input stream_in_empty_n;
  input v_vcresampler_core_1_U0_stream_in_read;
  input [10:0]D;
  input [47:0]s_axis_video_TDATA;
  input [11:0]\d_read_reg_22_reg[11] ;

  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire \B_V_data_1_state_reg[1] ;
  wire [10:0]D;
  wire [0:0]E;
  wire [0:0]HwReg_InVideoFormat_channel_dout;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg_n_5_[6] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [47:0]axi_data_25_fu_102;
  wire axi_last_2_reg_174;
  wire axi_last_4_loc_fu_110;
  wire cmp14400_fu_286_p2;
  wire cmp14400_reg_401;
  wire \cmp14400_reg_401[0]_i_2_n_5 ;
  wire \cmp14400_reg_401[0]_i_3_n_5 ;
  wire \cond_reg_406[0]_i_1_n_5 ;
  wire \cond_reg_406_reg[0]_0 ;
  wire \cond_reg_406_reg_n_5_[0] ;
  wire [11:0]\d_read_reg_22_reg[11] ;
  wire [10:0]div_cast_reg_387;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_10;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_n_10;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_n_6;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_100;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_101;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_102;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_103;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_104;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_105;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_106;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_112;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_7;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_96;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_97;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_98;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_99;
  wire grp_reg_unsigned_short_s_fu_278_ap_ce;
  wire [11:0]grp_reg_unsigned_short_s_fu_278_ap_return;
  wire [11:0]i_4_fu_304_p2;
  wire \i_fu_106[11]_i_3_n_5 ;
  wire \i_fu_106[11]_i_4_n_5 ;
  wire \i_fu_106[11]_i_5_n_5 ;
  wire \i_fu_106[11]_i_6_n_5 ;
  wire [11:0]i_fu_106_reg;
  wire \i_fu_106_reg[11]_i_2_n_11 ;
  wire \i_fu_106_reg[11]_i_2_n_12 ;
  wire \i_fu_106_reg[8]_i_1_n_10 ;
  wire \i_fu_106_reg[8]_i_1_n_11 ;
  wire \i_fu_106_reg[8]_i_1_n_12 ;
  wire \i_fu_106_reg[8]_i_1_n_5 ;
  wire \i_fu_106_reg[8]_i_1_n_6 ;
  wire \i_fu_106_reg[8]_i_1_n_7 ;
  wire \i_fu_106_reg[8]_i_1_n_8 ;
  wire \i_fu_106_reg[8]_i_1_n_9 ;
  wire [47:0]in;
  wire mOutPtr16_out;
  wire [10:0]p_0_in;
  wire [47:0]p_1_in;
  wire \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ;
  wire push;
  wire regslice_both_s_axis_video_V_data_V_U_n_10;
  wire regslice_both_s_axis_video_V_data_V_U_n_104;
  wire regslice_both_s_axis_video_V_data_V_U_n_11;
  wire regslice_both_s_axis_video_V_data_V_U_n_12;
  wire regslice_both_s_axis_video_V_data_V_U_n_13;
  wire regslice_both_s_axis_video_V_data_V_U_n_14;
  wire regslice_both_s_axis_video_V_data_V_U_n_15;
  wire regslice_both_s_axis_video_V_data_V_U_n_16;
  wire regslice_both_s_axis_video_V_data_V_U_n_17;
  wire regslice_both_s_axis_video_V_data_V_U_n_18;
  wire regslice_both_s_axis_video_V_data_V_U_n_19;
  wire regslice_both_s_axis_video_V_data_V_U_n_20;
  wire regslice_both_s_axis_video_V_data_V_U_n_21;
  wire regslice_both_s_axis_video_V_data_V_U_n_22;
  wire regslice_both_s_axis_video_V_data_V_U_n_23;
  wire regslice_both_s_axis_video_V_data_V_U_n_24;
  wire regslice_both_s_axis_video_V_data_V_U_n_25;
  wire regslice_both_s_axis_video_V_data_V_U_n_26;
  wire regslice_both_s_axis_video_V_data_V_U_n_27;
  wire regslice_both_s_axis_video_V_data_V_U_n_28;
  wire regslice_both_s_axis_video_V_data_V_U_n_29;
  wire regslice_both_s_axis_video_V_data_V_U_n_30;
  wire regslice_both_s_axis_video_V_data_V_U_n_31;
  wire regslice_both_s_axis_video_V_data_V_U_n_32;
  wire regslice_both_s_axis_video_V_data_V_U_n_33;
  wire regslice_both_s_axis_video_V_data_V_U_n_34;
  wire regslice_both_s_axis_video_V_data_V_U_n_35;
  wire regslice_both_s_axis_video_V_data_V_U_n_36;
  wire regslice_both_s_axis_video_V_data_V_U_n_37;
  wire regslice_both_s_axis_video_V_data_V_U_n_38;
  wire regslice_both_s_axis_video_V_data_V_U_n_39;
  wire regslice_both_s_axis_video_V_data_V_U_n_40;
  wire regslice_both_s_axis_video_V_data_V_U_n_41;
  wire regslice_both_s_axis_video_V_data_V_U_n_42;
  wire regslice_both_s_axis_video_V_data_V_U_n_43;
  wire regslice_both_s_axis_video_V_data_V_U_n_44;
  wire regslice_both_s_axis_video_V_data_V_U_n_45;
  wire regslice_both_s_axis_video_V_data_V_U_n_46;
  wire regslice_both_s_axis_video_V_data_V_U_n_47;
  wire regslice_both_s_axis_video_V_data_V_U_n_48;
  wire regslice_both_s_axis_video_V_data_V_U_n_49;
  wire regslice_both_s_axis_video_V_data_V_U_n_50;
  wire regslice_both_s_axis_video_V_data_V_U_n_51;
  wire regslice_both_s_axis_video_V_data_V_U_n_52;
  wire regslice_both_s_axis_video_V_data_V_U_n_53;
  wire regslice_both_s_axis_video_V_data_V_U_n_54;
  wire regslice_both_s_axis_video_V_data_V_U_n_55;
  wire regslice_both_s_axis_video_V_data_V_U_n_8;
  wire regslice_both_s_axis_video_V_data_V_U_n_9;
  wire regslice_both_s_axis_video_V_last_V_U_n_5;
  wire [11:0]rows_reg_393;
  wire [47:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TUSER_int_regslice;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;
  wire select_ln590_reg_423;
  wire sof_reg_160;
  wire \sof_reg_160[0]_i_1_n_5 ;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire [7:0]tmp_1_fu_357_p2;
  wire [7:0]tmp_1_fu_357_p4;
  wire [7:0]tmp_1_fu_357_p5;
  wire [7:0]tmp_2_fu_313_p4;
  wire [7:0]tmp_5_fu_372_p4;
  wire v_vcresampler_core_1_U0_stream_in_read;
  wire [7:2]\NLW_i_fu_106_reg[11]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_i_fu_106_reg[11]_i_2_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(AXIvideo2MultiPixStream_U0_ap_ready),
        .I1(SR),
        .I2(Q),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\i_fu_106[11]_i_3_n_5 ),
        .I1(\i_fu_106[11]_i_4_n_5 ),
        .I2(\i_fu_106[11]_i_5_n_5 ),
        .I3(\i_fu_106[11]_i_6_n_5 ),
        .I4(ap_CS_fsm_state5),
        .O(AXIvideo2MultiPixStream_U0_ap_ready));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SR),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  FDRE \axi_data_25_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[0]),
        .Q(axi_data_25_fu_102[0]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[10]),
        .Q(axi_data_25_fu_102[10]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[11] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[11]),
        .Q(axi_data_25_fu_102[11]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[12] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[12]),
        .Q(axi_data_25_fu_102[12]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[13] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[13]),
        .Q(axi_data_25_fu_102[13]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[14] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[14]),
        .Q(axi_data_25_fu_102[14]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[15] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[15]),
        .Q(axi_data_25_fu_102[15]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[16] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[16]),
        .Q(axi_data_25_fu_102[16]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[17] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[17]),
        .Q(axi_data_25_fu_102[17]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[18] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[18]),
        .Q(axi_data_25_fu_102[18]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[19] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[19]),
        .Q(axi_data_25_fu_102[19]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[1]),
        .Q(axi_data_25_fu_102[1]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[20] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[20]),
        .Q(axi_data_25_fu_102[20]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[21] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[21]),
        .Q(axi_data_25_fu_102[21]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[22] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[22]),
        .Q(axi_data_25_fu_102[22]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[23] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[23]),
        .Q(axi_data_25_fu_102[23]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[24] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[24]),
        .Q(axi_data_25_fu_102[24]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[25] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[25]),
        .Q(axi_data_25_fu_102[25]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[26] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[26]),
        .Q(axi_data_25_fu_102[26]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[27] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[27]),
        .Q(axi_data_25_fu_102[27]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[28] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[28]),
        .Q(axi_data_25_fu_102[28]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[29] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[29]),
        .Q(axi_data_25_fu_102[29]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[2]),
        .Q(axi_data_25_fu_102[2]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[30] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[30]),
        .Q(axi_data_25_fu_102[30]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[31] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[31]),
        .Q(axi_data_25_fu_102[31]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[32] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[32]),
        .Q(axi_data_25_fu_102[32]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[33] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[33]),
        .Q(axi_data_25_fu_102[33]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[34] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[34]),
        .Q(axi_data_25_fu_102[34]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[35] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[35]),
        .Q(axi_data_25_fu_102[35]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[36] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[36]),
        .Q(axi_data_25_fu_102[36]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[37] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[37]),
        .Q(axi_data_25_fu_102[37]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[38] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[38]),
        .Q(axi_data_25_fu_102[38]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[39] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[39]),
        .Q(axi_data_25_fu_102[39]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[3]),
        .Q(axi_data_25_fu_102[3]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[40] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[40]),
        .Q(axi_data_25_fu_102[40]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[41] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[41]),
        .Q(axi_data_25_fu_102[41]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[42] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[42]),
        .Q(axi_data_25_fu_102[42]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[43] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[43]),
        .Q(axi_data_25_fu_102[43]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[44] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[44]),
        .Q(axi_data_25_fu_102[44]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[45] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[45]),
        .Q(axi_data_25_fu_102[45]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[46] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[46]),
        .Q(axi_data_25_fu_102[46]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[47] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[47]),
        .Q(axi_data_25_fu_102[47]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[4]),
        .Q(axi_data_25_fu_102[4]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[5]),
        .Q(axi_data_25_fu_102[5]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[6]),
        .Q(axi_data_25_fu_102[6]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[7]),
        .Q(axi_data_25_fu_102[7]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[8]),
        .Q(axi_data_25_fu_102[8]),
        .R(1'b0));
  FDRE \axi_data_25_fu_102_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .D(p_1_in[9]),
        .Q(axi_data_25_fu_102[9]),
        .R(1'b0));
  FDRE \axi_last_2_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_n_11),
        .Q(axi_last_2_reg_174),
        .R(1'b0));
  FDRE \axi_last_4_loc_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_11),
        .Q(axi_last_4_loc_fu_110),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp14400_reg_401[0]_i_1 
       (.I0(div_cast_reg_387[3]),
        .I1(div_cast_reg_387[7]),
        .I2(div_cast_reg_387[4]),
        .I3(\cmp14400_reg_401[0]_i_2_n_5 ),
        .I4(\cmp14400_reg_401[0]_i_3_n_5 ),
        .O(cmp14400_fu_286_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp14400_reg_401[0]_i_2 
       (.I0(div_cast_reg_387[9]),
        .I1(div_cast_reg_387[5]),
        .I2(div_cast_reg_387[10]),
        .I3(div_cast_reg_387[1]),
        .O(\cmp14400_reg_401[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp14400_reg_401[0]_i_3 
       (.I0(div_cast_reg_387[8]),
        .I1(div_cast_reg_387[6]),
        .I2(div_cast_reg_387[2]),
        .I3(div_cast_reg_387[0]),
        .O(\cmp14400_reg_401[0]_i_3_n_5 ));
  FDRE \cmp14400_reg_401_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(cmp14400_fu_286_p2),
        .Q(cmp14400_reg_401),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h3A0A)) 
    \cond_reg_406[0]_i_1 
       (.I0(\cond_reg_406_reg_n_5_[0] ),
        .I1(HwReg_InVideoFormat_channel_dout),
        .I2(ap_CS_fsm_state4),
        .I3(\cond_reg_406_reg[0]_0 ),
        .O(\cond_reg_406[0]_i_1_n_5 ));
  FDRE \cond_reg_406_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cond_reg_406[0]_i_1_n_5 ),
        .Q(\cond_reg_406_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \div_cast_reg_387_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in[0]),
        .Q(div_cast_reg_387[0]),
        .R(1'b0));
  FDRE \div_cast_reg_387_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in[10]),
        .Q(div_cast_reg_387[10]),
        .R(1'b0));
  FDRE \div_cast_reg_387_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in[1]),
        .Q(div_cast_reg_387[1]),
        .R(1'b0));
  FDRE \div_cast_reg_387_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in[2]),
        .Q(div_cast_reg_387[2]),
        .R(1'b0));
  FDRE \div_cast_reg_387_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in[3]),
        .Q(div_cast_reg_387[3]),
        .R(1'b0));
  FDRE \div_cast_reg_387_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in[4]),
        .Q(div_cast_reg_387[4]),
        .R(1'b0));
  FDRE \div_cast_reg_387_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in[5]),
        .Q(div_cast_reg_387[5]),
        .R(1'b0));
  FDRE \div_cast_reg_387_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in[6]),
        .Q(div_cast_reg_387[6]),
        .R(1'b0));
  FDRE \div_cast_reg_387_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in[7]),
        .Q(div_cast_reg_387[7]),
        .R(1'b0));
  FDRE \div_cast_reg_387_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in[8]),
        .Q(div_cast_reg_387[8]),
        .R(1'b0));
  FDRE \div_cast_reg_387_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in[9]),
        .Q(div_cast_reg_387[9]),
        .R(1'b0));
  bd_2d50_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234
       (.D(ap_NS_fsm[9:8]),
        .E(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[7] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_10),
        .ap_clk(ap_clk),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_4_loc_fu_110(axi_last_4_loc_fu_110),
        .\axi_last_4_reg_103_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_11),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .select_ln590_reg_423(select_ln590_reg_423));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_10),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_2d50_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184
       (.D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[1] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_n_10),
        .\ap_CS_fsm_reg[2] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_2_reg_174(axi_last_2_reg_174),
        .axi_last_4_loc_fu_110(axi_last_4_loc_fu_110),
        .\axi_last_4_loc_fu_110_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_n_11),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY),
        .grp_reg_unsigned_short_s_fu_278_ap_ce(grp_reg_unsigned_short_s_fu_278_ap_ce),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TUSER_int_regslice(s_axis_video_TUSER_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_n_10),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_2d50_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .B_V_data_1_sel_rd_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_106),
        .B_V_data_1_sel_rd_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_n_6),
        .D(ap_NS_fsm[6:5]),
        .E(E),
        .HwReg_InVideoFormat_channel_dout(HwReg_InVideoFormat_channel_dout),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state6}),
        .\ap_CS_fsm[6]_i_4 (div_cast_reg_387),
        .ap_clk(ap_clk),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_fu_122_reg[47]_0 ({tmp_1_fu_357_p2,tmp_5_fu_372_p4,tmp_1_fu_357_p4,tmp_1_fu_357_p5,tmp_2_fu_313_p4,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_96,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_97,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_98,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_99,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_100,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_101,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_102,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_103}),
        .\axi_data_fu_122_reg[47]_1 ({regslice_both_s_axis_video_V_data_V_U_n_8,regslice_both_s_axis_video_V_data_V_U_n_9,regslice_both_s_axis_video_V_data_V_U_n_10,regslice_both_s_axis_video_V_data_V_U_n_11,regslice_both_s_axis_video_V_data_V_U_n_12,regslice_both_s_axis_video_V_data_V_U_n_13,regslice_both_s_axis_video_V_data_V_U_n_14,regslice_both_s_axis_video_V_data_V_U_n_15,regslice_both_s_axis_video_V_data_V_U_n_16,regslice_both_s_axis_video_V_data_V_U_n_17,regslice_both_s_axis_video_V_data_V_U_n_18,regslice_both_s_axis_video_V_data_V_U_n_19,regslice_both_s_axis_video_V_data_V_U_n_20,regslice_both_s_axis_video_V_data_V_U_n_21,regslice_both_s_axis_video_V_data_V_U_n_22,regslice_both_s_axis_video_V_data_V_U_n_23,regslice_both_s_axis_video_V_data_V_U_n_24,regslice_both_s_axis_video_V_data_V_U_n_25,regslice_both_s_axis_video_V_data_V_U_n_26,regslice_both_s_axis_video_V_data_V_U_n_27,regslice_both_s_axis_video_V_data_V_U_n_28,regslice_both_s_axis_video_V_data_V_U_n_29,regslice_both_s_axis_video_V_data_V_U_n_30,regslice_both_s_axis_video_V_data_V_U_n_31,regslice_both_s_axis_video_V_data_V_U_n_32,regslice_both_s_axis_video_V_data_V_U_n_33,regslice_both_s_axis_video_V_data_V_U_n_34,regslice_both_s_axis_video_V_data_V_U_n_35,regslice_both_s_axis_video_V_data_V_U_n_36,regslice_both_s_axis_video_V_data_V_U_n_37,regslice_both_s_axis_video_V_data_V_U_n_38,regslice_both_s_axis_video_V_data_V_U_n_39,regslice_both_s_axis_video_V_data_V_U_n_40,regslice_both_s_axis_video_V_data_V_U_n_41,regslice_both_s_axis_video_V_data_V_U_n_42,regslice_both_s_axis_video_V_data_V_U_n_43,regslice_both_s_axis_video_V_data_V_U_n_44,regslice_both_s_axis_video_V_data_V_U_n_45,regslice_both_s_axis_video_V_data_V_U_n_46,regslice_both_s_axis_video_V_data_V_U_n_47,regslice_both_s_axis_video_V_data_V_U_n_48,regslice_both_s_axis_video_V_data_V_U_n_49,regslice_both_s_axis_video_V_data_V_U_n_50,regslice_both_s_axis_video_V_data_V_U_n_51,regslice_both_s_axis_video_V_data_V_U_n_52,regslice_both_s_axis_video_V_data_V_U_n_53,regslice_both_s_axis_video_V_data_V_U_n_54,regslice_both_s_axis_video_V_data_V_U_n_55}),
        .axi_last_2_reg_174(axi_last_2_reg_174),
        .\axi_last_fu_126_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_5),
        .cmp14400_reg_401(cmp14400_reg_401),
        .\eol_reg_205_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_105),
        .\eol_reg_205_reg[0]_1 (regslice_both_s_axis_video_V_data_V_U_n_104),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_104),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_7),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_112),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out),
        .in(in),
        .mOutPtr16_out(mOutPtr16_out),
        .\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] (\cond_reg_406_reg_n_5_[0] ),
        .\pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7] (\cond_reg_406_reg[0]_0 ),
        .\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] (\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ),
        .push(push),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .select_ln590_reg_423(select_ln590_reg_423),
        .sof_reg_160(sof_reg_160),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_vcresampler_core_1_U0_stream_in_read(v_vcresampler_core_1_U0_stream_in_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_112),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_2d50_csc_0_reg_unsigned_short_s_89 grp_reg_unsigned_short_s_fu_257
       (.D(D),
        .Q(ap_CS_fsm_state2),
        .SR(SR),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[11]_0 (p_0_in));
  bd_2d50_csc_0_reg_unsigned_short_s_90 grp_reg_unsigned_short_s_fu_278
       (.D(grp_reg_unsigned_short_s_fu_278_ap_return),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[11]_0 (\d_read_reg_22_reg[11] ),
        .grp_reg_unsigned_short_s_fu_278_ap_ce(grp_reg_unsigned_short_s_fu_278_ap_ce));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_106[0]_i_1 
       (.I0(i_fu_106_reg[0]),
        .O(i_4_fu_304_p2[0]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \i_fu_106[11]_i_1 
       (.I0(\i_fu_106[11]_i_3_n_5 ),
        .I1(\i_fu_106[11]_i_4_n_5 ),
        .I2(\i_fu_106[11]_i_5_n_5 ),
        .I3(\i_fu_106[11]_i_6_n_5 ),
        .I4(ap_CS_fsm_state5),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \i_fu_106[11]_i_3 
       (.I0(rows_reg_393[6]),
        .I1(i_fu_106_reg[6]),
        .I2(i_fu_106_reg[7]),
        .I3(rows_reg_393[7]),
        .I4(i_fu_106_reg[8]),
        .I5(rows_reg_393[8]),
        .O(\i_fu_106[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \i_fu_106[11]_i_4 
       (.I0(rows_reg_393[9]),
        .I1(i_fu_106_reg[9]),
        .I2(i_fu_106_reg[10]),
        .I3(rows_reg_393[10]),
        .I4(i_fu_106_reg[11]),
        .I5(rows_reg_393[11]),
        .O(\i_fu_106[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \i_fu_106[11]_i_5 
       (.I0(i_fu_106_reg[2]),
        .I1(rows_reg_393[2]),
        .I2(i_fu_106_reg[1]),
        .I3(rows_reg_393[1]),
        .I4(rows_reg_393[0]),
        .I5(i_fu_106_reg[0]),
        .O(\i_fu_106[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \i_fu_106[11]_i_6 
       (.I0(rows_reg_393[3]),
        .I1(i_fu_106_reg[3]),
        .I2(i_fu_106_reg[4]),
        .I3(rows_reg_393[4]),
        .I4(i_fu_106_reg[5]),
        .I5(rows_reg_393[5]),
        .O(\i_fu_106[11]_i_6_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0),
        .D(i_4_fu_304_p2[0]),
        .Q(i_fu_106_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_106_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0),
        .D(i_4_fu_304_p2[10]),
        .Q(i_fu_106_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_106_reg[11] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0),
        .D(i_4_fu_304_p2[11]),
        .Q(i_fu_106_reg[11]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_106_reg[11]_i_2 
       (.CI(\i_fu_106_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_fu_106_reg[11]_i_2_CO_UNCONNECTED [7:2],\i_fu_106_reg[11]_i_2_n_11 ,\i_fu_106_reg[11]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_106_reg[11]_i_2_O_UNCONNECTED [7:3],i_4_fu_304_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,i_fu_106_reg[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0),
        .D(i_4_fu_304_p2[1]),
        .Q(i_fu_106_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0),
        .D(i_4_fu_304_p2[2]),
        .Q(i_fu_106_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0),
        .D(i_4_fu_304_p2[3]),
        .Q(i_fu_106_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0),
        .D(i_4_fu_304_p2[4]),
        .Q(i_fu_106_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0),
        .D(i_4_fu_304_p2[5]),
        .Q(i_fu_106_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0),
        .D(i_4_fu_304_p2[6]),
        .Q(i_fu_106_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0),
        .D(i_4_fu_304_p2[7]),
        .Q(i_fu_106_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_106_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0),
        .D(i_4_fu_304_p2[8]),
        .Q(i_fu_106_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_106_reg[8]_i_1 
       (.CI(i_fu_106_reg[0]),
        .CI_TOP(1'b0),
        .CO({\i_fu_106_reg[8]_i_1_n_5 ,\i_fu_106_reg[8]_i_1_n_6 ,\i_fu_106_reg[8]_i_1_n_7 ,\i_fu_106_reg[8]_i_1_n_8 ,\i_fu_106_reg[8]_i_1_n_9 ,\i_fu_106_reg[8]_i_1_n_10 ,\i_fu_106_reg[8]_i_1_n_11 ,\i_fu_106_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(i_4_fu_304_p2[8:1]),
        .S(i_fu_106_reg[8:1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_106_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0),
        .D(i_4_fu_304_p2[9]),
        .Q(i_fu_106_reg[9]),
        .R(SR));
  bd_2d50_csc_0_regslice_both_91 regslice_both_s_axis_video_V_data_V_U
       (.\B_V_data_1_payload_B_reg[47]_0 ({regslice_both_s_axis_video_V_data_V_U_n_8,regslice_both_s_axis_video_V_data_V_U_n_9,regslice_both_s_axis_video_V_data_V_U_n_10,regslice_both_s_axis_video_V_data_V_U_n_11,regslice_both_s_axis_video_V_data_V_U_n_12,regslice_both_s_axis_video_V_data_V_U_n_13,regslice_both_s_axis_video_V_data_V_U_n_14,regslice_both_s_axis_video_V_data_V_U_n_15,regslice_both_s_axis_video_V_data_V_U_n_16,regslice_both_s_axis_video_V_data_V_U_n_17,regslice_both_s_axis_video_V_data_V_U_n_18,regslice_both_s_axis_video_V_data_V_U_n_19,regslice_both_s_axis_video_V_data_V_U_n_20,regslice_both_s_axis_video_V_data_V_U_n_21,regslice_both_s_axis_video_V_data_V_U_n_22,regslice_both_s_axis_video_V_data_V_U_n_23,regslice_both_s_axis_video_V_data_V_U_n_24,regslice_both_s_axis_video_V_data_V_U_n_25,regslice_both_s_axis_video_V_data_V_U_n_26,regslice_both_s_axis_video_V_data_V_U_n_27,regslice_both_s_axis_video_V_data_V_U_n_28,regslice_both_s_axis_video_V_data_V_U_n_29,regslice_both_s_axis_video_V_data_V_U_n_30,regslice_both_s_axis_video_V_data_V_U_n_31,regslice_both_s_axis_video_V_data_V_U_n_32,regslice_both_s_axis_video_V_data_V_U_n_33,regslice_both_s_axis_video_V_data_V_U_n_34,regslice_both_s_axis_video_V_data_V_U_n_35,regslice_both_s_axis_video_V_data_V_U_n_36,regslice_both_s_axis_video_V_data_V_U_n_37,regslice_both_s_axis_video_V_data_V_U_n_38,regslice_both_s_axis_video_V_data_V_U_n_39,regslice_both_s_axis_video_V_data_V_U_n_40,regslice_both_s_axis_video_V_data_V_U_n_41,regslice_both_s_axis_video_V_data_V_U_n_42,regslice_both_s_axis_video_V_data_V_U_n_43,regslice_both_s_axis_video_V_data_V_U_n_44,regslice_both_s_axis_video_V_data_V_U_n_45,regslice_both_s_axis_video_V_data_V_U_n_46,regslice_both_s_axis_video_V_data_V_U_n_47,regslice_both_s_axis_video_V_data_V_U_n_48,regslice_both_s_axis_video_V_data_V_U_n_49,regslice_both_s_axis_video_V_data_V_U_n_50,regslice_both_s_axis_video_V_data_V_U_n_51,regslice_both_s_axis_video_V_data_V_U_n_52,regslice_both_s_axis_video_V_data_V_U_n_53,regslice_both_s_axis_video_V_data_V_U_n_54,regslice_both_s_axis_video_V_data_V_U_n_55}),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .B_V_data_1_sel_rd_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_106),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_s_axis_video_V_data_V_U_n_104),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .D(p_1_in),
        .Q(axi_data_25_fu_102),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_25_fu_102_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_104),
        .\axi_data_25_fu_102_reg[47] ({tmp_1_fu_357_p2,tmp_5_fu_372_p4,tmp_1_fu_357_p4,tmp_1_fu_357_p5,tmp_2_fu_313_p4,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_96,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_97,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_98,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_99,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_100,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_101,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_102,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_103}),
        .\axi_data_fu_122_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_7),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  bd_2d50_csc_0_regslice_both__parameterized1_92 regslice_both_s_axis_video_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_5),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_2_reg_174(axi_last_2_reg_174),
        .\axi_last_fu_126_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_7),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  bd_2d50_csc_0_regslice_both__parameterized1_93 regslice_both_s_axis_video_V_user_V_U
       (.B_V_data_1_sel0(B_V_data_1_sel0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TUSER_int_regslice(s_axis_video_TUSER_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  FDRE \rows_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_278_ap_return[0]),
        .Q(rows_reg_393[0]),
        .R(1'b0));
  FDRE \rows_reg_393_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_278_ap_return[10]),
        .Q(rows_reg_393[10]),
        .R(1'b0));
  FDRE \rows_reg_393_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_278_ap_return[11]),
        .Q(rows_reg_393[11]),
        .R(1'b0));
  FDRE \rows_reg_393_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_278_ap_return[1]),
        .Q(rows_reg_393[1]),
        .R(1'b0));
  FDRE \rows_reg_393_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_278_ap_return[2]),
        .Q(rows_reg_393[2]),
        .R(1'b0));
  FDRE \rows_reg_393_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_278_ap_return[3]),
        .Q(rows_reg_393[3]),
        .R(1'b0));
  FDRE \rows_reg_393_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_278_ap_return[4]),
        .Q(rows_reg_393[4]),
        .R(1'b0));
  FDRE \rows_reg_393_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_278_ap_return[5]),
        .Q(rows_reg_393[5]),
        .R(1'b0));
  FDRE \rows_reg_393_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_278_ap_return[6]),
        .Q(rows_reg_393[6]),
        .R(1'b0));
  FDRE \rows_reg_393_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_278_ap_return[7]),
        .Q(rows_reg_393[7]),
        .R(1'b0));
  FDRE \rows_reg_393_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_278_ap_return[8]),
        .Q(rows_reg_393[8]),
        .R(1'b0));
  FDRE \rows_reg_393_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_278_ap_return[9]),
        .Q(rows_reg_393[9]),
        .R(1'b0));
  FDRE \select_ln590_reg_423_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_105),
        .Q(select_ln590_reg_423),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    \sof_reg_160[0]_i_1 
       (.I0(sof_reg_160),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state10),
        .O(\sof_reg_160[0]_i_1_n_5 ));
  FDRE \sof_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_160[0]_i_1_n_5 ),
        .Q(sof_reg_160),
        .R(1'b0));
endmodule

module bd_2d50_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
   (ap_loop_init_int,
    E,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY,
    D,
    \ap_CS_fsm_reg[7] ,
    \axi_last_4_reg_103_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY,
    Q,
    ap_rst_n,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg,
    s_axis_video_TLAST_int_regslice,
    select_ln590_reg_423,
    axi_last_4_loc_fu_110);
  output ap_loop_init_int;
  output [0:0]E;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY;
  output [1:0]D;
  output \ap_CS_fsm_reg[7] ;
  output \axi_last_4_reg_103_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY;
  input [2:0]Q;
  input ap_rst_n;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg;
  input s_axis_video_TLAST_int_regslice;
  input select_ln590_reg_423;
  input axi_last_4_loc_fu_110;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_4_loc_fu_110;
  wire \axi_last_4_reg_103_reg[0]_0 ;
  wire eol_1_reg_114;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire select_ln590_reg_423;

  FDRE \axi_last_4_reg_103_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(eol_1_reg_114),
        .R(1'b0));
  bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_96 flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[0] (flow_control_loop_pipe_sequential_init_U_n_11),
        .D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_4_loc_fu_110(axi_last_4_loc_fu_110),
        .\axi_last_4_reg_103_reg[0] (\axi_last_4_reg_103_reg[0]_0 ),
        .eol_1_reg_114(eol_1_reg_114),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .select_ln590_reg_423(select_ln590_reg_423));
endmodule

module bd_2d50_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
   (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY,
    \ap_CS_fsm_reg[2] ,
    D,
    grp_reg_unsigned_short_s_fu_278_ap_ce,
    \ap_CS_fsm_reg[1] ,
    \axi_last_4_loc_fu_110_reg[0] ,
    s_axis_video_TUSER_int_regslice,
    ap_clk,
    s_axis_video_TLAST_int_regslice,
    ap_rst_n_inv,
    ap_rst_n,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg,
    Q,
    axi_last_4_loc_fu_110,
    axi_last_2_reg_174);
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY;
  output \ap_CS_fsm_reg[2] ;
  output [1:0]D;
  output grp_reg_unsigned_short_s_fu_278_ap_ce;
  output \ap_CS_fsm_reg[1] ;
  output \axi_last_4_loc_fu_110_reg[0] ;
  input s_axis_video_TUSER_int_regslice;
  input ap_clk;
  input s_axis_video_TLAST_int_regslice;
  input ap_rst_n_inv;
  input ap_rst_n;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg;
  input [3:0]Q;
  input axi_last_4_loc_fu_110;
  input axi_last_2_reg_174;

  wire [1:0]D;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_2_reg_174;
  wire axi_last_4_loc_fu_110;
  wire \axi_last_4_loc_fu_110_reg[0] ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_axi_last_out;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY;
  wire grp_reg_unsigned_short_s_fu_278_ap_ce;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TUSER_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_83;

  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \axi_last_2_reg_174[0]_i_1 
       (.I0(axi_last_4_loc_fu_110),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_axi_last_out),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(axi_last_2_reg_174),
        .O(\axi_last_4_loc_fu_110_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY),
        .D(s_axis_video_TLAST_int_regslice),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_axi_last_out),
        .R(1'b0));
  bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_95 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[2:0]),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY),
        .grp_reg_unsigned_short_s_fu_278_ap_ce(grp_reg_unsigned_short_s_fu_278_ap_ce),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_reg_83(sof_reg_83));
  FDRE \sof_reg_83_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY),
        .D(s_axis_video_TUSER_int_regslice),
        .Q(sof_reg_83),
        .R(1'b0));
endmodule

module bd_2d50_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width
   (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out,
    B_V_data_1_sel0,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg,
    in,
    \axi_data_fu_122_reg[47]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg_reg,
    \eol_reg_205_reg[0]_0 ,
    B_V_data_1_sel_rd_reg,
    E,
    push,
    mOutPtr16_out,
    D,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_0,
    \axi_last_fu_126_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    stream_in_full_n,
    \eol_reg_205_reg[0]_1 ,
    Q,
    B_V_data_1_sel_rd_reg_0,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
    s_axis_video_TVALID_int_regslice,
    \ap_CS_fsm[6]_i_4 ,
    sof_reg_160,
    HwReg_InVideoFormat_channel_dout,
    \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7] ,
    \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ,
    \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg,
    ap_loop_init_int,
    cmp14400_reg_401,
    axi_last_2_reg_174,
    select_ln590_reg_423,
    B_V_data_1_sel,
    stream_in_empty_n,
    v_vcresampler_core_1_U0_stream_in_read,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_1,
    ap_rst_n,
    \axi_data_fu_122_reg[47]_1 );
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out;
  output B_V_data_1_sel0;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg;
  output [47:0]in;
  output [47:0]\axi_data_fu_122_reg[47]_0 ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg_reg;
  output \eol_reg_205_reg[0]_0 ;
  output B_V_data_1_sel_rd_reg;
  output [0:0]E;
  output push;
  output mOutPtr16_out;
  output [1:0]D;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_0;
  input \axi_last_fu_126_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input stream_in_full_n;
  input \eol_reg_205_reg[0]_1 ;
  input [2:0]Q;
  input B_V_data_1_sel_rd_reg_0;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg;
  input s_axis_video_TVALID_int_regslice;
  input [10:0]\ap_CS_fsm[6]_i_4 ;
  input sof_reg_160;
  input [0:0]HwReg_InVideoFormat_channel_dout;
  input \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7] ;
  input \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ;
  input \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg;
  input ap_loop_init_int;
  input cmp14400_reg_401;
  input axi_last_2_reg_174;
  input select_ln590_reg_423;
  input B_V_data_1_sel;
  input stream_in_empty_n;
  input v_vcresampler_core_1_U0_stream_in_read;
  input [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_1;
  input ap_rst_n;
  input [47:0]\axi_data_fu_122_reg[47]_1 ;

  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_reg;
  wire B_V_data_1_sel_rd_reg_0;
  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]HwReg_InVideoFormat_channel_dout;
  wire [2:0]Q;
  wire [10:0]\ap_CS_fsm[6]_i_4 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [47:0]\axi_data_fu_122_reg[47]_0 ;
  wire [47:0]\axi_data_fu_122_reg[47]_1 ;
  wire axi_last_2_reg_174;
  wire axi_last_fu_1263_out;
  wire \axi_last_fu_126_reg[0]_0 ;
  wire \axi_last_fu_126_reg_n_5_[0] ;
  wire cmp14400_reg_401;
  wire \eol_reg_205[0]_i_2_n_5 ;
  wire \eol_reg_205_reg[0]_0 ;
  wire \eol_reg_205_reg[0]_1 ;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_0;
  wire [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_1;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out;
  wire \icmp_ln545_reg_459_reg_n_5_[0] ;
  wire [47:0]in;
  wire [10:0]j_4_fu_251_p2;
  wire j_fu_118;
  wire \j_fu_118_reg_n_5_[0] ;
  wire \j_fu_118_reg_n_5_[10] ;
  wire \j_fu_118_reg_n_5_[1] ;
  wire \j_fu_118_reg_n_5_[2] ;
  wire \j_fu_118_reg_n_5_[3] ;
  wire \j_fu_118_reg_n_5_[4] ;
  wire \j_fu_118_reg_n_5_[5] ;
  wire \j_fu_118_reg_n_5_[6] ;
  wire \j_fu_118_reg_n_5_[7] ;
  wire \j_fu_118_reg_n_5_[8] ;
  wire \j_fu_118_reg_n_5_[9] ;
  wire mOutPtr16_out;
  wire \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ;
  wire \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7] ;
  wire \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ;
  wire push;
  wire s_axis_video_TVALID_int_regslice;
  wire select_ln590_reg_423;
  wire sof_reg_160;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire v_vcresampler_core_1_U0_stream_in_read;

  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(\axi_data_fu_122_reg[47]_0 [16]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [2]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [3]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [4]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [5]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [6]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [7]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [8]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [9]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [10]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [11]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [17]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [12]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [13]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [14]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [15]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [23]),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][24]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [24]),
        .I1(HwReg_InVideoFormat_channel_dout),
        .I2(\axi_data_fu_122_reg[47]_0 [40]),
        .I3(\pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7] ),
        .I4(\axi_data_fu_122_reg[47]_0 [16]),
        .O(in[24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][25]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [25]),
        .I1(HwReg_InVideoFormat_channel_dout),
        .I2(\axi_data_fu_122_reg[47]_0 [41]),
        .I3(\pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7] ),
        .I4(\axi_data_fu_122_reg[47]_0 [17]),
        .O(in[25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][26]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [26]),
        .I1(HwReg_InVideoFormat_channel_dout),
        .I2(\axi_data_fu_122_reg[47]_0 [42]),
        .I3(\pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7] ),
        .I4(\axi_data_fu_122_reg[47]_0 [18]),
        .O(in[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][27]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [27]),
        .I1(HwReg_InVideoFormat_channel_dout),
        .I2(\axi_data_fu_122_reg[47]_0 [43]),
        .I3(\pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7] ),
        .I4(\axi_data_fu_122_reg[47]_0 [19]),
        .O(in[27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][28]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [28]),
        .I1(HwReg_InVideoFormat_channel_dout),
        .I2(\axi_data_fu_122_reg[47]_0 [44]),
        .I3(\pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7] ),
        .I4(\axi_data_fu_122_reg[47]_0 [20]),
        .O(in[28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][29]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [29]),
        .I1(HwReg_InVideoFormat_channel_dout),
        .I2(\axi_data_fu_122_reg[47]_0 [45]),
        .I3(\pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7] ),
        .I4(\axi_data_fu_122_reg[47]_0 [21]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [18]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][30]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [30]),
        .I1(HwReg_InVideoFormat_channel_dout),
        .I2(\axi_data_fu_122_reg[47]_0 [46]),
        .I3(\pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7] ),
        .I4(\axi_data_fu_122_reg[47]_0 [22]),
        .O(in[30]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \SRL_SIG_reg[15][31]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [31]),
        .I1(HwReg_InVideoFormat_channel_dout),
        .I2(\axi_data_fu_122_reg[47]_0 [47]),
        .I3(\pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7] ),
        .I4(\axi_data_fu_122_reg[47]_0 [23]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][32]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [24]),
        .I1(\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [32]),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][33]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [25]),
        .I1(\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [33]),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][34]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [26]),
        .I1(\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [34]),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][35]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [27]),
        .I1(\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [35]),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][36]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [28]),
        .I1(\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [36]),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][37]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [29]),
        .I1(\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [37]),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][38]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [30]),
        .I1(\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [38]),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][39]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [31]),
        .I1(\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [39]),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [19]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][40]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [32]),
        .I1(\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [40]),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][41]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [33]),
        .I1(\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [41]),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][42]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [34]),
        .I1(\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [42]),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][43]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [35]),
        .I1(\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [43]),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][44]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [36]),
        .I1(\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [44]),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][45]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [37]),
        .I1(\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [45]),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][46]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [38]),
        .I1(\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [46]),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][47]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [39]),
        .I1(\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [47]),
        .O(in[47]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [20]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [21]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [22]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [23]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [0]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(\axi_data_fu_122_reg[47]_0 [1]),
        .I1(\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] ),
        .I2(\axi_data_fu_122_reg[47]_0 [9]),
        .O(in[9]));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \axi_data_25_fu_102[47]_i_4 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [0]),
        .Q(\axi_data_fu_122_reg[47]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[10] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [10]),
        .Q(\axi_data_fu_122_reg[47]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[11] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [11]),
        .Q(\axi_data_fu_122_reg[47]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[12] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [12]),
        .Q(\axi_data_fu_122_reg[47]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[13] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [13]),
        .Q(\axi_data_fu_122_reg[47]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[14] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [14]),
        .Q(\axi_data_fu_122_reg[47]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[15] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [15]),
        .Q(\axi_data_fu_122_reg[47]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[16] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [16]),
        .Q(\axi_data_fu_122_reg[47]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[17] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [17]),
        .Q(\axi_data_fu_122_reg[47]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[18] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [18]),
        .Q(\axi_data_fu_122_reg[47]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[19] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [19]),
        .Q(\axi_data_fu_122_reg[47]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [1]),
        .Q(\axi_data_fu_122_reg[47]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[20] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [20]),
        .Q(\axi_data_fu_122_reg[47]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[21] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [21]),
        .Q(\axi_data_fu_122_reg[47]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[22] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [22]),
        .Q(\axi_data_fu_122_reg[47]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[23] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [23]),
        .Q(\axi_data_fu_122_reg[47]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[24] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [24]),
        .Q(\axi_data_fu_122_reg[47]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[25] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [25]),
        .Q(\axi_data_fu_122_reg[47]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[26] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [26]),
        .Q(\axi_data_fu_122_reg[47]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[27] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [27]),
        .Q(\axi_data_fu_122_reg[47]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[28] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [28]),
        .Q(\axi_data_fu_122_reg[47]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[29] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [29]),
        .Q(\axi_data_fu_122_reg[47]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [2]),
        .Q(\axi_data_fu_122_reg[47]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[30] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [30]),
        .Q(\axi_data_fu_122_reg[47]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[31] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [31]),
        .Q(\axi_data_fu_122_reg[47]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[32] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [32]),
        .Q(\axi_data_fu_122_reg[47]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[33] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [33]),
        .Q(\axi_data_fu_122_reg[47]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[34] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [34]),
        .Q(\axi_data_fu_122_reg[47]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[35] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [35]),
        .Q(\axi_data_fu_122_reg[47]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[36] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [36]),
        .Q(\axi_data_fu_122_reg[47]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[37] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [37]),
        .Q(\axi_data_fu_122_reg[47]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[38] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [38]),
        .Q(\axi_data_fu_122_reg[47]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[39] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [39]),
        .Q(\axi_data_fu_122_reg[47]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [3]),
        .Q(\axi_data_fu_122_reg[47]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[40] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [40]),
        .Q(\axi_data_fu_122_reg[47]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[41] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [41]),
        .Q(\axi_data_fu_122_reg[47]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[42] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [42]),
        .Q(\axi_data_fu_122_reg[47]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[43] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [43]),
        .Q(\axi_data_fu_122_reg[47]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[44] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [44]),
        .Q(\axi_data_fu_122_reg[47]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[45] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [45]),
        .Q(\axi_data_fu_122_reg[47]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[46] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [46]),
        .Q(\axi_data_fu_122_reg[47]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[47] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [47]),
        .Q(\axi_data_fu_122_reg[47]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [4]),
        .Q(\axi_data_fu_122_reg[47]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [5]),
        .Q(\axi_data_fu_122_reg[47]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [6]),
        .Q(\axi_data_fu_122_reg[47]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [7]),
        .Q(\axi_data_fu_122_reg[47]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[8] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [8]),
        .Q(\axi_data_fu_122_reg[47]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_122_reg[9] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_data_fu_122_reg[47]_1 [9]),
        .Q(\axi_data_fu_122_reg[47]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_fu_1263_out),
        .D(\axi_last_fu_126_reg[0]_0 ),
        .Q(\axi_last_fu_126_reg_n_5_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \eol_reg_205[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln545_reg_459_reg_n_5_[0] ),
        .O(\eol_reg_205[0]_i_2_n_5 ));
  FDRE \eol_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out),
        .R(1'b0));
  bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_94 flow_control_loop_pipe_sequential_init_U
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .B_V_data_1_sel_rd_reg(B_V_data_1_sel_rd_reg),
        .B_V_data_1_sel_rd_reg_0(B_V_data_1_sel_rd_reg_0),
        .\B_V_data_1_state_reg[0] (axi_last_fu_1263_out),
        .\B_V_data_1_state_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_22),
        .D({j_4_fu_251_p2[10:9],flow_control_loop_pipe_sequential_init_U_n_12,j_4_fu_251_p2[7],flow_control_loop_pipe_sequential_init_U_n_14,j_4_fu_251_p2[5],flow_control_loop_pipe_sequential_init_U_n_16,j_4_fu_251_p2[3],flow_control_loop_pipe_sequential_init_U_n_18,j_4_fu_251_p2[1:0]}),
        .E(j_fu_118),
        .Q({Q[2],Q[0]}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_28),
        .\ap_CS_fsm[6]_i_4_0 (\ap_CS_fsm[6]_i_4 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_last_fu_126_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\axi_last_fu_126_reg[0]_0 (\icmp_ln545_reg_459_reg_n_5_[0] ),
        .empty_n_reg(E),
        .\eol_reg_205_reg[0] (\axi_last_fu_126_reg_n_5_[0] ),
        .\eol_reg_205_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out),
        .\eol_reg_205_reg[0]_1 (\eol_reg_205[0]_i_2_n_5 ),
        .\eol_reg_205_reg[0]_2 (\eol_reg_205_reg[0]_1 ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_0(D),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_1(flow_control_loop_pipe_sequential_init_U_n_29),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_1),
        .\j_fu_118_reg[10] ({\j_fu_118_reg_n_5_[10] ,\j_fu_118_reg_n_5_[9] ,\j_fu_118_reg_n_5_[8] ,\j_fu_118_reg_n_5_[7] ,\j_fu_118_reg_n_5_[6] ,\j_fu_118_reg_n_5_[5] ,\j_fu_118_reg_n_5_[4] ,\j_fu_118_reg_n_5_[3] ,\j_fu_118_reg_n_5_[2] ,\j_fu_118_reg_n_5_[1] ,\j_fu_118_reg_n_5_[0] }),
        .mOutPtr16_out(mOutPtr16_out),
        .push(push),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_reg_160(sof_reg_160),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_vcresampler_core_1_U0_stream_in_read(v_vcresampler_core_1_U0_stream_in_read));
  FDRE \icmp_ln545_reg_459_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\icmp_ln545_reg_459_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_118),
        .D(j_4_fu_251_p2[0]),
        .Q(\j_fu_118_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_118_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_118),
        .D(j_4_fu_251_p2[10]),
        .Q(\j_fu_118_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_118),
        .D(j_4_fu_251_p2[1]),
        .Q(\j_fu_118_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_118),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\j_fu_118_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_118),
        .D(j_4_fu_251_p2[3]),
        .Q(\j_fu_118_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_118),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\j_fu_118_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_118),
        .D(j_4_fu_251_p2[5]),
        .Q(\j_fu_118_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_118),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\j_fu_118_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_118),
        .D(j_4_fu_251_p2[7]),
        .Q(\j_fu_118_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_118),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(\j_fu_118_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_118),
        .D(j_4_fu_251_p2[9]),
        .Q(\j_fu_118_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln590_reg_423[0]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out),
        .I1(cmp14400_reg_401),
        .I2(axi_last_2_reg_174),
        .I3(Q[1]),
        .I4(select_ln590_reg_423),
        .O(\eol_reg_205_reg[0]_0 ));
endmodule

module bd_2d50_csc_0_Block_entry3_proc
   (ap_return_16_preg,
    ap_return_17_preg,
    ap_return_18_preg,
    ap_return_19_preg,
    ap_done_reg,
    Block_entry3_proc_U0_ap_done,
    D,
    in,
    ap_done_reg_reg_0,
    ap_done_reg_reg_1,
    ap_done_reg_reg_2,
    ap_done_reg_reg_3,
    ap_done_reg_reg_4,
    ap_done_reg_reg_5,
    ap_done_reg_reg_6,
    \ap_return_8_preg_reg[14]_0 ,
    ap_sync_channel_write_bPassThru_420_In_loc_channel,
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel,
    push,
    ap_sync_channel_write_bPassThru_420_Out_loc_channel,
    push_0,
    ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel,
    push_1,
    ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel,
    push_2,
    ap_sync_channel_write_HwReg_K12_channel,
    ap_sync_channel_write_HwReg_K11_channel,
    ap_sync_channel_write_HwReg_K21_channel,
    ap_sync_channel_write_HwReg_K13_channel,
    ap_sync_channel_write_HwReg_K23_channel,
    ap_sync_channel_write_HwReg_K22_channel,
    ap_sync_channel_write_HwReg_K32_channel,
    ap_sync_channel_write_HwReg_K31_channel,
    ap_sync_channel_write_HwReg_OutVideoFormat_channel,
    ap_sync_channel_write_HwReg_K33_channel,
    ap_sync_channel_write_HwReg_height_c30_channel,
    ap_sync_channel_write_HwReg_ROffset_channel,
    ap_sync_channel_write_HwReg_width_c24_channel,
    ap_sync_channel_write_HwReg_GOffset_channel,
    ap_sync_channel_write_HwReg_BOffset_channel,
    ap_sync_channel_write_HwReg_ClipMax_channel,
    ap_sync_channel_write_HwReg_ClampMin_channel,
    ap_sync_channel_write_HwReg_InVideoFormat_channel,
    \ap_return_9_preg_reg[15]_0 ,
    \ap_return_10_preg_reg[15]_0 ,
    \ap_return_11_preg_reg[9]_0 ,
    \ap_return_12_preg_reg[9]_0 ,
    \ap_return_13_preg_reg[9]_0 ,
    \ap_return_14_preg_reg[7]_0 ,
    \ap_return_15_preg_reg[7]_0 ,
    \ap_return_20_preg_reg[11]_0 ,
    \ap_return_21_preg_reg[11]_0 ,
    ap_rst_n_inv,
    Block_entry3_proc_U0_ap_return_16,
    ap_clk,
    Block_entry3_proc_U0_ap_return_17,
    Block_entry3_proc_U0_ap_return_18,
    Block_entry3_proc_U0_ap_return_19,
    ap_rst_n,
    ap_sync_reg_channel_write_HwReg_K32_channel_reg,
    \ap_return_1_preg_reg[0]_0 ,
    Q,
    \ap_return_1_preg_reg[7]_0 ,
    \ap_return_2_preg_reg[15]_0 ,
    \ap_return_3_preg_reg[15]_0 ,
    \ap_return_4_preg_reg[15]_0 ,
    \ap_return_5_preg_reg[15]_0 ,
    \ap_return_6_preg_reg[15]_0 ,
    \ap_return_7_preg_reg[15]_0 ,
    \ap_return_7_preg_reg[5]_0 ,
    \ap_return_8_preg_reg[15]_0 ,
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
    bPassThru_420_In_loc_channel_full_n,
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg,
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_0,
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_1,
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_2,
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
    bPassThru_420_Out_loc_channel_full_n,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
    bPassThru_422_or_420_In_loc_channel_full_n,
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_3,
    bPassThru_422_or_420_Out_loc_channel_full_n,
    HwReg_GOffset_channel_full_n,
    ap_sync_reg_channel_write_HwReg_GOffset_channel,
    HwReg_K21_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K21_channel,
    HwReg_K13_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K13_channel,
    ap_done_reg_i_2_0,
    HwReg_K12_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K12_channel,
    HwReg_K11_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K11_channel,
    HwReg_K32_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K32_channel,
    HwReg_K31_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K31_channel,
    ap_done_reg_i_2_1,
    HwReg_K23_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K23_channel,
    HwReg_K22_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K22_channel,
    HwReg_OutVideoFormat_channel_full_n,
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
    HwReg_K33_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K33_channel,
    HwReg_height_c30_channel_full_n,
    ap_sync_reg_channel_write_HwReg_height_c30_channel,
    HwReg_ROffset_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ROffset_channel,
    HwReg_width_c24_channel_full_n,
    ap_sync_reg_channel_write_HwReg_width_c24_channel,
    HwReg_ClampMin_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ClampMin_channel,
    HwReg_InVideoFormat_channel_full_n,
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
    ap_done_reg_i_3_0,
    HwReg_BOffset_channel_full_n,
    ap_sync_reg_channel_write_HwReg_BOffset_channel,
    HwReg_ClipMax_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ClipMax_channel,
    \ap_return_8_preg_reg[14]_1 ,
    \ap_return_9_preg_reg[15]_1 ,
    \ap_return_10_preg_reg[15]_1 ,
    \ap_return_11_preg_reg[9]_1 ,
    \ap_return_12_preg_reg[9]_1 ,
    \ap_return_13_preg_reg[9]_1 ,
    \ap_return_14_preg_reg[7]_1 ,
    \ap_return_15_preg_reg[7]_1 ,
    \ap_return_20_preg_reg[11]_1 ,
    \ap_return_21_preg_reg[11]_1 );
  output ap_return_16_preg;
  output ap_return_17_preg;
  output ap_return_18_preg;
  output ap_return_19_preg;
  output ap_done_reg;
  output Block_entry3_proc_U0_ap_done;
  output [7:0]D;
  output [7:0]in;
  output [15:0]ap_done_reg_reg_0;
  output [15:0]ap_done_reg_reg_1;
  output [15:0]ap_done_reg_reg_2;
  output [15:0]ap_done_reg_reg_3;
  output [15:0]ap_done_reg_reg_4;
  output [15:0]ap_done_reg_reg_5;
  output [0:0]ap_done_reg_reg_6;
  output [14:0]\ap_return_8_preg_reg[14]_0 ;
  output ap_sync_channel_write_bPassThru_420_In_loc_channel;
  output ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel;
  output push;
  output ap_sync_channel_write_bPassThru_420_Out_loc_channel;
  output push_0;
  output ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel;
  output push_1;
  output ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel;
  output push_2;
  output ap_sync_channel_write_HwReg_K12_channel;
  output ap_sync_channel_write_HwReg_K11_channel;
  output ap_sync_channel_write_HwReg_K21_channel;
  output ap_sync_channel_write_HwReg_K13_channel;
  output ap_sync_channel_write_HwReg_K23_channel;
  output ap_sync_channel_write_HwReg_K22_channel;
  output ap_sync_channel_write_HwReg_K32_channel;
  output ap_sync_channel_write_HwReg_K31_channel;
  output ap_sync_channel_write_HwReg_OutVideoFormat_channel;
  output ap_sync_channel_write_HwReg_K33_channel;
  output ap_sync_channel_write_HwReg_height_c30_channel;
  output ap_sync_channel_write_HwReg_ROffset_channel;
  output ap_sync_channel_write_HwReg_width_c24_channel;
  output ap_sync_channel_write_HwReg_GOffset_channel;
  output ap_sync_channel_write_HwReg_BOffset_channel;
  output ap_sync_channel_write_HwReg_ClipMax_channel;
  output ap_sync_channel_write_HwReg_ClampMin_channel;
  output ap_sync_channel_write_HwReg_InVideoFormat_channel;
  output [15:0]\ap_return_9_preg_reg[15]_0 ;
  output [15:0]\ap_return_10_preg_reg[15]_0 ;
  output [9:0]\ap_return_11_preg_reg[9]_0 ;
  output [9:0]\ap_return_12_preg_reg[9]_0 ;
  output [9:0]\ap_return_13_preg_reg[9]_0 ;
  output [7:0]\ap_return_14_preg_reg[7]_0 ;
  output [7:0]\ap_return_15_preg_reg[7]_0 ;
  output [10:0]\ap_return_20_preg_reg[11]_0 ;
  output [11:0]\ap_return_21_preg_reg[11]_0 ;
  input ap_rst_n_inv;
  input Block_entry3_proc_U0_ap_return_16;
  input ap_clk;
  input Block_entry3_proc_U0_ap_return_17;
  input Block_entry3_proc_U0_ap_return_18;
  input Block_entry3_proc_U0_ap_return_19;
  input ap_rst_n;
  input ap_sync_reg_channel_write_HwReg_K32_channel_reg;
  input \ap_return_1_preg_reg[0]_0 ;
  input [7:0]Q;
  input [7:0]\ap_return_1_preg_reg[7]_0 ;
  input [15:0]\ap_return_2_preg_reg[15]_0 ;
  input [15:0]\ap_return_3_preg_reg[15]_0 ;
  input [15:0]\ap_return_4_preg_reg[15]_0 ;
  input [15:0]\ap_return_5_preg_reg[15]_0 ;
  input [15:0]\ap_return_6_preg_reg[15]_0 ;
  input [15:0]\ap_return_7_preg_reg[15]_0 ;
  input \ap_return_7_preg_reg[5]_0 ;
  input [0:0]\ap_return_8_preg_reg[15]_0 ;
  input ap_sync_reg_channel_write_bPassThru_420_In_loc_channel;
  input bPassThru_420_In_loc_channel_full_n;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_0;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_1;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_2;
  input ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel;
  input bPassThru_420_Out_loc_channel_full_n;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  input bPassThru_422_or_420_In_loc_channel_full_n;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_3;
  input bPassThru_422_or_420_Out_loc_channel_full_n;
  input HwReg_GOffset_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_GOffset_channel;
  input HwReg_K21_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K21_channel;
  input HwReg_K13_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K13_channel;
  input ap_done_reg_i_2_0;
  input HwReg_K12_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K12_channel;
  input HwReg_K11_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K11_channel;
  input HwReg_K32_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K32_channel;
  input HwReg_K31_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K31_channel;
  input ap_done_reg_i_2_1;
  input HwReg_K23_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K23_channel;
  input HwReg_K22_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K22_channel;
  input HwReg_OutVideoFormat_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  input HwReg_K33_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_K33_channel;
  input HwReg_height_c30_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_height_c30_channel;
  input HwReg_ROffset_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ROffset_channel;
  input HwReg_width_c24_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_width_c24_channel;
  input HwReg_ClampMin_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  input HwReg_InVideoFormat_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  input ap_done_reg_i_3_0;
  input HwReg_BOffset_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_BOffset_channel;
  input HwReg_ClipMax_channel_full_n;
  input ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  input [14:0]\ap_return_8_preg_reg[14]_1 ;
  input [15:0]\ap_return_9_preg_reg[15]_1 ;
  input [15:0]\ap_return_10_preg_reg[15]_1 ;
  input [9:0]\ap_return_11_preg_reg[9]_1 ;
  input [9:0]\ap_return_12_preg_reg[9]_1 ;
  input [9:0]\ap_return_13_preg_reg[9]_1 ;
  input [7:0]\ap_return_14_preg_reg[7]_1 ;
  input [7:0]\ap_return_15_preg_reg[7]_1 ;
  input [10:0]\ap_return_20_preg_reg[11]_1 ;
  input [11:0]\ap_return_21_preg_reg[11]_1 ;

  wire Block_entry3_proc_U0_ap_done;
  wire Block_entry3_proc_U0_ap_return_16;
  wire Block_entry3_proc_U0_ap_return_17;
  wire Block_entry3_proc_U0_ap_return_18;
  wire Block_entry3_proc_U0_ap_return_19;
  wire [7:0]D;
  wire HwReg_BOffset_channel_full_n;
  wire HwReg_ClampMin_channel_full_n;
  wire HwReg_ClipMax_channel_full_n;
  wire HwReg_GOffset_channel_full_n;
  wire HwReg_InVideoFormat_channel_full_n;
  wire HwReg_K11_channel_full_n;
  wire HwReg_K12_channel_full_n;
  wire HwReg_K13_channel_full_n;
  wire HwReg_K21_channel_full_n;
  wire HwReg_K22_channel_full_n;
  wire HwReg_K23_channel_full_n;
  wire HwReg_K31_channel_full_n;
  wire HwReg_K32_channel_full_n;
  wire HwReg_K33_channel_full_n;
  wire HwReg_OutVideoFormat_channel_full_n;
  wire HwReg_ROffset_channel_full_n;
  wire HwReg_height_c30_channel_full_n;
  wire HwReg_width_c24_channel_full_n;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_10_n_5;
  wire ap_done_reg_i_1_n_5;
  wire ap_done_reg_i_2_0;
  wire ap_done_reg_i_2_1;
  wire ap_done_reg_i_2_n_5;
  wire ap_done_reg_i_3_0;
  wire ap_done_reg_i_3_n_5;
  wire ap_done_reg_i_8_n_5;
  wire ap_done_reg_i_9_n_5;
  wire [15:0]ap_done_reg_reg_0;
  wire [15:0]ap_done_reg_reg_1;
  wire [15:0]ap_done_reg_reg_2;
  wire [15:0]ap_done_reg_reg_3;
  wire [15:0]ap_done_reg_reg_4;
  wire [15:0]ap_done_reg_reg_5;
  wire [0:0]ap_done_reg_reg_6;
  wire [7:0]ap_return_0_preg;
  wire [15:0]\ap_return_10_preg_reg[15]_0 ;
  wire [15:0]\ap_return_10_preg_reg[15]_1 ;
  wire [9:0]\ap_return_11_preg_reg[9]_0 ;
  wire [9:0]\ap_return_11_preg_reg[9]_1 ;
  wire [9:0]\ap_return_12_preg_reg[9]_0 ;
  wire [9:0]\ap_return_12_preg_reg[9]_1 ;
  wire [9:0]\ap_return_13_preg_reg[9]_0 ;
  wire [9:0]\ap_return_13_preg_reg[9]_1 ;
  wire [7:0]\ap_return_14_preg_reg[7]_0 ;
  wire [7:0]\ap_return_14_preg_reg[7]_1 ;
  wire [7:0]\ap_return_15_preg_reg[7]_0 ;
  wire [7:0]\ap_return_15_preg_reg[7]_1 ;
  wire ap_return_16_preg;
  wire ap_return_17_preg;
  wire ap_return_18_preg;
  wire ap_return_19_preg;
  wire [7:0]ap_return_1_preg;
  wire \ap_return_1_preg_reg[0]_0 ;
  wire [7:0]\ap_return_1_preg_reg[7]_0 ;
  wire [10:0]\ap_return_20_preg_reg[11]_0 ;
  wire [10:0]\ap_return_20_preg_reg[11]_1 ;
  wire [11:0]\ap_return_21_preg_reg[11]_0 ;
  wire [11:0]\ap_return_21_preg_reg[11]_1 ;
  wire [15:0]ap_return_2_preg;
  wire [15:0]\ap_return_2_preg_reg[15]_0 ;
  wire [15:0]ap_return_3_preg;
  wire [15:0]\ap_return_3_preg_reg[15]_0 ;
  wire [15:0]ap_return_4_preg;
  wire [15:0]\ap_return_4_preg_reg[15]_0 ;
  wire [15:0]ap_return_5_preg;
  wire [15:0]\ap_return_5_preg_reg[15]_0 ;
  wire [15:0]ap_return_6_preg;
  wire [15:0]\ap_return_6_preg_reg[15]_0 ;
  wire [15:0]ap_return_7_preg;
  wire [15:0]\ap_return_7_preg_reg[15]_0 ;
  wire \ap_return_7_preg_reg[5]_0 ;
  wire [15:15]ap_return_8_preg;
  wire [14:0]\ap_return_8_preg_reg[14]_0 ;
  wire [14:0]\ap_return_8_preg_reg[14]_1 ;
  wire [0:0]\ap_return_8_preg_reg[15]_0 ;
  wire [15:0]\ap_return_9_preg_reg[15]_0 ;
  wire [15:0]\ap_return_9_preg_reg[15]_1 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_BOffset_channel;
  wire ap_sync_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_channel_write_HwReg_GOffset_channel;
  wire ap_sync_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_channel_write_HwReg_K11_channel;
  wire ap_sync_channel_write_HwReg_K12_channel;
  wire ap_sync_channel_write_HwReg_K13_channel;
  wire ap_sync_channel_write_HwReg_K21_channel;
  wire ap_sync_channel_write_HwReg_K22_channel;
  wire ap_sync_channel_write_HwReg_K23_channel;
  wire ap_sync_channel_write_HwReg_K31_channel;
  wire ap_sync_channel_write_HwReg_K32_channel;
  wire ap_sync_channel_write_HwReg_K33_channel;
  wire ap_sync_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_channel_write_HwReg_ROffset_channel;
  wire ap_sync_channel_write_HwReg_height_c30_channel;
  wire ap_sync_channel_write_HwReg_width_c24_channel;
  wire ap_sync_channel_write_bPassThru_420_In_loc_channel;
  wire ap_sync_channel_write_bPassThru_420_Out_loc_channel;
  wire ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel;
  wire ap_sync_reg_channel_write_HwReg_height_c30_channel;
  wire ap_sync_reg_channel_write_HwReg_width_c24_channel;
  wire ap_sync_reg_channel_write_bPassThru_420_In_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_0;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_1;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_2;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_3;
  wire bPassThru_420_In_loc_channel_full_n;
  wire bPassThru_420_Out_loc_channel_full_n;
  wire bPassThru_422_or_420_In_loc_channel_full_n;
  wire bPassThru_422_or_420_Out_loc_channel_full_n;
  wire [7:0]in;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;

  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(bPassThru_420_In_loc_channel_full_n),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(bPassThru_422_or_420_In_loc_channel_full_n),
        .O(push_1));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_3),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(bPassThru_422_or_420_Out_loc_channel_full_n),
        .O(push_2));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[6][0]_srl7_i_1 
       (.I0(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(bPassThru_420_Out_loc_channel_full_n),
        .O(push_0));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_done_reg_i_2_n_5),
        .I4(ap_done_reg_i_3_n_5),
        .O(ap_done_reg_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF070757FF)) 
    ap_done_reg_i_10
       (.I0(Block_entry3_proc_U0_ap_done),
        .I1(HwReg_ClampMin_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .I3(HwReg_InVideoFormat_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .I5(ap_done_reg_i_3_0),
        .O(ap_done_reg_i_10_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ap_done_reg_i_2
       (.I0(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg),
        .I1(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_0),
        .I2(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_1),
        .I3(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_2),
        .I4(ap_done_reg_i_8_n_5),
        .I5(ap_done_reg_i_9_n_5),
        .O(ap_done_reg_i_2_n_5));
  LUT6 #(
    .INIT(64'hAABFAABFBBBFFFFF)) 
    ap_done_reg_i_3
       (.I0(ap_done_reg_i_10_n_5),
        .I1(Block_entry3_proc_U0_ap_done),
        .I2(HwReg_GOffset_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .I4(bPassThru_422_or_420_Out_loc_channel_full_n),
        .I5(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_3),
        .O(ap_done_reg_i_3_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF070757FF)) 
    ap_done_reg_i_8
       (.I0(Block_entry3_proc_U0_ap_done),
        .I1(HwReg_K21_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I3(HwReg_K13_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I5(ap_done_reg_i_2_0),
        .O(ap_done_reg_i_8_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF070757FF)) 
    ap_done_reg_i_9
       (.I0(Block_entry3_proc_U0_ap_done),
        .I1(HwReg_K32_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I3(HwReg_K31_channel_full_n),
        .I4(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I5(ap_done_reg_i_2_1),
        .O(ap_done_reg_i_9_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_5),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[3]),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[4]),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[5]),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[6]),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[7]),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(ap_return_0_preg[7]),
        .O(D[7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [0]),
        .Q(\ap_return_10_preg_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [10]),
        .Q(\ap_return_10_preg_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [11]),
        .Q(\ap_return_10_preg_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [12]),
        .Q(\ap_return_10_preg_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [13]),
        .Q(\ap_return_10_preg_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [14]),
        .Q(\ap_return_10_preg_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [15]),
        .Q(\ap_return_10_preg_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [1]),
        .Q(\ap_return_10_preg_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [2]),
        .Q(\ap_return_10_preg_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [3]),
        .Q(\ap_return_10_preg_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [4]),
        .Q(\ap_return_10_preg_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [5]),
        .Q(\ap_return_10_preg_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [6]),
        .Q(\ap_return_10_preg_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [7]),
        .Q(\ap_return_10_preg_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [8]),
        .Q(\ap_return_10_preg_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_10_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_10_preg_reg[15]_1 [9]),
        .Q(\ap_return_10_preg_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [0]),
        .Q(\ap_return_11_preg_reg[9]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [1]),
        .Q(\ap_return_11_preg_reg[9]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [2]),
        .Q(\ap_return_11_preg_reg[9]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [3]),
        .Q(\ap_return_11_preg_reg[9]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [4]),
        .Q(\ap_return_11_preg_reg[9]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [5]),
        .Q(\ap_return_11_preg_reg[9]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [6]),
        .Q(\ap_return_11_preg_reg[9]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [7]),
        .Q(\ap_return_11_preg_reg[9]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [8]),
        .Q(\ap_return_11_preg_reg[9]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_11_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_11_preg_reg[9]_1 [9]),
        .Q(\ap_return_11_preg_reg[9]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [0]),
        .Q(\ap_return_12_preg_reg[9]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [1]),
        .Q(\ap_return_12_preg_reg[9]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [2]),
        .Q(\ap_return_12_preg_reg[9]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [3]),
        .Q(\ap_return_12_preg_reg[9]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [4]),
        .Q(\ap_return_12_preg_reg[9]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [5]),
        .Q(\ap_return_12_preg_reg[9]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [6]),
        .Q(\ap_return_12_preg_reg[9]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [7]),
        .Q(\ap_return_12_preg_reg[9]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [8]),
        .Q(\ap_return_12_preg_reg[9]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_12_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_12_preg_reg[9]_1 [9]),
        .Q(\ap_return_12_preg_reg[9]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [0]),
        .Q(\ap_return_13_preg_reg[9]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [1]),
        .Q(\ap_return_13_preg_reg[9]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [2]),
        .Q(\ap_return_13_preg_reg[9]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [3]),
        .Q(\ap_return_13_preg_reg[9]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [4]),
        .Q(\ap_return_13_preg_reg[9]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [5]),
        .Q(\ap_return_13_preg_reg[9]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [6]),
        .Q(\ap_return_13_preg_reg[9]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [7]),
        .Q(\ap_return_13_preg_reg[9]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [8]),
        .Q(\ap_return_13_preg_reg[9]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_13_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_13_preg_reg[9]_1 [9]),
        .Q(\ap_return_13_preg_reg[9]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_1 [0]),
        .Q(\ap_return_14_preg_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_1 [1]),
        .Q(\ap_return_14_preg_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_1 [2]),
        .Q(\ap_return_14_preg_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_1 [3]),
        .Q(\ap_return_14_preg_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_1 [4]),
        .Q(\ap_return_14_preg_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_1 [5]),
        .Q(\ap_return_14_preg_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_1 [6]),
        .Q(\ap_return_14_preg_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_14_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_14_preg_reg[7]_1 [7]),
        .Q(\ap_return_14_preg_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_15_preg_reg[7]_1 [0]),
        .Q(\ap_return_15_preg_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_15_preg_reg[7]_1 [1]),
        .Q(\ap_return_15_preg_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_15_preg_reg[7]_1 [2]),
        .Q(\ap_return_15_preg_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_15_preg_reg[7]_1 [3]),
        .Q(\ap_return_15_preg_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_15_preg_reg[7]_1 [4]),
        .Q(\ap_return_15_preg_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_15_preg_reg[7]_1 [5]),
        .Q(\ap_return_15_preg_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_15_preg_reg[7]_1 [6]),
        .Q(\ap_return_15_preg_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_15_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_15_preg_reg[7]_1 [7]),
        .Q(\ap_return_15_preg_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_16_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_entry3_proc_U0_ap_return_16),
        .Q(ap_return_16_preg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_17_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_entry3_proc_U0_ap_return_17),
        .Q(ap_return_17_preg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_18_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_entry3_proc_U0_ap_return_18),
        .Q(ap_return_18_preg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_19_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_entry3_proc_U0_ap_return_19),
        .Q(ap_return_19_preg),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[7]_0 [0]),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[7]_0 [1]),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[7]_0 [2]),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[7]_0 [3]),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[7]_0 [4]),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[7]_0 [5]),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[7]_0 [6]),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[7]_0 [7]),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(ap_return_1_preg[7]),
        .O(in[7]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[11]_1 [9]),
        .Q(\ap_return_20_preg_reg[11]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[11]_1 [10]),
        .Q(\ap_return_20_preg_reg[11]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[11]_1 [0]),
        .Q(\ap_return_20_preg_reg[11]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[11]_1 [1]),
        .Q(\ap_return_20_preg_reg[11]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[11]_1 [2]),
        .Q(\ap_return_20_preg_reg[11]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[11]_1 [3]),
        .Q(\ap_return_20_preg_reg[11]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[11]_1 [4]),
        .Q(\ap_return_20_preg_reg[11]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[11]_1 [5]),
        .Q(\ap_return_20_preg_reg[11]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[11]_1 [6]),
        .Q(\ap_return_20_preg_reg[11]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[11]_1 [7]),
        .Q(\ap_return_20_preg_reg[11]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_20_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_20_preg_reg[11]_1 [8]),
        .Q(\ap_return_20_preg_reg[11]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[11]_1 [0]),
        .Q(\ap_return_21_preg_reg[11]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[11]_1 [10]),
        .Q(\ap_return_21_preg_reg[11]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[11]_1 [11]),
        .Q(\ap_return_21_preg_reg[11]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[11]_1 [1]),
        .Q(\ap_return_21_preg_reg[11]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[11]_1 [2]),
        .Q(\ap_return_21_preg_reg[11]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[11]_1 [3]),
        .Q(\ap_return_21_preg_reg[11]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[11]_1 [4]),
        .Q(\ap_return_21_preg_reg[11]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[11]_1 [5]),
        .Q(\ap_return_21_preg_reg[11]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[11]_1 [6]),
        .Q(\ap_return_21_preg_reg[11]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[11]_1 [7]),
        .Q(\ap_return_21_preg_reg[11]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[11]_1 [8]),
        .Q(\ap_return_21_preg_reg[11]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_21_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_21_preg_reg[11]_1 [9]),
        .Q(\ap_return_21_preg_reg[11]_0 [9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [0]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_2_preg[0]),
        .O(ap_done_reg_reg_0[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [10]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_2_preg[10]),
        .O(ap_done_reg_reg_0[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [11]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_2_preg[11]),
        .O(ap_done_reg_reg_0[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [12]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_2_preg[12]),
        .O(ap_done_reg_reg_0[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [13]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_2_preg[13]),
        .O(ap_done_reg_reg_0[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [14]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_2_preg[14]),
        .O(ap_done_reg_reg_0[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [15]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_2_preg[15]),
        .O(ap_done_reg_reg_0[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [1]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_2_preg[1]),
        .O(ap_done_reg_reg_0[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [2]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_2_preg[2]),
        .O(ap_done_reg_reg_0[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [3]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_2_preg[3]),
        .O(ap_done_reg_reg_0[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [4]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_2_preg[4]),
        .O(ap_done_reg_reg_0[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [5]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_2_preg[5]),
        .O(ap_done_reg_reg_0[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [6]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_2_preg[6]),
        .O(ap_done_reg_reg_0[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [7]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_2_preg[7]),
        .O(ap_done_reg_reg_0[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [8]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_2_preg[8]),
        .O(ap_done_reg_reg_0[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_2_preg_reg[15]_0 [9]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_2_preg[9]),
        .O(ap_done_reg_reg_0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[0]),
        .Q(ap_return_2_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[10]),
        .Q(ap_return_2_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[11]),
        .Q(ap_return_2_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[12]),
        .Q(ap_return_2_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[13]),
        .Q(ap_return_2_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[14]),
        .Q(ap_return_2_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[15]),
        .Q(ap_return_2_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[1]),
        .Q(ap_return_2_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[2]),
        .Q(ap_return_2_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[3]),
        .Q(ap_return_2_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[4]),
        .Q(ap_return_2_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[5]),
        .Q(ap_return_2_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[6]),
        .Q(ap_return_2_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[7]),
        .Q(ap_return_2_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[8]),
        .Q(ap_return_2_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[9]),
        .Q(ap_return_2_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [0]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_3_preg[0]),
        .O(ap_done_reg_reg_1[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [10]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_3_preg[10]),
        .O(ap_done_reg_reg_1[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [11]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_3_preg[11]),
        .O(ap_done_reg_reg_1[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [12]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_3_preg[12]),
        .O(ap_done_reg_reg_1[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [13]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_3_preg[13]),
        .O(ap_done_reg_reg_1[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [14]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_3_preg[14]),
        .O(ap_done_reg_reg_1[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [15]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_3_preg[15]),
        .O(ap_done_reg_reg_1[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [1]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_3_preg[1]),
        .O(ap_done_reg_reg_1[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [2]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_3_preg[2]),
        .O(ap_done_reg_reg_1[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [3]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_3_preg[3]),
        .O(ap_done_reg_reg_1[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [4]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_3_preg[4]),
        .O(ap_done_reg_reg_1[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [5]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_3_preg[5]),
        .O(ap_done_reg_reg_1[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [6]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_3_preg[6]),
        .O(ap_done_reg_reg_1[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [7]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_3_preg[7]),
        .O(ap_done_reg_reg_1[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [8]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_3_preg[8]),
        .O(ap_done_reg_reg_1[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_3_preg_reg[15]_0 [9]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_3_preg[9]),
        .O(ap_done_reg_reg_1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[0]),
        .Q(ap_return_3_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[10]),
        .Q(ap_return_3_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[11]),
        .Q(ap_return_3_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[12]),
        .Q(ap_return_3_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[13]),
        .Q(ap_return_3_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[14]),
        .Q(ap_return_3_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[15]),
        .Q(ap_return_3_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[1]),
        .Q(ap_return_3_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[2]),
        .Q(ap_return_3_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[3]),
        .Q(ap_return_3_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[4]),
        .Q(ap_return_3_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[5]),
        .Q(ap_return_3_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[6]),
        .Q(ap_return_3_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[7]),
        .Q(ap_return_3_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[8]),
        .Q(ap_return_3_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[9]),
        .Q(ap_return_3_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [0]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_4_preg[0]),
        .O(ap_done_reg_reg_2[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [10]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_4_preg[10]),
        .O(ap_done_reg_reg_2[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [11]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_4_preg[11]),
        .O(ap_done_reg_reg_2[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [12]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_4_preg[12]),
        .O(ap_done_reg_reg_2[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [13]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_4_preg[13]),
        .O(ap_done_reg_reg_2[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [14]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_4_preg[14]),
        .O(ap_done_reg_reg_2[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [15]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_4_preg[15]),
        .O(ap_done_reg_reg_2[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [1]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_4_preg[1]),
        .O(ap_done_reg_reg_2[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [2]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_4_preg[2]),
        .O(ap_done_reg_reg_2[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [3]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_4_preg[3]),
        .O(ap_done_reg_reg_2[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [4]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_4_preg[4]),
        .O(ap_done_reg_reg_2[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [5]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_4_preg[5]),
        .O(ap_done_reg_reg_2[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [6]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_4_preg[6]),
        .O(ap_done_reg_reg_2[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [7]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_4_preg[7]),
        .O(ap_done_reg_reg_2[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [8]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_4_preg[8]),
        .O(ap_done_reg_reg_2[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_4_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_4_preg_reg[15]_0 [9]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_4_preg[9]),
        .O(ap_done_reg_reg_2[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[0]),
        .Q(ap_return_4_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[10]),
        .Q(ap_return_4_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[11]),
        .Q(ap_return_4_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[12]),
        .Q(ap_return_4_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[13]),
        .Q(ap_return_4_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[14]),
        .Q(ap_return_4_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[15]),
        .Q(ap_return_4_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[1]),
        .Q(ap_return_4_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[2]),
        .Q(ap_return_4_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[3]),
        .Q(ap_return_4_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[4]),
        .Q(ap_return_4_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[5]),
        .Q(ap_return_4_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[6]),
        .Q(ap_return_4_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[7]),
        .Q(ap_return_4_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[8]),
        .Q(ap_return_4_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2[9]),
        .Q(ap_return_4_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [0]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_5_preg[0]),
        .O(ap_done_reg_reg_3[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [10]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_5_preg[10]),
        .O(ap_done_reg_reg_3[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [11]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_5_preg[11]),
        .O(ap_done_reg_reg_3[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [12]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_5_preg[12]),
        .O(ap_done_reg_reg_3[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [13]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_5_preg[13]),
        .O(ap_done_reg_reg_3[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [14]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_5_preg[14]),
        .O(ap_done_reg_reg_3[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [15]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_5_preg[15]),
        .O(ap_done_reg_reg_3[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [1]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_5_preg[1]),
        .O(ap_done_reg_reg_3[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [2]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_5_preg[2]),
        .O(ap_done_reg_reg_3[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [3]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_5_preg[3]),
        .O(ap_done_reg_reg_3[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [4]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_5_preg[4]),
        .O(ap_done_reg_reg_3[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [5]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_5_preg[5]),
        .O(ap_done_reg_reg_3[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [6]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_5_preg[6]),
        .O(ap_done_reg_reg_3[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [7]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_5_preg[7]),
        .O(ap_done_reg_reg_3[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [8]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_5_preg[8]),
        .O(ap_done_reg_reg_3[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_5_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_5_preg_reg[15]_0 [9]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_5_preg[9]),
        .O(ap_done_reg_reg_3[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[0]),
        .Q(ap_return_5_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[10]),
        .Q(ap_return_5_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[11]),
        .Q(ap_return_5_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[12]),
        .Q(ap_return_5_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[13]),
        .Q(ap_return_5_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[14]),
        .Q(ap_return_5_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[15]),
        .Q(ap_return_5_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[1]),
        .Q(ap_return_5_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[2]),
        .Q(ap_return_5_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[3]),
        .Q(ap_return_5_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[4]),
        .Q(ap_return_5_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[5]),
        .Q(ap_return_5_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[6]),
        .Q(ap_return_5_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[7]),
        .Q(ap_return_5_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[8]),
        .Q(ap_return_5_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3[9]),
        .Q(ap_return_5_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [0]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_6_preg[0]),
        .O(ap_done_reg_reg_4[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [10]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_6_preg[10]),
        .O(ap_done_reg_reg_4[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [11]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_6_preg[11]),
        .O(ap_done_reg_reg_4[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [12]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_6_preg[12]),
        .O(ap_done_reg_reg_4[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [13]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_6_preg[13]),
        .O(ap_done_reg_reg_4[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [14]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_6_preg[14]),
        .O(ap_done_reg_reg_4[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [15]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_6_preg[15]),
        .O(ap_done_reg_reg_4[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [1]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_6_preg[1]),
        .O(ap_done_reg_reg_4[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [2]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_6_preg[2]),
        .O(ap_done_reg_reg_4[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [3]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_6_preg[3]),
        .O(ap_done_reg_reg_4[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [4]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_6_preg[4]),
        .O(ap_done_reg_reg_4[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [5]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_6_preg[5]),
        .O(ap_done_reg_reg_4[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [6]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_6_preg[6]),
        .O(ap_done_reg_reg_4[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [7]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_6_preg[7]),
        .O(ap_done_reg_reg_4[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [8]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_6_preg[8]),
        .O(ap_done_reg_reg_4[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_6_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_6_preg_reg[15]_0 [9]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_6_preg[9]),
        .O(ap_done_reg_reg_4[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[0]),
        .Q(ap_return_6_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[10]),
        .Q(ap_return_6_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[11]),
        .Q(ap_return_6_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[12]),
        .Q(ap_return_6_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[13]),
        .Q(ap_return_6_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[14]),
        .Q(ap_return_6_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[15]),
        .Q(ap_return_6_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[1]),
        .Q(ap_return_6_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[2]),
        .Q(ap_return_6_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[3]),
        .Q(ap_return_6_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[4]),
        .Q(ap_return_6_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[5]),
        .Q(ap_return_6_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[6]),
        .Q(ap_return_6_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[7]),
        .Q(ap_return_6_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[8]),
        .Q(ap_return_6_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_6_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_4[9]),
        .Q(ap_return_6_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [0]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_7_preg[0]),
        .O(ap_done_reg_reg_5[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [10]),
        .I2(\ap_return_7_preg_reg[5]_0 ),
        .I3(ap_return_7_preg[10]),
        .O(ap_done_reg_reg_5[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [11]),
        .I2(\ap_return_7_preg_reg[5]_0 ),
        .I3(ap_return_7_preg[11]),
        .O(ap_done_reg_reg_5[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [12]),
        .I2(\ap_return_7_preg_reg[5]_0 ),
        .I3(ap_return_7_preg[12]),
        .O(ap_done_reg_reg_5[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [13]),
        .I2(\ap_return_7_preg_reg[5]_0 ),
        .I3(ap_return_7_preg[13]),
        .O(ap_done_reg_reg_5[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [14]),
        .I2(\ap_return_7_preg_reg[5]_0 ),
        .I3(ap_return_7_preg[14]),
        .O(ap_done_reg_reg_5[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [15]),
        .I2(\ap_return_7_preg_reg[5]_0 ),
        .I3(ap_return_7_preg[15]),
        .O(ap_done_reg_reg_5[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [1]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_7_preg[1]),
        .O(ap_done_reg_reg_5[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [2]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_7_preg[2]),
        .O(ap_done_reg_reg_5[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [3]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_7_preg[3]),
        .O(ap_done_reg_reg_5[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [4]),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(ap_return_7_preg[4]),
        .O(ap_done_reg_reg_5[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [5]),
        .I2(\ap_return_7_preg_reg[5]_0 ),
        .I3(ap_return_7_preg[5]),
        .O(ap_done_reg_reg_5[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [6]),
        .I2(\ap_return_7_preg_reg[5]_0 ),
        .I3(ap_return_7_preg[6]),
        .O(ap_done_reg_reg_5[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [7]),
        .I2(\ap_return_7_preg_reg[5]_0 ),
        .I3(ap_return_7_preg[7]),
        .O(ap_done_reg_reg_5[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [8]),
        .I2(\ap_return_7_preg_reg[5]_0 ),
        .I3(ap_return_7_preg[8]),
        .O(ap_done_reg_reg_5[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_7_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_7_preg_reg[15]_0 [9]),
        .I2(\ap_return_7_preg_reg[5]_0 ),
        .I3(ap_return_7_preg[9]),
        .O(ap_done_reg_reg_5[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[0]),
        .Q(ap_return_7_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[10]),
        .Q(ap_return_7_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[11]),
        .Q(ap_return_7_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[12]),
        .Q(ap_return_7_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[13]),
        .Q(ap_return_7_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[14]),
        .Q(ap_return_7_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[15]),
        .Q(ap_return_7_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[1]),
        .Q(ap_return_7_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[2]),
        .Q(ap_return_7_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[3]),
        .Q(ap_return_7_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[4]),
        .Q(ap_return_7_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[5]),
        .Q(ap_return_7_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[6]),
        .Q(ap_return_7_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[7]),
        .Q(ap_return_7_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[8]),
        .Q(ap_return_7_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_7_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_5[9]),
        .Q(ap_return_7_preg[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_8_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_8_preg_reg[15]_0 ),
        .I2(\ap_return_7_preg_reg[5]_0 ),
        .I3(ap_return_8_preg),
        .O(ap_done_reg_reg_6));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [0]),
        .Q(\ap_return_8_preg_reg[14]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [10]),
        .Q(\ap_return_8_preg_reg[14]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [11]),
        .Q(\ap_return_8_preg_reg[14]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [12]),
        .Q(\ap_return_8_preg_reg[14]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [13]),
        .Q(\ap_return_8_preg_reg[14]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [14]),
        .Q(\ap_return_8_preg_reg[14]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_6),
        .Q(ap_return_8_preg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [1]),
        .Q(\ap_return_8_preg_reg[14]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [2]),
        .Q(\ap_return_8_preg_reg[14]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [3]),
        .Q(\ap_return_8_preg_reg[14]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [4]),
        .Q(\ap_return_8_preg_reg[14]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [5]),
        .Q(\ap_return_8_preg_reg[14]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [6]),
        .Q(\ap_return_8_preg_reg[14]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [7]),
        .Q(\ap_return_8_preg_reg[14]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [8]),
        .Q(\ap_return_8_preg_reg[14]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_8_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_8_preg_reg[14]_1 [9]),
        .Q(\ap_return_8_preg_reg[14]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [0]),
        .Q(\ap_return_9_preg_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [10]),
        .Q(\ap_return_9_preg_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [11]),
        .Q(\ap_return_9_preg_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [12]),
        .Q(\ap_return_9_preg_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [13]),
        .Q(\ap_return_9_preg_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [14]),
        .Q(\ap_return_9_preg_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [15]),
        .Q(\ap_return_9_preg_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [1]),
        .Q(\ap_return_9_preg_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [2]),
        .Q(\ap_return_9_preg_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [3]),
        .Q(\ap_return_9_preg_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [4]),
        .Q(\ap_return_9_preg_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [5]),
        .Q(\ap_return_9_preg_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [6]),
        .Q(\ap_return_9_preg_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [7]),
        .Q(\ap_return_9_preg_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [8]),
        .Q(\ap_return_9_preg_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_9_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_9_preg_reg[15]_1 [9]),
        .Q(\ap_return_9_preg_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_BOffset_channel_i_1
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[0]_0 ),
        .I2(HwReg_BOffset_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .O(ap_sync_channel_write_HwReg_BOffset_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_ClampMin_channel_i_1
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[0]_0 ),
        .I2(HwReg_ClampMin_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .O(ap_sync_channel_write_HwReg_ClampMin_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_ClipMax_channel_i_1
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[0]_0 ),
        .I2(HwReg_ClipMax_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .O(ap_sync_channel_write_HwReg_ClipMax_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_GOffset_channel_i_1
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[0]_0 ),
        .I2(HwReg_GOffset_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .O(ap_sync_channel_write_HwReg_GOffset_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_i_1
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[0]_0 ),
        .I2(HwReg_InVideoFormat_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .O(ap_sync_channel_write_HwReg_InVideoFormat_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K11_channel_i_1
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[0]_0 ),
        .I2(HwReg_K11_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K11_channel),
        .O(ap_sync_channel_write_HwReg_K11_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K12_channel_i_1
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[0]_0 ),
        .I2(HwReg_K12_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K12_channel),
        .O(ap_sync_channel_write_HwReg_K12_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K13_channel_i_1
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[0]_0 ),
        .I2(HwReg_K13_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K13_channel),
        .O(ap_sync_channel_write_HwReg_K13_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K21_channel_i_1
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[0]_0 ),
        .I2(HwReg_K21_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K21_channel),
        .O(ap_sync_channel_write_HwReg_K21_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K22_channel_i_1
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[0]_0 ),
        .I2(HwReg_K22_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K22_channel),
        .O(ap_sync_channel_write_HwReg_K22_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K23_channel_i_1
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[0]_0 ),
        .I2(HwReg_K23_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K23_channel),
        .O(ap_sync_channel_write_HwReg_K23_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K31_channel_i_1
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[0]_0 ),
        .I2(HwReg_K31_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K31_channel),
        .O(ap_sync_channel_write_HwReg_K31_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K32_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I2(HwReg_K32_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K32_channel),
        .O(ap_sync_channel_write_HwReg_K32_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_K33_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I2(HwReg_K33_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_K33_channel),
        .O(ap_sync_channel_write_HwReg_K33_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I2(HwReg_OutVideoFormat_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .O(ap_sync_channel_write_HwReg_OutVideoFormat_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_ROffset_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I2(HwReg_ROffset_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .O(ap_sync_channel_write_HwReg_ROffset_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_height_c30_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I2(HwReg_height_c30_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_height_c30_channel),
        .O(ap_sync_channel_write_HwReg_height_c30_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_HwReg_width_c24_channel_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I2(HwReg_width_c24_channel_full_n),
        .I3(ap_sync_reg_channel_write_HwReg_width_c24_channel),
        .O(ap_sync_channel_write_HwReg_width_c24_channel));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel_i_1
       (.I0(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(bPassThru_420_In_loc_channel_full_n),
        .O(ap_sync_channel_write_bPassThru_420_In_loc_channel));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel_i_1
       (.I0(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(bPassThru_420_Out_loc_channel_full_n),
        .O(ap_sync_channel_write_bPassThru_420_Out_loc_channel));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h0054FFFF)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_i_1
       (.I0(ap_done_reg_i_2_n_5),
        .I1(\ap_return_1_preg_reg[0]_0 ),
        .I2(ap_done_reg),
        .I3(ap_done_reg_i_3_n_5),
        .I4(ap_rst_n),
        .O(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_i_2
       (.I0(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_K32_channel_reg),
        .I3(bPassThru_422_or_420_In_loc_channel_full_n),
        .O(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_i_1
       (.I0(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_3),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[0]_0 ),
        .I3(bPassThru_422_or_420_Out_loc_channel_full_n),
        .O(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_3
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[0]_0 ),
        .O(Block_entry3_proc_U0_ap_done));
endmodule

module bd_2d50_csc_0_CTRL_s_axi
   (Block_entry3_proc_U0_ap_return_18,
    InVideoFormat,
    int_ap_start_reg_rep_0,
    Block_entry3_proc_U0_ap_return_16,
    Block_entry3_proc_U0_ap_return_19,
    OutVideoFormat,
    Block_entry3_proc_U0_ap_return_17,
    in,
    \int_K31_reg[15]_0 ,
    int_ap_start_reg_rep__1_0,
    \int_K32_reg[15]_0 ,
    \int_K33_reg[15]_0 ,
    \int_ROffset_reg[9]_0 ,
    \int_GOffset_reg[9]_0 ,
    \int_BOffset_reg[9]_0 ,
    \int_ClampMin_reg[7]_0 ,
    \int_ClipMax_reg[7]_0 ,
    D,
    \int_height_reg[11]_0 ,
    ap_rst_n_inv,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_CTRL_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    int_ap_start_reg_rep__0_0,
    K11,
    K12,
    K13,
    K21,
    K22,
    K23,
    s_axi_CTRL_RDATA,
    interrupt,
    ap_done_reg,
    ap_return_18_preg,
    ap_return_16_preg,
    ap_return_19_preg,
    ap_return_17_preg,
    \ap_return_8_preg_reg[14] ,
    \ap_return_9_preg_reg[15] ,
    \ap_return_10_preg_reg[15] ,
    \ap_return_11_preg_reg[9] ,
    \ap_return_12_preg_reg[9] ,
    \ap_return_13_preg_reg[9] ,
    \ap_return_14_preg_reg[7] ,
    \ap_return_15_preg_reg[7] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][11]_0 ,
    ap_rst_n,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARADDR,
    MultiPixStream2AXIvideo_U0_ap_done,
    ap_idle,
    ap_clk,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_BREADY);
  output Block_entry3_proc_U0_ap_return_18;
  output [7:0]InVideoFormat;
  output int_ap_start_reg_rep_0;
  output Block_entry3_proc_U0_ap_return_16;
  output Block_entry3_proc_U0_ap_return_19;
  output [7:0]OutVideoFormat;
  output Block_entry3_proc_U0_ap_return_17;
  output [14:0]in;
  output [0:0]\int_K31_reg[15]_0 ;
  output int_ap_start_reg_rep__1_0;
  output [15:0]\int_K32_reg[15]_0 ;
  output [15:0]\int_K33_reg[15]_0 ;
  output [9:0]\int_ROffset_reg[9]_0 ;
  output [9:0]\int_GOffset_reg[9]_0 ;
  output [9:0]\int_BOffset_reg[9]_0 ;
  output [7:0]\int_ClampMin_reg[7]_0 ;
  output [7:0]\int_ClipMax_reg[7]_0 ;
  output [10:0]D;
  output [11:0]\int_height_reg[11]_0 ;
  output ap_rst_n_inv;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_CTRL_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output int_ap_start_reg_rep__0_0;
  output [15:0]K11;
  output [15:0]K12;
  output [15:0]K13;
  output [15:0]K21;
  output [15:0]K22;
  output [15:0]K23;
  output [15:0]s_axi_CTRL_RDATA;
  output interrupt;
  input ap_done_reg;
  input ap_return_18_preg;
  input ap_return_16_preg;
  input ap_return_19_preg;
  input ap_return_17_preg;
  input [14:0]\ap_return_8_preg_reg[14] ;
  input [15:0]\ap_return_9_preg_reg[15] ;
  input [15:0]\ap_return_10_preg_reg[15] ;
  input [9:0]\ap_return_11_preg_reg[9] ;
  input [9:0]\ap_return_12_preg_reg[9] ;
  input [9:0]\ap_return_13_preg_reg[9] ;
  input [7:0]\ap_return_14_preg_reg[7] ;
  input [7:0]\ap_return_15_preg_reg[7] ;
  input [10:0]\SRL_SIG_reg[0][11] ;
  input [11:0]\SRL_SIG_reg[0][11]_0 ;
  input ap_rst_n;
  input s_axi_CTRL_ARVALID;
  input [7:0]s_axi_CTRL_ARADDR;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input ap_idle;
  input ap_clk;
  input [7:0]s_axi_CTRL_AWADDR;
  input [15:0]s_axi_CTRL_WDATA;
  input s_axi_CTRL_RREADY;
  input [1:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_BREADY;

  wire [9:0]BOffset;
  wire Block_entry3_proc_U0_ap_return_16;
  wire Block_entry3_proc_U0_ap_return_17;
  wire Block_entry3_proc_U0_ap_return_18;
  wire Block_entry3_proc_U0_ap_return_19;
  wire Block_entry3_proc_U0_ap_start;
  wire [7:0]ClampMin;
  wire [7:0]ClipMax;
  wire [10:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [9:0]GOffset;
  wire [7:0]InVideoFormat;
  wire [15:0]K11;
  wire [15:0]K12;
  wire [15:0]K13;
  wire [15:0]K21;
  wire [15:0]K22;
  wire [15:0]K23;
  wire [14:0]K31;
  wire [15:0]K32;
  wire [15:0]K33;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire [7:0]OutVideoFormat;
  wire [9:0]ROffset;
  wire [10:0]\SRL_SIG_reg[0][11] ;
  wire [11:0]\SRL_SIG_reg[0][11]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire [15:0]\ap_return_10_preg_reg[15] ;
  wire [9:0]\ap_return_11_preg_reg[9] ;
  wire [9:0]\ap_return_12_preg_reg[9] ;
  wire [9:0]\ap_return_13_preg_reg[9] ;
  wire [7:0]\ap_return_14_preg_reg[7] ;
  wire [7:0]\ap_return_15_preg_reg[7] ;
  wire ap_return_16_preg;
  wire \ap_return_16_preg[0]_i_2_n_5 ;
  wire ap_return_17_preg;
  wire \ap_return_17_preg[0]_i_2_n_5 ;
  wire ap_return_18_preg;
  wire ap_return_19_preg;
  wire [14:0]\ap_return_8_preg_reg[14] ;
  wire [15:0]\ap_return_9_preg_reg[15] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ar_hs;
  wire auto_restart_status_i_1_n_5;
  wire auto_restart_status_reg_n_5;
  wire [11:0]height;
  wire [14:0]in;
  wire [9:0]int_BOffset0;
  wire \int_BOffset[9]_i_1_n_5 ;
  wire [9:0]\int_BOffset_reg[9]_0 ;
  wire [7:0]int_ClampMin0;
  wire \int_ClampMin[7]_i_1_n_5 ;
  wire [7:0]\int_ClampMin_reg[7]_0 ;
  wire [7:0]int_ClipMax0;
  wire \int_ClipMax[7]_i_1_n_5 ;
  wire [7:0]\int_ClipMax_reg[7]_0 ;
  wire [9:0]int_GOffset0;
  wire \int_GOffset[9]_i_1_n_5 ;
  wire [9:0]\int_GOffset_reg[9]_0 ;
  wire [7:0]int_InVideoFormat0;
  wire \int_InVideoFormat[7]_i_1_n_5 ;
  wire \int_InVideoFormat[7]_i_3_n_5 ;
  wire [15:0]int_K110;
  wire \int_K11[15]_i_1_n_5 ;
  wire \int_K11[15]_i_3_n_5 ;
  wire \int_K11[15]_i_4_n_5 ;
  wire [15:0]int_K120;
  wire \int_K12[15]_i_1_n_5 ;
  wire [15:0]int_K130;
  wire \int_K13[15]_i_1_n_5 ;
  wire [15:0]int_K210;
  wire \int_K21[15]_i_1_n_5 ;
  wire [15:0]int_K220;
  wire \int_K22[15]_i_1_n_5 ;
  wire [15:0]int_K230;
  wire \int_K23[15]_i_1_n_5 ;
  wire [15:0]int_K310;
  wire \int_K31[15]_i_1_n_5 ;
  wire [0:0]\int_K31_reg[15]_0 ;
  wire [15:0]int_K320;
  wire \int_K32[15]_i_1_n_5 ;
  wire [15:0]\int_K32_reg[15]_0 ;
  wire [15:0]int_K330;
  wire \int_K33[15]_i_1_n_5 ;
  wire [15:0]\int_K33_reg[15]_0 ;
  wire [7:0]int_OutVideoFormat0;
  wire \int_OutVideoFormat[7]_i_1_n_5 ;
  wire [9:0]int_ROffset0;
  wire \int_ROffset[9]_i_1_n_5 ;
  wire [9:0]\int_ROffset_reg[9]_0 ;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_5;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_5;
  wire int_ap_start_reg_rep_0;
  wire int_ap_start_reg_rep__0_0;
  wire int_ap_start_reg_rep__1_0;
  wire int_ap_start_rep_i_1__0_n_5;
  wire int_ap_start_rep_i_1__1_n_5;
  wire int_ap_start_rep_i_1_n_5;
  wire int_auto_restart_i_1_n_5;
  wire int_auto_restart_i_2_n_5;
  wire int_gie_i_1_n_5;
  wire int_gie_i_2_n_5;
  wire int_gie_reg_n_5;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_5 ;
  wire [11:0]\int_height_reg[11]_0 ;
  wire \int_height_reg_n_5_[12] ;
  wire \int_height_reg_n_5_[13] ;
  wire \int_height_reg_n_5_[14] ;
  wire \int_height_reg_n_5_[15] ;
  wire int_ier10_out;
  wire \int_ier[1]_i_2_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg_n_5_[0] ;
  wire \int_isr_reg_n_5_[1] ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_5;
  wire [15:0]int_width0;
  wire \int_width[15]_i_1_n_5 ;
  wire \int_width_reg_n_5_[0] ;
  wire \int_width_reg_n_5_[12] ;
  wire \int_width_reg_n_5_[13] ;
  wire \int_width_reg_n_5_[14] ;
  wire \int_width_reg_n_5_[15] ;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_18_in;
  wire [1:0]rdata;
  wire \rdata[0]_i_10_n_5 ;
  wire \rdata[0]_i_11_n_5 ;
  wire \rdata[0]_i_12_n_5 ;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[0]_i_3_n_5 ;
  wire \rdata[0]_i_4_n_5 ;
  wire \rdata[0]_i_5_n_5 ;
  wire \rdata[0]_i_6_n_5 ;
  wire \rdata[0]_i_7_n_5 ;
  wire \rdata[0]_i_8_n_5 ;
  wire \rdata[0]_i_9_n_5 ;
  wire \rdata[10]_i_4_n_5 ;
  wire \rdata[10]_i_5_n_5 ;
  wire \rdata[10]_i_6_n_5 ;
  wire \rdata[10]_i_7_n_5 ;
  wire \rdata[11]_i_4_n_5 ;
  wire \rdata[11]_i_5_n_5 ;
  wire \rdata[11]_i_6_n_5 ;
  wire \rdata[11]_i_7_n_5 ;
  wire \rdata[12]_i_4_n_5 ;
  wire \rdata[12]_i_5_n_5 ;
  wire \rdata[12]_i_6_n_5 ;
  wire \rdata[12]_i_7_n_5 ;
  wire \rdata[13]_i_4_n_5 ;
  wire \rdata[13]_i_5_n_5 ;
  wire \rdata[13]_i_6_n_5 ;
  wire \rdata[13]_i_7_n_5 ;
  wire \rdata[14]_i_4_n_5 ;
  wire \rdata[14]_i_5_n_5 ;
  wire \rdata[14]_i_6_n_5 ;
  wire \rdata[14]_i_7_n_5 ;
  wire \rdata[15]_i_1_n_5 ;
  wire \rdata[15]_i_6_n_5 ;
  wire \rdata[15]_i_7_n_5 ;
  wire \rdata[15]_i_8_n_5 ;
  wire \rdata[15]_i_9_n_5 ;
  wire \rdata[1]_i_10_n_5 ;
  wire \rdata[1]_i_11_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire \rdata[1]_i_3_n_5 ;
  wire \rdata[1]_i_4_n_5 ;
  wire \rdata[1]_i_5_n_5 ;
  wire \rdata[1]_i_6_n_5 ;
  wire \rdata[1]_i_7_n_5 ;
  wire \rdata[1]_i_8_n_5 ;
  wire \rdata[1]_i_9_n_5 ;
  wire \rdata[2]_i_1_n_5 ;
  wire \rdata[2]_i_2_n_5 ;
  wire \rdata[2]_i_3_n_5 ;
  wire \rdata[2]_i_4_n_5 ;
  wire \rdata[2]_i_5_n_5 ;
  wire \rdata[2]_i_6_n_5 ;
  wire \rdata[2]_i_7_n_5 ;
  wire \rdata[2]_i_8_n_5 ;
  wire \rdata[2]_i_9_n_5 ;
  wire \rdata[3]_i_1_n_5 ;
  wire \rdata[3]_i_2_n_5 ;
  wire \rdata[3]_i_3_n_5 ;
  wire \rdata[3]_i_4_n_5 ;
  wire \rdata[3]_i_5_n_5 ;
  wire \rdata[3]_i_6_n_5 ;
  wire \rdata[3]_i_7_n_5 ;
  wire \rdata[3]_i_8_n_5 ;
  wire \rdata[3]_i_9_n_5 ;
  wire \rdata[4]_i_1_n_5 ;
  wire \rdata[4]_i_2_n_5 ;
  wire \rdata[4]_i_3_n_5 ;
  wire \rdata[4]_i_4_n_5 ;
  wire \rdata[4]_i_5_n_5 ;
  wire \rdata[4]_i_6_n_5 ;
  wire \rdata[4]_i_7_n_5 ;
  wire \rdata[4]_i_8_n_5 ;
  wire \rdata[4]_i_9_n_5 ;
  wire \rdata[5]_i_1_n_5 ;
  wire \rdata[5]_i_2_n_5 ;
  wire \rdata[5]_i_3_n_5 ;
  wire \rdata[5]_i_4_n_5 ;
  wire \rdata[5]_i_5_n_5 ;
  wire \rdata[5]_i_6_n_5 ;
  wire \rdata[5]_i_7_n_5 ;
  wire \rdata[5]_i_8_n_5 ;
  wire \rdata[5]_i_9_n_5 ;
  wire \rdata[6]_i_1_n_5 ;
  wire \rdata[6]_i_2_n_5 ;
  wire \rdata[6]_i_3_n_5 ;
  wire \rdata[6]_i_4_n_5 ;
  wire \rdata[6]_i_5_n_5 ;
  wire \rdata[6]_i_6_n_5 ;
  wire \rdata[6]_i_7_n_5 ;
  wire \rdata[6]_i_8_n_5 ;
  wire \rdata[6]_i_9_n_5 ;
  wire \rdata[7]_i_1_n_5 ;
  wire \rdata[7]_i_2_n_5 ;
  wire \rdata[7]_i_3_n_5 ;
  wire \rdata[7]_i_4_n_5 ;
  wire \rdata[7]_i_5_n_5 ;
  wire \rdata[7]_i_6_n_5 ;
  wire \rdata[7]_i_7_n_5 ;
  wire \rdata[7]_i_8_n_5 ;
  wire \rdata[7]_i_9_n_5 ;
  wire \rdata[8]_i_1_n_5 ;
  wire \rdata[8]_i_4_n_5 ;
  wire \rdata[8]_i_5_n_5 ;
  wire \rdata[8]_i_6_n_5 ;
  wire \rdata[8]_i_7_n_5 ;
  wire \rdata[8]_i_8_n_5 ;
  wire \rdata[8]_i_9_n_5 ;
  wire \rdata[9]_i_1_n_5 ;
  wire \rdata[9]_i_4_n_5 ;
  wire \rdata[9]_i_5_n_5 ;
  wire \rdata[9]_i_6_n_5 ;
  wire \rdata[9]_i_7_n_5 ;
  wire \rdata[9]_i_8_n_5 ;
  wire \rdata[9]_i_9_n_5 ;
  wire \rdata_reg[10]_i_1_n_5 ;
  wire \rdata_reg[10]_i_2_n_5 ;
  wire \rdata_reg[10]_i_3_n_5 ;
  wire \rdata_reg[11]_i_1_n_5 ;
  wire \rdata_reg[11]_i_2_n_5 ;
  wire \rdata_reg[11]_i_3_n_5 ;
  wire \rdata_reg[12]_i_1_n_5 ;
  wire \rdata_reg[12]_i_2_n_5 ;
  wire \rdata_reg[12]_i_3_n_5 ;
  wire \rdata_reg[13]_i_1_n_5 ;
  wire \rdata_reg[13]_i_2_n_5 ;
  wire \rdata_reg[13]_i_3_n_5 ;
  wire \rdata_reg[14]_i_1_n_5 ;
  wire \rdata_reg[14]_i_2_n_5 ;
  wire \rdata_reg[14]_i_3_n_5 ;
  wire \rdata_reg[15]_i_3_n_5 ;
  wire \rdata_reg[15]_i_4_n_5 ;
  wire \rdata_reg[15]_i_5_n_5 ;
  wire \rdata_reg[8]_i_2_n_5 ;
  wire \rdata_reg[8]_i_3_n_5 ;
  wire \rdata_reg[9]_i_2_n_5 ;
  wire \rdata_reg[9]_i_3_n_5 ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [15:0]s_axi_CTRL_WDATA;
  wire [1:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire waddr;
  wire \waddr_reg_n_5_[0] ;
  wire \waddr_reg_n_5_[1] ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire \waddr_reg_n_5_[5] ;
  wire \waddr_reg_n_5_[6] ;
  wire \waddr_reg_n_5_[7] ;
  wire [11:1]width;

  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RVALID),
        .I3(s_axi_CTRL_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_CTRL_RVALID),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_CTRL_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BREADY),
        .I3(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_CTRL_BVALID),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[0]_i_1 
       (.I0(K33[0]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_10_preg_reg[15] [0]),
        .O(\int_K33_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[10]_i_1 
       (.I0(K33[10]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_10_preg_reg[15] [10]),
        .O(\int_K33_reg[15]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[11]_i_1 
       (.I0(K33[11]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_10_preg_reg[15] [11]),
        .O(\int_K33_reg[15]_0 [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[12]_i_1 
       (.I0(K33[12]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_10_preg_reg[15] [12]),
        .O(\int_K33_reg[15]_0 [12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[13]_i_1 
       (.I0(K33[13]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_10_preg_reg[15] [13]),
        .O(\int_K33_reg[15]_0 [13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[14]_i_1 
       (.I0(K33[14]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_10_preg_reg[15] [14]),
        .O(\int_K33_reg[15]_0 [14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[15]_i_1 
       (.I0(K33[15]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_10_preg_reg[15] [15]),
        .O(\int_K33_reg[15]_0 [15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[1]_i_1 
       (.I0(K33[1]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_10_preg_reg[15] [1]),
        .O(\int_K33_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[2]_i_1 
       (.I0(K33[2]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_10_preg_reg[15] [2]),
        .O(\int_K33_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[3]_i_1 
       (.I0(K33[3]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_10_preg_reg[15] [3]),
        .O(\int_K33_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[4]_i_1 
       (.I0(K33[4]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_10_preg_reg[15] [4]),
        .O(\int_K33_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[5]_i_1 
       (.I0(K33[5]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_10_preg_reg[15] [5]),
        .O(\int_K33_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[6]_i_1 
       (.I0(K33[6]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_10_preg_reg[15] [6]),
        .O(\int_K33_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[7]_i_1 
       (.I0(K33[7]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_10_preg_reg[15] [7]),
        .O(\int_K33_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[8]_i_1 
       (.I0(K33[8]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_10_preg_reg[15] [8]),
        .O(\int_K33_reg[15]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_10_preg[9]_i_1 
       (.I0(K33[9]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_10_preg_reg[15] [9]),
        .O(\int_K33_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[0]_i_1 
       (.I0(ROffset[0]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_11_preg_reg[9] [0]),
        .O(\int_ROffset_reg[9]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[1]_i_1 
       (.I0(ROffset[1]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_11_preg_reg[9] [1]),
        .O(\int_ROffset_reg[9]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[2]_i_1 
       (.I0(ROffset[2]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_11_preg_reg[9] [2]),
        .O(\int_ROffset_reg[9]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[3]_i_1 
       (.I0(ROffset[3]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_11_preg_reg[9] [3]),
        .O(\int_ROffset_reg[9]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[4]_i_1 
       (.I0(ROffset[4]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_11_preg_reg[9] [4]),
        .O(\int_ROffset_reg[9]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[5]_i_1 
       (.I0(ROffset[5]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_11_preg_reg[9] [5]),
        .O(\int_ROffset_reg[9]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[6]_i_1 
       (.I0(ROffset[6]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_11_preg_reg[9] [6]),
        .O(\int_ROffset_reg[9]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[7]_i_1 
       (.I0(ROffset[7]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_11_preg_reg[9] [7]),
        .O(\int_ROffset_reg[9]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[8]_i_1 
       (.I0(ROffset[8]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_11_preg_reg[9] [8]),
        .O(\int_ROffset_reg[9]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_11_preg[9]_i_1 
       (.I0(ROffset[9]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_11_preg_reg[9] [9]),
        .O(\int_ROffset_reg[9]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[0]_i_1 
       (.I0(GOffset[0]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_12_preg_reg[9] [0]),
        .O(\int_GOffset_reg[9]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[1]_i_1 
       (.I0(GOffset[1]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_12_preg_reg[9] [1]),
        .O(\int_GOffset_reg[9]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[2]_i_1 
       (.I0(GOffset[2]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_12_preg_reg[9] [2]),
        .O(\int_GOffset_reg[9]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[3]_i_1 
       (.I0(GOffset[3]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_12_preg_reg[9] [3]),
        .O(\int_GOffset_reg[9]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[4]_i_1 
       (.I0(GOffset[4]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_12_preg_reg[9] [4]),
        .O(\int_GOffset_reg[9]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[5]_i_1 
       (.I0(GOffset[5]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_12_preg_reg[9] [5]),
        .O(\int_GOffset_reg[9]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[6]_i_1 
       (.I0(GOffset[6]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_12_preg_reg[9] [6]),
        .O(\int_GOffset_reg[9]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[7]_i_1 
       (.I0(GOffset[7]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_12_preg_reg[9] [7]),
        .O(\int_GOffset_reg[9]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[8]_i_1 
       (.I0(GOffset[8]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_12_preg_reg[9] [8]),
        .O(\int_GOffset_reg[9]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_12_preg[9]_i_1 
       (.I0(GOffset[9]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_12_preg_reg[9] [9]),
        .O(\int_GOffset_reg[9]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[0]_i_1 
       (.I0(BOffset[0]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_13_preg_reg[9] [0]),
        .O(\int_BOffset_reg[9]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[1]_i_1 
       (.I0(BOffset[1]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_13_preg_reg[9] [1]),
        .O(\int_BOffset_reg[9]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[2]_i_1 
       (.I0(BOffset[2]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_13_preg_reg[9] [2]),
        .O(\int_BOffset_reg[9]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[3]_i_1 
       (.I0(BOffset[3]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_13_preg_reg[9] [3]),
        .O(\int_BOffset_reg[9]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[4]_i_1 
       (.I0(BOffset[4]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_13_preg_reg[9] [4]),
        .O(\int_BOffset_reg[9]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[5]_i_1 
       (.I0(BOffset[5]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_13_preg_reg[9] [5]),
        .O(\int_BOffset_reg[9]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[6]_i_1 
       (.I0(BOffset[6]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_13_preg_reg[9] [6]),
        .O(\int_BOffset_reg[9]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[7]_i_1 
       (.I0(BOffset[7]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_13_preg_reg[9] [7]),
        .O(\int_BOffset_reg[9]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[8]_i_1 
       (.I0(BOffset[8]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_13_preg_reg[9] [8]),
        .O(\int_BOffset_reg[9]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_13_preg[9]_i_1 
       (.I0(BOffset[9]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_13_preg_reg[9] [9]),
        .O(\int_BOffset_reg[9]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_14_preg[0]_i_1 
       (.I0(ClampMin[0]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\ap_return_14_preg_reg[7] [0]),
        .O(\int_ClampMin_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_14_preg[1]_i_1 
       (.I0(ClampMin[1]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\ap_return_14_preg_reg[7] [1]),
        .O(\int_ClampMin_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_14_preg[2]_i_1 
       (.I0(ClampMin[2]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\ap_return_14_preg_reg[7] [2]),
        .O(\int_ClampMin_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_14_preg[3]_i_1 
       (.I0(ClampMin[3]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\ap_return_14_preg_reg[7] [3]),
        .O(\int_ClampMin_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_14_preg[4]_i_1 
       (.I0(ClampMin[4]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\ap_return_14_preg_reg[7] [4]),
        .O(\int_ClampMin_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_14_preg[5]_i_1 
       (.I0(ClampMin[5]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\ap_return_14_preg_reg[7] [5]),
        .O(\int_ClampMin_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_14_preg[6]_i_1 
       (.I0(ClampMin[6]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\ap_return_14_preg_reg[7] [6]),
        .O(\int_ClampMin_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_14_preg[7]_i_1 
       (.I0(ClampMin[7]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\ap_return_14_preg_reg[7] [7]),
        .O(\int_ClampMin_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_15_preg[0]_i_1 
       (.I0(ClipMax[0]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\ap_return_15_preg_reg[7] [0]),
        .O(\int_ClipMax_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_15_preg[1]_i_1 
       (.I0(ClipMax[1]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\ap_return_15_preg_reg[7] [1]),
        .O(\int_ClipMax_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_15_preg[2]_i_1 
       (.I0(ClipMax[2]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\ap_return_15_preg_reg[7] [2]),
        .O(\int_ClipMax_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_15_preg[3]_i_1 
       (.I0(ClipMax[3]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\ap_return_15_preg_reg[7] [3]),
        .O(\int_ClipMax_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_15_preg[4]_i_1 
       (.I0(ClipMax[4]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\ap_return_15_preg_reg[7] [4]),
        .O(\int_ClipMax_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_15_preg[5]_i_1 
       (.I0(ClipMax[5]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\ap_return_15_preg_reg[7] [5]),
        .O(\int_ClipMax_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_15_preg[6]_i_1 
       (.I0(ClipMax[6]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\ap_return_15_preg_reg[7] [6]),
        .O(\int_ClipMax_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_15_preg[7]_i_1 
       (.I0(ClipMax[7]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\ap_return_15_preg_reg[7] [7]),
        .O(\int_ClipMax_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hFEFFFFFF54550000)) 
    \ap_return_16_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(InVideoFormat[7]),
        .I2(\ap_return_16_preg[0]_i_2_n_5 ),
        .I3(InVideoFormat[0]),
        .I4(int_ap_start_reg_rep_0),
        .I5(ap_return_16_preg),
        .O(Block_entry3_proc_U0_ap_return_16));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_return_16_preg[0]_i_2 
       (.I0(InVideoFormat[5]),
        .I1(InVideoFormat[3]),
        .I2(InVideoFormat[2]),
        .I3(InVideoFormat[1]),
        .I4(InVideoFormat[4]),
        .I5(InVideoFormat[6]),
        .O(\ap_return_16_preg[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF54550000)) 
    \ap_return_17_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(OutVideoFormat[7]),
        .I2(\ap_return_17_preg[0]_i_2_n_5 ),
        .I3(OutVideoFormat[0]),
        .I4(int_ap_start_reg_rep_0),
        .I5(ap_return_17_preg),
        .O(Block_entry3_proc_U0_ap_return_17));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_return_17_preg[0]_i_2 
       (.I0(OutVideoFormat[5]),
        .I1(OutVideoFormat[3]),
        .I2(OutVideoFormat[2]),
        .I3(OutVideoFormat[1]),
        .I4(OutVideoFormat[4]),
        .I5(OutVideoFormat[6]),
        .O(\ap_return_17_preg[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFEFF5400)) 
    \ap_return_18_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_16_preg[0]_i_2_n_5 ),
        .I2(InVideoFormat[7]),
        .I3(int_ap_start_reg_rep_0),
        .I4(ap_return_18_preg),
        .O(Block_entry3_proc_U0_ap_return_18));
  LUT5 #(
    .INIT(32'hFEFF5400)) 
    \ap_return_19_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_17_preg[0]_i_2_n_5 ),
        .I2(OutVideoFormat[7]),
        .I3(int_ap_start_reg_rep_0),
        .I4(ap_return_19_preg),
        .O(Block_entry3_proc_U0_ap_return_19));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_20_preg[10]_i_1 
       (.I0(width[10]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11] [9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_20_preg[11]_i_1 
       (.I0(width[11]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11] [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_20_preg[1]_i_1 
       (.I0(width[1]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11] [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_20_preg[2]_i_1 
       (.I0(width[2]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_20_preg[3]_i_1 
       (.I0(width[3]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_20_preg[4]_i_1 
       (.I0(width[4]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11] [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_20_preg[5]_i_1 
       (.I0(width[5]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11] [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_20_preg[6]_i_1 
       (.I0(width[6]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11] [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_20_preg[7]_i_1 
       (.I0(width[7]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11] [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_20_preg[8]_i_1 
       (.I0(width[8]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11] [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_20_preg[9]_i_1 
       (.I0(width[9]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11] [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_21_preg[0]_i_1 
       (.I0(height[0]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11]_0 [0]),
        .O(\int_height_reg[11]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_21_preg[10]_i_1 
       (.I0(height[10]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11]_0 [10]),
        .O(\int_height_reg[11]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_21_preg[11]_i_1 
       (.I0(height[11]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11]_0 [11]),
        .O(\int_height_reg[11]_0 [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_21_preg[1]_i_1 
       (.I0(height[1]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11]_0 [1]),
        .O(\int_height_reg[11]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_21_preg[2]_i_1 
       (.I0(height[2]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11]_0 [2]),
        .O(\int_height_reg[11]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_21_preg[3]_i_1 
       (.I0(height[3]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11]_0 [3]),
        .O(\int_height_reg[11]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_21_preg[4]_i_1 
       (.I0(height[4]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11]_0 [4]),
        .O(\int_height_reg[11]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_21_preg[5]_i_1 
       (.I0(height[5]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11]_0 [5]),
        .O(\int_height_reg[11]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_21_preg[6]_i_1 
       (.I0(height[6]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11]_0 [6]),
        .O(\int_height_reg[11]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_21_preg[7]_i_1 
       (.I0(height[7]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11]_0 [7]),
        .O(\int_height_reg[11]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_21_preg[8]_i_1 
       (.I0(height[8]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11]_0 [8]),
        .O(\int_height_reg[11]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_21_preg[9]_i_1 
       (.I0(height[9]),
        .I1(int_ap_start_reg_rep_0),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[0][11]_0 [9]),
        .O(\int_height_reg[11]_0 [9]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_8_preg[0]_i_1 
       (.I0(K31[0]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__1_0),
        .I3(\ap_return_8_preg_reg[14] [0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_8_preg[10]_i_1 
       (.I0(K31[10]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__1_0),
        .I3(\ap_return_8_preg_reg[14] [10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_8_preg[11]_i_1 
       (.I0(K31[11]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__1_0),
        .I3(\ap_return_8_preg_reg[14] [11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_8_preg[12]_i_1 
       (.I0(K31[12]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__1_0),
        .I3(\ap_return_8_preg_reg[14] [12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_8_preg[13]_i_1 
       (.I0(K31[13]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__1_0),
        .I3(\ap_return_8_preg_reg[14] [13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_8_preg[14]_i_1 
       (.I0(K31[14]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__1_0),
        .I3(\ap_return_8_preg_reg[14] [14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_8_preg[1]_i_1 
       (.I0(K31[1]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__1_0),
        .I3(\ap_return_8_preg_reg[14] [1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_8_preg[2]_i_1 
       (.I0(K31[2]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__1_0),
        .I3(\ap_return_8_preg_reg[14] [2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_8_preg[3]_i_1 
       (.I0(K31[3]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__1_0),
        .I3(\ap_return_8_preg_reg[14] [3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_8_preg[4]_i_1 
       (.I0(K31[4]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__1_0),
        .I3(\ap_return_8_preg_reg[14] [4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_8_preg[5]_i_1 
       (.I0(K31[5]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__1_0),
        .I3(\ap_return_8_preg_reg[14] [5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_8_preg[6]_i_1 
       (.I0(K31[6]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__1_0),
        .I3(\ap_return_8_preg_reg[14] [6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_8_preg[7]_i_1 
       (.I0(K31[7]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__1_0),
        .I3(\ap_return_8_preg_reg[14] [7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_8_preg[8]_i_1 
       (.I0(K31[8]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__1_0),
        .I3(\ap_return_8_preg_reg[14] [8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \ap_return_8_preg[9]_i_1 
       (.I0(K31[9]),
        .I1(ap_done_reg),
        .I2(int_ap_start_reg_rep__1_0),
        .I3(\ap_return_8_preg_reg[14] [9]),
        .O(in[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[0]_i_1 
       (.I0(K32[0]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_9_preg_reg[15] [0]),
        .O(\int_K32_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[10]_i_1 
       (.I0(K32[10]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_9_preg_reg[15] [10]),
        .O(\int_K32_reg[15]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[11]_i_1 
       (.I0(K32[11]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_9_preg_reg[15] [11]),
        .O(\int_K32_reg[15]_0 [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[12]_i_1 
       (.I0(K32[12]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_9_preg_reg[15] [12]),
        .O(\int_K32_reg[15]_0 [12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[13]_i_1 
       (.I0(K32[13]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_9_preg_reg[15] [13]),
        .O(\int_K32_reg[15]_0 [13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[14]_i_1 
       (.I0(K32[14]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_9_preg_reg[15] [14]),
        .O(\int_K32_reg[15]_0 [14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[15]_i_1 
       (.I0(K32[15]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_9_preg_reg[15] [15]),
        .O(\int_K32_reg[15]_0 [15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[1]_i_1 
       (.I0(K32[1]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_9_preg_reg[15] [1]),
        .O(\int_K32_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[2]_i_1 
       (.I0(K32[2]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_9_preg_reg[15] [2]),
        .O(\int_K32_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[3]_i_1 
       (.I0(K32[3]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_9_preg_reg[15] [3]),
        .O(\int_K32_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[4]_i_1 
       (.I0(K32[4]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_9_preg_reg[15] [4]),
        .O(\int_K32_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[5]_i_1 
       (.I0(K32[5]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_9_preg_reg[15] [5]),
        .O(\int_K32_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[6]_i_1 
       (.I0(K32[6]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_9_preg_reg[15] [6]),
        .O(\int_K32_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[7]_i_1 
       (.I0(K32[7]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_9_preg_reg[15] [7]),
        .O(\int_K32_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[8]_i_1 
       (.I0(K32[8]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_9_preg_reg[15] [8]),
        .O(\int_K32_reg[15]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_return_9_preg[9]_i_1 
       (.I0(K32[9]),
        .I1(int_ap_start_reg_rep__1_0),
        .I2(ap_done_reg),
        .I3(\ap_return_9_preg_reg[15] [9]),
        .O(\int_K32_reg[15]_0 [9]));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_18_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_5),
        .O(auto_restart_status_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_5),
        .Q(auto_restart_status_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[0]),
        .O(int_BOffset0[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[1]),
        .O(int_BOffset0[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[2]),
        .O(int_BOffset0[2]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[3]),
        .O(int_BOffset0[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[4]),
        .O(int_BOffset0[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[5]),
        .O(int_BOffset0[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[6]),
        .O(int_BOffset0[6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(BOffset[7]),
        .O(int_BOffset0[7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset[8]),
        .O(int_BOffset0[8]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \int_BOffset[9]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\int_InVideoFormat[7]_i_3_n_5 ),
        .I5(\waddr_reg_n_5_[2] ),
        .O(\int_BOffset[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_BOffset[9]_i_2 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(BOffset[9]),
        .O(int_BOffset0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[0] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[0]),
        .Q(BOffset[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[1] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[1]),
        .Q(BOffset[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[2] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[2]),
        .Q(BOffset[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[3] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[3]),
        .Q(BOffset[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[4] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[4]),
        .Q(BOffset[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[5] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[5]),
        .Q(BOffset[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[6] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[6]),
        .Q(BOffset[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[7] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[7]),
        .Q(BOffset[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[8] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[8]),
        .Q(BOffset[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_BOffset_reg[9] 
       (.C(ap_clk),
        .CE(\int_BOffset[9]_i_1_n_5 ),
        .D(int_BOffset0[9]),
        .Q(BOffset[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[0]),
        .O(int_ClampMin0[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[1]),
        .O(int_ClampMin0[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[2]),
        .O(int_ClampMin0[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[3]),
        .O(int_ClampMin0[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[4]),
        .O(int_ClampMin0[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[5]),
        .O(int_ClampMin0[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[6]),
        .O(int_ClampMin0[6]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \int_ClampMin[7]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_ClampMin[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClampMin[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClampMin[7]),
        .O(int_ClampMin0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[0] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[0]),
        .Q(ClampMin[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[1] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[1]),
        .Q(ClampMin[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[2] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[2]),
        .Q(ClampMin[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[3] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[3]),
        .Q(ClampMin[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[4] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[4]),
        .Q(ClampMin[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[5] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[5]),
        .Q(ClampMin[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[6] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[6]),
        .Q(ClampMin[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClampMin_reg[7] 
       (.C(ap_clk),
        .CE(\int_ClampMin[7]_i_1_n_5 ),
        .D(int_ClampMin0[7]),
        .Q(ClampMin[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[0]),
        .O(int_ClipMax0[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[1]),
        .O(int_ClipMax0[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[2]),
        .O(int_ClipMax0[2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[3]),
        .O(int_ClipMax0[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[4]),
        .O(int_ClipMax0[4]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[5]),
        .O(int_ClipMax0[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[6]),
        .O(int_ClipMax0[6]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \int_ClipMax[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[2] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_ClipMax[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ClipMax[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ClipMax[7]),
        .O(int_ClipMax0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[0] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[0]),
        .Q(ClipMax[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[1] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[1]),
        .Q(ClipMax[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[2] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[2]),
        .Q(ClipMax[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[3] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[3]),
        .Q(ClipMax[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[4] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[4]),
        .Q(ClipMax[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[5] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[5]),
        .Q(ClipMax[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[6] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[6]),
        .Q(ClipMax[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ClipMax_reg[7] 
       (.C(ap_clk),
        .CE(\int_ClipMax[7]_i_1_n_5 ),
        .D(int_ClipMax0[7]),
        .Q(ClipMax[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[0]),
        .O(int_GOffset0[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[1]),
        .O(int_GOffset0[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[2]),
        .O(int_GOffset0[2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[3]),
        .O(int_GOffset0[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[4]),
        .O(int_GOffset0[4]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[5]),
        .O(int_GOffset0[5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[6]),
        .O(int_GOffset0[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(GOffset[7]),
        .O(int_GOffset0[7]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset[8]),
        .O(int_GOffset0[8]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \int_GOffset[9]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\int_InVideoFormat[7]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_GOffset[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_GOffset[9]_i_2 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(GOffset[9]),
        .O(int_GOffset0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[0] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[0]),
        .Q(GOffset[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[1] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[1]),
        .Q(GOffset[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[2] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[2]),
        .Q(GOffset[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[3] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[3]),
        .Q(GOffset[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[4] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[4]),
        .Q(GOffset[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[5] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[5]),
        .Q(GOffset[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[6] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[6]),
        .Q(GOffset[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[7] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[7]),
        .Q(GOffset[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[8] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[8]),
        .Q(GOffset[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_GOffset_reg[9] 
       (.C(ap_clk),
        .CE(\int_GOffset[9]_i_1_n_5 ),
        .D(int_GOffset0[9]),
        .Q(GOffset[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[0]),
        .O(int_InVideoFormat0[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[1]),
        .O(int_InVideoFormat0[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[2]),
        .O(int_InVideoFormat0[2]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[3]),
        .O(int_InVideoFormat0[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[4]),
        .O(int_InVideoFormat0[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[5]),
        .O(int_InVideoFormat0[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[6]),
        .O(int_InVideoFormat0[6]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_InVideoFormat[7]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[2] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_InVideoFormat[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_InVideoFormat[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(InVideoFormat[7]),
        .O(int_InVideoFormat0[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_InVideoFormat[7]_i_3 
       (.I0(\waddr_reg_n_5_[1] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\waddr_reg_n_5_[0] ),
        .I4(\waddr_reg_n_5_[6] ),
        .O(\int_InVideoFormat[7]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[0] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[0]),
        .Q(InVideoFormat[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[1] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[1]),
        .Q(InVideoFormat[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[2] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[2]),
        .Q(InVideoFormat[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[3] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[3]),
        .Q(InVideoFormat[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[4] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[4]),
        .Q(InVideoFormat[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[5] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[5]),
        .Q(InVideoFormat[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[6] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[6]),
        .Q(InVideoFormat[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_InVideoFormat_reg[7] 
       (.C(ap_clk),
        .CE(\int_InVideoFormat[7]_i_1_n_5 ),
        .D(int_InVideoFormat0[7]),
        .Q(InVideoFormat[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[0]),
        .O(int_K110[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[10]),
        .O(int_K110[10]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[11]),
        .O(int_K110[11]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[12]),
        .O(int_K110[12]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[13]),
        .O(int_K110[13]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[14]),
        .O(int_K110[14]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_K11[15]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_K11[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .O(\int_K11[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[15]),
        .O(int_K110[15]));
  LUT4 #(
    .INIT(16'h0008)) 
    \int_K11[15]_i_3 
       (.I0(\int_K11[15]_i_4_n_5 ),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[2] ),
        .O(\int_K11[15]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \int_K11[15]_i_4 
       (.I0(\waddr_reg_n_5_[0] ),
        .I1(s_axi_CTRL_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_5_[1] ),
        .O(\int_K11[15]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[1]),
        .O(int_K110[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[2]),
        .O(int_K110[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[3]),
        .O(int_K110[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[4]),
        .O(int_K110[4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[5]),
        .O(int_K110[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[6]),
        .O(int_K110[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K11[7]),
        .O(int_K110[7]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[8]),
        .O(int_K110[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K11[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K11[9]),
        .O(int_K110[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[0] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[0]),
        .Q(K11[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[10] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[10]),
        .Q(K11[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[11] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[11]),
        .Q(K11[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[12] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[12]),
        .Q(K11[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[13] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[13]),
        .Q(K11[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[14] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[14]),
        .Q(K11[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[15] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[15]),
        .Q(K11[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[1] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[1]),
        .Q(K11[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[2] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[2]),
        .Q(K11[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[3] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[3]),
        .Q(K11[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[4] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[4]),
        .Q(K11[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[5] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[5]),
        .Q(K11[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[6] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[6]),
        .Q(K11[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[7] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[7]),
        .Q(K11[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[8] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[8]),
        .Q(K11[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K11_reg[9] 
       (.C(ap_clk),
        .CE(\int_K11[15]_i_1_n_5 ),
        .D(int_K110[9]),
        .Q(K11[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[0]),
        .O(int_K120[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[10]),
        .O(int_K120[10]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[11]),
        .O(int_K120[11]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[12]),
        .O(int_K120[12]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[13]),
        .O(int_K120[13]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[14]),
        .O(int_K120[14]));
  LUT4 #(
    .INIT(16'h2000)) 
    \int_K12[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\int_K11[15]_i_3_n_5 ),
        .O(\int_K12[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[15]),
        .O(int_K120[15]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[1]),
        .O(int_K120[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[2]),
        .O(int_K120[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[3]),
        .O(int_K120[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[4]),
        .O(int_K120[4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[5]),
        .O(int_K120[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[6]),
        .O(int_K120[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K12[7]),
        .O(int_K120[7]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[8]),
        .O(int_K120[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K12[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K12[9]),
        .O(int_K120[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[0] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[0]),
        .Q(K12[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[10] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[10]),
        .Q(K12[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[11] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[11]),
        .Q(K12[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[12] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[12]),
        .Q(K12[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[13] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[13]),
        .Q(K12[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[14] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[14]),
        .Q(K12[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[15] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[15]),
        .Q(K12[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[1] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[1]),
        .Q(K12[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[2] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[2]),
        .Q(K12[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[3] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[3]),
        .Q(K12[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[4] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[4]),
        .Q(K12[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[5] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[5]),
        .Q(K12[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[6] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[6]),
        .Q(K12[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[7] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[7]),
        .Q(K12[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[8] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[8]),
        .Q(K12[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K12_reg[9] 
       (.C(ap_clk),
        .CE(\int_K12[15]_i_1_n_5 ),
        .D(int_K120[9]),
        .Q(K12[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[0]),
        .O(int_K130[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[10]),
        .O(int_K130[10]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[11]),
        .O(int_K130[11]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[12]),
        .O(int_K130[12]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[13]),
        .O(int_K130[13]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[14]),
        .O(int_K130[14]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_K13[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\int_K11[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .O(\int_K13[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[15]),
        .O(int_K130[15]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[1]),
        .O(int_K130[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[2]),
        .O(int_K130[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[3]),
        .O(int_K130[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[4]),
        .O(int_K130[4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[5]),
        .O(int_K130[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[6]),
        .O(int_K130[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K13[7]),
        .O(int_K130[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[8]),
        .O(int_K130[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K13[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K13[9]),
        .O(int_K130[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[0] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[0]),
        .Q(K13[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[10] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[10]),
        .Q(K13[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[11] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[11]),
        .Q(K13[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[12] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[12]),
        .Q(K13[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[13] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[13]),
        .Q(K13[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[14] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[14]),
        .Q(K13[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[15] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[15]),
        .Q(K13[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[1] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[1]),
        .Q(K13[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[2] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[2]),
        .Q(K13[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[3] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[3]),
        .Q(K13[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[4] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[4]),
        .Q(K13[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[5] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[5]),
        .Q(K13[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[6] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[6]),
        .Q(K13[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[7] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[7]),
        .Q(K13[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[8] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[8]),
        .Q(K13[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K13_reg[9] 
       (.C(ap_clk),
        .CE(\int_K13[15]_i_1_n_5 ),
        .D(int_K130[9]),
        .Q(K13[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[0]),
        .O(int_K210[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[10]),
        .O(int_K210[10]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[11]),
        .O(int_K210[11]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[12]),
        .O(int_K210[12]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[13]),
        .O(int_K210[13]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[14]),
        .O(int_K210[14]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_K21[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_K11[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .O(\int_K21[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[15]),
        .O(int_K210[15]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[1]),
        .O(int_K210[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[2]),
        .O(int_K210[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[3]),
        .O(int_K210[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[4]),
        .O(int_K210[4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[5]),
        .O(int_K210[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[6]),
        .O(int_K210[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K21[7]),
        .O(int_K210[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[8]),
        .O(int_K210[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K21[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K21[9]),
        .O(int_K210[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[0] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[0]),
        .Q(K21[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[10] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[10]),
        .Q(K21[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[11] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[11]),
        .Q(K21[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[12] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[12]),
        .Q(K21[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[13] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[13]),
        .Q(K21[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[14] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[14]),
        .Q(K21[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[15] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[15]),
        .Q(K21[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[1] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[1]),
        .Q(K21[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[2] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[2]),
        .Q(K21[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[3] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[3]),
        .Q(K21[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[4] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[4]),
        .Q(K21[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[5] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[5]),
        .Q(K21[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[6] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[6]),
        .Q(K21[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[7] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[7]),
        .Q(K21[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[8] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[8]),
        .Q(K21[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K21_reg[9] 
       (.C(ap_clk),
        .CE(\int_K21[15]_i_1_n_5 ),
        .D(int_K210[9]),
        .Q(K21[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[0]),
        .O(int_K220[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[10]),
        .O(int_K220[10]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[11]),
        .O(int_K220[11]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[12]),
        .O(int_K220[12]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[13]),
        .O(int_K220[13]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[14]),
        .O(int_K220[14]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_K22[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\int_K11[15]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[3] ),
        .O(\int_K22[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[15]),
        .O(int_K220[15]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[1]),
        .O(int_K220[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[2]),
        .O(int_K220[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[3]),
        .O(int_K220[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[4]),
        .O(int_K220[4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[5]),
        .O(int_K220[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[6]),
        .O(int_K220[6]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K22[7]),
        .O(int_K220[7]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[8]),
        .O(int_K220[8]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K22[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K22[9]),
        .O(int_K220[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[0] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[0]),
        .Q(K22[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[10] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[10]),
        .Q(K22[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[11] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[11]),
        .Q(K22[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[12] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[12]),
        .Q(K22[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[13] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[13]),
        .Q(K22[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[14] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[14]),
        .Q(K22[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[15] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[15]),
        .Q(K22[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[1] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[1]),
        .Q(K22[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[2] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[2]),
        .Q(K22[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[3] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[3]),
        .Q(K22[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[4] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[4]),
        .Q(K22[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[5] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[5]),
        .Q(K22[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[6] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[6]),
        .Q(K22[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[7] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[7]),
        .Q(K22[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[8] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[8]),
        .Q(K22[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K22_reg[9] 
       (.C(ap_clk),
        .CE(\int_K22[15]_i_1_n_5 ),
        .D(int_K220[9]),
        .Q(K22[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[0]),
        .O(int_K230[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[10]),
        .O(int_K230[10]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[11]),
        .O(int_K230[11]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[12]),
        .O(int_K230[12]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[13]),
        .O(int_K230[13]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[14]),
        .O(int_K230[14]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_K23[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_K11[15]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[5] ),
        .O(\int_K23[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[15]),
        .O(int_K230[15]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[1]),
        .O(int_K230[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[2]),
        .O(int_K230[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[3]),
        .O(int_K230[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[4]),
        .O(int_K230[4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[5]),
        .O(int_K230[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[6]),
        .O(int_K230[6]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K23[7]),
        .O(int_K230[7]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[8]),
        .O(int_K230[8]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K23[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K23[9]),
        .O(int_K230[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[0] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[0]),
        .Q(K23[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[10] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[10]),
        .Q(K23[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[11] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[11]),
        .Q(K23[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[12] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[12]),
        .Q(K23[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[13] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[13]),
        .Q(K23[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[14] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[14]),
        .Q(K23[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[15] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[15]),
        .Q(K23[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[1] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[1]),
        .Q(K23[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[2] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[2]),
        .Q(K23[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[3] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[3]),
        .Q(K23[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[4] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[4]),
        .Q(K23[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[5] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[5]),
        .Q(K23[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[6] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[6]),
        .Q(K23[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[7] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[7]),
        .Q(K23[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[8] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[8]),
        .Q(K23[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K23_reg[9] 
       (.C(ap_clk),
        .CE(\int_K23[15]_i_1_n_5 ),
        .D(int_K230[9]),
        .Q(K23[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[0]),
        .O(int_K310[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[10]),
        .O(int_K310[10]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[11]),
        .O(int_K310[11]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[12]),
        .O(int_K310[12]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[13]),
        .O(int_K310[13]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[14]),
        .O(int_K310[14]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_K31[15]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K31[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_K31_reg[15]_0 ),
        .O(int_K310[15]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[1]),
        .O(int_K310[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[2]),
        .O(int_K310[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[3]),
        .O(int_K310[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[4]),
        .O(int_K310[4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[5]),
        .O(int_K310[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[6]),
        .O(int_K310[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K31[7]),
        .O(int_K310[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[8]),
        .O(int_K310[8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K31[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K31[9]),
        .O(int_K310[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[0] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[0]),
        .Q(K31[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[10] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[10]),
        .Q(K31[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[11] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[11]),
        .Q(K31[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[12] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[12]),
        .Q(K31[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[13] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[13]),
        .Q(K31[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[14] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[14]),
        .Q(K31[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[15] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[15]),
        .Q(\int_K31_reg[15]_0 ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[1] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[1]),
        .Q(K31[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[2] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[2]),
        .Q(K31[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[3] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[3]),
        .Q(K31[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[4] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[4]),
        .Q(K31[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[5] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[5]),
        .Q(K31[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[6] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[6]),
        .Q(K31[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[7] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[7]),
        .Q(K31[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[8] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[8]),
        .Q(K31[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K31_reg[9] 
       (.C(ap_clk),
        .CE(\int_K31[15]_i_1_n_5 ),
        .D(int_K310[9]),
        .Q(K31[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[0]),
        .O(int_K320[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[10]),
        .O(int_K320[10]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[11]),
        .O(int_K320[11]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[12]),
        .O(int_K320[12]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[13]),
        .O(int_K320[13]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[14]),
        .O(int_K320[14]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \int_K32[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_K32[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[15]),
        .O(int_K320[15]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[1]),
        .O(int_K320[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[2]),
        .O(int_K320[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[3]),
        .O(int_K320[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[4]),
        .O(int_K320[4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[5]),
        .O(int_K320[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[6]),
        .O(int_K320[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K32[7]),
        .O(int_K320[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[8]),
        .O(int_K320[8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K32[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K32[9]),
        .O(int_K320[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[0] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[0]),
        .Q(K32[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[10] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[10]),
        .Q(K32[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[11] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[11]),
        .Q(K32[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[12] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[12]),
        .Q(K32[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[13] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[13]),
        .Q(K32[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[14] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[14]),
        .Q(K32[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[15] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[15]),
        .Q(K32[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[1] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[1]),
        .Q(K32[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[2] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[2]),
        .Q(K32[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[3] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[3]),
        .Q(K32[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[4] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[4]),
        .Q(K32[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[5] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[5]),
        .Q(K32[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[6] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[6]),
        .Q(K32[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[7] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[7]),
        .Q(K32[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[8] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[8]),
        .Q(K32[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K32_reg[9] 
       (.C(ap_clk),
        .CE(\int_K32[15]_i_1_n_5 ),
        .D(int_K320[9]),
        .Q(K32[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[0]),
        .O(int_K330[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[10]),
        .O(int_K330[10]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[11]),
        .O(int_K330[11]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[12]),
        .O(int_K330[12]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[13]),
        .O(int_K330[13]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[14]),
        .O(int_K330[14]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \int_K33[15]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[2] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_K33[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[15]),
        .O(int_K330[15]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[1]),
        .O(int_K330[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[2]),
        .O(int_K330[2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[3]),
        .O(int_K330[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[4]),
        .O(int_K330[4]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[5]),
        .O(int_K330[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[6]),
        .O(int_K330[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(K33[7]),
        .O(int_K330[7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[8]),
        .O(int_K330[8]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_K33[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(K33[9]),
        .O(int_K330[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[0] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[0]),
        .Q(K33[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[10] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[10]),
        .Q(K33[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[11] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[11]),
        .Q(K33[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[12] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[12]),
        .Q(K33[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[13] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[13]),
        .Q(K33[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[14] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[14]),
        .Q(K33[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[15] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[15]),
        .Q(K33[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[1] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[1]),
        .Q(K33[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[2] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[2]),
        .Q(K33[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[3] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[3]),
        .Q(K33[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[4] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[4]),
        .Q(K33[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[5] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[5]),
        .Q(K33[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[6] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[6]),
        .Q(K33[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[7] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[7]),
        .Q(K33[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[8] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[8]),
        .Q(K33[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_K33_reg[9] 
       (.C(ap_clk),
        .CE(\int_K33[15]_i_1_n_5 ),
        .D(int_K330[9]),
        .Q(K33[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[0]),
        .O(int_OutVideoFormat0[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[1]),
        .O(int_OutVideoFormat0[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[2]),
        .O(int_OutVideoFormat0[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[3]),
        .O(int_OutVideoFormat0[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[4]),
        .O(int_OutVideoFormat0[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[5]),
        .O(int_OutVideoFormat0[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[6]),
        .O(int_OutVideoFormat0[6]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \int_OutVideoFormat[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_OutVideoFormat[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_OutVideoFormat[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(OutVideoFormat[7]),
        .O(int_OutVideoFormat0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[0] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[0]),
        .Q(OutVideoFormat[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[1] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[1]),
        .Q(OutVideoFormat[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[2] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[2]),
        .Q(OutVideoFormat[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[3] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[3]),
        .Q(OutVideoFormat[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[4] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[4]),
        .Q(OutVideoFormat[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[5] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[5]),
        .Q(OutVideoFormat[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[6] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[6]),
        .Q(OutVideoFormat[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_OutVideoFormat_reg[7] 
       (.C(ap_clk),
        .CE(\int_OutVideoFormat[7]_i_1_n_5 ),
        .D(int_OutVideoFormat0[7]),
        .Q(OutVideoFormat[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[0]),
        .O(int_ROffset0[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[1]),
        .O(int_ROffset0[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[2]),
        .O(int_ROffset0[2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[3]),
        .O(int_ROffset0[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[4]),
        .O(int_ROffset0[4]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[5]),
        .O(int_ROffset0[5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[6]),
        .O(int_ROffset0[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ROffset[7]),
        .O(int_ROffset0[7]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset[8]),
        .O(int_ROffset0[8]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \int_ROffset[9]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\int_InVideoFormat[7]_i_3_n_5 ),
        .I5(\waddr_reg_n_5_[2] ),
        .O(\int_ROffset[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ROffset[9]_i_2 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ROffset[9]),
        .O(int_ROffset0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[0] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[0]),
        .Q(ROffset[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[1] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[1]),
        .Q(ROffset[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[2] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[2]),
        .Q(ROffset[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[3] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[3]),
        .Q(ROffset[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[4] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[4]),
        .Q(ROffset[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[5] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[5]),
        .Q(ROffset[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[6] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[6]),
        .Q(ROffset[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[7] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[7]),
        .Q(ROffset[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[8] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[8]),
        .Q(ROffset[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ROffset_reg[9] 
       (.C(ap_clk),
        .CE(\int_ROffset[9]_i_1_n_5 ),
        .D(int_ROffset0[9]),
        .Q(ROffset[9]),
        .R(ap_rst_n_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_18_in[2]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    int_ap_ready_i_1
       (.I0(p_18_in[7]),
        .I1(Block_entry3_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(int_task_ap_done0),
        .I4(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_5),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    int_ap_start_i_1
       (.I0(p_18_in[7]),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(int_ap_start1),
        .I4(s_axi_CTRL_WDATA[0]),
        .O(int_ap_start_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\int_ier[1]_i_2_n_5 ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(s_axi_CTRL_WSTRB[0]),
        .O(int_ap_start1));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(Block_entry3_proc_U0_ap_start),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_rep_i_1_n_5),
        .Q(int_ap_start_reg_rep_0),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg_rep__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_rep_i_1__0_n_5),
        .Q(int_ap_start_reg_rep__0_0),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "int_ap_start_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg_rep__1
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_rep_i_1__1_n_5),
        .Q(int_ap_start_reg_rep__1_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    int_ap_start_rep_i_1
       (.I0(p_18_in[7]),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(int_ap_start1),
        .I4(s_axi_CTRL_WDATA[0]),
        .O(int_ap_start_rep_i_1_n_5));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    int_ap_start_rep_i_1__0
       (.I0(p_18_in[7]),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(int_ap_start1),
        .I4(s_axi_CTRL_WDATA[0]),
        .O(int_ap_start_rep_i_1__0_n_5));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    int_ap_start_rep_i_1__1
       (.I0(p_18_in[7]),
        .I1(ap_done_reg),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(int_ap_start1),
        .I4(s_axi_CTRL_WDATA[0]),
        .O(int_ap_start_rep_i_1__1_n_5));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(int_auto_restart_i_2_n_5),
        .I3(s_axi_CTRL_WSTRB[0]),
        .I4(p_18_in[7]),
        .O(int_auto_restart_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    int_auto_restart_i_2
       (.I0(\int_InVideoFormat[7]_i_3_n_5 ),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\waddr_reg_n_5_[5] ),
        .O(int_auto_restart_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(p_18_in[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(int_gie_i_2_n_5),
        .I5(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_5_[7] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[5] ),
        .O(int_gie_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[12] ),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[13] ),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[14] ),
        .O(int_height0[14]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[2] ),
        .I4(\waddr_reg_n_5_[7] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_height[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_5_[15] ),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(height[7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height[9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[0]),
        .Q(height[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[10]),
        .Q(height[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[11]),
        .Q(height[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[12]),
        .Q(\int_height_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[13]),
        .Q(\int_height_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[14]),
        .Q(\int_height_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[15]),
        .Q(\int_height_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[1]),
        .Q(height[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[2]),
        .Q(height[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[3]),
        .Q(height[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[4]),
        .Q(height[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[5]),
        .Q(height[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[6]),
        .Q(height[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[7]),
        .Q(height[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[8]),
        .Q(height[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[9]),
        .Q(height[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(\int_ier[1]_i_2_n_5 ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(int_ier10_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\waddr_reg_n_5_[0] ),
        .I3(s_axi_CTRL_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(\waddr_reg_n_5_[1] ),
        .O(\int_ier[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_CTRL_WDATA[0]),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_CTRL_WDATA[1]),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_5),
        .I1(\int_isr_reg_n_5_[1] ),
        .I2(\int_isr_reg_n_5_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_5_[0] ),
        .I3(MultiPixStream2AXIvideo_U0_ap_done),
        .I4(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(int_gie_i_2_n_5),
        .I2(\int_InVideoFormat[7]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'h7777F7778888F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(Block_entry3_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(\int_isr_reg_n_5_[1] ),
        .O(\int_isr[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0CAAFFFF0CAA0CAA)) 
    int_task_ap_done_i_1
       (.I0(MultiPixStream2AXIvideo_U0_ap_done),
        .I1(ap_idle),
        .I2(p_18_in[2]),
        .I3(auto_restart_status_reg_n_5),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_5));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(\rdata[0]_i_8_n_5 ),
        .I5(ar_hs),
        .O(int_task_ap_done0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_5),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg_n_5_[0] ),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[12] ),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[13] ),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[14] ),
        .O(int_width0[14]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\int_InVideoFormat[7]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_width[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_5_[15] ),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(width[7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(width[9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[0]),
        .Q(\int_width_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[10]),
        .Q(width[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[11]),
        .Q(width[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[12]),
        .Q(\int_width_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[13]),
        .Q(\int_width_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[14]),
        .Q(\int_width_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[15]),
        .Q(\int_width_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[1]),
        .Q(width[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[2]),
        .Q(width[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[3]),
        .Q(width[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[4]),
        .Q(width[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[5]),
        .Q(width[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[6]),
        .Q(width[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[7]),
        .Q(width[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[8]),
        .Q(width[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[9]),
        .Q(width[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_1 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\rdata[0]_i_2_n_5 ),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[0]_i_3_n_5 ),
        .O(rdata[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_10 
       (.I0(K12[0]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(ROffset[0]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(OutVideoFormat[0]),
        .O(\rdata[0]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_11 
       (.I0(K21[0]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[0]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[0]),
        .O(\rdata[0]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_12 
       (.I0(K13[0]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[0]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\int_width_reg_n_5_[0] ),
        .O(\rdata[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hCFAFC0AFCFA0C0A0)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_4_n_5 ),
        .I1(\rdata[0]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\rdata[0]_i_6_n_5 ),
        .I5(\rdata[0]_i_7_n_5 ),
        .O(\rdata[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[0]_i_3 
       (.I0(\rdata[0]_i_8_n_5 ),
        .I1(int_gie_reg_n_5),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_isr_reg_n_5_[0] ),
        .O(\rdata[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[0]_i_4 
       (.I0(K22[0]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClampMin[0]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[0]_i_9_n_5 ),
        .O(\rdata[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[0]_i_5 
       (.I0(K23[0]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClipMax[0]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[0]_i_10_n_5 ),
        .O(\rdata[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[0]_i_6 
       (.I0(\rdata[0]_i_11_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\int_ier_reg_n_5_[0] ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(K32[0]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[0]_i_7 
       (.I0(\rdata[0]_i_12_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(Block_entry3_proc_U0_ap_start),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(K31[0]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[0]_i_8 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_9 
       (.I0(K11[0]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K33[0]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(InVideoFormat[0]),
        .O(\rdata[0]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[10]_i_4 
       (.I0(width[10]),
        .I1(K13[10]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K31[10]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[10]_i_5 
       (.I0(K22[10]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K11[10]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(K33[10]),
        .O(\rdata[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[10]_i_6 
       (.I0(height[10]),
        .I1(K21[10]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K32[10]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[10]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rdata[10]_i_7 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K12[10]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(K23[10]),
        .O(\rdata[10]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[11]_i_4 
       (.I0(width[11]),
        .I1(K13[11]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K31[11]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[11]_i_5 
       (.I0(K22[11]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K11[11]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(K33[11]),
        .O(\rdata[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[11]_i_6 
       (.I0(height[11]),
        .I1(K21[11]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K32[11]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[11]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rdata[11]_i_7 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K12[11]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(K23[11]),
        .O(\rdata[11]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[12]_i_4 
       (.I0(\int_width_reg_n_5_[12] ),
        .I1(K13[12]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K31[12]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[12]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[12]_i_5 
       (.I0(K22[12]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K11[12]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(K33[12]),
        .O(\rdata[12]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[12]_i_6 
       (.I0(\int_height_reg_n_5_[12] ),
        .I1(K21[12]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K32[12]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[12]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rdata[12]_i_7 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K12[12]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(K23[12]),
        .O(\rdata[12]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[13]_i_4 
       (.I0(\int_width_reg_n_5_[13] ),
        .I1(K13[13]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K31[13]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[13]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[13]_i_5 
       (.I0(K22[13]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K11[13]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(K33[13]),
        .O(\rdata[13]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[13]_i_6 
       (.I0(\int_height_reg_n_5_[13] ),
        .I1(K21[13]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K32[13]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[13]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rdata[13]_i_7 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K12[13]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(K23[13]),
        .O(\rdata[13]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[14]_i_4 
       (.I0(\int_width_reg_n_5_[14] ),
        .I1(K13[14]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K31[14]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[14]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[14]_i_5 
       (.I0(K22[14]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K11[14]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(K33[14]),
        .O(\rdata[14]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[14]_i_6 
       (.I0(\int_height_reg_n_5_[14] ),
        .I1(K21[14]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K32[14]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[14]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rdata[14]_i_7 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K12[14]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(K23[14]),
        .O(\rdata[14]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[15]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARADDR[0]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[15]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_2 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[15]_i_6 
       (.I0(\int_width_reg_n_5_[15] ),
        .I1(K13[15]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\int_K31_reg[15]_0 ),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[15]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[15]_i_7 
       (.I0(K22[15]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K11[15]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(K33[15]),
        .O(\rdata[15]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h000F0000C0A0C0A0)) 
    \rdata[15]_i_8 
       (.I0(\int_height_reg_n_5_[15] ),
        .I1(K21[15]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(K32[15]),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[15]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rdata[15]_i_9 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K12[15]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(K23[15]),
        .O(\rdata[15]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[1]_i_1 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\rdata[1]_i_2_n_5 ),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[1]_i_3_n_5 ),
        .O(rdata[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_10 
       (.I0(K21[1]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[1]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[1]),
        .O(\rdata[1]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_11 
       (.I0(K13[1]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[1]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[1]),
        .O(\rdata[1]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hCFAFC0AFCFA0C0A0)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_4_n_5 ),
        .I1(\rdata[1]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\rdata[1]_i_6_n_5 ),
        .I5(\rdata[1]_i_7_n_5 ),
        .O(\rdata[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \rdata[1]_i_3 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\int_isr_reg_n_5_[1] ),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[1]_i_4 
       (.I0(K22[1]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClampMin[1]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[1]_i_8_n_5 ),
        .O(\rdata[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[1]_i_5 
       (.I0(K23[1]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClipMax[1]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[1]_i_9_n_5 ),
        .O(\rdata[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[1]_i_6 
       (.I0(\rdata[1]_i_10_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(p_0_in),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(K32[1]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[1]_i_7 
       (.I0(\rdata[1]_i_11_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(int_task_ap_done__0),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(K31[1]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_8 
       (.I0(K11[1]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K33[1]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(InVideoFormat[1]),
        .O(\rdata[1]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_9 
       (.I0(K12[1]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(ROffset[1]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(OutVideoFormat[1]),
        .O(\rdata[1]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_5 ),
        .I1(\rdata[2]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\rdata[2]_i_4_n_5 ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[2]_i_5_n_5 ),
        .O(\rdata[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[2]_i_2 
       (.I0(K23[2]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClipMax[2]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[2]_i_6_n_5 ),
        .O(\rdata[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[2]_i_3 
       (.I0(\rdata[2]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K32[2]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[2]_i_4 
       (.I0(K22[2]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClampMin[2]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[2]_i_8_n_5 ),
        .O(\rdata[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[2]_i_5 
       (.I0(\rdata[2]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(p_18_in[2]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(K31[2]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[2]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_6 
       (.I0(K12[2]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(ROffset[2]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(OutVideoFormat[2]),
        .O(\rdata[2]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_7 
       (.I0(K21[2]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[2]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[2]),
        .O(\rdata[2]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_8 
       (.I0(K11[2]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K33[2]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(InVideoFormat[2]),
        .O(\rdata[2]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_9 
       (.I0(K13[2]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[2]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[2]),
        .O(\rdata[2]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_5 ),
        .I1(\rdata[3]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\rdata[3]_i_4_n_5 ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[3]_i_5_n_5 ),
        .O(\rdata[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[3]_i_2 
       (.I0(K23[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClipMax[3]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[3]_i_6_n_5 ),
        .O(\rdata[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[3]_i_3 
       (.I0(\rdata[3]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K32[3]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[3]_i_4 
       (.I0(K22[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClampMin[3]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[3]_i_8_n_5 ),
        .O(\rdata[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[3]_i_5 
       (.I0(\rdata[3]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(int_ap_ready__0),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(K31[3]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[3]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_6 
       (.I0(K12[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(ROffset[3]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(OutVideoFormat[3]),
        .O(\rdata[3]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_7 
       (.I0(K21[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[3]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[3]),
        .O(\rdata[3]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_8 
       (.I0(K11[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K33[3]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(InVideoFormat[3]),
        .O(\rdata[3]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_9 
       (.I0(K13[3]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[3]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[3]),
        .O(\rdata[3]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_5 ),
        .I1(\rdata[4]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\rdata[4]_i_4_n_5 ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[4]_i_5_n_5 ),
        .O(\rdata[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[4]_i_2 
       (.I0(K23[4]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClipMax[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[4]_i_6_n_5 ),
        .O(\rdata[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[4]_i_3 
       (.I0(\rdata[4]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K32[4]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[4]_i_4 
       (.I0(K22[4]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClampMin[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[4]_i_8_n_5 ),
        .O(\rdata[4]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[4]_i_5 
       (.I0(\rdata[4]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K31[4]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[4]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_6 
       (.I0(K12[4]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(ROffset[4]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(OutVideoFormat[4]),
        .O(\rdata[4]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_7 
       (.I0(K21[4]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[4]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[4]),
        .O(\rdata[4]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_8 
       (.I0(K11[4]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K33[4]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(InVideoFormat[4]),
        .O(\rdata[4]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_9 
       (.I0(K13[4]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[4]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[4]),
        .O(\rdata[4]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_5 ),
        .I1(\rdata[5]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\rdata[5]_i_4_n_5 ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[5]_i_5_n_5 ),
        .O(\rdata[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[5]_i_2 
       (.I0(K23[5]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClipMax[5]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[5]_i_6_n_5 ),
        .O(\rdata[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[5]_i_3 
       (.I0(\rdata[5]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K32[5]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[5]_i_4 
       (.I0(K22[5]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClampMin[5]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[5]_i_8_n_5 ),
        .O(\rdata[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[5]_i_5 
       (.I0(\rdata[5]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K31[5]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[5]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_6 
       (.I0(K12[5]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(ROffset[5]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(OutVideoFormat[5]),
        .O(\rdata[5]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_7 
       (.I0(K21[5]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[5]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[5]),
        .O(\rdata[5]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_8 
       (.I0(K11[5]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K33[5]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(InVideoFormat[5]),
        .O(\rdata[5]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_9 
       (.I0(K13[5]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[5]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[5]),
        .O(\rdata[5]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_5 ),
        .I1(\rdata[6]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\rdata[6]_i_4_n_5 ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[6]_i_5_n_5 ),
        .O(\rdata[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[6]_i_2 
       (.I0(K23[6]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClipMax[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[6]_i_6_n_5 ),
        .O(\rdata[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[6]_i_3 
       (.I0(\rdata[6]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K32[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[6]_i_4 
       (.I0(K22[6]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClampMin[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[6]_i_8_n_5 ),
        .O(\rdata[6]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[6]_i_5 
       (.I0(\rdata[6]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K31[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[6]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_6 
       (.I0(K12[6]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(ROffset[6]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(OutVideoFormat[6]),
        .O(\rdata[6]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_7 
       (.I0(K21[6]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[6]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[6]),
        .O(\rdata[6]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_8 
       (.I0(K11[6]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K33[6]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(InVideoFormat[6]),
        .O(\rdata[6]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_9 
       (.I0(K13[6]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[6]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[6]),
        .O(\rdata[6]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_5 ),
        .I1(\rdata[7]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\rdata[7]_i_4_n_5 ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[7]_i_5_n_5 ),
        .O(\rdata[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[7]_i_2 
       (.I0(K23[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClipMax[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[7]_i_6_n_5 ),
        .O(\rdata[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[7]_i_3 
       (.I0(\rdata[7]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K32[7]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[7]_i_4 
       (.I0(K22[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ClampMin[7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[7]_i_8_n_5 ),
        .O(\rdata[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[7]_i_5 
       (.I0(\rdata[7]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(p_18_in[7]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(K31[7]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[7]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_6 
       (.I0(K12[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(ROffset[7]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(OutVideoFormat[7]),
        .O(\rdata[7]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_7 
       (.I0(K21[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[7]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[7]),
        .O(\rdata[7]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_8 
       (.I0(K11[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(K33[7]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(InVideoFormat[7]),
        .O(\rdata[7]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_9 
       (.I0(K13[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[7]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[7]),
        .O(\rdata[7]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rdata[8]_i_1 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(\rdata_reg[8]_i_2_n_5 ),
        .I2(\rdata_reg[8]_i_3_n_5 ),
        .O(\rdata[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[8]_i_4 
       (.I0(\rdata[8]_i_8_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K31[8]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[8]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[8]_i_5 
       (.I0(K22[8]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K11[8]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(K33[8]),
        .O(\rdata[8]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[8]_i_6 
       (.I0(\rdata[8]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K32[8]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[8]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[8]_i_7 
       (.I0(K23[8]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K12[8]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(ROffset[8]),
        .O(\rdata[8]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[8]_i_8 
       (.I0(K13[8]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[8]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[8]),
        .O(\rdata[8]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[8]_i_9 
       (.I0(K21[8]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[8]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[8]),
        .O(\rdata[8]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rdata[9]_i_1 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(\rdata_reg[9]_i_2_n_5 ),
        .I2(\rdata_reg[9]_i_3_n_5 ),
        .O(\rdata[9]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[9]_i_4 
       (.I0(\rdata[9]_i_8_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(interrupt),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(K31[9]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[9]_i_5 
       (.I0(K22[9]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K11[9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(K33[9]),
        .O(\rdata[9]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \rdata[9]_i_6 
       (.I0(\rdata[9]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(K32[9]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \rdata[9]_i_7 
       (.I0(K23[9]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(K12[9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(ROffset[9]),
        .O(\rdata[9]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[9]_i_8 
       (.I0(K13[9]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(GOffset[9]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(width[9]),
        .O(\rdata[9]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[9]_i_9 
       (.I0(K21[9]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(BOffset[9]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(height[9]),
        .O(\rdata[9]_i_9_n_5 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[10]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[10]_i_1 
       (.I0(\rdata_reg[10]_i_2_n_5 ),
        .I1(\rdata_reg[10]_i_3_n_5 ),
        .O(\rdata_reg[10]_i_1_n_5 ),
        .S(s_axi_CTRL_ARADDR[3]));
  MUXF7 \rdata_reg[10]_i_2 
       (.I0(\rdata[10]_i_4_n_5 ),
        .I1(\rdata[10]_i_5_n_5 ),
        .O(\rdata_reg[10]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[10]_i_3 
       (.I0(\rdata[10]_i_6_n_5 ),
        .I1(\rdata[10]_i_7_n_5 ),
        .O(\rdata_reg[10]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[11]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[11]_i_1 
       (.I0(\rdata_reg[11]_i_2_n_5 ),
        .I1(\rdata_reg[11]_i_3_n_5 ),
        .O(\rdata_reg[11]_i_1_n_5 ),
        .S(s_axi_CTRL_ARADDR[3]));
  MUXF7 \rdata_reg[11]_i_2 
       (.I0(\rdata[11]_i_4_n_5 ),
        .I1(\rdata[11]_i_5_n_5 ),
        .O(\rdata_reg[11]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[11]_i_3 
       (.I0(\rdata[11]_i_6_n_5 ),
        .I1(\rdata[11]_i_7_n_5 ),
        .O(\rdata_reg[11]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[12]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[12]_i_1 
       (.I0(\rdata_reg[12]_i_2_n_5 ),
        .I1(\rdata_reg[12]_i_3_n_5 ),
        .O(\rdata_reg[12]_i_1_n_5 ),
        .S(s_axi_CTRL_ARADDR[3]));
  MUXF7 \rdata_reg[12]_i_2 
       (.I0(\rdata[12]_i_4_n_5 ),
        .I1(\rdata[12]_i_5_n_5 ),
        .O(\rdata_reg[12]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[12]_i_3 
       (.I0(\rdata[12]_i_6_n_5 ),
        .I1(\rdata[12]_i_7_n_5 ),
        .O(\rdata_reg[12]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[13]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[13]_i_1 
       (.I0(\rdata_reg[13]_i_2_n_5 ),
        .I1(\rdata_reg[13]_i_3_n_5 ),
        .O(\rdata_reg[13]_i_1_n_5 ),
        .S(s_axi_CTRL_ARADDR[3]));
  MUXF7 \rdata_reg[13]_i_2 
       (.I0(\rdata[13]_i_4_n_5 ),
        .I1(\rdata[13]_i_5_n_5 ),
        .O(\rdata_reg[13]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[13]_i_3 
       (.I0(\rdata[13]_i_6_n_5 ),
        .I1(\rdata[13]_i_7_n_5 ),
        .O(\rdata_reg[13]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[14]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[14]_i_1 
       (.I0(\rdata_reg[14]_i_2_n_5 ),
        .I1(\rdata_reg[14]_i_3_n_5 ),
        .O(\rdata_reg[14]_i_1_n_5 ),
        .S(s_axi_CTRL_ARADDR[3]));
  MUXF7 \rdata_reg[14]_i_2 
       (.I0(\rdata[14]_i_4_n_5 ),
        .I1(\rdata[14]_i_5_n_5 ),
        .O(\rdata_reg[14]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[14]_i_3 
       (.I0(\rdata[14]_i_6_n_5 ),
        .I1(\rdata[14]_i_7_n_5 ),
        .O(\rdata_reg[14]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_reg[15]_i_3_n_5 ),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF8 \rdata_reg[15]_i_3 
       (.I0(\rdata_reg[15]_i_4_n_5 ),
        .I1(\rdata_reg[15]_i_5_n_5 ),
        .O(\rdata_reg[15]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[3]));
  MUXF7 \rdata_reg[15]_i_4 
       (.I0(\rdata[15]_i_6_n_5 ),
        .I1(\rdata[15]_i_7_n_5 ),
        .O(\rdata_reg[15]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[15]_i_5 
       (.I0(\rdata[15]_i_8_n_5 ),
        .I1(\rdata[15]_i_9_n_5 ),
        .O(\rdata_reg[15]_i_5_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[8]_i_2 
       (.I0(\rdata[8]_i_4_n_5 ),
        .I1(\rdata[8]_i_5_n_5 ),
        .O(\rdata_reg[8]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[8]_i_3 
       (.I0(\rdata[8]_i_6_n_5 ),
        .I1(\rdata[8]_i_7_n_5 ),
        .O(\rdata_reg[8]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(\rdata[15]_i_1_n_5 ));
  MUXF7 \rdata_reg[9]_i_2 
       (.I0(\rdata[9]_i_4_n_5 ),
        .I1(\rdata[9]_i_5_n_5 ),
        .O(\rdata_reg[9]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[9]_i_3 
       (.I0(\rdata[9]_i_6_n_5 ),
        .I1(\rdata[9]_i_7_n_5 ),
        .O(\rdata_reg[9]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_5_[7] ),
        .R(1'b0));
endmodule

module bd_2d50_csc_0_MultiPixStream2AXIvideo
   (\B_V_data_1_state_reg[0] ,
    Q,
    \B_V_data_1_state_reg[1] ,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    E,
    mOutPtr16_out,
    empty_n_reg,
    mOutPtr16_out_0,
    mOutPtr0__0,
    SR,
    MultiPixStream2AXIvideo_U0_ap_done,
    m_axis_video_TDATA,
    ap_clk,
    ap_rst_n_inv,
    stream_out_vresampled_empty_n,
    m_axis_video_TREADY,
    push,
    push_1,
    MultiPixStream2AXIvideo_U0_ap_start,
    D,
    \B_V_data_1_payload_B_reg[47] ,
    \d_read_reg_22_reg[11] ,
    ap_rst_n,
    HwReg_width_c_empty_n,
    HwReg_height_c_empty_n);
  output \B_V_data_1_state_reg[0] ;
  output [1:0]Q;
  output \B_V_data_1_state_reg[1] ;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]E;
  output mOutPtr16_out;
  output [0:0]empty_n_reg;
  output mOutPtr16_out_0;
  output mOutPtr0__0;
  output [0:0]SR;
  output MultiPixStream2AXIvideo_U0_ap_done;
  output [47:0]m_axis_video_TDATA;
  input ap_clk;
  input ap_rst_n_inv;
  input stream_out_vresampled_empty_n;
  input m_axis_video_TREADY;
  input push;
  input push_1;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [10:0]D;
  input [47:0]\B_V_data_1_payload_B_reg[47] ;
  input [11:0]\d_read_reg_22_reg[11] ;
  input ap_rst_n;
  input HwReg_width_c_empty_n;
  input HwReg_height_c_empty_n;

  wire [47:0]\B_V_data_1_payload_B_reg[47] ;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[1] ;
  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c_empty_n;
  wire HwReg_width_c_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[4]_i_2_n_5 ;
  wire \ap_CS_fsm[4]_i_3_n_5 ;
  wire \ap_CS_fsm[4]_i_4_n_5 ;
  wire \ap_CS_fsm[4]_i_5_n_5 ;
  wire \ap_CS_fsm[4]_i_6_n_5 ;
  wire \ap_CS_fsm[4]_i_7_n_5 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_reg_585;
  wire [11:0]\d_read_reg_22_reg[11] ;
  wire [10:0]div207_cast_fu_166_p4;
  wire [10:0]div207_cast_reg_218;
  wire [0:0]empty_n_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_12;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_15;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_5;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_8;
  wire [11:0]grp_reg_unsigned_short_s_fu_149_ap_return;
  wire [11:0]i_2_fu_190_p2;
  wire [11:0]i_fu_88_reg;
  wire \i_fu_88_reg[11]_i_2_n_11 ;
  wire \i_fu_88_reg[11]_i_2_n_12 ;
  wire \i_fu_88_reg[8]_i_1_n_10 ;
  wire \i_fu_88_reg[8]_i_1_n_11 ;
  wire \i_fu_88_reg[8]_i_1_n_12 ;
  wire \i_fu_88_reg[8]_i_1_n_5 ;
  wire \i_fu_88_reg[8]_i_1_n_6 ;
  wire \i_fu_88_reg[8]_i_1_n_7 ;
  wire \i_fu_88_reg[8]_i_1_n_8 ;
  wire \i_fu_88_reg[8]_i_1_n_9 ;
  wire mOutPtr0__0;
  wire mOutPtr16_out;
  wire mOutPtr16_out_0;
  wire [47:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire push;
  wire push_1;
  wire [11:0]rows_reg_213;
  wire sof_reg_110;
  wire stream_out_vresampled_empty_n;
  wire [10:0]sub_fu_176_p2;
  wire [10:0]sub_reg_223;
  wire [7:2]\NLW_i_fu_88_reg[11]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_i_fu_88_reg[11]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(Q[0]),
        .I1(HwReg_height_c_empty_n),
        .I2(HwReg_width_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(i_fu_88_reg[5]),
        .I1(rows_reg_213[5]),
        .I2(i_fu_88_reg[2]),
        .I3(rows_reg_213[2]),
        .I4(\ap_CS_fsm[4]_i_3_n_5 ),
        .I5(\ap_CS_fsm[4]_i_4_n_5 ),
        .O(\ap_CS_fsm[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(rows_reg_213[0]),
        .I1(i_fu_88_reg[0]),
        .I2(rows_reg_213[1]),
        .I3(i_fu_88_reg[1]),
        .I4(\ap_CS_fsm[4]_i_5_n_5 ),
        .O(\ap_CS_fsm[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(\ap_CS_fsm[4]_i_6_n_5 ),
        .I1(i_fu_88_reg[7]),
        .I2(rows_reg_213[7]),
        .I3(i_fu_88_reg[6]),
        .I4(rows_reg_213[6]),
        .I5(\ap_CS_fsm[4]_i_7_n_5 ),
        .O(\ap_CS_fsm[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[4]_i_5 
       (.I0(i_fu_88_reg[4]),
        .I1(rows_reg_213[4]),
        .I2(i_fu_88_reg[3]),
        .I3(rows_reg_213[3]),
        .O(\ap_CS_fsm[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[4]_i_6 
       (.I0(i_fu_88_reg[10]),
        .I1(rows_reg_213[10]),
        .I2(i_fu_88_reg[9]),
        .I3(rows_reg_213[9]),
        .O(\ap_CS_fsm[4]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[4]_i_7 
       (.I0(i_fu_88_reg[11]),
        .I1(rows_reg_213[11]),
        .I2(i_fu_88_reg[8]),
        .I3(rows_reg_213[8]),
        .O(\ap_CS_fsm[4]_i_7_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SR),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  FDRE \div207_cast_reg_218_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(div207_cast_fu_166_p4[0]),
        .Q(div207_cast_reg_218[0]),
        .R(1'b0));
  FDRE \div207_cast_reg_218_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(div207_cast_fu_166_p4[10]),
        .Q(div207_cast_reg_218[10]),
        .R(1'b0));
  FDRE \div207_cast_reg_218_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(div207_cast_fu_166_p4[1]),
        .Q(div207_cast_reg_218[1]),
        .R(1'b0));
  FDRE \div207_cast_reg_218_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(div207_cast_fu_166_p4[2]),
        .Q(div207_cast_reg_218[2]),
        .R(1'b0));
  FDRE \div207_cast_reg_218_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(div207_cast_fu_166_p4[3]),
        .Q(div207_cast_reg_218[3]),
        .R(1'b0));
  FDRE \div207_cast_reg_218_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(div207_cast_fu_166_p4[4]),
        .Q(div207_cast_reg_218[4]),
        .R(1'b0));
  FDRE \div207_cast_reg_218_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(div207_cast_fu_166_p4[5]),
        .Q(div207_cast_reg_218[5]),
        .R(1'b0));
  FDRE \div207_cast_reg_218_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(div207_cast_fu_166_p4[6]),
        .Q(div207_cast_reg_218[6]),
        .R(1'b0));
  FDRE \div207_cast_reg_218_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(div207_cast_fu_166_p4[7]),
        .Q(div207_cast_reg_218[7]),
        .R(1'b0));
  FDRE \div207_cast_reg_218_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(div207_cast_fu_166_p4[8]),
        .Q(div207_cast_reg_218[8]),
        .R(1'b0));
  FDRE \div207_cast_reg_218_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(div207_cast_fu_166_p4[9]),
        .Q(div207_cast_reg_218[9]),
        .R(1'b0));
  bd_2d50_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124
       (.\B_V_data_1_state_reg[1] (\B_V_data_1_state_reg[1] ),
        .D(ap_NS_fsm[3:2]),
        .E(E),
        .Q({Q[1],ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_reg_585(axi_last_reg_585),
        .\axi_last_reg_585_reg[0]_0 (sub_reg_223),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_12),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0),
        .\icmp_ln664_reg_581_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_5),
        .\icmp_ln664_reg_581_reg[0]_1 (div207_cast_reg_218),
        .mOutPtr16_out(mOutPtr16_out),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .push(push),
        .\sof_2_reg_175_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_8),
        .sof_reg_110(sof_reg_110),
        .\sof_reg_110_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_15),
        .stream_out_vresampled_empty_n(stream_out_vresampled_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_12),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_2d50_csc_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_149
       (.D(grp_reg_unsigned_short_s_fu_149_ap_return),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state2,Q[0]}),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[11]_0 (\d_read_reg_22_reg[11] ));
  bd_2d50_csc_0_reg_unsigned_short_s_62 grp_reg_unsigned_short_s_fu_155
       (.D(sub_fu_176_p2),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[11]_0 (div207_cast_fu_166_p4),
        .\d_read_reg_22_reg[11]_1 (D));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_88[0]_i_1 
       (.I0(i_fu_88_reg[0]),
        .O(i_2_fu_190_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_88[11]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_5 ),
        .I1(ap_CS_fsm_state3),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0),
        .D(i_2_fu_190_p2[0]),
        .Q(i_fu_88_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0),
        .D(i_2_fu_190_p2[10]),
        .Q(i_fu_88_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0),
        .D(i_2_fu_190_p2[11]),
        .Q(i_fu_88_reg[11]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_88_reg[11]_i_2 
       (.CI(\i_fu_88_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_fu_88_reg[11]_i_2_CO_UNCONNECTED [7:2],\i_fu_88_reg[11]_i_2_n_11 ,\i_fu_88_reg[11]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_88_reg[11]_i_2_O_UNCONNECTED [7:3],i_2_fu_190_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,i_fu_88_reg[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0),
        .D(i_2_fu_190_p2[1]),
        .Q(i_fu_88_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0),
        .D(i_2_fu_190_p2[2]),
        .Q(i_fu_88_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0),
        .D(i_2_fu_190_p2[3]),
        .Q(i_fu_88_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0),
        .D(i_2_fu_190_p2[4]),
        .Q(i_fu_88_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0),
        .D(i_2_fu_190_p2[5]),
        .Q(i_fu_88_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0),
        .D(i_2_fu_190_p2[6]),
        .Q(i_fu_88_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0),
        .D(i_2_fu_190_p2[7]),
        .Q(i_fu_88_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0),
        .D(i_2_fu_190_p2[8]),
        .Q(i_fu_88_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_88_reg[8]_i_1 
       (.CI(i_fu_88_reg[0]),
        .CI_TOP(1'b0),
        .CO({\i_fu_88_reg[8]_i_1_n_5 ,\i_fu_88_reg[8]_i_1_n_6 ,\i_fu_88_reg[8]_i_1_n_7 ,\i_fu_88_reg[8]_i_1_n_8 ,\i_fu_88_reg[8]_i_1_n_9 ,\i_fu_88_reg[8]_i_1_n_10 ,\i_fu_88_reg[8]_i_1_n_11 ,\i_fu_88_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_190_p2[8:1]),
        .S(i_fu_88_reg[8:1]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0),
        .D(i_2_fu_190_p2[9]),
        .Q(i_fu_88_reg[9]),
        .R(SR));
  bd_2d50_csc_0_regslice_both regslice_both_m_axis_video_V_data_V_U
       (.\B_V_data_1_payload_B_reg[47]_0 (\B_V_data_1_payload_B_reg[47] ),
        .B_V_data_1_sel_wr_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_5),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .D({ap_NS_fsm[4],ap_NS_fsm[0]}),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state5,Q[1],ap_CS_fsm_state3,Q[0]}),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm[4]_i_2_n_5 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(empty_n_reg),
        .mOutPtr0__0(mOutPtr0__0),
        .mOutPtr16_out_0(mOutPtr16_out_0),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .push_1(push_1),
        .stream_out_vresampled_empty_n(stream_out_vresampled_empty_n));
  bd_2d50_csc_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.B_V_data_1_sel_wr_reg_0(\B_V_data_1_state_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_reg_585(axi_last_reg_585),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  bd_2d50_csc_0_regslice_both__parameterized1_63 regslice_both_m_axis_video_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_8),
        .B_V_data_1_sel_wr_reg_0(\B_V_data_1_state_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  FDRE \rows_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_149_ap_return[0]),
        .Q(rows_reg_213[0]),
        .R(1'b0));
  FDRE \rows_reg_213_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_149_ap_return[10]),
        .Q(rows_reg_213[10]),
        .R(1'b0));
  FDRE \rows_reg_213_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_149_ap_return[11]),
        .Q(rows_reg_213[11]),
        .R(1'b0));
  FDRE \rows_reg_213_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_149_ap_return[1]),
        .Q(rows_reg_213[1]),
        .R(1'b0));
  FDRE \rows_reg_213_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_149_ap_return[2]),
        .Q(rows_reg_213[2]),
        .R(1'b0));
  FDRE \rows_reg_213_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_149_ap_return[3]),
        .Q(rows_reg_213[3]),
        .R(1'b0));
  FDRE \rows_reg_213_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_149_ap_return[4]),
        .Q(rows_reg_213[4]),
        .R(1'b0));
  FDRE \rows_reg_213_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_149_ap_return[5]),
        .Q(rows_reg_213[5]),
        .R(1'b0));
  FDRE \rows_reg_213_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_149_ap_return[6]),
        .Q(rows_reg_213[6]),
        .R(1'b0));
  FDRE \rows_reg_213_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_149_ap_return[7]),
        .Q(rows_reg_213[7]),
        .R(1'b0));
  FDRE \rows_reg_213_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_149_ap_return[8]),
        .Q(rows_reg_213[8]),
        .R(1'b0));
  FDRE \rows_reg_213_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_149_ap_return[9]),
        .Q(rows_reg_213[9]),
        .R(1'b0));
  FDRE \sof_reg_110_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_15),
        .Q(sof_reg_110),
        .R(1'b0));
  FDRE \sub_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_176_p2[0]),
        .Q(sub_reg_223[0]),
        .R(1'b0));
  FDRE \sub_reg_223_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_176_p2[10]),
        .Q(sub_reg_223[10]),
        .R(1'b0));
  FDRE \sub_reg_223_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_176_p2[1]),
        .Q(sub_reg_223[1]),
        .R(1'b0));
  FDRE \sub_reg_223_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_176_p2[2]),
        .Q(sub_reg_223[2]),
        .R(1'b0));
  FDRE \sub_reg_223_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_176_p2[3]),
        .Q(sub_reg_223[3]),
        .R(1'b0));
  FDRE \sub_reg_223_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_176_p2[4]),
        .Q(sub_reg_223[4]),
        .R(1'b0));
  FDRE \sub_reg_223_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_176_p2[5]),
        .Q(sub_reg_223[5]),
        .R(1'b0));
  FDRE \sub_reg_223_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_176_p2[6]),
        .Q(sub_reg_223[6]),
        .R(1'b0));
  FDRE \sub_reg_223_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_176_p2[7]),
        .Q(sub_reg_223[7]),
        .R(1'b0));
  FDRE \sub_reg_223_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_176_p2[8]),
        .Q(sub_reg_223[8]),
        .R(1'b0));
  FDRE \sub_reg_223_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_176_p2[9]),
        .Q(sub_reg_223[9]),
        .R(1'b0));
endmodule

module bd_2d50_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2
   (\icmp_ln664_reg_581_reg[0]_0 ,
    axi_last_reg_585,
    ap_enable_reg_pp0_iter1,
    \sof_2_reg_175_reg[0]_0 ,
    E,
    mOutPtr16_out,
    \B_V_data_1_state_reg[1] ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg,
    D,
    \sof_reg_110_reg[0] ,
    ap_clk,
    ap_rst_n_inv,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
    stream_out_vresampled_empty_n,
    Q,
    m_axis_video_TREADY_int_regslice,
    push,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_0,
    sof_reg_110,
    ap_rst_n,
    \axi_last_reg_585_reg[0]_0 ,
    \icmp_ln664_reg_581_reg[0]_1 );
  output \icmp_ln664_reg_581_reg[0]_0 ;
  output axi_last_reg_585;
  output ap_enable_reg_pp0_iter1;
  output \sof_2_reg_175_reg[0]_0 ;
  output [0:0]E;
  output mOutPtr16_out;
  output \B_V_data_1_state_reg[1] ;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg;
  output [1:0]D;
  output \sof_reg_110_reg[0] ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg;
  input stream_out_vresampled_empty_n;
  input [1:0]Q;
  input m_axis_video_TREADY_int_regslice;
  input push;
  input [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_0;
  input sof_reg_110;
  input ap_rst_n;
  input [10:0]\axi_last_reg_585_reg[0]_0 ;
  input [10:0]\icmp_ln664_reg_581_reg[0]_1 ;

  wire \B_V_data_1_state_reg[1] ;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_fu_274_p2;
  wire axi_last_reg_585;
  wire [10:0]\axi_last_reg_585_reg[0]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg;
  wire [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_0;
  wire icmp_ln664_fu_262_p2;
  wire \icmp_ln664_reg_581_reg[0]_0 ;
  wire [10:0]\icmp_ln664_reg_581_reg[0]_1 ;
  wire [10:0]j_2_fu_268_p2;
  wire j_fu_112;
  wire \j_fu_112_reg_n_5_[0] ;
  wire \j_fu_112_reg_n_5_[10] ;
  wire \j_fu_112_reg_n_5_[1] ;
  wire \j_fu_112_reg_n_5_[2] ;
  wire \j_fu_112_reg_n_5_[3] ;
  wire \j_fu_112_reg_n_5_[4] ;
  wire \j_fu_112_reg_n_5_[5] ;
  wire \j_fu_112_reg_n_5_[6] ;
  wire \j_fu_112_reg_n_5_[7] ;
  wire \j_fu_112_reg_n_5_[8] ;
  wire \j_fu_112_reg_n_5_[9] ;
  wire mOutPtr16_out;
  wire m_axis_video_TREADY_int_regslice;
  wire push;
  wire \sof_2_reg_175_reg[0]_0 ;
  wire sof_reg_110;
  wire \sof_reg_110_reg[0] ;
  wire stream_out_vresampled_empty_n;

  LUT5 #(
    .INIT(32'h00008000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(Q[1]),
        .I2(stream_out_vresampled_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln664_reg_581_reg[0]_0 ),
        .O(\B_V_data_1_state_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAEAEAEAEAEAEAE)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln664_reg_581_reg[0]_0 ),
        .I3(stream_out_vresampled_empty_n),
        .I4(Q[1]),
        .I5(m_axis_video_TREADY_int_regslice),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE \axi_last_reg_585_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(axi_last_fu_274_p2),
        .Q(axi_last_reg_585),
        .R(1'b0));
  bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_64 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(j_fu_112),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_14),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_reg1(ap_done_reg1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_fu_274_p2(axi_last_fu_274_p2),
        .\axi_last_reg_585_reg[0] (\axi_last_reg_585_reg[0]_0 ),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_8),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_0),
        .icmp_ln664_fu_262_p2(icmp_ln664_fu_262_p2),
        .\icmp_ln664_reg_581_reg[0] (\icmp_ln664_reg_581_reg[0]_0 ),
        .\icmp_ln664_reg_581_reg[0]_0 (ap_enable_reg_pp0_iter1),
        .\icmp_ln664_reg_581_reg[0]_1 (\icmp_ln664_reg_581_reg[0]_1 ),
        .\j_fu_112_reg[10] ({\j_fu_112_reg_n_5_[10] ,\j_fu_112_reg_n_5_[9] ,\j_fu_112_reg_n_5_[8] ,\j_fu_112_reg_n_5_[7] ,\j_fu_112_reg_n_5_[6] ,\j_fu_112_reg_n_5_[5] ,\j_fu_112_reg_n_5_[4] ,\j_fu_112_reg_n_5_[3] ,\j_fu_112_reg_n_5_[2] ,\j_fu_112_reg_n_5_[1] ,\j_fu_112_reg_n_5_[0] }),
        .\j_fu_112_reg[9] (j_2_fu_268_p2),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .\sof_2_reg_175_reg[0] (flow_control_loop_pipe_sequential_init_U_n_9),
        .\sof_2_reg_175_reg[0]_0 (\sof_2_reg_175_reg[0]_0 ),
        .\sof_2_reg_175_reg[0]_1 (\B_V_data_1_state_reg[1] ),
        .sof_reg_110(sof_reg_110),
        .\sof_reg_110_reg[0] (\sof_reg_110_reg[0] ),
        .stream_out_vresampled_empty_n(stream_out_vresampled_empty_n));
  FDRE \icmp_ln664_reg_581_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln664_fu_262_p2),
        .Q(\icmp_ln664_reg_581_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_112),
        .D(j_2_fu_268_p2[0]),
        .Q(\j_fu_112_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_112_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_112),
        .D(j_2_fu_268_p2[10]),
        .Q(\j_fu_112_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_112),
        .D(j_2_fu_268_p2[1]),
        .Q(\j_fu_112_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_112),
        .D(j_2_fu_268_p2[2]),
        .Q(\j_fu_112_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_112),
        .D(j_2_fu_268_p2[3]),
        .Q(\j_fu_112_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_112),
        .D(j_2_fu_268_p2[4]),
        .Q(\j_fu_112_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_112),
        .D(j_2_fu_268_p2[5]),
        .Q(\j_fu_112_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_112),
        .D(j_2_fu_268_p2[6]),
        .Q(\j_fu_112_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_112),
        .D(j_2_fu_268_p2[7]),
        .Q(\j_fu_112_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_112),
        .D(j_2_fu_268_p2[8]),
        .Q(\j_fu_112_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_112),
        .D(j_2_fu_268_p2[9]),
        .Q(\j_fu_112_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \mOutPtr[4]_i_1__4 
       (.I0(push),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(Q[1]),
        .I3(stream_out_vresampled_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln664_reg_581_reg[0]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \mOutPtr[4]_i_3__4 
       (.I0(push),
        .I1(\icmp_ln664_reg_581_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_out_vresampled_empty_n),
        .I4(Q[1]),
        .I5(m_axis_video_TREADY_int_regslice),
        .O(mOutPtr16_out));
  FDRE \sof_2_reg_175_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(\sof_2_reg_175_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF80FFFF00000000)) 
    \sof_reg_110[0]_i_2 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(Q[1]),
        .I2(stream_out_vresampled_empty_n),
        .I3(\icmp_ln664_reg_581_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_done_reg1));
endmodule

module bd_2d50_csc_0_fifo_w10_d5_S
   (HwReg_BOffset_channel_empty_n,
    HwReg_BOffset_channel_full_n,
    ap_idle,
    out,
    SS,
    ap_clk,
    ap_done_reg,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_HwReg_BOffset_channel,
    v_csc_core_U0_ap_ready,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    HwReg_GOffset_channel_empty_n,
    HwReg_ROffset_channel_empty_n,
    HwReg_K33_channel_empty_n,
    int_ap_idle_reg_2,
    in);
  output HwReg_BOffset_channel_empty_n;
  output HwReg_BOffset_channel_full_n;
  output ap_idle;
  output [9:0]out;
  input [0:0]SS;
  input ap_clk;
  input ap_done_reg;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_HwReg_BOffset_channel;
  input v_csc_core_U0_ap_ready;
  input int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input HwReg_GOffset_channel_empty_n;
  input HwReg_ROffset_channel_empty_n;
  input HwReg_K33_channel_empty_n;
  input int_ap_idle_reg_2;
  input [9:0]in;

  wire HwReg_BOffset_channel_empty_n;
  wire HwReg_BOffset_channel_full_n;
  wire HwReg_GOffset_channel_empty_n;
  wire HwReg_K33_channel_empty_n;
  wire HwReg_ROffset_channel_empty_n;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel;
  wire empty_n_i_1__32_n_5;
  wire empty_n_i_2__11_n_5;
  wire full_n1__0;
  wire full_n_i_1__37_n_5;
  wire [9:0]in;
  wire int_ap_idle_i_2_n_5;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire int_ap_idle_reg_2;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__31_n_5 ;
  wire \mOutPtr[1]_i_1__26_n_5 ;
  wire \mOutPtr[2]_i_1__32_n_5 ;
  wire \mOutPtr[3]_i_1__17_n_5 ;
  wire \mOutPtr[3]_i_2__11_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [9:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg_88 U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_BOffset_channel(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .in(in),
        .\offsetB_reg_384_reg[21] (HwReg_BOffset_channel_full_n),
        .\offsetB_reg_384_reg[21]_0 (\mOutPtr_reg[0]_0 ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__32
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__11_n_5),
        .I3(HwReg_BOffset_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__32_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__11
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__11_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__32_n_5),
        .Q(HwReg_BOffset_channel_empty_n),
        .R(SS));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__37
       (.I0(full_n1__0),
        .I1(HwReg_BOffset_channel_full_n),
        .I2(HwReg_BOffset_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .O(full_n_i_1__37_n_5));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    full_n_i_2__29
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr16_out),
        .O(full_n1__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__37_n_5),
        .Q(HwReg_BOffset_channel_full_n),
        .S(SS));
  LUT4 #(
    .INIT(16'h0080)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_5),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(int_ap_idle_reg_1),
        .O(ap_idle));
  LUT5 #(
    .INIT(32'h00010000)) 
    int_ap_idle_i_2
       (.I0(HwReg_BOffset_channel_empty_n),
        .I1(HwReg_GOffset_channel_empty_n),
        .I2(HwReg_ROffset_channel_empty_n),
        .I3(HwReg_K33_channel_empty_n),
        .I4(int_ap_idle_reg_2),
        .O(int_ap_idle_i_2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__31 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__31_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__26 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__32 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__32_n_5 ));
  LUT6 #(
    .INIT(64'hFF5700A800A800A8)) 
    \mOutPtr[3]_i_1__17 
       (.I0(HwReg_BOffset_channel_full_n),
        .I1(ap_done_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .I4(HwReg_BOffset_channel_empty_n),
        .I5(v_csc_core_U0_ap_ready),
        .O(\mOutPtr[3]_i_1__17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__11 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__11_n_5 ));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \mOutPtr[3]_i_3__11 
       (.I0(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_done_reg),
        .I3(HwReg_BOffset_channel_full_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(HwReg_BOffset_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__17_n_5 ),
        .D(\mOutPtr[0]_i_1__31_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__17_n_5 ),
        .D(\mOutPtr[1]_i_1__26_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__17_n_5 ),
        .D(\mOutPtr[2]_i_1__32_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__17_n_5 ),
        .D(\mOutPtr[3]_i_2__11_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w10_d5_S" *) 
module bd_2d50_csc_0_fifo_w10_d5_S_1
   (HwReg_GOffset_channel_empty_n,
    HwReg_GOffset_channel_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_HwReg_GOffset_channel,
    v_csc_core_U0_ap_ready,
    in);
  output HwReg_GOffset_channel_empty_n;
  output HwReg_GOffset_channel_full_n;
  output [9:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_HwReg_GOffset_channel;
  input v_csc_core_U0_ap_ready;
  input [9:0]in;

  wire HwReg_GOffset_channel_empty_n;
  wire HwReg_GOffset_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel;
  wire empty_n_i_1__31_n_5;
  wire empty_n_i_2__10_n_5;
  wire full_n1__0;
  wire full_n_i_1__38_n_5;
  wire [9:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__30_n_5 ;
  wire \mOutPtr[1]_i_1__25_n_5 ;
  wire \mOutPtr[2]_i_1__31_n_5 ;
  wire \mOutPtr[3]_i_1__16_n_5 ;
  wire \mOutPtr[3]_i_2__10_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [9:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg_86 U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_GOffset_channel(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .in(in),
        .\offsetG_reg_379_reg[21] (HwReg_GOffset_channel_full_n),
        .\offsetG_reg_379_reg[21]_0 (\mOutPtr_reg[0]_0 ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__31
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__10_n_5),
        .I3(HwReg_GOffset_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__31_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__10
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__10_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__31_n_5),
        .Q(HwReg_GOffset_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__38
       (.I0(full_n1__0),
        .I1(HwReg_GOffset_channel_full_n),
        .I2(HwReg_GOffset_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .O(full_n_i_1__38_n_5));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    full_n_i_2__28
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr16_out),
        .O(full_n1__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__38_n_5),
        .Q(HwReg_GOffset_channel_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__30 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__30_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__25 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__25_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__31 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__31_n_5 ));
  LUT6 #(
    .INIT(64'hFF5700A800A800A8)) 
    \mOutPtr[3]_i_1__16 
       (.I0(HwReg_GOffset_channel_full_n),
        .I1(ap_done_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .I4(HwReg_GOffset_channel_empty_n),
        .I5(v_csc_core_U0_ap_ready),
        .O(\mOutPtr[3]_i_1__16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__10 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__10_n_5 ));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \mOutPtr[3]_i_3__10 
       (.I0(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_done_reg),
        .I3(HwReg_GOffset_channel_full_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(HwReg_GOffset_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__16_n_5 ),
        .D(\mOutPtr[0]_i_1__30_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__16_n_5 ),
        .D(\mOutPtr[1]_i_1__25_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__16_n_5 ),
        .D(\mOutPtr[2]_i_1__31_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__16_n_5 ),
        .D(\mOutPtr[3]_i_2__10_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w10_d5_S" *) 
module bd_2d50_csc_0_fifo_w10_d5_S_10
   (HwReg_ROffset_channel_empty_n,
    HwReg_ROffset_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ROffset_channel_reg,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_HwReg_ROffset_channel,
    v_csc_core_U0_ap_ready,
    ap_sync_reg_channel_write_HwReg_height_c30_channel,
    HwReg_height_c30_channel_full_n,
    ap_done_reg_i_2,
    in);
  output HwReg_ROffset_channel_empty_n;
  output HwReg_ROffset_channel_full_n;
  output ap_sync_reg_channel_write_HwReg_ROffset_channel_reg;
  output [9:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_HwReg_ROffset_channel;
  input v_csc_core_U0_ap_ready;
  input ap_sync_reg_channel_write_HwReg_height_c30_channel;
  input HwReg_height_c30_channel_full_n;
  input ap_done_reg_i_2;
  input [9:0]in;

  wire HwReg_ROffset_channel_empty_n;
  wire HwReg_ROffset_channel_full_n;
  wire HwReg_height_c30_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_2;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_height_c30_channel;
  wire empty_n_i_1__30_n_5;
  wire empty_n_i_2__9_n_5;
  wire full_n1__0;
  wire full_n_i_1__25_n_5;
  wire [9:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__29_n_5 ;
  wire \mOutPtr[1]_i_1__24_n_5 ;
  wire \mOutPtr[2]_i_1__30_n_5 ;
  wire \mOutPtr[3]_i_1__15_n_5 ;
  wire \mOutPtr[3]_i_2__9_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [9:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_ROffset_channel(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .in(in),
        .\offsetR_reg_374_reg[21] (HwReg_ROffset_channel_full_n),
        .\offsetR_reg_374_reg[21]_0 (\mOutPtr_reg[0]_0 ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_4
       (.I0(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .I1(HwReg_ROffset_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_height_c30_channel),
        .I3(HwReg_height_c30_channel_full_n),
        .I4(ap_done_reg_i_2),
        .I5(ap_done_reg),
        .O(ap_sync_reg_channel_write_HwReg_ROffset_channel_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__30
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__9_n_5),
        .I3(HwReg_ROffset_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__30_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__9
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__9_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__30_n_5),
        .Q(HwReg_ROffset_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__25
       (.I0(full_n1__0),
        .I1(HwReg_ROffset_channel_full_n),
        .I2(HwReg_ROffset_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .O(full_n_i_1__25_n_5));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    full_n_i_2__27
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr16_out),
        .O(full_n1__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__25_n_5),
        .Q(HwReg_ROffset_channel_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__29 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__29_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__24 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__24_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__30 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__30_n_5 ));
  LUT6 #(
    .INIT(64'hFF5700A800A800A8)) 
    \mOutPtr[3]_i_1__15 
       (.I0(HwReg_ROffset_channel_full_n),
        .I1(ap_done_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .I4(HwReg_ROffset_channel_empty_n),
        .I5(v_csc_core_U0_ap_ready),
        .O(\mOutPtr[3]_i_1__15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__9 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__9_n_5 ));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \mOutPtr[3]_i_3__9 
       (.I0(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_done_reg),
        .I3(HwReg_ROffset_channel_full_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(HwReg_ROffset_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_5 ),
        .D(\mOutPtr[0]_i_1__29_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_5 ),
        .D(\mOutPtr[1]_i_1__24_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_5 ),
        .D(\mOutPtr[2]_i_1__30_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_5 ),
        .D(\mOutPtr[3]_i_2__9_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg
   (push,
    out,
    \offsetR_reg_374_reg[21] ,
    ap_done_reg,
    \offsetR_reg_374_reg[21]_0 ,
    ap_sync_reg_channel_write_HwReg_ROffset_channel,
    Q,
    in,
    ap_clk);
  output push;
  output [9:0]out;
  input \offsetR_reg_374_reg[21] ;
  input ap_done_reg;
  input \offsetR_reg_374_reg[21]_0 ;
  input ap_sync_reg_channel_write_HwReg_ROffset_channel;
  input [3:0]Q;
  input [9:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel;
  wire [9:0]in;
  wire \offsetR_reg_374_reg[21] ;
  wire \offsetR_reg_374_reg[21]_0 ;
  wire [9:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__8 
       (.I0(\offsetR_reg_374_reg[21] ),
        .I1(ap_done_reg),
        .I2(\offsetR_reg_374_reg[21]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__8 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__8 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__8 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg_86
   (push,
    out,
    \offsetG_reg_379_reg[21] ,
    ap_done_reg,
    \offsetG_reg_379_reg[21]_0 ,
    ap_sync_reg_channel_write_HwReg_GOffset_channel,
    Q,
    in,
    ap_clk);
  output push;
  output [9:0]out;
  input \offsetG_reg_379_reg[21] ;
  input ap_done_reg;
  input \offsetG_reg_379_reg[21]_0 ;
  input ap_sync_reg_channel_write_HwReg_GOffset_channel;
  input [3:0]Q;
  input [9:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel;
  wire [9:0]in;
  wire \offsetG_reg_379_reg[21] ;
  wire \offsetG_reg_379_reg[21]_0 ;
  wire [9:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__9 
       (.I0(\offsetG_reg_379_reg[21] ),
        .I1(ap_done_reg),
        .I2(\offsetG_reg_379_reg[21]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__9 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__9 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__9 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg_88
   (push,
    out,
    \offsetB_reg_384_reg[21] ,
    ap_done_reg,
    \offsetB_reg_384_reg[21]_0 ,
    ap_sync_reg_channel_write_HwReg_BOffset_channel,
    Q,
    in,
    ap_clk);
  output push;
  output [9:0]out;
  input \offsetB_reg_384_reg[21] ;
  input ap_done_reg;
  input \offsetB_reg_384_reg[21]_0 ;
  input ap_sync_reg_channel_write_HwReg_BOffset_channel;
  input [3:0]Q;
  input [9:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel;
  wire [9:0]in;
  wire \offsetB_reg_384_reg[21] ;
  wire \offsetB_reg_384_reg[21]_0 ;
  wire [9:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__10 
       (.I0(\offsetB_reg_384_reg[21] ),
        .I1(ap_done_reg),
        .I2(\offsetB_reg_384_reg[21]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__10 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__10 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__10 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module bd_2d50_csc_0_fifo_w12_d2_S
   (D,
    HwReg_height_c25_full_n,
    HwReg_height_c25_empty_n,
    \SRL_SIG_reg[1][11] ,
    bPassThru_420_Out_loc_channel_dout,
    ap_rst_n_inv,
    ap_clk,
    E,
    if_din,
    v_hcresampler_core_U0_HwReg_width_c19_write,
    v_vcresampler_core_U0_HwReg_width_read);
  output [12:0]D;
  output HwReg_height_c25_full_n;
  output HwReg_height_c25_empty_n;
  output [11:0]\SRL_SIG_reg[1][11] ;
  input bPassThru_420_Out_loc_channel_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]E;
  input [11:0]if_din;
  input v_hcresampler_core_U0_HwReg_width_c19_write;
  input v_vcresampler_core_U0_HwReg_width_read;

  wire [12:0]D;
  wire [0:0]E;
  wire HwReg_height_c25_empty_n;
  wire HwReg_height_c25_full_n;
  wire [11:0]\SRL_SIG_reg[1][11] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire bPassThru_420_Out_loc_channel_dout;
  wire empty_n_i_1__15_n_5;
  wire full_n_i_1__15_n_5;
  wire [11:0]if_din;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__15_n_5 ;
  wire \mOutPtr[1]_i_1__10_n_5 ;
  wire \mOutPtr[2]_i_1__15_n_5 ;
  wire \mOutPtr[2]_i_2__10_n_5 ;
  wire v_hcresampler_core_U0_HwReg_width_c19_write;
  wire v_vcresampler_core_U0_HwReg_width_read;

  bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_77 U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .ap_clk(ap_clk),
        .bPassThru_420_Out_loc_channel_dout(bPassThru_420_Out_loc_channel_dout),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__15
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(v_vcresampler_core_U0_HwReg_width_read),
        .I4(HwReg_height_c25_empty_n),
        .I5(E),
        .O(empty_n_i_1__15_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__15_n_5),
        .Q(HwReg_height_c25_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__15
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(HwReg_height_c25_full_n),
        .O(full_n_i_1__15_n_5));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_2__13
       (.I0(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I1(HwReg_height_c25_full_n),
        .I2(v_vcresampler_core_U0_HwReg_width_read),
        .I3(HwReg_height_c25_empty_n),
        .O(mOutPtr16_out));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3__9
       (.I0(v_vcresampler_core_U0_HwReg_width_read),
        .I1(HwReg_height_c25_empty_n),
        .I2(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I3(HwReg_height_c25_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_5),
        .Q(HwReg_height_c25_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__15_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_1__10 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I3(HwReg_height_c25_full_n),
        .I4(v_vcresampler_core_U0_HwReg_width_read),
        .I5(HwReg_height_c25_empty_n),
        .O(\mOutPtr[1]_i_1__10_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[2]_i_1__15 
       (.I0(HwReg_height_c25_full_n),
        .I1(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I2(HwReg_height_c25_empty_n),
        .I3(v_vcresampler_core_U0_HwReg_width_read),
        .O(\mOutPtr[2]_i_1__15_n_5 ));
  LUT6 #(
    .INIT(64'hE1E178E178E178E1)) 
    \mOutPtr[2]_i_2__10 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(E),
        .I4(v_vcresampler_core_U0_HwReg_width_read),
        .I5(HwReg_height_c25_empty_n),
        .O(\mOutPtr[2]_i_2__10_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__15_n_5 ),
        .D(\mOutPtr[0]_i_1__15_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__15_n_5 ),
        .D(\mOutPtr[1]_i_1__10_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__15_n_5 ),
        .D(\mOutPtr[2]_i_2__10_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_11
   (v_hcresampler_core_U0_HwReg_width_c19_write,
    HwReg_height_c26_empty_n,
    HwReg_height_c26_full_n,
    D,
    HwReg_height_c25_full_n,
    Q,
    HwReg_width_c20_empty_n,
    v_hcresampler_core_U0_ap_start,
    HwReg_width_c19_full_n,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    \SRL_SIG_reg[0][11] );
  output v_hcresampler_core_U0_HwReg_width_c19_write;
  output HwReg_height_c26_empty_n;
  output HwReg_height_c26_full_n;
  output [11:0]D;
  input HwReg_height_c25_full_n;
  input [0:0]Q;
  input HwReg_width_c20_empty_n;
  input v_hcresampler_core_U0_ap_start;
  input HwReg_width_c19_full_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]if_din;
  input \SRL_SIG_reg[0][11] ;

  wire [11:0]D;
  wire HwReg_height_c25_full_n;
  wire HwReg_height_c26_empty_n;
  wire HwReg_height_c26_full_n;
  wire HwReg_width_c19_full_n;
  wire HwReg_width_c20_empty_n;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][11] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__12_n_5;
  wire full_n_i_1__12_n_5;
  wire [11:0]if_din;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__12_n_5 ;
  wire \mOutPtr[1]_i_1__8_n_5 ;
  wire \mOutPtr[2]_i_1__12_n_5 ;
  wire \mOutPtr[2]_i_2__8_n_5 ;
  wire push;
  wire v_hcresampler_core_U0_HwReg_width_c19_write;
  wire v_hcresampler_core_U0_ap_start;

  bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_76 U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(push),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[0][11]_0 (HwReg_height_c26_full_n),
        .\SRL_SIG_reg[0][11]_1 (\SRL_SIG_reg[0][11] ),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__12
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I4(HwReg_height_c26_empty_n),
        .I5(push),
        .O(empty_n_i_1__12_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_5),
        .Q(HwReg_height_c26_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__12
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(HwReg_height_c26_full_n),
        .O(full_n_i_1__12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_2__10
       (.I0(\SRL_SIG_reg[0][11] ),
        .I1(HwReg_height_c26_full_n),
        .I2(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I3(HwReg_height_c26_empty_n),
        .O(mOutPtr16_out));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3__7
       (.I0(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I1(HwReg_height_c26_empty_n),
        .I2(\SRL_SIG_reg[0][11] ),
        .I3(HwReg_height_c26_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_5),
        .Q(HwReg_height_c26_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \loopWidth_reg_615[11]_i_1 
       (.I0(HwReg_height_c26_empty_n),
        .I1(HwReg_height_c25_full_n),
        .I2(Q),
        .I3(HwReg_width_c20_empty_n),
        .I4(v_hcresampler_core_U0_ap_start),
        .I5(HwReg_width_c19_full_n),
        .O(v_hcresampler_core_U0_HwReg_width_c19_write));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__12_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\SRL_SIG_reg[0][11] ),
        .I3(HwReg_height_c26_full_n),
        .I4(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I5(HwReg_height_c26_empty_n),
        .O(\mOutPtr[1]_i_1__8_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[2]_i_1__12 
       (.I0(HwReg_height_c26_full_n),
        .I1(\SRL_SIG_reg[0][11] ),
        .I2(HwReg_height_c26_empty_n),
        .I3(v_hcresampler_core_U0_HwReg_width_c19_write),
        .O(\mOutPtr[2]_i_1__12_n_5 ));
  LUT6 #(
    .INIT(64'hE1E178E178E178E1)) 
    \mOutPtr[2]_i_2__8 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push),
        .I4(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I5(HwReg_height_c26_empty_n),
        .O(\mOutPtr[2]_i_2__8_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__12_n_5 ),
        .D(\mOutPtr[0]_i_1__12_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__12_n_5 ),
        .D(\mOutPtr[1]_i_1__8_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__12_n_5 ),
        .D(\mOutPtr[2]_i_2__8_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_12
   (Q,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[1][0] ,
    HwReg_height_c27_full_n,
    HwReg_height_c27_empty_n,
    height_dout,
    \SRL_SIG_reg[1][11] ,
    ap_rst_n_inv,
    ap_clk,
    E,
    if_din,
    v_hcresampler_core_2_U0_HwReg_height_read,
    \mOutPtr_reg[1]_0 );
  output [1:0]Q;
  output [0:0]\SRL_SIG_reg[0][0] ;
  output [0:0]\SRL_SIG_reg[1][0] ;
  output HwReg_height_c27_full_n;
  output HwReg_height_c27_empty_n;
  output [11:0]height_dout;
  output [10:0]\SRL_SIG_reg[1][11] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]E;
  input [11:0]if_din;
  input v_hcresampler_core_2_U0_HwReg_height_read;
  input \mOutPtr_reg[1]_0 ;

  wire [0:0]E;
  wire HwReg_height_c27_empty_n;
  wire HwReg_height_c27_full_n;
  wire [1:0]Q;
  wire [0:0]\SRL_SIG_reg[0][0] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire [10:0]\SRL_SIG_reg[1][11] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__9_n_5;
  wire full_n_i_1__9_n_5;
  wire [11:0]height_dout;
  wire [11:0]if_din;
  wire [1:1]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__9_n_5 ;
  wire \mOutPtr[1]_i_1__6_n_5 ;
  wire \mOutPtr[2]_i_1__9_n_5 ;
  wire \mOutPtr[2]_i_2__6_n_5 ;
  wire \mOutPtr_reg[1]_0 ;
  wire v_hcresampler_core_2_U0_HwReg_height_read;

  bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_75 U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg
       (.E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .ap_clk(ap_clk),
        .height_dout(height_dout),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__9
       (.I0(Q[1]),
        .I1(mOutPtr),
        .I2(Q[0]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_height_c27_empty_n),
        .I5(E),
        .O(empty_n_i_1__9_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_5),
        .Q(HwReg_height_c27_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__9
       (.I0(Q[1]),
        .I1(mOutPtr),
        .I2(Q[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(HwReg_height_c27_full_n),
        .O(full_n_i_1__9_n_5));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_2__7
       (.I0(v_hcresampler_core_2_U0_HwReg_height_read),
        .I1(HwReg_height_c27_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(HwReg_height_c27_empty_n),
        .O(mOutPtr16_out));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3__5
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_height_c27_empty_n),
        .I2(v_hcresampler_core_2_U0_HwReg_height_read),
        .I3(HwReg_height_c27_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_5),
        .Q(HwReg_height_c27_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__9_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_1__6 
       (.I0(Q[0]),
        .I1(mOutPtr),
        .I2(v_hcresampler_core_2_U0_HwReg_height_read),
        .I3(HwReg_height_c27_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_height_c27_empty_n),
        .O(\mOutPtr[1]_i_1__6_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[2]_i_1__9 
       (.I0(HwReg_height_c27_full_n),
        .I1(v_hcresampler_core_2_U0_HwReg_height_read),
        .I2(HwReg_height_c27_empty_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[2]_i_1__9_n_5 ));
  LUT6 #(
    .INIT(64'hE1E178E178E178E1)) 
    \mOutPtr[2]_i_2__6 
       (.I0(Q[0]),
        .I1(mOutPtr),
        .I2(Q[1]),
        .I3(E),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_height_c27_empty_n),
        .O(\mOutPtr[2]_i_2__6_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__9_n_5 ),
        .D(\mOutPtr[0]_i_1__9_n_5 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__9_n_5 ),
        .D(\mOutPtr[1]_i_1__6_n_5 ),
        .Q(mOutPtr),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__9_n_5 ),
        .D(\mOutPtr[2]_i_2__6_n_5 ),
        .Q(Q[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_13
   (full_n_reg_0,
    HwReg_height_c28_full_n,
    v_hcresampler_core_2_U0_HwReg_height_read,
    HwReg_height_c28_empty_n,
    E,
    D,
    HwReg_width_c23_empty_n,
    v_vcresampler_core_1_U0_ap_start,
    HwReg_width_c22_full_n,
    HwReg_height_c29_empty_n,
    HwReg_height_c27_full_n,
    Q,
    HwReg_width_c22_empty_n,
    v_hcresampler_core_2_U0_ap_start,
    HwReg_width_c21_full_n,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    v_vcresampler_core_1_U0_HwReg_height_c28_write);
  output full_n_reg_0;
  output HwReg_height_c28_full_n;
  output v_hcresampler_core_2_U0_HwReg_height_read;
  output HwReg_height_c28_empty_n;
  output [0:0]E;
  output [11:0]D;
  input HwReg_width_c23_empty_n;
  input v_vcresampler_core_1_U0_ap_start;
  input HwReg_width_c22_full_n;
  input HwReg_height_c29_empty_n;
  input HwReg_height_c27_full_n;
  input [0:0]Q;
  input HwReg_width_c22_empty_n;
  input v_hcresampler_core_2_U0_ap_start;
  input HwReg_width_c21_full_n;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]if_din;
  input v_vcresampler_core_1_U0_HwReg_height_c28_write;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_height_c27_full_n;
  wire HwReg_height_c28_empty_n;
  wire HwReg_height_c28_full_n;
  wire HwReg_height_c29_empty_n;
  wire HwReg_width_c21_full_n;
  wire HwReg_width_c22_empty_n;
  wire HwReg_width_c22_full_n;
  wire HwReg_width_c23_empty_n;
  wire [0:0]Q;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__6_n_5;
  wire full_n_i_1__6_n_5;
  wire full_n_reg_0;
  wire [11:0]if_din;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__6_n_5 ;
  wire \mOutPtr[1]_i_1__4_n_5 ;
  wire \mOutPtr[2]_i_1__6_n_5 ;
  wire \mOutPtr[2]_i_2__4_n_5 ;
  wire v_hcresampler_core_2_U0_HwReg_height_read;
  wire v_hcresampler_core_2_U0_ap_start;
  wire v_vcresampler_core_1_U0_HwReg_height_c28_write;
  wire v_vcresampler_core_1_U0_ap_start;

  bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_74 U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .HwReg_height_c29_empty_n(HwReg_height_c29_empty_n),
        .HwReg_width_c22_full_n(HwReg_width_c22_full_n),
        .HwReg_width_c23_empty_n(HwReg_width_c23_empty_n),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[1][0]_0 (HwReg_height_c28_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .v_vcresampler_core_1_U0_ap_start(v_vcresampler_core_1_U0_ap_start));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(HwReg_height_c28_full_n),
        .I1(HwReg_width_c23_empty_n),
        .I2(v_vcresampler_core_1_U0_ap_start),
        .I3(HwReg_width_c22_full_n),
        .I4(HwReg_height_c29_empty_n),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__6
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(v_hcresampler_core_2_U0_HwReg_height_read),
        .I4(HwReg_height_c28_empty_n),
        .I5(E),
        .O(empty_n_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_5),
        .Q(HwReg_height_c28_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__6
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(HwReg_height_c28_full_n),
        .O(full_n_i_1__6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_2__4
       (.I0(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I1(HwReg_height_c28_full_n),
        .I2(v_hcresampler_core_2_U0_HwReg_height_read),
        .I3(HwReg_height_c28_empty_n),
        .O(mOutPtr16_out));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3__2
       (.I0(v_hcresampler_core_2_U0_HwReg_height_read),
        .I1(HwReg_height_c28_empty_n),
        .I2(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I3(HwReg_height_c28_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_5),
        .Q(HwReg_height_c28_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \loopWidth_reg_601[11]_i_1 
       (.I0(HwReg_height_c28_empty_n),
        .I1(HwReg_height_c27_full_n),
        .I2(Q),
        .I3(HwReg_width_c22_empty_n),
        .I4(v_hcresampler_core_2_U0_ap_start),
        .I5(HwReg_width_c21_full_n),
        .O(v_hcresampler_core_2_U0_HwReg_height_read));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_1__4 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I3(HwReg_height_c28_full_n),
        .I4(v_hcresampler_core_2_U0_HwReg_height_read),
        .I5(HwReg_height_c28_empty_n),
        .O(\mOutPtr[1]_i_1__4_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[2]_i_1__6 
       (.I0(HwReg_height_c28_full_n),
        .I1(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I2(HwReg_height_c28_empty_n),
        .I3(v_hcresampler_core_2_U0_HwReg_height_read),
        .O(\mOutPtr[2]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'hE1E178E178E178E1)) 
    \mOutPtr[2]_i_2__4 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(E),
        .I4(v_hcresampler_core_2_U0_HwReg_height_read),
        .I5(HwReg_height_c28_empty_n),
        .O(\mOutPtr[2]_i_2__4_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__6_n_5 ),
        .D(\mOutPtr[0]_i_1__6_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__6_n_5 ),
        .D(\mOutPtr[1]_i_1__4_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__6_n_5 ),
        .D(\mOutPtr[2]_i_2__4_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_14
   (D,
    E,
    full_n_reg_0,
    mOutPtr16_out,
    HwReg_height_c29_full_n,
    HwReg_height_c29_empty_n,
    \SRL_SIG_reg[1][11] ,
    HwReg_width_c23_empty_n,
    v_vcresampler_core_1_U0_HwReg_height_c28_write,
    bPassThru_420_In_loc_channel_dout,
    HwReg_width_c23_full_n,
    Q,
    HwReg_width_c24_channel_empty_n,
    HwReg_height_c30_channel_empty_n,
    HwReg_InVideoFormat_channel_empty_n,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output [12:0]D;
  output [0:0]E;
  output [0:0]full_n_reg_0;
  output mOutPtr16_out;
  output HwReg_height_c29_full_n;
  output HwReg_height_c29_empty_n;
  output [11:0]\SRL_SIG_reg[1][11] ;
  input HwReg_width_c23_empty_n;
  input v_vcresampler_core_1_U0_HwReg_height_c28_write;
  input bPassThru_420_In_loc_channel_dout;
  input HwReg_width_c23_full_n;
  input [0:0]Q;
  input HwReg_width_c24_channel_empty_n;
  input HwReg_height_c30_channel_empty_n;
  input HwReg_InVideoFormat_channel_empty_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]if_din;

  wire [12:0]D;
  wire [0:0]E;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_height_c29_empty_n;
  wire HwReg_height_c29_full_n;
  wire HwReg_height_c30_channel_empty_n;
  wire HwReg_width_c23_empty_n;
  wire HwReg_width_c23_full_n;
  wire HwReg_width_c24_channel_empty_n;
  wire [0:0]Q;
  wire [11:0]\SRL_SIG_reg[1][11] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire bPassThru_420_In_loc_channel_dout;
  wire empty_n_i_1__3_n_5;
  wire full_n_i_1__3_n_5;
  wire [0:0]full_n_reg_0;
  wire [11:0]if_din;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire mOutPtr16_out_2;
  wire \mOutPtr[0]_i_1__3_n_5 ;
  wire \mOutPtr[1]_i_1__2_n_5 ;
  wire \mOutPtr[2]_i_1__3_n_5 ;
  wire \mOutPtr[2]_i_2__2_n_5 ;
  wire v_vcresampler_core_1_U0_HwReg_height_c28_write;

  bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_73 U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_height_c29_full_n(HwReg_height_c29_full_n),
        .HwReg_height_c30_channel_empty_n(HwReg_height_c30_channel_empty_n),
        .HwReg_width_c23_full_n(HwReg_width_c23_full_n),
        .HwReg_width_c24_channel_empty_n(HwReg_width_c24_channel_empty_n),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[0][11]_0 (Q),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .ap_clk(ap_clk),
        .bPassThru_420_In_loc_channel_dout(bPassThru_420_In_loc_channel_dout),
        .full_n_reg(full_n_reg_0),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__3
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I4(HwReg_height_c29_empty_n),
        .I5(full_n_reg_0),
        .O(empty_n_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_5),
        .Q(HwReg_height_c29_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__3
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out_2),
        .I4(mOutPtr0),
        .I5(HwReg_height_c29_full_n),
        .O(full_n_i_1__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__0
       (.I0(full_n_reg_0),
        .I1(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I2(HwReg_width_c23_empty_n),
        .O(mOutPtr16_out));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__1
       (.I0(full_n_reg_0),
        .I1(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I2(HwReg_height_c29_empty_n),
        .O(mOutPtr16_out_2));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__0
       (.I0(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I1(HwReg_height_c29_empty_n),
        .I2(full_n_reg_0),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_5),
        .Q(HwReg_height_c29_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h99696969)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(full_n_reg_0),
        .I3(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I4(HwReg_height_c29_empty_n),
        .O(\mOutPtr[1]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[2]_i_1__2 
       (.I0(full_n_reg_0),
        .I1(HwReg_width_c23_empty_n),
        .I2(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .O(E));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[2]_i_1__3 
       (.I0(full_n_reg_0),
        .I1(HwReg_height_c29_empty_n),
        .I2(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .O(\mOutPtr[2]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hE1E178E178E178E1)) 
    \mOutPtr[2]_i_2__2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(full_n_reg_0),
        .I4(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I5(HwReg_height_c29_empty_n),
        .O(\mOutPtr[2]_i_2__2_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__3_n_5 ),
        .D(\mOutPtr[0]_i_1__3_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__3_n_5 ),
        .D(\mOutPtr[1]_i_1__2_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__3_n_5 ),
        .D(\mOutPtr[2]_i_2__2_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_15
   (empty_n_reg_0,
    HwReg_height_c30_channel_empty_n,
    HwReg_height_c30_channel_full_n,
    \SRL_SIG_reg[1][11] ,
    HwReg_width_c24_channel_empty_n,
    Q,
    v_hcresampler_core_2_U0_ap_start,
    int_ap_idle_reg,
    v_csc_core_U0_ap_start,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    \SRL_SIG_reg[1][0] ,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_height_c30_channel,
    AXIvideo2MultiPixStream_U0_ap_ready);
  output empty_n_reg_0;
  output HwReg_height_c30_channel_empty_n;
  output HwReg_height_c30_channel_full_n;
  output [11:0]\SRL_SIG_reg[1][11] ;
  input HwReg_width_c24_channel_empty_n;
  input [0:0]Q;
  input v_hcresampler_core_2_U0_ap_start;
  input [0:0]int_ap_idle_reg;
  input v_csc_core_U0_ap_start;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]if_din;
  input \SRL_SIG_reg[1][0] ;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_height_c30_channel;
  input AXIvideo2MultiPixStream_U0_ap_ready;

  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire HwReg_height_c30_channel_empty_n;
  wire HwReg_height_c30_channel_full_n;
  wire HwReg_width_c24_channel_empty_n;
  wire [0:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire [11:0]\SRL_SIG_reg[1][11] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_height_c30_channel;
  wire empty_n_i_1__0_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_5;
  wire [11:0]if_din;
  wire [0:0]int_ap_idle_reg;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__0_n_5 ;
  wire \mOutPtr[1]_i_1__0_n_5 ;
  wire \mOutPtr[2]_i_1__0_n_5 ;
  wire \mOutPtr[2]_i_2__0_n_5 ;
  wire v_csc_core_U0_ap_start;
  wire v_hcresampler_core_2_U0_ap_start;

  bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_72 U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg
       (.Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[1][0]_0 (HwReg_height_c30_channel_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_height_c30_channel(ap_sync_reg_channel_write_HwReg_height_c30_channel),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    empty_n_i_1__0
       (.I0(mOutPtr16_out),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr0),
        .I5(HwReg_height_c30_channel_empty_n),
        .O(empty_n_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_5),
        .Q(HwReg_height_c30_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__0
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(HwReg_height_c30_channel_full_n),
        .O(full_n_i_1__0_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_5),
        .Q(HwReg_height_c30_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    int_ap_idle_i_3
       (.I0(HwReg_height_c30_channel_empty_n),
        .I1(HwReg_width_c24_channel_empty_n),
        .I2(Q),
        .I3(v_hcresampler_core_2_U0_ap_start),
        .I4(int_ap_idle_reg),
        .I5(v_csc_core_U0_ap_start),
        .O(empty_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr16_out),
        .O(\mOutPtr[1]_i_1__0_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr0),
        .O(\mOutPtr[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr16_out),
        .O(\mOutPtr[2]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_3__0 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_height_c30_channel),
        .I3(HwReg_height_c30_channel_full_n),
        .I4(AXIvideo2MultiPixStream_U0_ap_ready),
        .I5(HwReg_height_c30_channel_empty_n),
        .O(mOutPtr16_out));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    \mOutPtr[2]_i_4__0 
       (.I0(AXIvideo2MultiPixStream_U0_ap_ready),
        .I1(HwReg_height_c30_channel_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_height_c30_channel),
        .I5(HwReg_height_c30_channel_full_n),
        .O(mOutPtr0));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__0_n_5 ),
        .D(\mOutPtr[0]_i_1__0_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__0_n_5 ),
        .D(\mOutPtr[1]_i_1__0_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__0_n_5 ),
        .D(\mOutPtr[2]_i_2__0_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_16
   (HwReg_height_c_full_n,
    HwReg_height_c_empty_n,
    D,
    ap_rst_n_inv,
    ap_clk,
    E,
    if_din,
    v_vcresampler_core_U0_HwReg_width_read,
    MultiPixStream2AXIvideo_U0_Height_read,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_width_c_empty_n,
    Q);
  output HwReg_height_c_full_n;
  output HwReg_height_c_empty_n;
  output [11:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]E;
  input [11:0]if_din;
  input v_vcresampler_core_U0_HwReg_width_read;
  input MultiPixStream2AXIvideo_U0_Height_read;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_width_c_empty_n;
  input [0:0]Q;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_height_c_empty_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c_empty_n;
  wire MultiPixStream2AXIvideo_U0_Height_read;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__18_n_5;
  wire full_n_i_1__18_n_5;
  wire [11:0]if_din;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__18_n_5 ;
  wire \mOutPtr[1]_i_1__12_n_5 ;
  wire \mOutPtr[2]_i_1__18_n_5 ;
  wire \mOutPtr[2]_i_2__12_n_5 ;
  wire v_vcresampler_core_U0_HwReg_width_read;

  bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_71 U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__18
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(MultiPixStream2AXIvideo_U0_Height_read),
        .I4(HwReg_height_c_empty_n),
        .I5(E),
        .O(empty_n_i_1__18_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__18_n_5),
        .Q(HwReg_height_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__18
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(HwReg_height_c_full_n),
        .O(full_n_i_1__18_n_5));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    full_n_i_2__16
       (.I0(v_vcresampler_core_U0_HwReg_width_read),
        .I1(HwReg_height_c_full_n),
        .I2(Q),
        .I3(HwReg_height_c_empty_n),
        .I4(HwReg_width_c_empty_n),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(mOutPtr16_out));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    full_n_i_3__11
       (.I0(Q),
        .I1(HwReg_height_c_empty_n),
        .I2(HwReg_width_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(v_vcresampler_core_U0_HwReg_width_read),
        .I5(HwReg_height_c_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__18_n_5),
        .Q(HwReg_height_c_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__18 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__18_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_1__12 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(v_vcresampler_core_U0_HwReg_width_read),
        .I3(HwReg_height_c_full_n),
        .I4(MultiPixStream2AXIvideo_U0_Height_read),
        .I5(HwReg_height_c_empty_n),
        .O(\mOutPtr[1]_i_1__12_n_5 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[2]_i_1__18 
       (.I0(HwReg_height_c_full_n),
        .I1(v_vcresampler_core_U0_HwReg_width_read),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(HwReg_width_c_empty_n),
        .I4(HwReg_height_c_empty_n),
        .I5(Q),
        .O(\mOutPtr[2]_i_1__18_n_5 ));
  LUT6 #(
    .INIT(64'hE1E178E178E178E1)) 
    \mOutPtr[2]_i_2__12 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(E),
        .I4(MultiPixStream2AXIvideo_U0_Height_read),
        .I5(HwReg_height_c_empty_n),
        .O(\mOutPtr[2]_i_2__12_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__18_n_5 ),
        .D(\mOutPtr[0]_i_1__18_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__18_n_5 ),
        .D(\mOutPtr[1]_i_1__12_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__18_n_5 ),
        .D(\mOutPtr[2]_i_2__12_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_17
   (E,
    HwReg_width_c19_full_n,
    HwReg_width_c19_empty_n,
    D,
    v_hcresampler_core_U0_ap_start,
    HwReg_width_c20_empty_n,
    Q,
    HwReg_height_c25_full_n,
    HwReg_height_c26_empty_n,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    v_hcresampler_core_U0_HwReg_width_c19_write,
    v_vcresampler_core_U0_HwReg_width_read);
  output [0:0]E;
  output HwReg_width_c19_full_n;
  output HwReg_width_c19_empty_n;
  output [10:0]D;
  input v_hcresampler_core_U0_ap_start;
  input HwReg_width_c20_empty_n;
  input [0:0]Q;
  input HwReg_height_c25_full_n;
  input HwReg_height_c26_empty_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [10:0]if_din;
  input v_hcresampler_core_U0_HwReg_width_c19_write;
  input v_vcresampler_core_U0_HwReg_width_read;

  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c25_full_n;
  wire HwReg_height_c26_empty_n;
  wire HwReg_width_c19_empty_n;
  wire HwReg_width_c19_full_n;
  wire HwReg_width_c20_empty_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__14_n_5;
  wire full_n_i_1__14_n_5;
  wire [10:0]if_din;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__14_n_5 ;
  wire \mOutPtr[1]_i_1__9_n_5 ;
  wire \mOutPtr[2]_i_1__14_n_5 ;
  wire \mOutPtr[2]_i_2__9_n_5 ;
  wire v_hcresampler_core_U0_HwReg_width_c19_write;
  wire v_hcresampler_core_U0_ap_start;
  wire v_vcresampler_core_U0_HwReg_width_read;

  bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_70 U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .HwReg_height_c25_full_n(HwReg_height_c25_full_n),
        .HwReg_height_c26_empty_n(HwReg_height_c26_empty_n),
        .HwReg_width_c20_empty_n(HwReg_width_c20_empty_n),
        .Q(Q),
        .\SRL_SIG_reg[1][1]_0 (HwReg_width_c19_full_n),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .\trunc_ln_reg_347_reg[0] ({mOutPtr[2],mOutPtr[0]}),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__14
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(v_vcresampler_core_U0_HwReg_width_read),
        .I4(HwReg_width_c19_empty_n),
        .I5(E),
        .O(empty_n_i_1__14_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__14_n_5),
        .Q(HwReg_width_c19_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__14
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(HwReg_width_c19_full_n),
        .O(full_n_i_1__14_n_5));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_2__12
       (.I0(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I1(HwReg_width_c19_full_n),
        .I2(v_vcresampler_core_U0_HwReg_width_read),
        .I3(HwReg_width_c19_empty_n),
        .O(mOutPtr16_out));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3__8
       (.I0(v_vcresampler_core_U0_HwReg_width_read),
        .I1(HwReg_width_c19_empty_n),
        .I2(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I3(HwReg_width_c19_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_5),
        .Q(HwReg_width_c19_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__14_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_1__9 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I3(HwReg_width_c19_full_n),
        .I4(v_vcresampler_core_U0_HwReg_width_read),
        .I5(HwReg_width_c19_empty_n),
        .O(\mOutPtr[1]_i_1__9_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[2]_i_1__14 
       (.I0(HwReg_width_c19_full_n),
        .I1(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I2(HwReg_width_c19_empty_n),
        .I3(v_vcresampler_core_U0_HwReg_width_read),
        .O(\mOutPtr[2]_i_1__14_n_5 ));
  LUT6 #(
    .INIT(64'hE1E178E178E178E1)) 
    \mOutPtr[2]_i_2__9 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(E),
        .I4(v_vcresampler_core_U0_HwReg_width_read),
        .I5(HwReg_width_c19_empty_n),
        .O(\mOutPtr[2]_i_2__9_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__14_n_5 ),
        .D(\mOutPtr[0]_i_1__14_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__14_n_5 ),
        .D(\mOutPtr[1]_i_1__9_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__14_n_5 ),
        .D(\mOutPtr[2]_i_2__9_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_18
   (cmp36674_i_fu_290_p2,
    D,
    \SRL_SIG_reg[0][11] ,
    HwReg_width_c20_full_n,
    HwReg_width_c20_empty_n,
    bPassThru_422_or_420_Out_loc_channel_dout,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    \SRL_SIG_reg[0][11]_0 ,
    v_hcresampler_core_U0_HwReg_width_c19_write);
  output cmp36674_i_fu_290_p2;
  output [10:0]D;
  output [11:0]\SRL_SIG_reg[0][11] ;
  output HwReg_width_c20_full_n;
  output HwReg_width_c20_empty_n;
  input bPassThru_422_or_420_Out_loc_channel_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input [10:0]if_din;
  input \SRL_SIG_reg[0][11]_0 ;
  input v_hcresampler_core_U0_HwReg_width_c19_write;

  wire [10:0]D;
  wire HwReg_width_c20_empty_n;
  wire HwReg_width_c20_full_n;
  wire [11:0]\SRL_SIG_reg[0][11] ;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire cmp36674_i_fu_290_p2;
  wire empty_n_i_1__11_n_5;
  wire full_n_i_1__11_n_5;
  wire [10:0]if_din;
  wire \loopWidth_reg_615[11]_i_3_n_5 ;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__11_n_5 ;
  wire \mOutPtr[1]_i_1__7_n_5 ;
  wire \mOutPtr[2]_i_1__11_n_5 ;
  wire \mOutPtr[2]_i_2__7_n_5 ;
  wire push;
  wire v_hcresampler_core_U0_HwReg_width_c19_write;

  bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_69 U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(push),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][11]_1 (HwReg_width_c20_full_n),
        .\SRL_SIG_reg[0][11]_2 (\SRL_SIG_reg[0][11]_0 ),
        .ap_clk(ap_clk),
        .bPassThru_422_or_420_Out_loc_channel_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .cmp36674_i_fu_290_p2(cmp36674_i_fu_290_p2),
        .if_din(if_din),
        .\loopWidth_reg_615_reg[1] (\loopWidth_reg_615[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__11
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I4(HwReg_width_c20_empty_n),
        .I5(push),
        .O(empty_n_i_1__11_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_5),
        .Q(HwReg_width_c20_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__11
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(HwReg_width_c20_full_n),
        .O(full_n_i_1__11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_2__9
       (.I0(\SRL_SIG_reg[0][11]_0 ),
        .I1(HwReg_width_c20_full_n),
        .I2(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I3(HwReg_width_c20_empty_n),
        .O(mOutPtr16_out));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3__6
       (.I0(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I1(HwReg_width_c20_empty_n),
        .I2(\SRL_SIG_reg[0][11]_0 ),
        .I3(HwReg_width_c20_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_5),
        .Q(HwReg_width_c20_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \loopWidth_reg_615[11]_i_3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\loopWidth_reg_615[11]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__11_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\SRL_SIG_reg[0][11]_0 ),
        .I3(HwReg_width_c20_full_n),
        .I4(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I5(HwReg_width_c20_empty_n),
        .O(\mOutPtr[1]_i_1__7_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[2]_i_1__11 
       (.I0(HwReg_width_c20_full_n),
        .I1(\SRL_SIG_reg[0][11]_0 ),
        .I2(HwReg_width_c20_empty_n),
        .I3(v_hcresampler_core_U0_HwReg_width_c19_write),
        .O(\mOutPtr[2]_i_1__11_n_5 ));
  LUT6 #(
    .INIT(64'hE1E178E178E178E1)) 
    \mOutPtr[2]_i_2__7 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push),
        .I4(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I5(HwReg_width_c20_empty_n),
        .O(\mOutPtr[2]_i_2__7_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__11_n_5 ),
        .D(\mOutPtr[0]_i_1__11_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__11_n_5 ),
        .D(\mOutPtr[1]_i_1__7_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__11_n_5 ),
        .D(\mOutPtr[2]_i_2__7_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_19
   (E,
    HwReg_width_c21_full_n,
    HwReg_width_c21_empty_n,
    D,
    v_hcresampler_core_2_U0_ap_start,
    HwReg_width_c22_empty_n,
    Q,
    HwReg_height_c27_full_n,
    HwReg_height_c28_empty_n,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    v_hcresampler_core_2_U0_HwReg_height_read,
    \mOutPtr_reg[1]_0 );
  output [0:0]E;
  output HwReg_width_c21_full_n;
  output HwReg_width_c21_empty_n;
  output [10:0]D;
  input v_hcresampler_core_2_U0_ap_start;
  input HwReg_width_c22_empty_n;
  input [0:0]Q;
  input HwReg_height_c27_full_n;
  input HwReg_height_c28_empty_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [10:0]if_din;
  input v_hcresampler_core_2_U0_HwReg_height_read;
  input \mOutPtr_reg[1]_0 ;

  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c27_full_n;
  wire HwReg_height_c28_empty_n;
  wire HwReg_width_c21_empty_n;
  wire HwReg_width_c21_full_n;
  wire HwReg_width_c22_empty_n;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__8_n_5;
  wire full_n_i_1__8_n_5;
  wire [10:0]if_din;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__8_n_5 ;
  wire \mOutPtr[1]_i_1__5_n_5 ;
  wire \mOutPtr[2]_i_1__8_n_5 ;
  wire \mOutPtr[2]_i_2__5_n_5 ;
  wire \mOutPtr_reg[1]_0 ;
  wire v_hcresampler_core_2_U0_HwReg_height_read;
  wire v_hcresampler_core_2_U0_ap_start;

  bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_68 U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .HwReg_height_c27_full_n(HwReg_height_c27_full_n),
        .HwReg_height_c28_empty_n(HwReg_height_c28_empty_n),
        .HwReg_width_c22_empty_n(HwReg_width_c22_empty_n),
        .Q(Q),
        .\SRL_SIG_reg[1][1]_0 (HwReg_width_c21_full_n),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .\loopWidth_reg_369_reg[0] ({mOutPtr[2],mOutPtr[0]}),
        .v_hcresampler_core_2_U0_ap_start(v_hcresampler_core_2_U0_ap_start));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__8
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(HwReg_width_c21_empty_n),
        .I5(E),
        .O(empty_n_i_1__8_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_5),
        .Q(HwReg_width_c21_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__8
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(HwReg_width_c21_full_n),
        .O(full_n_i_1__8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_2__6
       (.I0(v_hcresampler_core_2_U0_HwReg_height_read),
        .I1(HwReg_width_c21_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(HwReg_width_c21_empty_n),
        .O(mOutPtr16_out));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3__4
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(HwReg_width_c21_empty_n),
        .I2(v_hcresampler_core_2_U0_HwReg_height_read),
        .I3(HwReg_width_c21_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_5),
        .Q(HwReg_width_c21_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__8_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(v_hcresampler_core_2_U0_HwReg_height_read),
        .I3(HwReg_width_c21_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_width_c21_empty_n),
        .O(\mOutPtr[1]_i_1__5_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[2]_i_1__8 
       (.I0(HwReg_width_c21_full_n),
        .I1(v_hcresampler_core_2_U0_HwReg_height_read),
        .I2(HwReg_width_c21_empty_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[2]_i_1__8_n_5 ));
  LUT6 #(
    .INIT(64'hE1E178E178E178E1)) 
    \mOutPtr[2]_i_2__5 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(E),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(HwReg_width_c21_empty_n),
        .O(\mOutPtr[2]_i_2__5_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__8_n_5 ),
        .D(\mOutPtr[0]_i_1__8_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__8_n_5 ),
        .D(\mOutPtr[1]_i_1__5_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__8_n_5 ),
        .D(\mOutPtr[2]_i_2__5_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_20
   (cmp36674_i_fu_286_p2,
    D,
    \SRL_SIG_reg[1][11] ,
    HwReg_width_c22_full_n,
    HwReg_width_c22_empty_n,
    DI,
    ap_rst_n_inv,
    ap_clk,
    E,
    if_din,
    v_vcresampler_core_1_U0_HwReg_height_c28_write,
    v_hcresampler_core_2_U0_HwReg_height_read);
  output cmp36674_i_fu_286_p2;
  output [11:0]D;
  output [10:0]\SRL_SIG_reg[1][11] ;
  output HwReg_width_c22_full_n;
  output HwReg_width_c22_empty_n;
  input [1:0]DI;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]E;
  input [10:0]if_din;
  input v_vcresampler_core_1_U0_HwReg_height_c28_write;
  input v_hcresampler_core_2_U0_HwReg_height_read;

  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire HwReg_width_c22_empty_n;
  wire HwReg_width_c22_full_n;
  wire [10:0]\SRL_SIG_reg[1][11] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cmp36674_i_fu_286_p2;
  wire empty_n_i_1__5_n_5;
  wire full_n_i_1__5_n_5;
  wire [10:0]if_din;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__5_n_5 ;
  wire \mOutPtr[1]_i_1__3_n_5 ;
  wire \mOutPtr[2]_i_1__5_n_5 ;
  wire \mOutPtr[2]_i_2__3_n_5 ;
  wire v_hcresampler_core_2_U0_HwReg_height_read;
  wire v_vcresampler_core_1_U0_HwReg_height_c28_write;

  bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_67 U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .DI(DI),
        .E(E),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .ap_clk(ap_clk),
        .cmp36674_i_fu_286_p2(cmp36674_i_fu_286_p2),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__5
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(v_hcresampler_core_2_U0_HwReg_height_read),
        .I4(HwReg_width_c22_empty_n),
        .I5(E),
        .O(empty_n_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_5),
        .Q(HwReg_width_c22_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__5
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(HwReg_width_c22_full_n),
        .O(full_n_i_1__5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_2__3
       (.I0(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I1(HwReg_width_c22_full_n),
        .I2(v_hcresampler_core_2_U0_HwReg_height_read),
        .I3(HwReg_width_c22_empty_n),
        .O(mOutPtr16_out));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3__1
       (.I0(v_hcresampler_core_2_U0_HwReg_height_read),
        .I1(HwReg_width_c22_empty_n),
        .I2(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I3(HwReg_width_c22_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_5),
        .Q(HwReg_width_c22_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_1__3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I3(HwReg_width_c22_full_n),
        .I4(v_hcresampler_core_2_U0_HwReg_height_read),
        .I5(HwReg_width_c22_empty_n),
        .O(\mOutPtr[1]_i_1__3_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[2]_i_1__5 
       (.I0(HwReg_width_c22_full_n),
        .I1(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I2(HwReg_width_c22_empty_n),
        .I3(v_hcresampler_core_2_U0_HwReg_height_read),
        .O(\mOutPtr[2]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'hE1E178E178E178E1)) 
    \mOutPtr[2]_i_2__3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(E),
        .I4(v_hcresampler_core_2_U0_HwReg_height_read),
        .I5(HwReg_width_c22_empty_n),
        .O(\mOutPtr[2]_i_2__3_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__5_n_5 ),
        .D(\mOutPtr[0]_i_1__5_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__5_n_5 ),
        .D(\mOutPtr[1]_i_1__3_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__5_n_5 ),
        .D(\mOutPtr[2]_i_2__3_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_21
   (HwReg_width_c23_empty_n,
    HwReg_width_c23_full_n,
    D,
    ap_rst_n_inv,
    ap_clk,
    \SRL_SIG_reg[1][1] ,
    v_vcresampler_core_1_U0_HwReg_height_c28_write,
    mOutPtr16_out,
    mOutPtr0,
    E,
    \SRL_SIG_reg[0][11] );
  output HwReg_width_c23_empty_n;
  output HwReg_width_c23_full_n;
  output [10:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]\SRL_SIG_reg[1][1] ;
  input v_vcresampler_core_1_U0_HwReg_height_c28_write;
  input mOutPtr16_out;
  input mOutPtr0;
  input [0:0]E;
  input [10:0]\SRL_SIG_reg[0][11] ;

  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_width_c23_empty_n;
  wire HwReg_width_c23_full_n;
  wire [10:0]\SRL_SIG_reg[0][11] ;
  wire [0:0]\SRL_SIG_reg[1][1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__2_n_5;
  wire full_n_i_1__2_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__2_n_5 ;
  wire \mOutPtr[1]_i_1__1_n_5 ;
  wire \mOutPtr[2]_i_2__1_n_5 ;
  wire v_vcresampler_core_1_U0_HwReg_height_c28_write;

  bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_66 U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[1][1]_0 (\SRL_SIG_reg[1][1] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__2
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I4(HwReg_width_c23_empty_n),
        .I5(\SRL_SIG_reg[1][1] ),
        .O(empty_n_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_5),
        .Q(HwReg_width_c23_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__2
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(HwReg_width_c23_full_n),
        .O(full_n_i_1__2_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_5),
        .Q(HwReg_width_c23_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h99696969)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\SRL_SIG_reg[1][1] ),
        .I3(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I4(HwReg_width_c23_empty_n),
        .O(\mOutPtr[1]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hE1E178E178E178E1)) 
    \mOutPtr[2]_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(\SRL_SIG_reg[1][1] ),
        .I4(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I5(HwReg_width_c23_empty_n),
        .O(\mOutPtr[2]_i_2__1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__1_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__1_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_22
   (HwReg_width_c24_channel_full_n,
    HwReg_width_c24_channel_empty_n,
    \SRL_SIG_reg[1][11] ,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    \SRL_SIG_reg[1][1] ,
    ap_done_reg,
    ap_sync_reg_channel_write_HwReg_width_c24_channel,
    AXIvideo2MultiPixStream_U0_ap_ready);
  output HwReg_width_c24_channel_full_n;
  output HwReg_width_c24_channel_empty_n;
  output [10:0]\SRL_SIG_reg[1][11] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [10:0]if_din;
  input \SRL_SIG_reg[1][1] ;
  input ap_done_reg;
  input ap_sync_reg_channel_write_HwReg_width_c24_channel;
  input AXIvideo2MultiPixStream_U0_ap_ready;

  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire HwReg_width_c24_channel_empty_n;
  wire HwReg_width_c24_channel_full_n;
  wire [10:0]\SRL_SIG_reg[1][11] ;
  wire \SRL_SIG_reg[1][1] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_width_c24_channel;
  wire empty_n_i_1_n_5;
  wire full_n_i_1_n_5;
  wire [10:0]if_din;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr[2]_i_2_n_5 ;

  bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_65 U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg
       (.Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .\SRL_SIG_reg[1][1]_0 (HwReg_width_c24_channel_full_n),
        .\SRL_SIG_reg[1][1]_1 (\SRL_SIG_reg[1][1] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_width_c24_channel(ap_sync_reg_channel_write_HwReg_width_c24_channel),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    empty_n_i_1
       (.I0(mOutPtr16_out),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr0),
        .I5(HwReg_width_c24_channel_empty_n),
        .O(empty_n_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(HwReg_width_c24_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(HwReg_width_c24_channel_full_n),
        .O(full_n_i_1_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_5),
        .Q(HwReg_width_c24_channel_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr16_out),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr0),
        .O(\mOutPtr[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr16_out),
        .O(\mOutPtr[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00000E000E000E00)) 
    \mOutPtr[2]_i_3 
       (.I0(\SRL_SIG_reg[1][1] ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_channel_write_HwReg_width_c24_channel),
        .I3(HwReg_width_c24_channel_full_n),
        .I4(AXIvideo2MultiPixStream_U0_ap_ready),
        .I5(HwReg_width_c24_channel_empty_n),
        .O(mOutPtr16_out));
  LUT6 #(
    .INIT(64'h8888000888888888)) 
    \mOutPtr[2]_i_4 
       (.I0(AXIvideo2MultiPixStream_U0_ap_ready),
        .I1(HwReg_width_c24_channel_empty_n),
        .I2(\SRL_SIG_reg[1][1] ),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_HwReg_width_c24_channel),
        .I5(HwReg_width_c24_channel_full_n),
        .O(mOutPtr0));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1_n_5 ),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1_n_5 ),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1_n_5 ),
        .D(\mOutPtr[2]_i_2_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_23
   (HwReg_width_c_full_n,
    HwReg_width_c_empty_n,
    D,
    ap_rst_n_inv,
    ap_clk,
    E,
    if_din,
    v_vcresampler_core_U0_HwReg_width_read,
    MultiPixStream2AXIvideo_U0_Height_read,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_height_c_empty_n,
    Q);
  output HwReg_width_c_full_n;
  output HwReg_width_c_empty_n;
  output [10:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]E;
  input [10:0]if_din;
  input v_vcresampler_core_U0_HwReg_width_read;
  input MultiPixStream2AXIvideo_U0_Height_read;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_height_c_empty_n;
  input [0:0]Q;

  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c_empty_n;
  wire HwReg_width_c_empty_n;
  wire HwReg_width_c_full_n;
  wire MultiPixStream2AXIvideo_U0_Height_read;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__17_n_5;
  wire full_n_i_1__17_n_5;
  wire [10:0]if_din;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__17_n_5 ;
  wire \mOutPtr[1]_i_1__11_n_5 ;
  wire \mOutPtr[2]_i_1__17_n_5 ;
  wire \mOutPtr[2]_i_2__11_n_5 ;
  wire v_vcresampler_core_U0_HwReg_width_read;

  bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__17
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(MultiPixStream2AXIvideo_U0_Height_read),
        .I4(HwReg_width_c_empty_n),
        .I5(E),
        .O(empty_n_i_1__17_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__17_n_5),
        .Q(HwReg_width_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__17
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(HwReg_width_c_full_n),
        .O(full_n_i_1__17_n_5));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    full_n_i_2__15
       (.I0(v_vcresampler_core_U0_HwReg_width_read),
        .I1(HwReg_width_c_full_n),
        .I2(Q),
        .I3(HwReg_height_c_empty_n),
        .I4(HwReg_width_c_empty_n),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(mOutPtr16_out));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    full_n_i_3__10
       (.I0(Q),
        .I1(HwReg_height_c_empty_n),
        .I2(HwReg_width_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(v_vcresampler_core_U0_HwReg_width_read),
        .I5(HwReg_width_c_full_n),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__17_n_5),
        .Q(HwReg_width_c_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__17 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__17_n_5 ));
  LUT6 #(
    .INIT(64'h9999699969996999)) 
    \mOutPtr[1]_i_1__11 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(v_vcresampler_core_U0_HwReg_width_read),
        .I3(HwReg_width_c_full_n),
        .I4(MultiPixStream2AXIvideo_U0_Height_read),
        .I5(HwReg_width_c_empty_n),
        .O(\mOutPtr[1]_i_1__11_n_5 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[2]_i_1__17 
       (.I0(HwReg_width_c_full_n),
        .I1(v_vcresampler_core_U0_HwReg_width_read),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(HwReg_width_c_empty_n),
        .I4(HwReg_height_c_empty_n),
        .I5(Q),
        .O(\mOutPtr[2]_i_1__17_n_5 ));
  LUT6 #(
    .INIT(64'hE1E178E178E178E1)) 
    \mOutPtr[2]_i_2__11 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(E),
        .I4(MultiPixStream2AXIvideo_U0_Height_read),
        .I5(HwReg_width_c_empty_n),
        .O(\mOutPtr[2]_i_2__11_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__17_n_5 ),
        .D(\mOutPtr[0]_i_1__17_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__17_n_5 ),
        .D(\mOutPtr[1]_i_1__11_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__17_n_5 ),
        .D(\mOutPtr[2]_i_2__11_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg
   (D,
    Q,
    E,
    if_din,
    ap_clk);
  output [10:0]D;
  input [1:0]Q;
  input [0:0]E;
  input [10:0]if_din;
  input ap_clk;

  wire [10:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [11:1]\SRL_SIG_reg[0]_0 ;
  wire [11:1]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [10:0]if_din;

  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[10]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[11]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[8]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[9]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_65
   (\SRL_SIG_reg[1][11]_0 ,
    \SRL_SIG_reg[1][1]_0 ,
    ap_sync_reg_channel_write_HwReg_width_c24_channel,
    ap_done_reg,
    \SRL_SIG_reg[1][1]_1 ,
    Q,
    if_din,
    ap_clk);
  output [10:0]\SRL_SIG_reg[1][11]_0 ;
  input \SRL_SIG_reg[1][1]_0 ;
  input ap_sync_reg_channel_write_HwReg_width_c24_channel;
  input ap_done_reg;
  input \SRL_SIG_reg[1][1]_1 ;
  input [1:0]Q;
  input [10:0]if_din;
  input ap_clk;

  wire [1:0]Q;
  wire [11:1]\SRL_SIG_reg[0]_0 ;
  wire [10:0]\SRL_SIG_reg[1][11]_0 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire \SRL_SIG_reg[1][1]_1 ;
  wire [11:1]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_width_c24_channel;
  wire [10:0]if_din;
  wire push;

  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(ap_sync_reg_channel_write_HwReg_width_c24_channel),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[1][1]_1 ),
        .O(push));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\SRL_SIG_reg[1][11]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(\SRL_SIG_reg[1][11]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\SRL_SIG_reg[1][11]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\SRL_SIG_reg[1][11]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\SRL_SIG_reg[1][11]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\SRL_SIG_reg[1][11]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\SRL_SIG_reg[1][11]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\SRL_SIG_reg[1][11]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\SRL_SIG_reg[1][11]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\SRL_SIG_reg[1][11]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\SRL_SIG_reg[1][11]_0 [8]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_66
   (D,
    Q,
    \SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    ap_clk);
  output [10:0]D;
  input [1:0]Q;
  input [0:0]\SRL_SIG_reg[1][1]_0 ;
  input [10:0]\SRL_SIG_reg[0][11]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [1:0]Q;
  wire [10:0]\SRL_SIG_reg[0][11]_0 ;
  wire [11:1]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][1]_0 ;
  wire [11:1]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0][11]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0][11]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0][11]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0][11]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0][11]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0][11]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0][11]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0][11]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0][11]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0][11]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0][11]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][1]_0 ),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_372[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_372[10]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_372[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_372[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_372[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_372[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_372[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_372[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_372[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_372[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_372[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_67
   (cmp36674_i_fu_286_p2,
    D,
    \SRL_SIG_reg[1][11]_0 ,
    Q,
    DI,
    E,
    if_din,
    ap_clk);
  output cmp36674_i_fu_286_p2;
  output [11:0]D;
  output [10:0]\SRL_SIG_reg[1][11]_0 ;
  input [1:0]Q;
  input [1:0]DI;
  input [0:0]E;
  input [10:0]if_din;
  input ap_clk;

  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [11:1]\SRL_SIG_reg[0]_0 ;
  wire [10:0]\SRL_SIG_reg[1][11]_0 ;
  wire [11:1]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire cmp36674_i_fu_286_p2;
  wire \cmp36674_i_reg_606[0]_i_2_n_5 ;
  wire \cmp36674_i_reg_606[0]_i_3_n_5 ;
  wire [10:0]if_din;
  wire \loopWidth_reg_601[11]_i_3_n_5 ;
  wire \loopWidth_reg_601[11]_i_4_n_5 ;
  wire \loopWidth_reg_601[11]_i_5_n_5 ;
  wire \loopWidth_reg_601[11]_i_6_n_5 ;
  wire \loopWidth_reg_601[7]_i_10_n_5 ;
  wire \loopWidth_reg_601[7]_i_11_n_5 ;
  wire \loopWidth_reg_601[7]_i_12_n_5 ;
  wire \loopWidth_reg_601[7]_i_3_n_5 ;
  wire \loopWidth_reg_601[7]_i_4_n_5 ;
  wire \loopWidth_reg_601[7]_i_5_n_5 ;
  wire \loopWidth_reg_601[7]_i_6_n_5 ;
  wire \loopWidth_reg_601[7]_i_7_n_5 ;
  wire \loopWidth_reg_601[7]_i_8_n_5 ;
  wire \loopWidth_reg_601[7]_i_9_n_5 ;
  wire \loopWidth_reg_601_reg[11]_i_2_n_10 ;
  wire \loopWidth_reg_601_reg[11]_i_2_n_11 ;
  wire \loopWidth_reg_601_reg[11]_i_2_n_12 ;
  wire \loopWidth_reg_601_reg[7]_i_1_n_10 ;
  wire \loopWidth_reg_601_reg[7]_i_1_n_11 ;
  wire \loopWidth_reg_601_reg[7]_i_1_n_12 ;
  wire \loopWidth_reg_601_reg[7]_i_1_n_5 ;
  wire \loopWidth_reg_601_reg[7]_i_1_n_6 ;
  wire \loopWidth_reg_601_reg[7]_i_1_n_7 ;
  wire \loopWidth_reg_601_reg[7]_i_1_n_8 ;
  wire \loopWidth_reg_601_reg[7]_i_1_n_9 ;
  wire [7:3]\NLW_loopWidth_reg_601_reg[11]_i_2_CO_UNCONNECTED ;
  wire [7:4]\NLW_loopWidth_reg_601_reg[11]_i_2_O_UNCONNECTED ;

  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp36674_i_reg_606[0]_i_1 
       (.I0(D[11]),
        .I1(D[10]),
        .I2(D[6]),
        .I3(D[5]),
        .I4(\cmp36674_i_reg_606[0]_i_2_n_5 ),
        .I5(\cmp36674_i_reg_606[0]_i_3_n_5 ),
        .O(cmp36674_i_fu_286_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp36674_i_reg_606[0]_i_2 
       (.I0(D[2]),
        .I1(D[9]),
        .I2(D[3]),
        .I3(D[1]),
        .O(\cmp36674_i_reg_606[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp36674_i_reg_606[0]_i_3 
       (.I0(D[0]),
        .I1(D[7]),
        .I2(D[4]),
        .I3(D[8]),
        .O(\cmp36674_i_reg_606[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \loopWidth_reg_601[11]_i_3 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(\loopWidth_reg_601[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCA5A5A533A5A5)) 
    \loopWidth_reg_601[11]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(\SRL_SIG_reg[1]_1 [10]),
        .I2(\SRL_SIG_reg[0]_0 [11]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\SRL_SIG_reg[1]_1 [11]),
        .O(\loopWidth_reg_601[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCA5A5A533A5A5)) 
    \loopWidth_reg_601[11]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(\SRL_SIG_reg[1]_1 [9]),
        .I2(\SRL_SIG_reg[0]_0 [10]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\SRL_SIG_reg[1]_1 [10]),
        .O(\loopWidth_reg_601[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCA5A5A533A5A5)) 
    \loopWidth_reg_601[11]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(\SRL_SIG_reg[1]_1 [8]),
        .I2(\SRL_SIG_reg[0]_0 [9]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\SRL_SIG_reg[1]_1 [9]),
        .O(\loopWidth_reg_601[11]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \loopWidth_reg_601[7]_i_10 
       (.I0(DI[0]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[1]_1 [3]),
        .O(\loopWidth_reg_601[7]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \loopWidth_reg_601[7]_i_11 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\loopWidth_reg_601[7]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \loopWidth_reg_601[7]_i_12 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(DI[0]),
        .O(\loopWidth_reg_601[7]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopWidth_reg_601[7]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\loopWidth_reg_601[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopWidth_reg_601[7]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\loopWidth_reg_601[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCA5A5A533A5A5)) 
    \loopWidth_reg_601[7]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\SRL_SIG_reg[1]_1 [7]),
        .I2(\SRL_SIG_reg[0]_0 [8]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\SRL_SIG_reg[1]_1 [8]),
        .O(\loopWidth_reg_601[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCA5A5A533A5A5)) 
    \loopWidth_reg_601[7]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(\loopWidth_reg_601[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCA5A5A533A5A5)) 
    \loopWidth_reg_601[7]_i_7 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\SRL_SIG_reg[1]_1 [5]),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(\loopWidth_reg_601[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCA5A5A533A5A5)) 
    \loopWidth_reg_601[7]_i_8 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\loopWidth_reg_601[7]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \loopWidth_reg_601[7]_i_9 
       (.I0(DI[0]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .O(\loopWidth_reg_601[7]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loopWidth_reg_601_reg[11]_i_2 
       (.CI(\loopWidth_reg_601_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_loopWidth_reg_601_reg[11]_i_2_CO_UNCONNECTED [7:3],\loopWidth_reg_601_reg[11]_i_2_n_10 ,\loopWidth_reg_601_reg[11]_i_2_n_11 ,\loopWidth_reg_601_reg[11]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\SRL_SIG_reg[1][11]_0 [9:7]}),
        .O({\NLW_loopWidth_reg_601_reg[11]_i_2_O_UNCONNECTED [7:4],D[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,\loopWidth_reg_601[11]_i_3_n_5 ,\loopWidth_reg_601[11]_i_4_n_5 ,\loopWidth_reg_601[11]_i_5_n_5 ,\loopWidth_reg_601[11]_i_6_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loopWidth_reg_601_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\loopWidth_reg_601_reg[7]_i_1_n_5 ,\loopWidth_reg_601_reg[7]_i_1_n_6 ,\loopWidth_reg_601_reg[7]_i_1_n_7 ,\loopWidth_reg_601_reg[7]_i_1_n_8 ,\loopWidth_reg_601_reg[7]_i_1_n_9 ,\loopWidth_reg_601_reg[7]_i_1_n_10 ,\loopWidth_reg_601_reg[7]_i_1_n_11 ,\loopWidth_reg_601_reg[7]_i_1_n_12 }),
        .DI({\SRL_SIG_reg[1][11]_0 [6:3],DI,\loopWidth_reg_601[7]_i_3_n_5 ,\loopWidth_reg_601[7]_i_4_n_5 }),
        .O(D[7:0]),
        .S({\loopWidth_reg_601[7]_i_5_n_5 ,\loopWidth_reg_601[7]_i_6_n_5 ,\loopWidth_reg_601[7]_i_7_n_5 ,\loopWidth_reg_601[7]_i_8_n_5 ,\loopWidth_reg_601[7]_i_9_n_5 ,\loopWidth_reg_601[7]_i_10_n_5 ,\loopWidth_reg_601[7]_i_11_n_5 ,\loopWidth_reg_601[7]_i_12_n_5 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_591[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\SRL_SIG_reg[1][11]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_591[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(\SRL_SIG_reg[1][11]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_591[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\SRL_SIG_reg[1][11]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_591[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\SRL_SIG_reg[1][11]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_591[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\SRL_SIG_reg[1][11]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_591[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\SRL_SIG_reg[1][11]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_591[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\SRL_SIG_reg[1][11]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_591[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\SRL_SIG_reg[1][11]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_591[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\SRL_SIG_reg[1][11]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_591[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\SRL_SIG_reg[1][11]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_591[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\SRL_SIG_reg[1][11]_0 [9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_68
   (E,
    D,
    \SRL_SIG_reg[1][1]_0 ,
    v_hcresampler_core_2_U0_ap_start,
    HwReg_width_c22_empty_n,
    Q,
    HwReg_height_c27_full_n,
    HwReg_height_c28_empty_n,
    \loopWidth_reg_369_reg[0] ,
    if_din,
    ap_clk);
  output [0:0]E;
  output [10:0]D;
  input \SRL_SIG_reg[1][1]_0 ;
  input v_hcresampler_core_2_U0_ap_start;
  input HwReg_width_c22_empty_n;
  input [0:0]Q;
  input HwReg_height_c27_full_n;
  input HwReg_height_c28_empty_n;
  input [1:0]\loopWidth_reg_369_reg[0] ;
  input [10:0]if_din;
  input ap_clk;

  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c27_full_n;
  wire HwReg_height_c28_empty_n;
  wire HwReg_width_c22_empty_n;
  wire [0:0]Q;
  wire [11:1]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire [11:1]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [10:0]if_din;
  wire [1:0]\loopWidth_reg_369_reg[0] ;
  wire v_hcresampler_core_2_U0_ap_start;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][11]_i_1__4 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(v_hcresampler_core_2_U0_ap_start),
        .I2(HwReg_width_c22_empty_n),
        .I3(Q),
        .I4(HwReg_height_c27_full_n),
        .I5(HwReg_height_c28_empty_n),
        .O(E));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopWidth_reg_369[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\loopWidth_reg_369_reg[0] [0]),
        .I2(\loopWidth_reg_369_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopWidth_reg_369[10]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\loopWidth_reg_369_reg[0] [0]),
        .I2(\loopWidth_reg_369_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopWidth_reg_369[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\loopWidth_reg_369_reg[0] [0]),
        .I2(\loopWidth_reg_369_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopWidth_reg_369[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\loopWidth_reg_369_reg[0] [0]),
        .I2(\loopWidth_reg_369_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopWidth_reg_369[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\loopWidth_reg_369_reg[0] [0]),
        .I2(\loopWidth_reg_369_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopWidth_reg_369[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\loopWidth_reg_369_reg[0] [0]),
        .I2(\loopWidth_reg_369_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopWidth_reg_369[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\loopWidth_reg_369_reg[0] [0]),
        .I2(\loopWidth_reg_369_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopWidth_reg_369[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\loopWidth_reg_369_reg[0] [0]),
        .I2(\loopWidth_reg_369_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopWidth_reg_369[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\loopWidth_reg_369_reg[0] [0]),
        .I2(\loopWidth_reg_369_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopWidth_reg_369[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\loopWidth_reg_369_reg[0] [0]),
        .I2(\loopWidth_reg_369_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopWidth_reg_369[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\loopWidth_reg_369_reg[0] [0]),
        .I2(\loopWidth_reg_369_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_69
   (cmp36674_i_fu_290_p2,
    D,
    \SRL_SIG_reg[0][11]_0 ,
    E,
    bPassThru_422_or_420_Out_loc_channel_dout,
    \loopWidth_reg_615_reg[1] ,
    Q,
    \SRL_SIG_reg[0][11]_1 ,
    \SRL_SIG_reg[0][11]_2 ,
    if_din,
    ap_clk);
  output cmp36674_i_fu_290_p2;
  output [10:0]D;
  output [11:0]\SRL_SIG_reg[0][11]_0 ;
  output [0:0]E;
  input bPassThru_422_or_420_Out_loc_channel_dout;
  input \loopWidth_reg_615_reg[1] ;
  input [1:0]Q;
  input \SRL_SIG_reg[0][11]_1 ;
  input \SRL_SIG_reg[0][11]_2 ;
  input [10:0]if_din;
  input ap_clk;

  wire [10:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][11]_1 ;
  wire \SRL_SIG_reg[0][11]_2 ;
  wire [11:1]\SRL_SIG_reg[0]_0 ;
  wire [11:1]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire cmp36674_i_fu_290_p2;
  wire \cmp36674_i_reg_620[0]_i_2_n_5 ;
  wire \cmp36674_i_reg_620[0]_i_3_n_5 ;
  wire \cmp36674_i_reg_620[0]_i_4_n_5 ;
  wire \cmp36674_i_reg_620[0]_i_5_n_5 ;
  wire [10:0]if_din;
  wire \loopWidth_reg_615[11]_i_4_n_5 ;
  wire \loopWidth_reg_615[3]_i_2_n_5 ;
  wire \loopWidth_reg_615[5]_i_2_n_5 ;
  wire \loopWidth_reg_615[6]_i_2_n_5 ;
  wire \loopWidth_reg_615[7]_i_2_n_5 ;
  wire \loopWidth_reg_615_reg[1] ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(\SRL_SIG_reg[0][11]_1 ),
        .I1(\SRL_SIG_reg[0][11]_2 ),
        .O(E));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp36674_i_reg_620[0]_i_1 
       (.I0(D[6]),
        .I1(\cmp36674_i_reg_620[0]_i_2_n_5 ),
        .I2(D[5]),
        .I3(\cmp36674_i_reg_620[0]_i_3_n_5 ),
        .I4(D[8]),
        .I5(D[7]),
        .O(cmp36674_i_fu_290_p2));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFE)) 
    \cmp36674_i_reg_620[0]_i_2 
       (.I0(D[4]),
        .I1(D[2]),
        .I2(\cmp36674_i_reg_620[0]_i_4_n_5 ),
        .I3(D[1]),
        .I4(\cmp36674_i_reg_620[0]_i_5_n_5 ),
        .I5(D[3]),
        .O(\cmp36674_i_reg_620[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \cmp36674_i_reg_620[0]_i_3 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\loopWidth_reg_615[5]_i_2_n_5 ),
        .O(\cmp36674_i_reg_620[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB847)) 
    \cmp36674_i_reg_620[0]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\loopWidth_reg_615_reg[1] ),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .I4(D[10]),
        .I5(D[9]),
        .O(\cmp36674_i_reg_620[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \cmp36674_i_reg_620[0]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(\cmp36674_i_reg_620[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    \loopWidth_reg_615[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(\SRL_SIG_reg[0][11]_0 [0]));
  LUT6 #(
    .INIT(64'h1DE2E2E2E2E2E2E2)) 
    \loopWidth_reg_615[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(\loopWidth_reg_615_reg[1] ),
        .I2(\SRL_SIG_reg[1]_1 [11]),
        .I3(D[8]),
        .I4(\loopWidth_reg_615[11]_i_4_n_5 ),
        .I5(D[9]),
        .O(\SRL_SIG_reg[0][11]_0 [10]));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \loopWidth_reg_615[11]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(\loopWidth_reg_615_reg[1] ),
        .I2(\SRL_SIG_reg[1]_1 [11]),
        .I3(D[8]),
        .I4(\loopWidth_reg_615[11]_i_4_n_5 ),
        .I5(D[9]),
        .O(\SRL_SIG_reg[0][11]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \loopWidth_reg_615[11]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(\loopWidth_reg_615[7]_i_2_n_5 ),
        .O(\loopWidth_reg_615[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \loopWidth_reg_615[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(bPassThru_422_or_420_Out_loc_channel_dout),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(\loopWidth_reg_615_reg[1] ),
        .I5(\SRL_SIG_reg[0]_0 [1]),
        .O(\SRL_SIG_reg[0][11]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \loopWidth_reg_615[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\loopWidth_reg_615[3]_i_2_n_5 ),
        .O(\SRL_SIG_reg[0][11]_0 [2]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \loopWidth_reg_615[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\loopWidth_reg_615[3]_i_2_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\loopWidth_reg_615_reg[1] ),
        .I5(\SRL_SIG_reg[0]_0 [3]),
        .O(\SRL_SIG_reg[0][11]_0 [3]));
  LUT6 #(
    .INIT(64'h0C000A0A0C000000)) 
    \loopWidth_reg_615[3]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(bPassThru_422_or_420_Out_loc_channel_dout),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(\loopWidth_reg_615_reg[1] ),
        .I5(\SRL_SIG_reg[0]_0 [1]),
        .O(\loopWidth_reg_615[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \loopWidth_reg_615[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\loopWidth_reg_615[5]_i_2_n_5 ),
        .O(\SRL_SIG_reg[0][11]_0 [4]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \loopWidth_reg_615[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\loopWidth_reg_615[5]_i_2_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\loopWidth_reg_615_reg[1] ),
        .I5(\SRL_SIG_reg[0]_0 [5]),
        .O(\SRL_SIG_reg[0][11]_0 [5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \loopWidth_reg_615[5]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\loopWidth_reg_615[3]_i_2_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\loopWidth_reg_615_reg[1] ),
        .I5(\SRL_SIG_reg[0]_0 [3]),
        .O(\loopWidth_reg_615[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \loopWidth_reg_615[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(\loopWidth_reg_615[6]_i_2_n_5 ),
        .O(\SRL_SIG_reg[0][11]_0 [6]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \loopWidth_reg_615[6]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\loopWidth_reg_615[5]_i_2_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\loopWidth_reg_615_reg[1] ),
        .I5(\SRL_SIG_reg[0]_0 [5]),
        .O(\loopWidth_reg_615[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \loopWidth_reg_615[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .I4(\loopWidth_reg_615[7]_i_2_n_5 ),
        .O(\SRL_SIG_reg[0][11]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \loopWidth_reg_615[7]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(\loopWidth_reg_615[6]_i_2_n_5 ),
        .O(\loopWidth_reg_615[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \loopWidth_reg_615[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .I4(\loopWidth_reg_615[11]_i_4_n_5 ),
        .O(\SRL_SIG_reg[0][11]_0 [8]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \loopWidth_reg_615[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(\SRL_SIG_reg[1]_1 [10]),
        .I2(\loopWidth_reg_615[11]_i_4_n_5 ),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .I4(\loopWidth_reg_615_reg[1] ),
        .I5(\SRL_SIG_reg[0]_0 [9]),
        .O(\SRL_SIG_reg[0][11]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_605[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_605[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_605[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_605[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_605[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_605[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_605[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_605[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_605[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_605[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_605[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_70
   (E,
    D,
    \SRL_SIG_reg[1][1]_0 ,
    v_hcresampler_core_U0_ap_start,
    HwReg_width_c20_empty_n,
    Q,
    HwReg_height_c25_full_n,
    HwReg_height_c26_empty_n,
    \trunc_ln_reg_347_reg[0] ,
    if_din,
    ap_clk);
  output [0:0]E;
  output [10:0]D;
  input \SRL_SIG_reg[1][1]_0 ;
  input v_hcresampler_core_U0_ap_start;
  input HwReg_width_c20_empty_n;
  input [0:0]Q;
  input HwReg_height_c25_full_n;
  input HwReg_height_c26_empty_n;
  input [1:0]\trunc_ln_reg_347_reg[0] ;
  input [10:0]if_din;
  input ap_clk;

  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c25_full_n;
  wire HwReg_height_c26_empty_n;
  wire HwReg_width_c20_empty_n;
  wire [0:0]Q;
  wire [11:1]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire [11:1]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [10:0]if_din;
  wire [1:0]\trunc_ln_reg_347_reg[0] ;
  wire v_hcresampler_core_U0_ap_start;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][11]_i_1__6 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(v_hcresampler_core_U0_ap_start),
        .I2(HwReg_width_c20_empty_n),
        .I3(Q),
        .I4(HwReg_height_c25_full_n),
        .I5(HwReg_height_c26_empty_n),
        .O(E));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_347[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\trunc_ln_reg_347_reg[0] [0]),
        .I2(\trunc_ln_reg_347_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_347[10]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\trunc_ln_reg_347_reg[0] [0]),
        .I2(\trunc_ln_reg_347_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_347[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\trunc_ln_reg_347_reg[0] [0]),
        .I2(\trunc_ln_reg_347_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_347[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\trunc_ln_reg_347_reg[0] [0]),
        .I2(\trunc_ln_reg_347_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_347[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\trunc_ln_reg_347_reg[0] [0]),
        .I2(\trunc_ln_reg_347_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_347[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\trunc_ln_reg_347_reg[0] [0]),
        .I2(\trunc_ln_reg_347_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_347[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\trunc_ln_reg_347_reg[0] [0]),
        .I2(\trunc_ln_reg_347_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_347[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\trunc_ln_reg_347_reg[0] [0]),
        .I2(\trunc_ln_reg_347_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_347[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\trunc_ln_reg_347_reg[0] [0]),
        .I2(\trunc_ln_reg_347_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_347[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\trunc_ln_reg_347_reg[0] [0]),
        .I2(\trunc_ln_reg_347_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_347[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\trunc_ln_reg_347_reg[0] [0]),
        .I2(\trunc_ln_reg_347_reg[0] [1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_71
   (D,
    Q,
    E,
    if_din,
    ap_clk);
  output [11:0]D;
  input [1:0]Q;
  input [0:0]E;
  input [11:0]if_din;
  input ap_clk;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [11:0]if_din;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[10]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[11]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[1]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[2]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[3]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[4]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[5]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[6]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[7]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[8]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[9]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_72
   (\SRL_SIG_reg[1][11]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    ap_sync_reg_channel_write_HwReg_height_c30_channel,
    ap_done_reg,
    \SRL_SIG_reg[1][0]_1 ,
    Q,
    if_din,
    ap_clk);
  output [11:0]\SRL_SIG_reg[1][11]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input ap_sync_reg_channel_write_HwReg_height_c30_channel;
  input ap_done_reg;
  input \SRL_SIG_reg[1][0]_1 ;
  input [1:0]Q;
  input [11:0]if_din;
  input ap_clk;

  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [11:0]\SRL_SIG_reg[1][11]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_height_c30_channel;
  wire [11:0]if_din;
  wire push;

  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(ap_sync_reg_channel_write_HwReg_height_c30_channel),
        .I2(ap_done_reg),
        .I3(\SRL_SIG_reg[1][0]_1 ),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(\SRL_SIG_reg[1][11]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\SRL_SIG_reg[1][11]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[11]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(\SRL_SIG_reg[1][11]_0 [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\SRL_SIG_reg[1][11]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\SRL_SIG_reg[1][11]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\SRL_SIG_reg[1][11]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\SRL_SIG_reg[1][11]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\SRL_SIG_reg[1][11]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\SRL_SIG_reg[1][11]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\SRL_SIG_reg[1][11]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\SRL_SIG_reg[1][11]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \d_read_reg_22[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\SRL_SIG_reg[1][11]_0 [9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_73
   (D,
    full_n_reg,
    \SRL_SIG_reg[1][11]_0 ,
    bPassThru_420_In_loc_channel_dout,
    Q,
    HwReg_height_c29_full_n,
    HwReg_width_c23_full_n,
    \SRL_SIG_reg[0][11]_0 ,
    HwReg_width_c24_channel_empty_n,
    HwReg_height_c30_channel_empty_n,
    HwReg_InVideoFormat_channel_empty_n,
    if_din,
    ap_clk);
  output [12:0]D;
  output full_n_reg;
  output [11:0]\SRL_SIG_reg[1][11]_0 ;
  input bPassThru_420_In_loc_channel_dout;
  input [1:0]Q;
  input HwReg_height_c29_full_n;
  input HwReg_width_c23_full_n;
  input [0:0]\SRL_SIG_reg[0][11]_0 ;
  input HwReg_width_c24_channel_empty_n;
  input HwReg_height_c30_channel_empty_n;
  input HwReg_InVideoFormat_channel_empty_n;
  input [11:0]if_din;
  input ap_clk;

  wire [12:0]D;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_height_c29_full_n;
  wire HwReg_height_c30_channel_empty_n;
  wire HwReg_width_c23_full_n;
  wire HwReg_width_c24_channel_empty_n;
  wire [1:0]Q;
  wire [0:0]\SRL_SIG_reg[0][11]_0 ;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1][11]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire \add_ln998_reg_377[12]_i_2_n_5 ;
  wire \add_ln998_reg_377[12]_i_3_n_5 ;
  wire \add_ln998_reg_377[12]_i_4_n_5 ;
  wire \add_ln998_reg_377[12]_i_5_n_5 ;
  wire \add_ln998_reg_377[7]_i_10_n_5 ;
  wire \add_ln998_reg_377[7]_i_2_n_5 ;
  wire \add_ln998_reg_377[7]_i_3_n_5 ;
  wire \add_ln998_reg_377[7]_i_4_n_5 ;
  wire \add_ln998_reg_377[7]_i_5_n_5 ;
  wire \add_ln998_reg_377[7]_i_6_n_5 ;
  wire \add_ln998_reg_377[7]_i_7_n_5 ;
  wire \add_ln998_reg_377[7]_i_8_n_5 ;
  wire \add_ln998_reg_377[7]_i_9_n_5 ;
  wire \add_ln998_reg_377_reg[12]_i_1_n_10 ;
  wire \add_ln998_reg_377_reg[12]_i_1_n_11 ;
  wire \add_ln998_reg_377_reg[12]_i_1_n_12 ;
  wire \add_ln998_reg_377_reg[7]_i_1_n_10 ;
  wire \add_ln998_reg_377_reg[7]_i_1_n_11 ;
  wire \add_ln998_reg_377_reg[7]_i_1_n_12 ;
  wire \add_ln998_reg_377_reg[7]_i_1_n_5 ;
  wire \add_ln998_reg_377_reg[7]_i_1_n_6 ;
  wire \add_ln998_reg_377_reg[7]_i_1_n_7 ;
  wire \add_ln998_reg_377_reg[7]_i_1_n_8 ;
  wire \add_ln998_reg_377_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire bPassThru_420_In_loc_channel_dout;
  wire full_n_reg;
  wire [11:0]if_din;
  wire [7:3]\NLW_add_ln998_reg_377_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_add_ln998_reg_377_reg[12]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][11]_i_1__5 
       (.I0(HwReg_height_c29_full_n),
        .I1(HwReg_width_c23_full_n),
        .I2(\SRL_SIG_reg[0][11]_0 ),
        .I3(HwReg_width_c24_channel_empty_n),
        .I4(HwReg_height_c30_channel_empty_n),
        .I5(HwReg_InVideoFormat_channel_empty_n),
        .O(full_n_reg));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_377[12]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(\add_ln998_reg_377[12]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_377[12]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\add_ln998_reg_377[12]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_377[12]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\add_ln998_reg_377[12]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_377[12]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\add_ln998_reg_377[12]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_377[7]_i_10 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(\add_ln998_reg_377[7]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_377[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\add_ln998_reg_377[7]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_377[7]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\add_ln998_reg_377[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_377[7]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\add_ln998_reg_377[7]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_377[7]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\add_ln998_reg_377[7]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_377[7]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\add_ln998_reg_377[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_377[7]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\add_ln998_reg_377[7]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_377[7]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\add_ln998_reg_377[7]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln998_reg_377[7]_i_9 
       (.I0(bPassThru_420_In_loc_channel_dout),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[1]_1 [1]),
        .O(\add_ln998_reg_377[7]_i_9_n_5 ));
  CARRY8 \add_ln998_reg_377_reg[12]_i_1 
       (.CI(\add_ln998_reg_377_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln998_reg_377_reg[12]_i_1_CO_UNCONNECTED [7:5],D[12],\NLW_add_ln998_reg_377_reg[12]_i_1_CO_UNCONNECTED [3],\add_ln998_reg_377_reg[12]_i_1_n_10 ,\add_ln998_reg_377_reg[12]_i_1_n_11 ,\add_ln998_reg_377_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln998_reg_377_reg[12]_i_1_O_UNCONNECTED [7:4],D[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln998_reg_377[12]_i_2_n_5 ,\add_ln998_reg_377[12]_i_3_n_5 ,\add_ln998_reg_377[12]_i_4_n_5 ,\add_ln998_reg_377[12]_i_5_n_5 }));
  CARRY8 \add_ln998_reg_377_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln998_reg_377_reg[7]_i_1_n_5 ,\add_ln998_reg_377_reg[7]_i_1_n_6 ,\add_ln998_reg_377_reg[7]_i_1_n_7 ,\add_ln998_reg_377_reg[7]_i_1_n_8 ,\add_ln998_reg_377_reg[7]_i_1_n_9 ,\add_ln998_reg_377_reg[7]_i_1_n_10 ,\add_ln998_reg_377_reg[7]_i_1_n_11 ,\add_ln998_reg_377_reg[7]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln998_reg_377[7]_i_2_n_5 ,1'b0}),
        .O(D[7:0]),
        .S({\add_ln998_reg_377[7]_i_3_n_5 ,\add_ln998_reg_377[7]_i_4_n_5 ,\add_ln998_reg_377[7]_i_5_n_5 ,\add_ln998_reg_377[7]_i_6_n_5 ,\add_ln998_reg_377[7]_i_7_n_5 ,\add_ln998_reg_377[7]_i_8_n_5 ,\add_ln998_reg_377[7]_i_9_n_5 ,\add_ln998_reg_377[7]_i_10_n_5 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_367[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(\SRL_SIG_reg[1][11]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_367[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\SRL_SIG_reg[1][11]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_367[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(\SRL_SIG_reg[1][11]_0 [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_367[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\SRL_SIG_reg[1][11]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_367[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\SRL_SIG_reg[1][11]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_367[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\SRL_SIG_reg[1][11]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_367[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\SRL_SIG_reg[1][11]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_367[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\SRL_SIG_reg[1][11]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_367[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\SRL_SIG_reg[1][11]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_367[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\SRL_SIG_reg[1][11]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_367[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\SRL_SIG_reg[1][11]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_367[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\SRL_SIG_reg[1][11]_0 [9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_74
   (E,
    D,
    \SRL_SIG_reg[1][0]_0 ,
    HwReg_width_c23_empty_n,
    v_vcresampler_core_1_U0_ap_start,
    HwReg_width_c22_full_n,
    HwReg_height_c29_empty_n,
    \SRL_SIG_reg[1][0]_1 ,
    Q,
    if_din,
    ap_clk);
  output [0:0]E;
  output [11:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input HwReg_width_c23_empty_n;
  input v_vcresampler_core_1_U0_ap_start;
  input HwReg_width_c22_full_n;
  input HwReg_height_c29_empty_n;
  input [0:0]\SRL_SIG_reg[1][0]_1 ;
  input [1:0]Q;
  input [11:0]if_din;
  input ap_clk;

  wire [11:0]D;
  wire [0:0]E;
  wire HwReg_height_c29_empty_n;
  wire HwReg_width_c22_full_n;
  wire HwReg_width_c23_empty_n;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_1 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [11:0]if_din;
  wire v_vcresampler_core_1_U0_ap_start;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][11]_i_1__3 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(HwReg_width_c23_empty_n),
        .I2(v_vcresampler_core_1_U0_ap_start),
        .I3(HwReg_width_c22_full_n),
        .I4(HwReg_height_c29_empty_n),
        .I5(\SRL_SIG_reg[1][0]_1 ),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_586[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_586[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_586[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_586[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_586[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_586[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_586[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_586[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_586[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_586[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_586[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_586[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_75
   (height_dout,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[1][11]_0 ,
    Q,
    E,
    if_din,
    ap_clk);
  output [11:0]height_dout;
  output [0:0]\SRL_SIG_reg[1][0]_0 ;
  output [0:0]\SRL_SIG_reg[0][0]_0 ;
  output [10:0]\SRL_SIG_reg[1][11]_0 ;
  input [1:0]Q;
  input [0:0]E;
  input [11:0]if_din;
  input ap_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]\SRL_SIG_reg[0][0]_0 ;
  wire [11:1]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1][11]_0 ;
  wire [11:1]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [11:0]height_dout;
  wire [11:0]if_din;

  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .O(height_dout[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\SRL_SIG_reg[1][11]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][11]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(\SRL_SIG_reg[1][11]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\SRL_SIG_reg[1][11]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\SRL_SIG_reg[1][11]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\SRL_SIG_reg[1][11]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\SRL_SIG_reg[1][11]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\SRL_SIG_reg[1][11]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\SRL_SIG_reg[1][11]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\SRL_SIG_reg[1][11]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\SRL_SIG_reg[1][11]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\SRL_SIG_reg[1][11]_0 [8]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][0]_0 ),
        .Q(\SRL_SIG_reg[1][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_389[12]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(height_dout[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_389[12]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(height_dout[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_389[12]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(height_dout[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_389[8]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(height_dout[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_389[8]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(height_dout[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_389[8]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(height_dout[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_389[8]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(height_dout[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_389[8]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(height_dout[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_389[8]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(height_dout[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_389[8]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(height_dout[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln134_reg_389[8]_i_9 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(height_dout[1]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_76
   (E,
    D,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][11]_1 ,
    Q,
    if_din,
    ap_clk);
  output [0:0]E;
  output [11:0]D;
  input \SRL_SIG_reg[0][11]_0 ;
  input \SRL_SIG_reg[0][11]_1 ;
  input [1:0]Q;
  input [11:0]if_din;
  input ap_clk;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][11]_1 ;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [11:0]if_din;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][11]_i_1__2 
       (.I0(\SRL_SIG_reg[0][11]_0 ),
        .I1(\SRL_SIG_reg[0][11]_1 ),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_600[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_600[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_600[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_600[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_600[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_600[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_600[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_600[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_600[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_600[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_600[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loopHeight_reg_600[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_77
   (D,
    \SRL_SIG_reg[1][11]_0 ,
    Q,
    bPassThru_420_Out_loc_channel_dout,
    E,
    if_din,
    ap_clk);
  output [12:0]D;
  output [11:0]\SRL_SIG_reg[1][11]_0 ;
  input [1:0]Q;
  input bPassThru_420_Out_loc_channel_dout;
  input [0:0]E;
  input [11:0]if_din;
  input ap_clk;

  wire [12:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1][11]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire \add_ln998_reg_352[12]_i_2_n_5 ;
  wire \add_ln998_reg_352[12]_i_3_n_5 ;
  wire \add_ln998_reg_352[12]_i_4_n_5 ;
  wire \add_ln998_reg_352[12]_i_5_n_5 ;
  wire \add_ln998_reg_352[7]_i_10_n_5 ;
  wire \add_ln998_reg_352[7]_i_2_n_5 ;
  wire \add_ln998_reg_352[7]_i_3_n_5 ;
  wire \add_ln998_reg_352[7]_i_4_n_5 ;
  wire \add_ln998_reg_352[7]_i_5_n_5 ;
  wire \add_ln998_reg_352[7]_i_6_n_5 ;
  wire \add_ln998_reg_352[7]_i_7_n_5 ;
  wire \add_ln998_reg_352[7]_i_8_n_5 ;
  wire \add_ln998_reg_352[7]_i_9_n_5 ;
  wire \add_ln998_reg_352_reg[12]_i_1_n_10 ;
  wire \add_ln998_reg_352_reg[12]_i_1_n_11 ;
  wire \add_ln998_reg_352_reg[12]_i_1_n_12 ;
  wire \add_ln998_reg_352_reg[7]_i_1_n_10 ;
  wire \add_ln998_reg_352_reg[7]_i_1_n_11 ;
  wire \add_ln998_reg_352_reg[7]_i_1_n_12 ;
  wire \add_ln998_reg_352_reg[7]_i_1_n_5 ;
  wire \add_ln998_reg_352_reg[7]_i_1_n_6 ;
  wire \add_ln998_reg_352_reg[7]_i_1_n_7 ;
  wire \add_ln998_reg_352_reg[7]_i_1_n_8 ;
  wire \add_ln998_reg_352_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire bPassThru_420_Out_loc_channel_dout;
  wire [11:0]if_din;
  wire [7:3]\NLW_add_ln998_reg_352_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_add_ln998_reg_352_reg[12]_i_1_O_UNCONNECTED ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_352[12]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(\add_ln998_reg_352[12]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_352[12]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\add_ln998_reg_352[12]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_352[12]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\add_ln998_reg_352[12]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_352[12]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\add_ln998_reg_352[12]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hBA8A4575)) 
    \add_ln998_reg_352[7]_i_10 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(bPassThru_420_Out_loc_channel_dout),
        .O(\add_ln998_reg_352[7]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_352[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(\add_ln998_reg_352[7]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_352[7]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\add_ln998_reg_352[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_352[7]_i_4 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\add_ln998_reg_352[7]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_352[7]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\add_ln998_reg_352[7]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_352[7]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\add_ln998_reg_352[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_352[7]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\add_ln998_reg_352[7]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_352[7]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\add_ln998_reg_352[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln998_reg_352[7]_i_9 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\add_ln998_reg_352[7]_i_9_n_5 ));
  CARRY8 \add_ln998_reg_352_reg[12]_i_1 
       (.CI(\add_ln998_reg_352_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln998_reg_352_reg[12]_i_1_CO_UNCONNECTED [7:5],D[12],\NLW_add_ln998_reg_352_reg[12]_i_1_CO_UNCONNECTED [3],\add_ln998_reg_352_reg[12]_i_1_n_10 ,\add_ln998_reg_352_reg[12]_i_1_n_11 ,\add_ln998_reg_352_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln998_reg_352_reg[12]_i_1_O_UNCONNECTED [7:4],D[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln998_reg_352[12]_i_2_n_5 ,\add_ln998_reg_352[12]_i_3_n_5 ,\add_ln998_reg_352[12]_i_4_n_5 ,\add_ln998_reg_352[12]_i_5_n_5 }));
  CARRY8 \add_ln998_reg_352_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln998_reg_352_reg[7]_i_1_n_5 ,\add_ln998_reg_352_reg[7]_i_1_n_6 ,\add_ln998_reg_352_reg[7]_i_1_n_7 ,\add_ln998_reg_352_reg[7]_i_1_n_8 ,\add_ln998_reg_352_reg[7]_i_1_n_9 ,\add_ln998_reg_352_reg[7]_i_1_n_10 ,\add_ln998_reg_352_reg[7]_i_1_n_11 ,\add_ln998_reg_352_reg[7]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln998_reg_352[7]_i_2_n_5 }),
        .O(D[7:0]),
        .S({\add_ln998_reg_352[7]_i_3_n_5 ,\add_ln998_reg_352[7]_i_4_n_5 ,\add_ln998_reg_352[7]_i_5_n_5 ,\add_ln998_reg_352[7]_i_6_n_5 ,\add_ln998_reg_352[7]_i_7_n_5 ,\add_ln998_reg_352[7]_i_8_n_5 ,\add_ln998_reg_352[7]_i_9_n_5 ,\add_ln998_reg_352[7]_i_10_n_5 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_342[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(\SRL_SIG_reg[1][11]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_342[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\SRL_SIG_reg[1][11]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_342[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(\SRL_SIG_reg[1][11]_0 [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_342[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\SRL_SIG_reg[1][11]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_342[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\SRL_SIG_reg[1][11]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_342[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\SRL_SIG_reg[1][11]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_342[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\SRL_SIG_reg[1][11]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_342[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\SRL_SIG_reg[1][11]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_342[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\SRL_SIG_reg[1][11]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_342[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\SRL_SIG_reg[1][11]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_342[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\SRL_SIG_reg[1][11]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln996_reg_342[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\SRL_SIG_reg[1][11]_0 [9]));
endmodule

module bd_2d50_csc_0_fifo_w16_d5_S
   (HwReg_K11_channel_empty_n,
    HwReg_K11_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K11_channel_reg,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_HwReg_K11_channel,
    v_csc_core_U0_ap_ready,
    ap_sync_reg_channel_write_HwReg_K12_channel,
    HwReg_K12_channel_full_n,
    ap_done_reg_i_8,
    in);
  output HwReg_K11_channel_empty_n;
  output HwReg_K11_channel_full_n;
  output ap_sync_reg_channel_write_HwReg_K11_channel_reg;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_HwReg_K11_channel;
  input v_csc_core_U0_ap_ready;
  input ap_sync_reg_channel_write_HwReg_K12_channel;
  input HwReg_K12_channel_full_n;
  input ap_done_reg_i_8;
  input [15:0]in;

  wire HwReg_K11_channel_empty_n;
  wire HwReg_K11_channel_full_n;
  wire HwReg_K12_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_8;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire empty_n_i_1__21_n_5;
  wire empty_n_i_2__0_n_5;
  wire full_n1__0;
  wire full_n_i_1__29_n_5;
  wire [15:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__20_n_5 ;
  wire \mOutPtr[1]_i_1__15_n_5 ;
  wire \mOutPtr[2]_i_1__21_n_5 ;
  wire \mOutPtr[3]_i_1__6_n_5 ;
  wire \mOutPtr[3]_i_2__0_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_85 U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K11_channel(ap_sync_reg_channel_write_HwReg_K11_channel),
        .empty_n_reg(HwReg_K11_channel_full_n),
        .empty_n_reg_0(\mOutPtr_reg[0]_0 ),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_11
       (.I0(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I1(HwReg_K11_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I3(HwReg_K12_channel_full_n),
        .I4(ap_done_reg_i_8),
        .I5(ap_done_reg),
        .O(ap_sync_reg_channel_write_HwReg_K11_channel_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__21
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__0_n_5),
        .I3(HwReg_K11_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__21_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__0
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__21_n_5),
        .Q(HwReg_K11_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__29
       (.I0(full_n1__0),
        .I1(HwReg_K11_channel_full_n),
        .I2(HwReg_K11_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .O(full_n_i_1__29_n_5));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    full_n_i_2__18
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr16_out),
        .O(full_n1__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__29_n_5),
        .Q(HwReg_K11_channel_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__20 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__15 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__21 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__21_n_5 ));
  LUT6 #(
    .INIT(64'hFF5700A800A800A8)) 
    \mOutPtr[3]_i_1__6 
       (.I0(HwReg_K11_channel_full_n),
        .I1(ap_done_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I4(HwReg_K11_channel_empty_n),
        .I5(v_csc_core_U0_ap_ready),
        .O(\mOutPtr[3]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \mOutPtr[3]_i_3__0 
       (.I0(ap_sync_reg_channel_write_HwReg_K11_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_done_reg),
        .I3(HwReg_K11_channel_full_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(HwReg_K11_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_5 ),
        .D(\mOutPtr[0]_i_1__20_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_5 ),
        .D(\mOutPtr[1]_i_1__15_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_5 ),
        .D(\mOutPtr[2]_i_1__21_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_5 ),
        .D(\mOutPtr[3]_i_2__0_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w16_d5_S" *) 
module bd_2d50_csc_0_fifo_w16_d5_S_2
   (HwReg_K12_channel_empty_n,
    HwReg_K12_channel_full_n,
    empty_n_reg_0,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_HwReg_K12_channel,
    v_csc_core_U0_ap_ready,
    HwReg_K23_channel_empty_n,
    HwReg_K22_channel_empty_n,
    HwReg_K21_channel_empty_n,
    HwReg_K13_channel_empty_n,
    int_ap_idle_reg,
    HwReg_K11_channel_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_InVideoFormat_channel_empty_n,
    in);
  output HwReg_K12_channel_empty_n;
  output HwReg_K12_channel_full_n;
  output empty_n_reg_0;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_HwReg_K12_channel;
  input v_csc_core_U0_ap_ready;
  input HwReg_K23_channel_empty_n;
  input HwReg_K22_channel_empty_n;
  input HwReg_K21_channel_empty_n;
  input HwReg_K13_channel_empty_n;
  input int_ap_idle_reg;
  input HwReg_K11_channel_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_InVideoFormat_channel_empty_n;
  input [15:0]in;

  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_K11_channel_empty_n;
  wire HwReg_K12_channel_empty_n;
  wire HwReg_K12_channel_full_n;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_K21_channel_empty_n;
  wire HwReg_K22_channel_empty_n;
  wire HwReg_K23_channel_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire empty_n_i_1__22_n_5;
  wire empty_n_i_2__1_n_5;
  wire empty_n_reg_0;
  wire full_n1__0;
  wire full_n_i_1__30_n_5;
  wire [15:0]in;
  wire int_ap_idle_i_7_n_5;
  wire int_ap_idle_reg;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__21_n_5 ;
  wire \mOutPtr[1]_i_1__16_n_5 ;
  wire \mOutPtr[2]_i_1__22_n_5 ;
  wire \mOutPtr[3]_i_1__7_n_5 ;
  wire \mOutPtr[3]_i_2__1_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_84 U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K12_channel(ap_sync_reg_channel_write_HwReg_K12_channel),
        .empty_n_reg(HwReg_K12_channel_full_n),
        .empty_n_reg_0(\mOutPtr_reg[0]_0 ),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__22
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__1_n_5),
        .I3(HwReg_K12_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__22_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__1
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__22_n_5),
        .Q(HwReg_K12_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__30
       (.I0(full_n1__0),
        .I1(HwReg_K12_channel_full_n),
        .I2(HwReg_K12_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .O(full_n_i_1__30_n_5));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    full_n_i_2__19
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr16_out),
        .O(full_n1__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__30_n_5),
        .Q(HwReg_K12_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_idle_i_5
       (.I0(int_ap_idle_i_7_n_5),
        .I1(HwReg_K23_channel_empty_n),
        .I2(HwReg_K22_channel_empty_n),
        .I3(HwReg_K21_channel_empty_n),
        .I4(HwReg_K13_channel_empty_n),
        .I5(int_ap_idle_reg),
        .O(empty_n_reg_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_idle_i_7
       (.I0(HwReg_K12_channel_empty_n),
        .I1(HwReg_K11_channel_empty_n),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(HwReg_InVideoFormat_channel_empty_n),
        .O(int_ap_idle_i_7_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__21 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__21_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__16 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__22 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__22_n_5 ));
  LUT6 #(
    .INIT(64'hFF5700A800A800A8)) 
    \mOutPtr[3]_i_1__7 
       (.I0(HwReg_K12_channel_full_n),
        .I1(ap_done_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I4(HwReg_K12_channel_empty_n),
        .I5(v_csc_core_U0_ap_ready),
        .O(\mOutPtr[3]_i_1__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \mOutPtr[3]_i_3__1 
       (.I0(ap_sync_reg_channel_write_HwReg_K12_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_done_reg),
        .I3(HwReg_K12_channel_full_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(HwReg_K12_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_5 ),
        .D(\mOutPtr[0]_i_1__21_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_5 ),
        .D(\mOutPtr[1]_i_1__16_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_5 ),
        .D(\mOutPtr[2]_i_1__22_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_5 ),
        .D(\mOutPtr[3]_i_2__1_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w16_d5_S" *) 
module bd_2d50_csc_0_fifo_w16_d5_S_3
   (HwReg_K13_channel_empty_n,
    HwReg_K13_channel_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_HwReg_K13_channel,
    v_csc_core_U0_ap_ready,
    in);
  output HwReg_K13_channel_empty_n;
  output HwReg_K13_channel_full_n;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_HwReg_K13_channel;
  input v_csc_core_U0_ap_ready;
  input [15:0]in;

  wire HwReg_K13_channel_empty_n;
  wire HwReg_K13_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire empty_n_i_1__23_n_5;
  wire empty_n_i_2__2_n_5;
  wire full_n1__0;
  wire full_n_i_1__28_n_5;
  wire [15:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__22_n_5 ;
  wire \mOutPtr[1]_i_1__17_n_5 ;
  wire \mOutPtr[2]_i_1__23_n_5 ;
  wire \mOutPtr[3]_i_1__8_n_5 ;
  wire \mOutPtr[3]_i_2__2_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_83 U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K13_channel(ap_sync_reg_channel_write_HwReg_K13_channel),
        .empty_n_reg(HwReg_K13_channel_full_n),
        .empty_n_reg_0(\mOutPtr_reg[0]_0 ),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__23
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__2_n_5),
        .I3(HwReg_K13_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__23_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__2
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__23_n_5),
        .Q(HwReg_K13_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__28
       (.I0(full_n1__0),
        .I1(HwReg_K13_channel_full_n),
        .I2(HwReg_K13_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .O(full_n_i_1__28_n_5));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    full_n_i_2__20
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr16_out),
        .O(full_n1__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__28_n_5),
        .Q(HwReg_K13_channel_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__22 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__22_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__17 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__23 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__23_n_5 ));
  LUT6 #(
    .INIT(64'hFF5700A800A800A8)) 
    \mOutPtr[3]_i_1__8 
       (.I0(HwReg_K13_channel_full_n),
        .I1(ap_done_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I4(HwReg_K13_channel_empty_n),
        .I5(v_csc_core_U0_ap_ready),
        .O(\mOutPtr[3]_i_1__8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__2_n_5 ));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \mOutPtr[3]_i_3__2 
       (.I0(ap_sync_reg_channel_write_HwReg_K13_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_done_reg),
        .I3(HwReg_K13_channel_full_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(HwReg_K13_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_5 ),
        .D(\mOutPtr[0]_i_1__22_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_5 ),
        .D(\mOutPtr[1]_i_1__17_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_5 ),
        .D(\mOutPtr[2]_i_1__23_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_5 ),
        .D(\mOutPtr[3]_i_2__2_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w16_d5_S" *) 
module bd_2d50_csc_0_fifo_w16_d5_S_4
   (HwReg_K21_channel_empty_n,
    HwReg_K21_channel_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_HwReg_K21_channel,
    v_csc_core_U0_ap_ready,
    in);
  output HwReg_K21_channel_empty_n;
  output HwReg_K21_channel_full_n;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_HwReg_K21_channel;
  input v_csc_core_U0_ap_ready;
  input [15:0]in;

  wire HwReg_K21_channel_empty_n;
  wire HwReg_K21_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire empty_n_i_1__24_n_5;
  wire empty_n_i_2__3_n_5;
  wire full_n1__0;
  wire full_n_i_1__27_n_5;
  wire [15:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__23_n_5 ;
  wire \mOutPtr[1]_i_1__18_n_5 ;
  wire \mOutPtr[2]_i_1__24_n_5 ;
  wire \mOutPtr[3]_i_1__9_n_5 ;
  wire \mOutPtr[3]_i_2__3_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_82 U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K21_channel(ap_sync_reg_channel_write_HwReg_K21_channel),
        .empty_n_reg(HwReg_K21_channel_full_n),
        .empty_n_reg_0(\mOutPtr_reg[0]_0 ),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__24
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__3_n_5),
        .I3(HwReg_K21_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__24_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__3
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__24_n_5),
        .Q(HwReg_K21_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__27
       (.I0(full_n1__0),
        .I1(HwReg_K21_channel_full_n),
        .I2(HwReg_K21_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .O(full_n_i_1__27_n_5));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    full_n_i_2__21
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr16_out),
        .O(full_n1__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__27_n_5),
        .Q(HwReg_K21_channel_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__23 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__23_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__18 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__24 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__24_n_5 ));
  LUT6 #(
    .INIT(64'hFF5700A800A800A8)) 
    \mOutPtr[3]_i_1__9 
       (.I0(HwReg_K21_channel_full_n),
        .I1(ap_done_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I4(HwReg_K21_channel_empty_n),
        .I5(v_csc_core_U0_ap_ready),
        .O(\mOutPtr[3]_i_1__9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__3 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__3_n_5 ));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \mOutPtr[3]_i_3__3 
       (.I0(ap_sync_reg_channel_write_HwReg_K21_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_done_reg),
        .I3(HwReg_K21_channel_full_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(HwReg_K21_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__9_n_5 ),
        .D(\mOutPtr[0]_i_1__23_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__9_n_5 ),
        .D(\mOutPtr[1]_i_1__18_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__9_n_5 ),
        .D(\mOutPtr[2]_i_1__24_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__9_n_5 ),
        .D(\mOutPtr[3]_i_2__3_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w16_d5_S" *) 
module bd_2d50_csc_0_fifo_w16_d5_S_5
   (HwReg_K22_channel_empty_n,
    HwReg_K22_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K22_channel_reg,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_HwReg_K22_channel,
    v_csc_core_U0_ap_ready,
    ap_sync_reg_channel_write_HwReg_K23_channel,
    HwReg_K23_channel_full_n,
    ap_done_reg_i_9,
    in);
  output HwReg_K22_channel_empty_n;
  output HwReg_K22_channel_full_n;
  output ap_sync_reg_channel_write_HwReg_K22_channel_reg;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_HwReg_K22_channel;
  input v_csc_core_U0_ap_ready;
  input ap_sync_reg_channel_write_HwReg_K23_channel;
  input HwReg_K23_channel_full_n;
  input ap_done_reg_i_9;
  input [15:0]in;

  wire HwReg_K22_channel_empty_n;
  wire HwReg_K22_channel_full_n;
  wire HwReg_K23_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_9;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire empty_n_i_1__25_n_5;
  wire empty_n_i_2__4_n_5;
  wire full_n1__0;
  wire full_n_i_1__33_n_5;
  wire [15:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__24_n_5 ;
  wire \mOutPtr[1]_i_1__19_n_5 ;
  wire \mOutPtr[2]_i_1__25_n_5 ;
  wire \mOutPtr[3]_i_1__10_n_5 ;
  wire \mOutPtr[3]_i_2__4_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_81 U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K22_channel(ap_sync_reg_channel_write_HwReg_K22_channel),
        .empty_n_reg(HwReg_K22_channel_full_n),
        .empty_n_reg_0(\mOutPtr_reg[0]_0 ),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_12
       (.I0(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I1(HwReg_K22_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I3(HwReg_K23_channel_full_n),
        .I4(ap_done_reg_i_9),
        .I5(ap_done_reg),
        .O(ap_sync_reg_channel_write_HwReg_K22_channel_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__25
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__4_n_5),
        .I3(HwReg_K22_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__25_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__4
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__25_n_5),
        .Q(HwReg_K22_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__33
       (.I0(full_n1__0),
        .I1(HwReg_K22_channel_full_n),
        .I2(HwReg_K22_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .O(full_n_i_1__33_n_5));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    full_n_i_2__22
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr16_out),
        .O(full_n1__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__33_n_5),
        .Q(HwReg_K22_channel_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__24 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__24_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__19 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__25 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__25_n_5 ));
  LUT6 #(
    .INIT(64'hFF5700A800A800A8)) 
    \mOutPtr[3]_i_1__10 
       (.I0(HwReg_K22_channel_full_n),
        .I1(ap_done_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I4(HwReg_K22_channel_empty_n),
        .I5(v_csc_core_U0_ap_ready),
        .O(\mOutPtr[3]_i_1__10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__4 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__4_n_5 ));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \mOutPtr[3]_i_3__4 
       (.I0(ap_sync_reg_channel_write_HwReg_K22_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_done_reg),
        .I3(HwReg_K22_channel_full_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(HwReg_K22_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_5 ),
        .D(\mOutPtr[0]_i_1__24_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_5 ),
        .D(\mOutPtr[1]_i_1__19_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_5 ),
        .D(\mOutPtr[2]_i_1__25_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_5 ),
        .D(\mOutPtr[3]_i_2__4_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w16_d5_S" *) 
module bd_2d50_csc_0_fifo_w16_d5_S_6
   (HwReg_K23_channel_empty_n,
    HwReg_K23_channel_full_n,
    empty_n_reg_0,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_HwReg_K23_channel,
    v_csc_core_U0_ap_ready,
    empty_n_reg_1,
    HwReg_K22_channel_empty_n,
    HwReg_K21_channel_empty_n,
    HwReg_K13_channel_empty_n,
    HwReg_K11_channel_empty_n,
    HwReg_K12_channel_empty_n,
    in);
  output HwReg_K23_channel_empty_n;
  output HwReg_K23_channel_full_n;
  output empty_n_reg_0;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_HwReg_K23_channel;
  input v_csc_core_U0_ap_ready;
  input empty_n_reg_1;
  input HwReg_K22_channel_empty_n;
  input HwReg_K21_channel_empty_n;
  input HwReg_K13_channel_empty_n;
  input HwReg_K11_channel_empty_n;
  input HwReg_K12_channel_empty_n;
  input [15:0]in;

  wire HwReg_K11_channel_empty_n;
  wire HwReg_K12_channel_empty_n;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_K21_channel_empty_n;
  wire HwReg_K22_channel_empty_n;
  wire HwReg_K23_channel_empty_n;
  wire HwReg_K23_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire empty_n_i_1__26_n_5;
  wire empty_n_i_2__5_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n1__0;
  wire full_n_i_1__34_n_5;
  wire [15:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__25_n_5 ;
  wire \mOutPtr[1]_i_1__20_n_5 ;
  wire \mOutPtr[2]_i_1__26_n_5 ;
  wire \mOutPtr[3]_i_1__11_n_5 ;
  wire \mOutPtr[3]_i_2__5_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_80 U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K23_channel(ap_sync_reg_channel_write_HwReg_K23_channel),
        .empty_n_reg(HwReg_K23_channel_full_n),
        .empty_n_reg_0(empty_n_reg_1),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__26
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__5_n_5),
        .I3(HwReg_K23_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__26_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__5
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__26_n_5),
        .Q(HwReg_K23_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__34
       (.I0(full_n1__0),
        .I1(HwReg_K23_channel_full_n),
        .I2(HwReg_K23_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .O(full_n_i_1__34_n_5));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    full_n_i_2__23
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr16_out),
        .O(full_n1__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__34_n_5),
        .Q(HwReg_K23_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \loopWidth_reg_369[10]_i_5 
       (.I0(HwReg_K23_channel_empty_n),
        .I1(HwReg_K22_channel_empty_n),
        .I2(HwReg_K21_channel_empty_n),
        .I3(HwReg_K13_channel_empty_n),
        .I4(HwReg_K11_channel_empty_n),
        .I5(HwReg_K12_channel_empty_n),
        .O(empty_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__25 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__25_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__20 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__26 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__26_n_5 ));
  LUT6 #(
    .INIT(64'hFF5700A800A800A8)) 
    \mOutPtr[3]_i_1__11 
       (.I0(HwReg_K23_channel_full_n),
        .I1(ap_done_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I4(HwReg_K23_channel_empty_n),
        .I5(v_csc_core_U0_ap_ready),
        .O(\mOutPtr[3]_i_1__11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__5 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__5_n_5 ));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \mOutPtr[3]_i_3__5 
       (.I0(ap_sync_reg_channel_write_HwReg_K23_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_done_reg),
        .I3(HwReg_K23_channel_full_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(HwReg_K23_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_5 ),
        .D(\mOutPtr[0]_i_1__25_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_5 ),
        .D(\mOutPtr[1]_i_1__20_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_5 ),
        .D(\mOutPtr[2]_i_1__26_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_5 ),
        .D(\mOutPtr[3]_i_2__5_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w16_d5_S" *) 
module bd_2d50_csc_0_fifo_w16_d5_S_7
   (HwReg_K31_channel_empty_n,
    HwReg_K31_channel_full_n,
    v_csc_core_U0_ap_start,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_HwReg_K31_channel,
    v_csc_core_U0_ap_ready,
    HwReg_ClampMin_channel_empty_n,
    HwReg_ClipMax_channel_empty_n,
    HwReg_GOffset_channel_empty_n,
    HwReg_BOffset_channel_empty_n,
    \y_fu_96_reg[0] ,
    HwReg_K32_channel_empty_n,
    HwReg_K33_channel_empty_n,
    HwReg_ROffset_channel_empty_n,
    in);
  output HwReg_K31_channel_empty_n;
  output HwReg_K31_channel_full_n;
  output v_csc_core_U0_ap_start;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_HwReg_K31_channel;
  input v_csc_core_U0_ap_ready;
  input HwReg_ClampMin_channel_empty_n;
  input HwReg_ClipMax_channel_empty_n;
  input HwReg_GOffset_channel_empty_n;
  input HwReg_BOffset_channel_empty_n;
  input \y_fu_96_reg[0] ;
  input HwReg_K32_channel_empty_n;
  input HwReg_K33_channel_empty_n;
  input HwReg_ROffset_channel_empty_n;
  input [15:0]in;

  wire HwReg_BOffset_channel_empty_n;
  wire HwReg_ClampMin_channel_empty_n;
  wire HwReg_ClipMax_channel_empty_n;
  wire HwReg_GOffset_channel_empty_n;
  wire HwReg_K31_channel_empty_n;
  wire HwReg_K31_channel_full_n;
  wire HwReg_K32_channel_empty_n;
  wire HwReg_K33_channel_empty_n;
  wire HwReg_ROffset_channel_empty_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire empty_n_i_1__27_n_5;
  wire empty_n_i_2__6_n_5;
  wire full_n1__0;
  wire full_n_i_1__32_n_5;
  wire [15:0]in;
  wire \loopWidth_reg_369[10]_i_4_n_5 ;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__26_n_5 ;
  wire \mOutPtr[1]_i_1__21_n_5 ;
  wire \mOutPtr[2]_i_1__27_n_5 ;
  wire \mOutPtr[3]_i_1__12_n_5 ;
  wire \mOutPtr[3]_i_2__6_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;
  wire v_csc_core_U0_ap_start;
  wire \y_fu_96_reg[0] ;

  bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_79 U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K31_channel(ap_sync_reg_channel_write_HwReg_K31_channel),
        .empty_n_reg(HwReg_K31_channel_full_n),
        .empty_n_reg_0(\mOutPtr_reg[0]_0 ),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__27
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__6_n_5),
        .I3(HwReg_K31_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__27_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__6
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__27_n_5),
        .Q(HwReg_K31_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__32
       (.I0(full_n1__0),
        .I1(HwReg_K31_channel_full_n),
        .I2(HwReg_K31_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .O(full_n_i_1__32_n_5));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    full_n_i_2__24
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr16_out),
        .O(full_n1__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__32_n_5),
        .Q(HwReg_K31_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \loopWidth_reg_369[10]_i_3 
       (.I0(\loopWidth_reg_369[10]_i_4_n_5 ),
        .I1(HwReg_ClampMin_channel_empty_n),
        .I2(HwReg_ClipMax_channel_empty_n),
        .I3(HwReg_GOffset_channel_empty_n),
        .I4(HwReg_BOffset_channel_empty_n),
        .I5(\y_fu_96_reg[0] ),
        .O(v_csc_core_U0_ap_start));
  LUT4 #(
    .INIT(16'h8000)) 
    \loopWidth_reg_369[10]_i_4 
       (.I0(HwReg_K31_channel_empty_n),
        .I1(HwReg_K32_channel_empty_n),
        .I2(HwReg_K33_channel_empty_n),
        .I3(HwReg_ROffset_channel_empty_n),
        .O(\loopWidth_reg_369[10]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__26 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__21 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__21_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__27 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__27_n_5 ));
  LUT6 #(
    .INIT(64'hFF5700A800A800A8)) 
    \mOutPtr[3]_i_1__12 
       (.I0(HwReg_K31_channel_full_n),
        .I1(ap_done_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I4(HwReg_K31_channel_empty_n),
        .I5(v_csc_core_U0_ap_ready),
        .O(\mOutPtr[3]_i_1__12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__6 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__6_n_5 ));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \mOutPtr[3]_i_3__6 
       (.I0(ap_sync_reg_channel_write_HwReg_K31_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_done_reg),
        .I3(HwReg_K31_channel_full_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(HwReg_K31_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_5 ),
        .D(\mOutPtr[0]_i_1__26_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_5 ),
        .D(\mOutPtr[1]_i_1__21_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_5 ),
        .D(\mOutPtr[2]_i_1__27_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_5 ),
        .D(\mOutPtr[3]_i_2__6_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w16_d5_S" *) 
module bd_2d50_csc_0_fifo_w16_d5_S_8
   (HwReg_K32_channel_empty_n,
    HwReg_K32_channel_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_HwReg_K32_channel,
    v_csc_core_U0_ap_ready,
    in);
  output HwReg_K32_channel_empty_n;
  output HwReg_K32_channel_full_n;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_HwReg_K32_channel;
  input v_csc_core_U0_ap_ready;
  input [15:0]in;

  wire HwReg_K32_channel_empty_n;
  wire HwReg_K32_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire empty_n_i_1__28_n_5;
  wire empty_n_i_2__7_n_5;
  wire full_n1__0;
  wire full_n_i_1__31_n_5;
  wire [15:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__27_n_5 ;
  wire \mOutPtr[1]_i_1__22_n_5 ;
  wire \mOutPtr[2]_i_1__28_n_5 ;
  wire \mOutPtr[3]_i_1__13_n_5 ;
  wire \mOutPtr[3]_i_2__7_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_78 U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K32_channel(ap_sync_reg_channel_write_HwReg_K32_channel),
        .empty_n_reg(HwReg_K32_channel_full_n),
        .empty_n_reg_0(\mOutPtr_reg[0]_0 ),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__28
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__7_n_5),
        .I3(HwReg_K32_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__28_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__7
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__28_n_5),
        .Q(HwReg_K32_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__31
       (.I0(full_n1__0),
        .I1(HwReg_K32_channel_full_n),
        .I2(HwReg_K32_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .O(full_n_i_1__31_n_5));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    full_n_i_2__25
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr16_out),
        .O(full_n1__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__31_n_5),
        .Q(HwReg_K32_channel_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__27 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__22 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__22_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__28 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__28_n_5 ));
  LUT6 #(
    .INIT(64'hFF5700A800A800A8)) 
    \mOutPtr[3]_i_1__13 
       (.I0(HwReg_K32_channel_full_n),
        .I1(ap_done_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I4(HwReg_K32_channel_empty_n),
        .I5(v_csc_core_U0_ap_ready),
        .O(\mOutPtr[3]_i_1__13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__7 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__7_n_5 ));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \mOutPtr[3]_i_3__7 
       (.I0(ap_sync_reg_channel_write_HwReg_K32_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_done_reg),
        .I3(HwReg_K32_channel_full_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(HwReg_K32_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__13_n_5 ),
        .D(\mOutPtr[0]_i_1__27_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__13_n_5 ),
        .D(\mOutPtr[1]_i_1__22_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__13_n_5 ),
        .D(\mOutPtr[2]_i_1__28_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__13_n_5 ),
        .D(\mOutPtr[3]_i_2__7_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w16_d5_S" *) 
module bd_2d50_csc_0_fifo_w16_d5_S_9
   (HwReg_K33_channel_empty_n,
    HwReg_K33_channel_full_n,
    ap_sync_reg_channel_write_HwReg_K33_channel_reg,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_HwReg_K33_channel,
    v_csc_core_U0_ap_ready,
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
    HwReg_OutVideoFormat_channel_full_n,
    ap_done_reg_i_2,
    in);
  output HwReg_K33_channel_empty_n;
  output HwReg_K33_channel_full_n;
  output ap_sync_reg_channel_write_HwReg_K33_channel_reg;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_HwReg_K33_channel;
  input v_csc_core_U0_ap_ready;
  input ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  input HwReg_OutVideoFormat_channel_full_n;
  input ap_done_reg_i_2;
  input [15:0]in;

  wire HwReg_K33_channel_empty_n;
  wire HwReg_K33_channel_full_n;
  wire HwReg_OutVideoFormat_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_2;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_channel_reg;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire empty_n_i_1__29_n_5;
  wire empty_n_i_2__8_n_5;
  wire full_n1__0;
  wire full_n_i_1__26_n_5;
  wire [15:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__28_n_5 ;
  wire \mOutPtr[1]_i_1__23_n_5 ;
  wire \mOutPtr[2]_i_1__29_n_5 ;
  wire \mOutPtr[3]_i_1__14_n_5 ;
  wire \mOutPtr[3]_i_2__8_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_K33_channel(ap_sync_reg_channel_write_HwReg_K33_channel),
        .empty_n_reg(HwReg_K33_channel_full_n),
        .empty_n_reg_0(\mOutPtr_reg[0]_0 ),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_5
       (.I0(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I1(HwReg_K33_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .I3(HwReg_OutVideoFormat_channel_full_n),
        .I4(ap_done_reg_i_2),
        .I5(ap_done_reg),
        .O(ap_sync_reg_channel_write_HwReg_K33_channel_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__29
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__8_n_5),
        .I3(HwReg_K33_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__29_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__8
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__8_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__29_n_5),
        .Q(HwReg_K33_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__26
       (.I0(full_n1__0),
        .I1(HwReg_K33_channel_full_n),
        .I2(HwReg_K33_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .O(full_n_i_1__26_n_5));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    full_n_i_2__26
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr16_out),
        .O(full_n1__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__26_n_5),
        .Q(HwReg_K33_channel_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__28 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__28_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__23 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__23_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__29 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__29_n_5 ));
  LUT6 #(
    .INIT(64'hFF5700A800A800A8)) 
    \mOutPtr[3]_i_1__14 
       (.I0(HwReg_K33_channel_full_n),
        .I1(ap_done_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I4(HwReg_K33_channel_empty_n),
        .I5(v_csc_core_U0_ap_ready),
        .O(\mOutPtr[3]_i_1__14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__8 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__8_n_5 ));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \mOutPtr[3]_i_3__8 
       (.I0(ap_sync_reg_channel_write_HwReg_K33_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_done_reg),
        .I3(HwReg_K33_channel_full_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(HwReg_K33_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_5 ),
        .D(\mOutPtr[0]_i_1__28_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_5 ),
        .D(\mOutPtr[1]_i_1__23_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_5 ),
        .D(\mOutPtr[2]_i_1__29_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_5 ),
        .D(\mOutPtr[3]_i_2__8_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg
   (push,
    out,
    empty_n_reg,
    ap_done_reg,
    empty_n_reg_0,
    ap_sync_reg_channel_write_HwReg_K33_channel,
    Q,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input empty_n_reg;
  input ap_done_reg;
  input empty_n_reg_0;
  input ap_sync_reg_channel_write_HwReg_K33_channel;
  input [3:0]Q;
  input [15:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__7 
       (.I0(empty_n_reg),
        .I1(ap_done_reg),
        .I2(empty_n_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_K33_channel),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__7 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__7 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__7 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_78
   (push,
    out,
    empty_n_reg,
    ap_done_reg,
    empty_n_reg_0,
    ap_sync_reg_channel_write_HwReg_K32_channel,
    Q,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input empty_n_reg;
  input ap_done_reg;
  input empty_n_reg_0;
  input ap_sync_reg_channel_write_HwReg_K32_channel;
  input [3:0]Q;
  input [15:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__6 
       (.I0(empty_n_reg),
        .I1(ap_done_reg),
        .I2(empty_n_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_K32_channel),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__6 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__6 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__6 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_79
   (push,
    out,
    empty_n_reg,
    ap_done_reg,
    empty_n_reg_0,
    ap_sync_reg_channel_write_HwReg_K31_channel,
    Q,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input empty_n_reg;
  input ap_done_reg;
  input empty_n_reg_0;
  input ap_sync_reg_channel_write_HwReg_K31_channel;
  input [3:0]Q;
  input [15:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__5 
       (.I0(empty_n_reg),
        .I1(ap_done_reg),
        .I2(empty_n_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_K31_channel),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__5 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__5 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__5 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_80
   (push,
    out,
    empty_n_reg,
    ap_done_reg,
    empty_n_reg_0,
    ap_sync_reg_channel_write_HwReg_K23_channel,
    Q,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input empty_n_reg;
  input ap_done_reg;
  input empty_n_reg_0;
  input ap_sync_reg_channel_write_HwReg_K23_channel;
  input [3:0]Q;
  input [15:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__4 
       (.I0(empty_n_reg),
        .I1(ap_done_reg),
        .I2(empty_n_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_K23_channel),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__4 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__4 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_81
   (push,
    out,
    empty_n_reg,
    ap_done_reg,
    empty_n_reg_0,
    ap_sync_reg_channel_write_HwReg_K22_channel,
    Q,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input empty_n_reg;
  input ap_done_reg;
  input empty_n_reg_0;
  input ap_sync_reg_channel_write_HwReg_K22_channel;
  input [3:0]Q;
  input [15:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__3 
       (.I0(empty_n_reg),
        .I1(ap_done_reg),
        .I2(empty_n_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_K22_channel),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__3 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_82
   (push,
    out,
    empty_n_reg,
    ap_done_reg,
    empty_n_reg_0,
    ap_sync_reg_channel_write_HwReg_K21_channel,
    Q,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input empty_n_reg;
  input ap_done_reg;
  input empty_n_reg_0;
  input ap_sync_reg_channel_write_HwReg_K21_channel;
  input [3:0]Q;
  input [15:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__2 
       (.I0(empty_n_reg),
        .I1(ap_done_reg),
        .I2(empty_n_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_K21_channel),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_83
   (push,
    out,
    empty_n_reg,
    ap_done_reg,
    empty_n_reg_0,
    ap_sync_reg_channel_write_HwReg_K13_channel,
    Q,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input empty_n_reg;
  input ap_done_reg;
  input empty_n_reg_0;
  input ap_sync_reg_channel_write_HwReg_K13_channel;
  input [3:0]Q;
  input [15:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__1 
       (.I0(empty_n_reg),
        .I1(ap_done_reg),
        .I2(empty_n_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_K13_channel),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_84
   (push,
    out,
    empty_n_reg,
    ap_done_reg,
    empty_n_reg_0,
    ap_sync_reg_channel_write_HwReg_K12_channel,
    Q,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input empty_n_reg;
  input ap_done_reg;
  input empty_n_reg_0;
  input ap_sync_reg_channel_write_HwReg_K12_channel;
  input [3:0]Q;
  input [15:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(empty_n_reg),
        .I1(ap_done_reg),
        .I2(empty_n_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_K12_channel),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_85
   (push,
    out,
    empty_n_reg,
    ap_done_reg,
    empty_n_reg_0,
    ap_sync_reg_channel_write_HwReg_K11_channel,
    Q,
    in,
    ap_clk);
  output push;
  output [15:0]out;
  input empty_n_reg;
  input ap_done_reg;
  input empty_n_reg_0;
  input ap_sync_reg_channel_write_HwReg_K11_channel;
  input [3:0]Q;
  input [15:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [15:0]in;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(empty_n_reg),
        .I1(ap_done_reg),
        .I2(empty_n_reg_0),
        .I3(ap_sync_reg_channel_write_HwReg_K11_channel),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module bd_2d50_csc_0_fifo_w1_d3_S
   (bPassThru_420_In_loc_channel_dout,
    v_vcresampler_core_1_U0_ap_start,
    bPassThru_420_In_loc_channel_full_n,
    p_14_in,
    p_0_in,
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel_reg,
    push,
    Block_entry3_proc_U0_ap_return_16,
    ap_clk,
    ap_rst_n_inv,
    tmp_reg_405,
    mOutPtr0__9,
    \mOutPtr_reg[1]_0 ,
    ap_done_reg,
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
    pop__0,
    ap_sync_reg_channel_write_HwReg_width_c24_channel,
    HwReg_width_c24_channel_full_n);
  output bPassThru_420_In_loc_channel_dout;
  output v_vcresampler_core_1_U0_ap_start;
  output bPassThru_420_In_loc_channel_full_n;
  output p_14_in;
  output p_0_in;
  output ap_sync_reg_channel_write_bPassThru_420_In_loc_channel_reg;
  input push;
  input Block_entry3_proc_U0_ap_return_16;
  input ap_clk;
  input ap_rst_n_inv;
  input tmp_reg_405;
  input mOutPtr0__9;
  input \mOutPtr_reg[1]_0 ;
  input ap_done_reg;
  input ap_sync_reg_channel_write_bPassThru_420_In_loc_channel;
  input pop__0;
  input ap_sync_reg_channel_write_HwReg_width_c24_channel;
  input HwReg_width_c24_channel_full_n;

  wire Block_entry3_proc_U0_ap_return_16;
  wire HwReg_width_c24_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_width_c24_channel;
  wire ap_sync_reg_channel_write_bPassThru_420_In_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_420_In_loc_channel_reg;
  wire bPassThru_420_In_loc_channel_dout;
  wire bPassThru_420_In_loc_channel_full_n;
  wire empty_n_i_1__35_n_5;
  wire full_n_i_1__21_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__36_n_5 ;
  wire \mOutPtr[1]_i_1__29_n_5 ;
  wire \mOutPtr[2]_i_1__35_n_5 ;
  wire \mOutPtr[2]_i_2__14_n_5 ;
  wire \mOutPtr_reg[1]_0 ;
  wire p_0_in;
  wire p_14_in;
  wire pop__0;
  wire push;
  wire tmp_reg_405;
  wire v_vcresampler_core_1_U0_ap_start;

  bd_2d50_csc_0_fifo_w1_d3_S_ShiftReg U_bd_2d50_csc_0_fifo_w1_d3_S_ShiftReg
       (.Block_entry3_proc_U0_ap_return_16(Block_entry3_proc_U0_ap_return_16),
        .Q(mOutPtr),
        .ap_clk(ap_clk),
        .bPassThru_420_In_loc_channel_dout(bPassThru_420_In_loc_channel_dout),
        .p_0_in(p_0_in),
        .p_14_in(p_14_in),
        .push(push),
        .tmp_reg_405(tmp_reg_405));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_7
       (.I0(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .I1(bPassThru_420_In_loc_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_width_c24_channel),
        .I3(HwReg_width_c24_channel_full_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(ap_done_reg),
        .O(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFF0000)) 
    empty_n_i_1__35
       (.I0(mOutPtr0__9),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr16_out),
        .I5(v_vcresampler_core_1_U0_ap_start),
        .O(empty_n_i_1__35_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__35_n_5),
        .Q(v_vcresampler_core_1_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFFFDFF0000)) 
    full_n_i_1__21
       (.I0(mOutPtr16_out),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr0__9),
        .I5(bPassThru_420_In_loc_channel_full_n),
        .O(full_n_i_1__21_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__21_n_5),
        .Q(bPassThru_420_In_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__36 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__36_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__29 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__29_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[2]_i_1__35 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr0__9),
        .O(\mOutPtr[2]_i_1__35_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_2__14 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr16_out),
        .O(\mOutPtr[2]_i_2__14_n_5 ));
  LUT5 #(
    .INIT(32'h000000A8)) 
    \mOutPtr[2]_i_3__2 
       (.I0(bPassThru_420_In_loc_channel_full_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .I4(pop__0),
        .O(mOutPtr16_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__35_n_5 ),
        .D(\mOutPtr[0]_i_1__36_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__35_n_5 ),
        .D(\mOutPtr[1]_i_1__29_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__35_n_5 ),
        .D(\mOutPtr[2]_i_2__14_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module bd_2d50_csc_0_fifo_w1_d3_S_ShiftReg
   (bPassThru_420_In_loc_channel_dout,
    p_14_in,
    p_0_in,
    push,
    Block_entry3_proc_U0_ap_return_16,
    ap_clk,
    tmp_reg_405,
    Q);
  output bPassThru_420_In_loc_channel_dout;
  output p_14_in;
  output p_0_in;
  input push;
  input Block_entry3_proc_U0_ap_return_16;
  input ap_clk;
  input tmp_reg_405;
  input [2:0]Q;

  wire Block_entry3_proc_U0_ap_return_16;
  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire bPassThru_420_In_loc_channel_dout;
  wire p_0_in;
  wire p_14_in;
  wire push;
  wire tmp_reg_405;

  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][8]_srl16_i_2 
       (.I0(bPassThru_420_In_loc_channel_dout),
        .I1(tmp_reg_405),
        .O(p_14_in));
  (* srl_bus_name = "inst/\\bPassThru_420_In_loc_channel_U/U_bd_2d50_csc_0_fifo_w1_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\bPassThru_420_In_loc_channel_U/U_bd_2d50_csc_0_fifo_w1_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(Block_entry3_proc_U0_ap_return_16),
        .Q(bPassThru_420_In_loc_channel_dout));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln996_reg_362[1]_i_1 
       (.I0(bPassThru_420_In_loc_channel_dout),
        .O(p_0_in));
endmodule

module bd_2d50_csc_0_fifo_w1_d4_S
   (DI,
    v_hcresampler_core_2_U0_ap_start,
    bPassThru_422_or_420_In_loc_channel_full_n,
    select_ln767_fu_272_p3,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg,
    empty_n_reg_0,
    push,
    Block_entry3_proc_U0_ap_return_18,
    ap_clk,
    ap_rst_n_inv,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
    ap_done_reg,
    \mOutPtr_reg[1]_0 ,
    bPassThru_420_Out_loc_channel_full_n,
    mOutPtr0__9,
    pop__0,
    Q,
    v_vcresampler_core_1_U0_ap_start,
    int_ap_idle_reg,
    v_hcresampler_core_U0_ap_start);
  output [1:0]DI;
  output v_hcresampler_core_2_U0_ap_start;
  output bPassThru_422_or_420_In_loc_channel_full_n;
  output [0:0]select_ln767_fu_272_p3;
  output ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg;
  output empty_n_reg_0;
  input push;
  input Block_entry3_proc_U0_ap_return_18;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  input ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel;
  input ap_done_reg;
  input \mOutPtr_reg[1]_0 ;
  input bPassThru_420_Out_loc_channel_full_n;
  input mOutPtr0__9;
  input pop__0;
  input [0:0]Q;
  input v_vcresampler_core_1_U0_ap_start;
  input [0:0]int_ap_idle_reg;
  input v_hcresampler_core_U0_ap_start;

  wire Block_entry3_proc_U0_ap_return_18;
  wire [1:0]DI;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg;
  wire bPassThru_420_Out_loc_channel_full_n;
  wire bPassThru_422_or_420_In_loc_channel_full_n;
  wire empty_n_i_1__37_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__23_n_5;
  wire [0:0]int_ap_idle_reg;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__37_n_5 ;
  wire \mOutPtr[1]_i_1__31_n_5 ;
  wire \mOutPtr[2]_i_1__37_n_5 ;
  wire \mOutPtr[2]_i_2__15_n_5 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire pop__0;
  wire push;
  wire [0:0]select_ln767_fu_272_p3;
  wire v_hcresampler_core_2_U0_ap_start;
  wire v_hcresampler_core_U0_ap_start;
  wire v_vcresampler_core_1_U0_ap_start;

  bd_2d50_csc_0_fifo_w1_d4_S_ShiftReg U_bd_2d50_csc_0_fifo_w1_d4_S_ShiftReg
       (.Block_entry3_proc_U0_ap_return_18(Block_entry3_proc_U0_ap_return_18),
        .DI(DI),
        .Q({\mOutPtr_reg_n_5_[2] ,\mOutPtr_reg_n_5_[1] ,\mOutPtr_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .push(push),
        .select_ln767_fu_272_p3(select_ln767_fu_272_p3));
  LUT6 #(
    .INIT(64'h1111115F1F1F1F5F)) 
    ap_done_reg_i_6
       (.I0(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .I1(bPassThru_422_or_420_In_loc_channel_full_n),
        .I2(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .I3(ap_done_reg),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(bPassThru_420_Out_loc_channel_full_n),
        .O(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFF0000)) 
    empty_n_i_1__37
       (.I0(mOutPtr0__9),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .I4(mOutPtr16_out),
        .I5(v_hcresampler_core_2_U0_ap_start),
        .O(empty_n_i_1__37_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__37_n_5),
        .Q(v_hcresampler_core_2_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFDFFFDFFFDF0000)) 
    full_n_i_1__23
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(mOutPtr0__9),
        .I5(bPassThru_422_or_420_In_loc_channel_full_n),
        .O(full_n_i_1__23_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__23_n_5),
        .Q(bPassThru_422_or_420_In_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00000400)) 
    int_ap_idle_i_4
       (.I0(v_hcresampler_core_2_U0_ap_start),
        .I1(Q),
        .I2(v_vcresampler_core_1_U0_ap_start),
        .I3(int_ap_idle_reg),
        .I4(v_hcresampler_core_U0_ap_start),
        .O(empty_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__37 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__37_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__31 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(mOutPtr16_out),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__31_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[2]_i_1__37 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr0__9),
        .O(\mOutPtr[2]_i_1__37_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_2__15 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(mOutPtr16_out),
        .O(\mOutPtr[2]_i_2__15_n_5 ));
  LUT5 #(
    .INIT(32'h000000A8)) 
    \mOutPtr[2]_i_3__3 
       (.I0(bPassThru_422_or_420_In_loc_channel_full_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .I4(pop__0),
        .O(mOutPtr16_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__37_n_5 ),
        .D(\mOutPtr[0]_i_1__37_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__37_n_5 ),
        .D(\mOutPtr[1]_i_1__31_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__37_n_5 ),
        .D(\mOutPtr[2]_i_2__15_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .S(ap_rst_n_inv));
endmodule

module bd_2d50_csc_0_fifo_w1_d4_S_ShiftReg
   (DI,
    select_ln767_fu_272_p3,
    push,
    Block_entry3_proc_U0_ap_return_18,
    ap_clk,
    Q);
  output [1:0]DI;
  output [0:0]select_ln767_fu_272_p3;
  input push;
  input Block_entry3_proc_U0_ap_return_18;
  input ap_clk;
  input [2:0]Q;

  wire Block_entry3_proc_U0_ap_return_18;
  wire [1:0]DI;
  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire push;
  wire [0:0]select_ln767_fu_272_p3;

  (* srl_bus_name = "inst/\\bPassThru_422_or_420_In_loc_channel_U/U_bd_2d50_csc_0_fifo_w1_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\bPassThru_422_or_420_In_loc_channel_U/U_bd_2d50_csc_0_fifo_w1_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(Block_entry3_proc_U0_ap_return_18),
        .Q(DI[0]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \loopWidth_reg_601[7]_i_2 
       (.I0(DI[0]),
        .O(DI[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln765_reg_596[0]_i_1 
       (.I0(DI[0]),
        .O(select_ln767_fu_272_p3));
endmodule

module bd_2d50_csc_0_fifo_w1_d6_S
   (bPassThru_422_or_420_Out_loc_channel_dout,
    v_hcresampler_core_U0_ap_start,
    bPassThru_422_or_420_Out_loc_channel_full_n,
    zext_ln765_fu_280_p1,
    push,
    Block_entry3_proc_U0_ap_return_19,
    ap_clk,
    ap_rst_n_inv,
    mOutPtr0__0,
    \mOutPtr_reg[3]_0 ,
    ap_done_reg,
    \mOutPtr_reg[3]_1 ,
    pop__0);
  output bPassThru_422_or_420_Out_loc_channel_dout;
  output v_hcresampler_core_U0_ap_start;
  output bPassThru_422_or_420_Out_loc_channel_full_n;
  output zext_ln765_fu_280_p1;
  input push;
  input Block_entry3_proc_U0_ap_return_19;
  input ap_clk;
  input ap_rst_n_inv;
  input mOutPtr0__0;
  input \mOutPtr_reg[3]_0 ;
  input ap_done_reg;
  input \mOutPtr_reg[3]_1 ;
  input pop__0;

  wire Block_entry3_proc_U0_ap_return_19;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire bPassThru_422_or_420_Out_loc_channel_full_n;
  wire empty_n_i_1__38_n_5;
  wire empty_n_i_2__15_n_5;
  wire full_n1__0;
  wire full_n_i_1__24_n_5;
  wire mOutPtr0__0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__35_n_5 ;
  wire \mOutPtr[1]_i_1__32_n_5 ;
  wire \mOutPtr[2]_i_1__38_n_5 ;
  wire \mOutPtr[3]_i_1__21_n_5 ;
  wire \mOutPtr[3]_i_2__15_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire \mOutPtr_reg[3]_1 ;
  wire pop__0;
  wire push;
  wire v_hcresampler_core_U0_ap_start;
  wire zext_ln765_fu_280_p1;

  bd_2d50_csc_0_fifo_w1_d6_S_ShiftReg U_bd_2d50_csc_0_fifo_w1_d6_S_ShiftReg
       (.Block_entry3_proc_U0_ap_return_19(Block_entry3_proc_U0_ap_return_19),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .bPassThru_422_or_420_Out_loc_channel_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .push(push),
        .zext_ln765_fu_280_p1(zext_ln765_fu_280_p1));
  LUT4 #(
    .INIT(16'hF7F0)) 
    empty_n_i_1__38
       (.I0(mOutPtr0__0),
        .I1(empty_n_i_2__15_n_5),
        .I2(mOutPtr16_out),
        .I3(v_hcresampler_core_U0_ap_start),
        .O(empty_n_i_1__38_n_5));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_2__15
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(empty_n_i_2__15_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__38_n_5),
        .Q(v_hcresampler_core_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h54)) 
    full_n_i_1__24
       (.I0(full_n1__0),
        .I1(mOutPtr0__0),
        .I2(bPassThru_422_or_420_Out_loc_channel_full_n),
        .O(full_n_i_1__24_n_5));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    full_n_i_2__33
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr16_out),
        .O(full_n1__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__24_n_5),
        .Q(bPassThru_422_or_420_Out_loc_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__35 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__35_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__32 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__32_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__38 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__38_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[3]_i_1__21 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr0__0),
        .O(\mOutPtr[3]_i_1__21_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__15 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__15_n_5 ));
  LUT5 #(
    .INIT(32'h000000A8)) 
    \mOutPtr[3]_i_3__14 
       (.I0(bPassThru_422_or_420_Out_loc_channel_full_n),
        .I1(\mOutPtr_reg[3]_0 ),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[3]_1 ),
        .I4(pop__0),
        .O(mOutPtr16_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__21_n_5 ),
        .D(\mOutPtr[0]_i_1__35_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__21_n_5 ),
        .D(\mOutPtr[1]_i_1__32_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__21_n_5 ),
        .D(\mOutPtr[2]_i_1__38_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__21_n_5 ),
        .D(\mOutPtr[3]_i_2__15_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module bd_2d50_csc_0_fifo_w1_d6_S_ShiftReg
   (bPassThru_422_or_420_Out_loc_channel_dout,
    zext_ln765_fu_280_p1,
    push,
    Block_entry3_proc_U0_ap_return_19,
    ap_clk,
    Q);
  output bPassThru_422_or_420_Out_loc_channel_dout;
  output zext_ln765_fu_280_p1;
  input push;
  input Block_entry3_proc_U0_ap_return_19;
  input ap_clk;
  input [3:0]Q;

  wire Block_entry3_proc_U0_ap_return_19;
  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire push;
  wire zext_ln765_fu_280_p1;

  (* srl_bus_name = "inst/\\bPassThru_422_or_420_Out_loc_channel_U/U_bd_2d50_csc_0_fifo_w1_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\bPassThru_422_or_420_Out_loc_channel_U/U_bd_2d50_csc_0_fifo_w1_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(Block_entry3_proc_U0_ap_return_19),
        .Q(bPassThru_422_or_420_Out_loc_channel_dout));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln765_reg_610[0]_i_1 
       (.I0(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(zext_ln765_fu_280_p1));
endmodule

module bd_2d50_csc_0_fifo_w1_d7_S
   (bPassThru_420_Out_loc_channel_dout,
    v_vcresampler_core_U0_ap_start,
    bPassThru_420_Out_loc_channel_full_n,
    yOffset_fu_189_p2,
    empty_n_reg_0,
    int_ap_start_reg_rep__1,
    E,
    push,
    Block_entry3_proc_U0_ap_return_17,
    ap_clk,
    ap_rst_n_inv,
    HwReg_height_c_full_n,
    HwReg_width_c_full_n,
    HwReg_width_c19_empty_n,
    HwReg_height_c25_empty_n,
    int_ap_idle_i_5,
    MultiPixStream2AXIvideo_U0_ap_start,
    Q,
    HwReg_K32_channel_empty_n,
    HwReg_K31_channel_empty_n,
    \SRL_SIG_reg[1][1] ,
    HwReg_InVideoFormat_channel_empty_n,
    HwReg_height_c30_channel_empty_n,
    HwReg_width_c24_channel_empty_n,
    int_ap_idle_i_8_0,
    full_n_reg_0,
    full_n_reg_1,
    ap_done_reg,
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel);
  output bPassThru_420_Out_loc_channel_dout;
  output v_vcresampler_core_U0_ap_start;
  output bPassThru_420_Out_loc_channel_full_n;
  output yOffset_fu_189_p2;
  output empty_n_reg_0;
  output int_ap_start_reg_rep__1;
  output [0:0]E;
  input push;
  input Block_entry3_proc_U0_ap_return_17;
  input ap_clk;
  input ap_rst_n_inv;
  input HwReg_height_c_full_n;
  input HwReg_width_c_full_n;
  input HwReg_width_c19_empty_n;
  input HwReg_height_c25_empty_n;
  input int_ap_idle_i_5;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [0:0]Q;
  input HwReg_K32_channel_empty_n;
  input HwReg_K31_channel_empty_n;
  input [0:0]\SRL_SIG_reg[1][1] ;
  input HwReg_InVideoFormat_channel_empty_n;
  input HwReg_height_c30_channel_empty_n;
  input HwReg_width_c24_channel_empty_n;
  input [0:0]int_ap_idle_i_8_0;
  input full_n_reg_0;
  input full_n_reg_1;
  input ap_done_reg;
  input ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel;

  wire Block_entry3_proc_U0_ap_return_17;
  wire [0:0]E;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_K31_channel_empty_n;
  wire HwReg_K32_channel_empty_n;
  wire HwReg_height_c25_empty_n;
  wire HwReg_height_c30_channel_empty_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c19_empty_n;
  wire HwReg_width_c24_channel_empty_n;
  wire HwReg_width_c_full_n;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]\SRL_SIG_reg[1][1] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel;
  wire bPassThru_420_Out_loc_channel_dout;
  wire bPassThru_420_Out_loc_channel_full_n;
  wire empty_n_i_1__36_n_5;
  wire empty_n_i_2__14_n_5;
  wire empty_n_reg_0;
  wire full_n1__0;
  wire full_n_i_1__22_n_5;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire int_ap_idle_i_5;
  wire [0:0]int_ap_idle_i_8_0;
  wire int_ap_idle_i_9_n_5;
  wire int_ap_start_reg_rep__1;
  wire mOutPtr0__0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__34_n_5 ;
  wire \mOutPtr[1]_i_1__30_n_5 ;
  wire \mOutPtr[2]_i_1__36_n_5 ;
  wire \mOutPtr[3]_i_1__20_n_5 ;
  wire \mOutPtr[3]_i_2__14_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire push;
  wire v_vcresampler_core_U0_ap_start;
  wire yOffset_fu_189_p2;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][11]_i_1__7 
       (.I0(v_vcresampler_core_U0_ap_start),
        .I1(HwReg_height_c_full_n),
        .I2(HwReg_width_c_full_n),
        .I3(HwReg_width_c19_empty_n),
        .I4(HwReg_height_c25_empty_n),
        .I5(\SRL_SIG_reg[1][1] ),
        .O(E));
  bd_2d50_csc_0_fifo_w1_d7_S_ShiftReg U_bd_2d50_csc_0_fifo_w1_d7_S_ShiftReg
       (.Block_entry3_proc_U0_ap_return_17(Block_entry3_proc_U0_ap_return_17),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .bPassThru_420_Out_loc_channel_dout(bPassThru_420_Out_loc_channel_dout),
        .push(push),
        .yOffset_fu_189_p2(yOffset_fu_189_p2));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(v_vcresampler_core_U0_ap_start),
        .I1(HwReg_height_c_full_n),
        .I2(HwReg_width_c_full_n),
        .I3(HwReg_width_c19_empty_n),
        .I4(HwReg_height_c25_empty_n),
        .O(empty_n_reg_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    empty_n_i_1__36
       (.I0(mOutPtr0__0),
        .I1(empty_n_i_2__14_n_5),
        .I2(mOutPtr16_out),
        .I3(v_vcresampler_core_U0_ap_start),
        .O(empty_n_i_1__36_n_5));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_2__14
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(empty_n_i_2__14_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__36_n_5),
        .Q(v_vcresampler_core_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h54)) 
    full_n_i_1__22
       (.I0(full_n1__0),
        .I1(mOutPtr0__0),
        .I2(bPassThru_420_Out_loc_channel_full_n),
        .O(full_n_i_1__22_n_5));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    full_n_i_2__32
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr16_out),
        .O(full_n1__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__22_n_5),
        .Q(bPassThru_420_Out_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    int_ap_idle_i_8
       (.I0(int_ap_idle_i_9_n_5),
        .I1(int_ap_idle_i_5),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(Q),
        .I4(HwReg_K32_channel_empty_n),
        .I5(HwReg_K31_channel_empty_n),
        .O(int_ap_start_reg_rep__1));
  LUT6 #(
    .INIT(64'hFBBBBBBBFFFFFFFF)) 
    int_ap_idle_i_9
       (.I0(v_vcresampler_core_U0_ap_start),
        .I1(\SRL_SIG_reg[1][1] ),
        .I2(HwReg_InVideoFormat_channel_empty_n),
        .I3(HwReg_height_c30_channel_empty_n),
        .I4(HwReg_width_c24_channel_empty_n),
        .I5(int_ap_idle_i_8_0),
        .O(int_ap_idle_i_9_n_5));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__34 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__34_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__30 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__30_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__36 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__36_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[3]_i_1__20 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr0__0),
        .O(\mOutPtr[3]_i_1__20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__14 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__14_n_5 ));
  LUT6 #(
    .INIT(64'h0000000070707000)) 
    \mOutPtr[3]_i_3__15 
       (.I0(v_vcresampler_core_U0_ap_start),
        .I1(full_n_reg_0),
        .I2(bPassThru_420_Out_loc_channel_full_n),
        .I3(full_n_reg_1),
        .I4(ap_done_reg),
        .I5(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .O(mOutPtr16_out));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    \mOutPtr[3]_i_4__0 
       (.I0(v_vcresampler_core_U0_ap_start),
        .I1(full_n_reg_0),
        .I2(bPassThru_420_Out_loc_channel_full_n),
        .I3(full_n_reg_1),
        .I4(ap_done_reg),
        .I5(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .O(mOutPtr0__0));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__20_n_5 ),
        .D(\mOutPtr[0]_i_1__34_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__20_n_5 ),
        .D(\mOutPtr[1]_i_1__30_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__20_n_5 ),
        .D(\mOutPtr[2]_i_1__36_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__20_n_5 ),
        .D(\mOutPtr[3]_i_2__14_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module bd_2d50_csc_0_fifo_w1_d7_S_ShiftReg
   (bPassThru_420_Out_loc_channel_dout,
    yOffset_fu_189_p2,
    push,
    Block_entry3_proc_U0_ap_return_17,
    ap_clk,
    Q);
  output bPassThru_420_Out_loc_channel_dout;
  output yOffset_fu_189_p2;
  input push;
  input Block_entry3_proc_U0_ap_return_17;
  input ap_clk;
  input [3:0]Q;

  wire Block_entry3_proc_U0_ap_return_17;
  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire bPassThru_420_Out_loc_channel_dout;
  wire push;
  wire yOffset_fu_189_p2;

  (* srl_bus_name = "inst/\\bPassThru_420_Out_loc_channel_U/U_bd_2d50_csc_0_fifo_w1_d7_S_ShiftReg/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\\bPassThru_420_Out_loc_channel_U/U_bd_2d50_csc_0_fifo_w1_d7_S_ShiftReg/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(Block_entry3_proc_U0_ap_return_17),
        .Q(bPassThru_420_Out_loc_channel_dout));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln952_reg_337[0]_i_1 
       (.I0(bPassThru_420_Out_loc_channel_dout),
        .O(yOffset_fu_189_p2));
endmodule

module bd_2d50_csc_0_fifo_w48_d16_S
   (stream_csc_empty_n,
    stream_csc_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    mOutPtr16_out,
    push,
    v_hcresampler_core_U0_stream_csc_read,
    in,
    E);
  output stream_csc_empty_n;
  output stream_csc_full_n;
  output [47:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input mOutPtr16_out;
  input push;
  input v_hcresampler_core_U0_stream_csc_read;
  input [47:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__10_n_5;
  wire empty_n_i_2__19_n_5;
  wire full_n1;
  wire full_n_i_1__10_n_5;
  wire [47:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__10_n_5 ;
  wire \mOutPtr[1]_i_1__36_n_5 ;
  wire \mOutPtr[2]_i_1__10_n_5 ;
  wire \mOutPtr[3]_i_1__2_n_5 ;
  wire \mOutPtr[4]_i_2__2_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [47:0]out;
  wire push;
  wire stream_csc_empty_n;
  wire stream_csc_full_n;
  wire v_hcresampler_core_U0_stream_csc_read;

  bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_61 U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFF70)) 
    empty_n_i_1__10
       (.I0(empty_n_i_2__19_n_5),
        .I1(v_hcresampler_core_U0_stream_csc_read),
        .I2(stream_csc_empty_n),
        .I3(push),
        .O(empty_n_i_1__10_n_5));
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_n_i_2__19
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__19_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_5),
        .Q(stream_csc_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h55551000)) 
    full_n_i_1__10
       (.I0(full_n1),
        .I1(push),
        .I2(stream_csc_empty_n),
        .I3(v_hcresampler_core_U0_stream_csc_read),
        .I4(stream_csc_full_n),
        .O(full_n_i_1__10_n_5));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    full_n_i_2__8
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(full_n1));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_5),
        .Q(stream_csc_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__10_n_5 ));
  LUT5 #(
    .INIT(32'hA6665999)) 
    \mOutPtr[1]_i_1__36 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(v_hcresampler_core_U0_stream_csc_read),
        .I3(stream_csc_empty_n),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__36_n_5 ));
  LUT6 #(
    .INIT(64'hF7770888AEEE5111)) 
    \mOutPtr[2]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(v_hcresampler_core_U0_stream_csc_read),
        .I3(stream_csc_empty_n),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__2 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr16_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__2_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__10_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__36_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__10_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__2_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__2_n_5 ),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w48_d16_S" *) 
module bd_2d50_csc_0_fifo_w48_d16_S_24
   (stream_in_empty_n,
    stream_in_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    mOutPtr16_out,
    push,
    v_vcresampler_core_1_U0_stream_in_read,
    in,
    E);
  output stream_in_empty_n;
  output stream_in_full_n;
  output [47:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input mOutPtr16_out;
  input push;
  input v_vcresampler_core_1_U0_stream_in_read;
  input [47:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__1_n_5;
  wire empty_n_i_2__16_n_5;
  wire full_n2;
  wire full_n_i_1__1_n_5;
  wire [47:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__1_n_5 ;
  wire \mOutPtr[1]_i_1__33_n_5 ;
  wire \mOutPtr[2]_i_1__1_n_5 ;
  wire \mOutPtr[3]_i_1_n_5 ;
  wire \mOutPtr[4]_i_2_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [47:0]out;
  wire push;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire v_vcresampler_core_1_U0_stream_in_read;

  bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_60 U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFF70)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__16_n_5),
        .I1(v_vcresampler_core_1_U0_stream_in_read),
        .I2(stream_in_empty_n),
        .I3(push),
        .O(empty_n_i_1__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_n_i_2__16
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__16_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_5),
        .Q(stream_in_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF7773000)) 
    full_n_i_1__1
       (.I0(full_n2),
        .I1(push),
        .I2(stream_in_empty_n),
        .I3(v_vcresampler_core_1_U0_stream_in_read),
        .I4(stream_in_full_n),
        .O(full_n_i_1__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    full_n_i_2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[4]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[0]),
        .O(full_n2));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_5),
        .Q(stream_in_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__1_n_5 ));
  LUT5 #(
    .INIT(32'hA6665999)) 
    \mOutPtr[1]_i_1__33 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(v_vcresampler_core_1_U0_stream_in_read),
        .I3(stream_in_empty_n),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__33_n_5 ));
  LUT6 #(
    .INIT(64'hF7770888AEEE5111)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(v_vcresampler_core_1_U0_stream_in_read),
        .I3(stream_in_empty_n),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr16_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__33_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2_n_5 ),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w48_d16_S" *) 
module bd_2d50_csc_0_fifo_w48_d16_S_25
   (stream_in_hresampled_empty_n,
    stream_in_hresampled_full_n,
    \mOutPtr_reg[4]_0 ,
    out,
    ap_rst_n_inv,
    empty_n_reg_0,
    ap_clk,
    mOutPtr16_out,
    mOutPtr0,
    push,
    in,
    E);
  output stream_in_hresampled_empty_n;
  output stream_in_hresampled_full_n;
  output \mOutPtr_reg[4]_0 ;
  output [47:0]out;
  input ap_rst_n_inv;
  input empty_n_reg_0;
  input ap_clk;
  input mOutPtr16_out;
  input mOutPtr0;
  input push;
  input [47:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_reg_0;
  wire full_n1;
  wire full_n_i_1__7_n_5;
  wire [47:0]in;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__7_n_5 ;
  wire \mOutPtr[1]_i_1__35_n_5 ;
  wire \mOutPtr[2]_i_1__7_n_5 ;
  wire \mOutPtr[3]_i_1__1_n_5 ;
  wire \mOutPtr[4]_i_2__1_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[4]_0 ;
  wire [47:0]out;
  wire push;
  wire stream_in_hresampled_empty_n;
  wire stream_in_hresampled_full_n;

  bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_59 U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_n_i_2__18
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .O(\mOutPtr_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_reg_0),
        .Q(stream_in_hresampled_empty_n),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h54)) 
    full_n_i_1__7
       (.I0(full_n1),
        .I1(mOutPtr0),
        .I2(stream_in_hresampled_full_n),
        .O(full_n_i_1__7_n_5));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    full_n_i_2__5
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(full_n1));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_5),
        .Q(stream_in_hresampled_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__7_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__35 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__35_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__1 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr16_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__35_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__7_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__1_n_5 ),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w48_d16_S" *) 
module bd_2d50_csc_0_fifo_w48_d16_S_26
   (stream_in_vresampled_empty_n,
    stream_in_vresampled_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    mOutPtr16_out,
    push,
    v_hcresampler_core_2_U0_stream_in_vresampled_read,
    in,
    E);
  output stream_in_vresampled_empty_n;
  output stream_in_vresampled_full_n;
  output [47:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input mOutPtr16_out;
  input push;
  input v_hcresampler_core_2_U0_stream_in_vresampled_read;
  input [47:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__4_n_5;
  wire empty_n_i_2__17_n_5;
  wire full_n1;
  wire full_n_i_1__4_n_5;
  wire [47:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__4_n_5 ;
  wire \mOutPtr[1]_i_1__34_n_5 ;
  wire \mOutPtr[2]_i_1__4_n_5 ;
  wire \mOutPtr[3]_i_1__0_n_5 ;
  wire \mOutPtr[4]_i_2__0_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [47:0]out;
  wire push;
  wire stream_in_vresampled_empty_n;
  wire stream_in_vresampled_full_n;
  wire v_hcresampler_core_2_U0_stream_in_vresampled_read;

  bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_58 U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFF70)) 
    empty_n_i_1__4
       (.I0(empty_n_i_2__17_n_5),
        .I1(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .I2(stream_in_vresampled_empty_n),
        .I3(push),
        .O(empty_n_i_1__4_n_5));
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_n_i_2__17
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__17_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_5),
        .Q(stream_in_vresampled_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h55551000)) 
    full_n_i_1__4
       (.I0(full_n1),
        .I1(push),
        .I2(stream_in_vresampled_empty_n),
        .I3(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .I4(stream_in_vresampled_full_n),
        .O(full_n_i_1__4_n_5));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    full_n_i_2__2
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(full_n1));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_5),
        .Q(stream_in_vresampled_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__4_n_5 ));
  LUT5 #(
    .INIT(32'hA6665999)) 
    \mOutPtr[1]_i_1__34 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .I3(stream_in_vresampled_empty_n),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__34_n_5 ));
  LUT6 #(
    .INIT(64'hF7770888AEEE5111)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .I3(stream_in_vresampled_empty_n),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr16_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__0_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__34_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__4_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__0_n_5 ),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w48_d16_S" *) 
module bd_2d50_csc_0_fifo_w48_d16_S_27
   (stream_out_hresampled_empty_n,
    stream_out_hresampled_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    mOutPtr16_out,
    push,
    v_vcresampler_core_U0_stream_out_hresampled_read,
    in,
    E);
  output stream_out_hresampled_empty_n;
  output stream_out_hresampled_full_n;
  output [47:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input mOutPtr16_out;
  input push;
  input v_vcresampler_core_U0_stream_out_hresampled_read;
  input [47:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__13_n_5;
  wire empty_n_i_2__20_n_5;
  wire full_n1;
  wire full_n_i_1__13_n_5;
  wire [47:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__13_n_5 ;
  wire \mOutPtr[1]_i_1__37_n_5 ;
  wire \mOutPtr[2]_i_1__13_n_5 ;
  wire \mOutPtr[3]_i_1__3_n_5 ;
  wire \mOutPtr[4]_i_2__3_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire [47:0]out;
  wire push;
  wire stream_out_hresampled_empty_n;
  wire stream_out_hresampled_full_n;
  wire v_vcresampler_core_U0_stream_out_hresampled_read;

  bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_57 U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFF70)) 
    empty_n_i_1__13
       (.I0(empty_n_i_2__20_n_5),
        .I1(v_vcresampler_core_U0_stream_out_hresampled_read),
        .I2(stream_out_hresampled_empty_n),
        .I3(push),
        .O(empty_n_i_1__13_n_5));
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_n_i_2__20
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__20_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__13_n_5),
        .Q(stream_out_hresampled_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h55551000)) 
    full_n_i_1__13
       (.I0(full_n1),
        .I1(push),
        .I2(stream_out_hresampled_empty_n),
        .I3(v_vcresampler_core_U0_stream_out_hresampled_read),
        .I4(stream_out_hresampled_full_n),
        .O(full_n_i_1__13_n_5));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    full_n_i_2__11
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(full_n1));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_5),
        .Q(stream_out_hresampled_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__13_n_5 ));
  LUT5 #(
    .INIT(32'hA6665999)) 
    \mOutPtr[1]_i_1__37 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(v_vcresampler_core_U0_stream_out_hresampled_read),
        .I3(stream_out_hresampled_empty_n),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__37_n_5 ));
  LUT6 #(
    .INIT(64'hF7770888AEEE5111)) 
    \mOutPtr[2]_i_1__13 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(v_vcresampler_core_U0_stream_out_hresampled_read),
        .I3(stream_out_hresampled_empty_n),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__3 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__3 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr16_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__3_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__13_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__37_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__13_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__3_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__3_n_5 ),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w48_d16_S" *) 
module bd_2d50_csc_0_fifo_w48_d16_S_28
   (stream_out_vresampled_empty_n,
    stream_out_vresampled_full_n,
    ap_clk_0,
    out,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_payload_B_reg[47] ,
    \B_V_data_1_payload_B_reg[47]_0 ,
    mOutPtr16_out,
    Q,
    \mOutPtr_reg[1]_0 ,
    push,
    in,
    E);
  output stream_out_vresampled_empty_n;
  output stream_out_vresampled_full_n;
  output [15:0]ap_clk_0;
  output [47:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]\B_V_data_1_payload_B_reg[47] ;
  input \B_V_data_1_payload_B_reg[47]_0 ;
  input mOutPtr16_out;
  input [0:0]Q;
  input \mOutPtr_reg[1]_0 ;
  input push;
  input [47:0]in;
  input [0:0]E;

  wire [0:0]\B_V_data_1_payload_B_reg[47] ;
  wire \B_V_data_1_payload_B_reg[47]_0 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire [15:0]ap_clk_0;
  wire ap_rst_n_inv;
  wire empty_n_i_1__16_n_5;
  wire empty_n_i_2__21_n_5;
  wire full_n1;
  wire full_n_i_1__16_n_5;
  wire [47:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__16_n_5 ;
  wire \mOutPtr[1]_i_1__38_n_5 ;
  wire \mOutPtr[2]_i_1__16_n_5 ;
  wire \mOutPtr[3]_i_1__4_n_5 ;
  wire \mOutPtr[4]_i_2__4_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire [47:0]out;
  wire push;
  wire stream_out_vresampled_empty_n;
  wire stream_out_vresampled_full_n;

  bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg
       (.\B_V_data_1_payload_B_reg[47] (\B_V_data_1_payload_B_reg[47] ),
        .\B_V_data_1_payload_B_reg[47]_0 (\B_V_data_1_payload_B_reg[47]_0 ),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .in(in),
        .out(out),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFF7F00)) 
    empty_n_i_1__16
       (.I0(empty_n_i_2__21_n_5),
        .I1(Q),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(stream_out_vresampled_empty_n),
        .I4(push),
        .O(empty_n_i_1__16_n_5));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_n_i_2__21
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .O(empty_n_i_2__21_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__16_n_5),
        .Q(stream_out_vresampled_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5555555510000000)) 
    full_n_i_1__16
       (.I0(full_n1),
        .I1(push),
        .I2(stream_out_vresampled_empty_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(Q),
        .I5(stream_out_vresampled_full_n),
        .O(full_n_i_1__16_n_5));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    full_n_i_2__14
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(full_n1));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_5),
        .Q(stream_out_vresampled_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__16_n_5 ));
  LUT6 #(
    .INIT(64'hA666666659999999)) 
    \mOutPtr[1]_i_1__38 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(Q),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(stream_out_vresampled_empty_n),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__38_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__16 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__4 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__4 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr16_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__4_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__16_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__38_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__16_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__4_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__4_n_5 ),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
endmodule

module bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg
   (ap_clk_0,
    out,
    \B_V_data_1_payload_B_reg[47] ,
    \B_V_data_1_payload_B_reg[47]_0 ,
    Q,
    push,
    in,
    ap_clk);
  output [15:0]ap_clk_0;
  output [47:0]out;
  input [0:0]\B_V_data_1_payload_B_reg[47] ;
  input \B_V_data_1_payload_B_reg[47]_0 ;
  input [4:0]Q;
  input push;
  input [47:0]in;
  input ap_clk;

  wire [0:0]\B_V_data_1_payload_B_reg[47] ;
  wire \B_V_data_1_payload_B_reg[47]_0 ;
  wire [4:0]Q;
  wire [3:0]addr;
  wire ap_clk;
  wire [15:0]ap_clk_0;
  wire [47:0]in;
  wire [47:0]out;
  wire push;

  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(out[0]),
        .I1(\B_V_data_1_payload_B_reg[47] ),
        .I2(out[16]),
        .I3(out[24]),
        .I4(\B_V_data_1_payload_B_reg[47]_0 ),
        .O(ap_clk_0[0]));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(out[1]),
        .I1(\B_V_data_1_payload_B_reg[47] ),
        .I2(out[17]),
        .I3(out[25]),
        .I4(\B_V_data_1_payload_B_reg[47]_0 ),
        .O(ap_clk_0[1]));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(out[2]),
        .I1(\B_V_data_1_payload_B_reg[47] ),
        .I2(out[18]),
        .I3(out[26]),
        .I4(\B_V_data_1_payload_B_reg[47]_0 ),
        .O(ap_clk_0[2]));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(out[3]),
        .I1(\B_V_data_1_payload_B_reg[47] ),
        .I2(out[19]),
        .I3(out[27]),
        .I4(\B_V_data_1_payload_B_reg[47]_0 ),
        .O(ap_clk_0[3]));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(out[4]),
        .I1(\B_V_data_1_payload_B_reg[47] ),
        .I2(out[20]),
        .I3(out[28]),
        .I4(\B_V_data_1_payload_B_reg[47]_0 ),
        .O(ap_clk_0[4]));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(out[5]),
        .I1(\B_V_data_1_payload_B_reg[47] ),
        .I2(out[21]),
        .I3(out[29]),
        .I4(\B_V_data_1_payload_B_reg[47]_0 ),
        .O(ap_clk_0[5]));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(out[6]),
        .I1(\B_V_data_1_payload_B_reg[47] ),
        .I2(out[22]),
        .I3(out[30]),
        .I4(\B_V_data_1_payload_B_reg[47]_0 ),
        .O(ap_clk_0[6]));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(out[7]),
        .I1(\B_V_data_1_payload_B_reg[47] ),
        .I2(out[23]),
        .I3(out[31]),
        .I4(\B_V_data_1_payload_B_reg[47]_0 ),
        .O(ap_clk_0[7]));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \B_V_data_1_payload_A[40]_i_1 
       (.I0(out[24]),
        .I1(\B_V_data_1_payload_B_reg[47] ),
        .I2(out[40]),
        .I3(out[16]),
        .I4(\B_V_data_1_payload_B_reg[47]_0 ),
        .O(ap_clk_0[8]));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \B_V_data_1_payload_A[41]_i_1 
       (.I0(out[25]),
        .I1(\B_V_data_1_payload_B_reg[47] ),
        .I2(out[41]),
        .I3(out[17]),
        .I4(\B_V_data_1_payload_B_reg[47]_0 ),
        .O(ap_clk_0[9]));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \B_V_data_1_payload_A[42]_i_1 
       (.I0(out[26]),
        .I1(\B_V_data_1_payload_B_reg[47] ),
        .I2(out[42]),
        .I3(out[18]),
        .I4(\B_V_data_1_payload_B_reg[47]_0 ),
        .O(ap_clk_0[10]));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \B_V_data_1_payload_A[43]_i_1 
       (.I0(out[27]),
        .I1(\B_V_data_1_payload_B_reg[47] ),
        .I2(out[43]),
        .I3(out[19]),
        .I4(\B_V_data_1_payload_B_reg[47]_0 ),
        .O(ap_clk_0[11]));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \B_V_data_1_payload_A[44]_i_1 
       (.I0(out[28]),
        .I1(\B_V_data_1_payload_B_reg[47] ),
        .I2(out[44]),
        .I3(out[20]),
        .I4(\B_V_data_1_payload_B_reg[47]_0 ),
        .O(ap_clk_0[12]));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \B_V_data_1_payload_A[45]_i_1 
       (.I0(out[29]),
        .I1(\B_V_data_1_payload_B_reg[47] ),
        .I2(out[45]),
        .I3(out[21]),
        .I4(\B_V_data_1_payload_B_reg[47]_0 ),
        .O(ap_clk_0[13]));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \B_V_data_1_payload_A[46]_i_1 
       (.I0(out[30]),
        .I1(\B_V_data_1_payload_B_reg[47] ),
        .I2(out[46]),
        .I3(out[22]),
        .I4(\B_V_data_1_payload_B_reg[47]_0 ),
        .O(ap_clk_0[14]));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \B_V_data_1_payload_A[47]_i_2 
       (.I0(out[31]),
        .I1(\B_V_data_1_payload_B_reg[47] ),
        .I2(out[47]),
        .I3(out[23]),
        .I4(\B_V_data_1_payload_B_reg[47]_0 ),
        .O(ap_clk_0[15]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__4 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__4 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__4 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(addr[3]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][36]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][37]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][38]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][39]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][40]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][41]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][42]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][43]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][44]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][45]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][46]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][47]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_57
   (out,
    Q,
    push,
    in,
    ap_clk);
  output [47:0]out;
  input [4:0]Q;
  input push;
  input [47:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire [3:0]addr;
  wire ap_clk;
  wire [47:0]in;
  wire [47:0]out;
  wire push;

  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__3 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__3 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__3 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(addr[3]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][36]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][37]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][38]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][39]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][40]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][41]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][42]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][43]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][44]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][45]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][46]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][47]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_58
   (out,
    Q,
    push,
    in,
    ap_clk);
  output [47:0]out;
  input [4:0]Q;
  input push;
  input [47:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire [3:0]addr;
  wire ap_clk;
  wire [47:0]in;
  wire [47:0]out;
  wire push;

  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(addr[3]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][36]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][37]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][38]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][39]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][40]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][41]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][42]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][43]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][44]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][45]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][46]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][47]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_59
   (out,
    Q,
    push,
    in,
    ap_clk);
  output [47:0]out;
  input [4:0]Q;
  input push;
  input [47:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire [3:0]addr;
  wire ap_clk;
  wire [47:0]in;
  wire [47:0]out;
  wire push;

  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__1 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(addr[3]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][36]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][37]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][38]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][39]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][40]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][41]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][42]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][43]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][44]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][45]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][46]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][47]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_60
   (out,
    Q,
    push,
    in,
    ap_clk);
  output [47:0]out;
  input [4:0]Q;
  input push;
  input [47:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire [3:0]addr;
  wire ap_clk;
  wire [47:0]in;
  wire [47:0]out;
  wire push;

  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(addr[3]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][36]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][37]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][38]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][39]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][40]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][41]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][42]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][43]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][44]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][45]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][46]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][47]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_61
   (out,
    Q,
    push,
    in,
    ap_clk);
  output [47:0]out;
  input [4:0]Q;
  input push;
  input [47:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire [3:0]addr;
  wire ap_clk;
  wire [47:0]in;
  wire [47:0]out;
  wire push;

  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__2 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__2 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(addr[3]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][36]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][37]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][38]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][39]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][40]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][41]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][42]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][43]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][44]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][45]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][46]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][47]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module bd_2d50_csc_0_fifo_w8_d2_S
   (HwReg_InVideoFormat_channel_empty_n,
    HwReg_InVideoFormat_channel_full_n,
    SR,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[1][7] ,
    HwReg_InVideoFormat_channel_dout,
    ap_rst_n_inv,
    ap_clk,
    HwReg_height_c30_channel_empty_n,
    HwReg_width_c24_channel_empty_n,
    Q,
    HwReg_width_c23_full_n,
    HwReg_height_c29_full_n,
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
    \SRL_SIG_reg[1][0] ,
    ap_done_reg,
    AXIvideo2MultiPixStream_U0_ap_ready,
    D);
  output HwReg_InVideoFormat_channel_empty_n;
  output HwReg_InVideoFormat_channel_full_n;
  output [0:0]SR;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[1][7] ;
  output [0:0]HwReg_InVideoFormat_channel_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input HwReg_height_c30_channel_empty_n;
  input HwReg_width_c24_channel_empty_n;
  input [0:0]Q;
  input HwReg_width_c23_full_n;
  input HwReg_height_c29_full_n;
  input ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  input \SRL_SIG_reg[1][0] ;
  input ap_done_reg;
  input AXIvideo2MultiPixStream_U0_ap_ready;
  input [7:0]D;

  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire [7:0]D;
  wire [0:0]HwReg_InVideoFormat_channel_dout;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_InVideoFormat_channel_full_n;
  wire HwReg_height_c29_full_n;
  wire HwReg_height_c30_channel_empty_n;
  wire HwReg_width_c23_full_n;
  wire HwReg_width_c24_channel_empty_n;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][7] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire \cond_reg_406[0]_i_5_n_5 ;
  wire empty_n_i_1__19_n_5;
  wire full_n_i_1__19_n_5;
  wire [2:0]mOutPtr;
  wire mOutPtr0__0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__38_n_5 ;
  wire \mOutPtr[1]_i_1__13_n_5 ;
  wire \mOutPtr[2]_i_1__19_n_5 ;
  wire \mOutPtr[2]_i_2__13_n_5 ;

  bd_2d50_csc_0_fifo_w8_d2_S_ShiftReg U_bd_2d50_csc_0_fifo_w8_d2_S_ShiftReg
       (.D(D),
        .HwReg_InVideoFormat_channel_dout(HwReg_InVideoFormat_channel_dout),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_InVideoFormat_channel_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_InVideoFormat_channel(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .\cond_reg_406_reg[0] (\cond_reg_406[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(HwReg_InVideoFormat_channel_empty_n),
        .I1(HwReg_height_c30_channel_empty_n),
        .I2(HwReg_width_c24_channel_empty_n),
        .I3(Q),
        .I4(HwReg_width_c23_full_n),
        .I5(HwReg_height_c29_full_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cond_reg_406[0]_i_5 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\cond_reg_406[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    empty_n_i_1__19
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr0__0),
        .I4(mOutPtr16_out),
        .I5(HwReg_InVideoFormat_channel_empty_n),
        .O(empty_n_i_1__19_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__19_n_5),
        .Q(HwReg_InVideoFormat_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__19
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0__0),
        .I5(HwReg_InVideoFormat_channel_full_n),
        .O(full_n_i_1__19_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__19_n_5),
        .Q(HwReg_InVideoFormat_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__38 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__38_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__13 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__13_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[2]_i_1__19 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr0__0),
        .O(\mOutPtr[2]_i_1__19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_2__13 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr16_out),
        .O(\mOutPtr[2]_i_2__13_n_5 ));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \mOutPtr[2]_i_3__1 
       (.I0(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(ap_done_reg),
        .I3(HwReg_InVideoFormat_channel_full_n),
        .I4(AXIvideo2MultiPixStream_U0_ap_ready),
        .I5(HwReg_InVideoFormat_channel_empty_n),
        .O(mOutPtr16_out));
  LUT6 #(
    .INIT(64'h8080808888888888)) 
    \mOutPtr[2]_i_4__1 
       (.I0(AXIvideo2MultiPixStream_U0_ap_ready),
        .I1(HwReg_InVideoFormat_channel_empty_n),
        .I2(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(ap_done_reg),
        .I5(HwReg_InVideoFormat_channel_full_n),
        .O(mOutPtr0__0));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__19_n_5 ),
        .D(\mOutPtr[0]_i_1__38_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__19_n_5 ),
        .D(\mOutPtr[1]_i_1__13_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__19_n_5 ),
        .D(\mOutPtr[2]_i_2__13_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module bd_2d50_csc_0_fifo_w8_d2_S_ShiftReg
   (\SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    HwReg_InVideoFormat_channel_dout,
    Q,
    \cond_reg_406_reg[0] ,
    \SRL_SIG_reg[1][0]_0 ,
    ap_done_reg,
    \SRL_SIG_reg[1][0]_1 ,
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
    D,
    ap_clk);
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output [0:0]HwReg_InVideoFormat_channel_dout;
  input [1:0]Q;
  input \cond_reg_406_reg[0] ;
  input \SRL_SIG_reg[1][0]_0 ;
  input ap_done_reg;
  input \SRL_SIG_reg[1][0]_1 ;
  input ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]HwReg_InVideoFormat_channel_dout;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire \cond_reg_406[0]_i_4_n_5 ;
  wire \cond_reg_406[0]_i_6_n_5 ;
  wire \cond_reg_406[0]_i_7_n_5 ;
  wire \cond_reg_406_reg[0] ;
  wire push;

  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(ap_done_reg),
        .I2(\SRL_SIG_reg[1][0]_1 ),
        .I3(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h4575FFFF)) 
    \SRL_SIG_reg[15][32]_srl16_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(\SRL_SIG_reg[1][7]_0 ),
        .O(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \cond_reg_406[0]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(HwReg_InVideoFormat_channel_dout));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \cond_reg_406[0]_i_3 
       (.I0(\cond_reg_406[0]_i_4_n_5 ),
        .I1(\SRL_SIG_reg[1]_1 [7]),
        .I2(\cond_reg_406_reg[0] ),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\cond_reg_406[0]_i_6_n_5 ),
        .I5(\cond_reg_406[0]_i_7_n_5 ),
        .O(\SRL_SIG_reg[1][7]_0 ));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    \cond_reg_406[0]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\cond_reg_406[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    \cond_reg_406[0]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\SRL_SIG_reg[1]_1 [3]),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\cond_reg_406[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    \cond_reg_406[0]_i_7 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\cond_reg_406[0]_i_7_n_5 ));
endmodule

module bd_2d50_csc_0_fifo_w8_d5_S
   (HwReg_ClampMin_channel_empty_n,
    HwReg_ClampMin_channel_full_n,
    empty_n_reg_0,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_HwReg_ClampMin_channel,
    v_csc_core_U0_ap_ready,
    HwReg_ClipMax_channel_empty_n,
    v_vcresampler_core_1_U0_ap_start,
    v_vcresampler_core_U0_ap_start,
    in);
  output HwReg_ClampMin_channel_empty_n;
  output HwReg_ClampMin_channel_full_n;
  output empty_n_reg_0;
  output [7:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  input v_csc_core_U0_ap_ready;
  input HwReg_ClipMax_channel_empty_n;
  input v_vcresampler_core_1_U0_ap_start;
  input v_vcresampler_core_U0_ap_start;
  input [7:0]in;

  wire HwReg_ClampMin_channel_empty_n;
  wire HwReg_ClampMin_channel_full_n;
  wire HwReg_ClipMax_channel_empty_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  wire empty_n_i_1__33_n_5;
  wire empty_n_i_2__12_n_5;
  wire empty_n_reg_0;
  wire full_n1__0;
  wire full_n_i_1__35_n_5;
  wire [7:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__32_n_5 ;
  wire \mOutPtr[1]_i_1__27_n_5 ;
  wire \mOutPtr[2]_i_1__33_n_5 ;
  wire \mOutPtr[3]_i_1__18_n_5 ;
  wire \mOutPtr[3]_i_2__12_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [7:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;
  wire v_vcresampler_core_1_U0_ap_start;
  wire v_vcresampler_core_U0_ap_start;

  bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg_87 U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_ClampMin_channel(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .in(in),
        .out(out),
        .push(push),
        .\zext_ln134_1_cast_reg_1116_reg[7] (HwReg_ClampMin_channel_full_n),
        .\zext_ln134_1_cast_reg_1116_reg[7]_0 (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__33
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__12_n_5),
        .I3(HwReg_ClampMin_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__33_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__12
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__12_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__33_n_5),
        .Q(HwReg_ClampMin_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__35
       (.I0(full_n1__0),
        .I1(HwReg_ClampMin_channel_full_n),
        .I2(HwReg_ClampMin_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .O(full_n_i_1__35_n_5));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    full_n_i_2__30
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr16_out),
        .O(full_n1__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__35_n_5),
        .Q(HwReg_ClampMin_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_idle_i_6
       (.I0(HwReg_ClampMin_channel_empty_n),
        .I1(HwReg_ClipMax_channel_empty_n),
        .I2(v_vcresampler_core_1_U0_ap_start),
        .I3(v_vcresampler_core_U0_ap_start),
        .O(empty_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__32 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__32_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__27 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__33 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__33_n_5 ));
  LUT6 #(
    .INIT(64'hFF5700A800A800A8)) 
    \mOutPtr[3]_i_1__18 
       (.I0(HwReg_ClampMin_channel_full_n),
        .I1(ap_done_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .I4(HwReg_ClampMin_channel_empty_n),
        .I5(v_csc_core_U0_ap_ready),
        .O(\mOutPtr[3]_i_1__18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__12 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__12_n_5 ));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \mOutPtr[3]_i_3__12 
       (.I0(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_done_reg),
        .I3(HwReg_ClampMin_channel_full_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(HwReg_ClampMin_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__18_n_5 ),
        .D(\mOutPtr[0]_i_1__32_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__18_n_5 ),
        .D(\mOutPtr[1]_i_1__27_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__18_n_5 ),
        .D(\mOutPtr[2]_i_1__33_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__18_n_5 ),
        .D(\mOutPtr[3]_i_2__12_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w8_d5_S" *) 
module bd_2d50_csc_0_fifo_w8_d5_S_0
   (HwReg_ClipMax_channel_empty_n,
    HwReg_ClipMax_channel_full_n,
    ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_HwReg_ClipMax_channel,
    v_csc_core_U0_ap_ready,
    ap_sync_reg_channel_write_HwReg_BOffset_channel,
    HwReg_BOffset_channel_full_n,
    in);
  output HwReg_ClipMax_channel_empty_n;
  output HwReg_ClipMax_channel_full_n;
  output ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg;
  output [7:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg;
  input \mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  input v_csc_core_U0_ap_ready;
  input ap_sync_reg_channel_write_HwReg_BOffset_channel;
  input HwReg_BOffset_channel_full_n;
  input [7:0]in;

  wire HwReg_BOffset_channel_full_n;
  wire HwReg_ClipMax_channel_empty_n;
  wire HwReg_ClipMax_channel_full_n;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg;
  wire empty_n_i_1__34_n_5;
  wire empty_n_i_2__13_n_5;
  wire full_n1__0;
  wire full_n_i_1__36_n_5;
  wire [7:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__33_n_5 ;
  wire \mOutPtr[1]_i_1__28_n_5 ;
  wire \mOutPtr[2]_i_1__34_n_5 ;
  wire \mOutPtr[3]_i_1__19_n_5 ;
  wire \mOutPtr[3]_i_2__13_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire [7:0]out;
  wire push;
  wire v_csc_core_U0_ap_ready;

  bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_ClipMax_channel(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .in(in),
        .out(out),
        .push(push),
        .\zext_ln134_cast_reg_1106_reg[7] (HwReg_ClipMax_channel_full_n),
        .\zext_ln134_cast_reg_1106_reg[7]_0 (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_13
       (.I0(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .I1(HwReg_ClipMax_channel_full_n),
        .I2(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .I3(HwReg_BOffset_channel_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(ap_done_reg),
        .O(ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__34
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(empty_n_i_2__13_n_5),
        .I3(HwReg_ClipMax_channel_empty_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__34_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__13
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__13_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__34_n_5),
        .Q(HwReg_ClipMax_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__36
       (.I0(full_n1__0),
        .I1(HwReg_ClipMax_channel_full_n),
        .I2(HwReg_ClipMax_channel_empty_n),
        .I3(v_csc_core_U0_ap_ready),
        .O(full_n_i_1__36_n_5));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    full_n_i_2__31
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr16_out),
        .O(full_n1__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__36_n_5),
        .Q(HwReg_ClipMax_channel_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__33 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__33_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__28 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__28_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__34 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__34_n_5 ));
  LUT6 #(
    .INIT(64'hFF5700A800A800A8)) 
    \mOutPtr[3]_i_1__19 
       (.I0(HwReg_ClipMax_channel_full_n),
        .I1(ap_done_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .I4(HwReg_ClipMax_channel_empty_n),
        .I5(v_csc_core_U0_ap_ready),
        .O(\mOutPtr[3]_i_1__19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__13 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__13_n_5 ));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \mOutPtr[3]_i_3__13 
       (.I0(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_done_reg),
        .I3(HwReg_ClipMax_channel_full_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(HwReg_ClipMax_channel_empty_n),
        .O(mOutPtr16_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__19_n_5 ),
        .D(\mOutPtr[0]_i_1__33_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__19_n_5 ),
        .D(\mOutPtr[1]_i_1__28_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__19_n_5 ),
        .D(\mOutPtr[2]_i_1__34_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__19_n_5 ),
        .D(\mOutPtr[3]_i_2__13_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg
   (push,
    out,
    \zext_ln134_cast_reg_1106_reg[7] ,
    ap_done_reg,
    \zext_ln134_cast_reg_1106_reg[7]_0 ,
    ap_sync_reg_channel_write_HwReg_ClipMax_channel,
    Q,
    in,
    ap_clk);
  output push;
  output [7:0]out;
  input \zext_ln134_cast_reg_1106_reg[7] ;
  input ap_done_reg;
  input \zext_ln134_cast_reg_1106_reg[7]_0 ;
  input ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  input [3:0]Q;
  input [7:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  wire [7:0]in;
  wire [7:0]out;
  wire push;
  wire \zext_ln134_cast_reg_1106_reg[7] ;
  wire \zext_ln134_cast_reg_1106_reg[7]_0 ;

  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__12 
       (.I0(\zext_ln134_cast_reg_1106_reg[7] ),
        .I1(ap_done_reg),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__12 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__12 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__12 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg" *) 
module bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg_87
   (push,
    out,
    \zext_ln134_1_cast_reg_1116_reg[7] ,
    ap_done_reg,
    \zext_ln134_1_cast_reg_1116_reg[7]_0 ,
    ap_sync_reg_channel_write_HwReg_ClampMin_channel,
    Q,
    in,
    ap_clk);
  output push;
  output [7:0]out;
  input \zext_ln134_1_cast_reg_1116_reg[7] ;
  input ap_done_reg;
  input \zext_ln134_1_cast_reg_1116_reg[7]_0 ;
  input ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  input [3:0]Q;
  input [7:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  wire [7:0]in;
  wire [7:0]out;
  wire push;
  wire \zext_ln134_1_cast_reg_1116_reg[7] ;
  wire \zext_ln134_1_cast_reg_1116_reg[7]_0 ;

  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__11 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7] ),
        .I1(ap_done_reg),
        .I2(\zext_ln134_1_cast_reg_1116_reg[7]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__11 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__11 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__11 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module bd_2d50_csc_0_fifo_w8_d8_S
   (MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_OutVideoFormat_channel_full_n,
    ap_clk_0,
    out,
    push,
    D,
    ap_rst_n_inv,
    ap_clk,
    mOutPtr16_out,
    ap_done_reg,
    \mOutPtr_reg[3]_0 ,
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
    MultiPixStream2AXIvideo_U0_ap_done,
    Block_entry3_proc_U0_ap_done,
    mOutPtr0__0,
    if_dout,
    in,
    E);
  output MultiPixStream2AXIvideo_U0_ap_start;
  output HwReg_OutVideoFormat_channel_full_n;
  output ap_clk_0;
  output [0:0]out;
  output push;
  output [31:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input mOutPtr16_out;
  input ap_done_reg;
  input \mOutPtr_reg[3]_0 ;
  input ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input Block_entry3_proc_U0_ap_done;
  input mOutPtr0__0;
  input [47:0]if_dout;
  input [7:0]in;
  input [0:0]E;

  wire Block_entry3_proc_U0_ap_done;
  wire [31:0]D;
  wire [0:0]E;
  wire HwReg_OutVideoFormat_channel_full_n;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [2:2]addr;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire empty_n_i_1__20_n_5;
  wire empty_n_i_2_n_5;
  wire full_n_i_1__20_n_5;
  wire [47:0]if_dout;
  wire [7:0]in;
  wire mOutPtr0__0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__19_n_5 ;
  wire \mOutPtr[1]_i_1__14_n_5 ;
  wire \mOutPtr[2]_i_1__20_n_5 ;
  wire \mOutPtr[3]_i_2_n_5 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [0:0]out;
  wire push;

  bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg
       (.D(D),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .if_dout(if_dout),
        .in(in),
        .\mOutPtr_reg[2] (addr),
        .\mOutPtr_reg[3] (HwReg_OutVideoFormat_channel_full_n),
        .\mOutPtr_reg[3]_0 (\mOutPtr_reg[3]_0 ),
        .out(out),
        .sel(push));
  LUT6 #(
    .INIT(64'h4C4C4C4CFF4C4C4C)) 
    empty_n_i_1__20
       (.I0(empty_n_i_2_n_5),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(MultiPixStream2AXIvideo_U0_ap_done),
        .I3(HwReg_OutVideoFormat_channel_full_n),
        .I4(Block_entry3_proc_U0_ap_done),
        .I5(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .O(empty_n_i_1__20_n_5));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_2
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(empty_n_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__20_n_5),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF7FFF7FFF7F0000)) 
    full_n_i_1__20
       (.I0(mOutPtr16_out),
        .I1(addr),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr0__0),
        .I5(HwReg_OutVideoFormat_channel_full_n),
        .O(full_n_i_1__20_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__20_n_5),
        .Q(HwReg_OutVideoFormat_channel_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__19 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__14 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__20 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr16_out),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__19_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__14_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__20_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg
   (ap_clk_0,
    sel,
    \mOutPtr_reg[2] ,
    D,
    out,
    \mOutPtr_reg[3] ,
    ap_done_reg,
    \mOutPtr_reg[3]_0 ,
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
    Q,
    if_dout,
    in,
    ap_clk);
  output ap_clk_0;
  output sel;
  output [0:0]\mOutPtr_reg[2] ;
  output [31:0]D;
  output [0:0]out;
  input \mOutPtr_reg[3] ;
  input ap_done_reg;
  input \mOutPtr_reg[3]_0 ;
  input ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  input [3:0]Q;
  input [47:0]if_dout;
  input [7:0]in;
  input ap_clk;

  wire \B_V_data_1_payload_A[47]_i_4_n_5 ;
  wire [31:0]D;
  wire [7:1]HwReg_OutVideoFormat_channel_dout;
  wire [3:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire [47:0]if_dout;
  wire [7:0]in;
  wire [0:0]\mOutPtr_reg[2] ;
  wire \mOutPtr_reg[3] ;
  wire \mOutPtr_reg[3]_0 ;
  wire [0:0]out;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hF1E0)) 
    \B_V_data_1_payload_A[0]_i_1__3 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[0]),
        .I3(if_dout[8]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hF1E0)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[10]),
        .I3(if_dout[18]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hF1E0)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[11]),
        .I3(if_dout[19]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hF1E0)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[12]),
        .I3(if_dout[20]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hF1E0)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[13]),
        .I3(if_dout[21]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hF1E0)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[14]),
        .I3(if_dout[22]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hF1E0)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[15]),
        .I3(if_dout[23]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hF1E0)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[1]),
        .I3(if_dout[9]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[32]),
        .I3(if_dout[24]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[33]),
        .I3(if_dout[25]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[34]),
        .I3(if_dout[26]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[35]),
        .I3(if_dout[27]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[28]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[36]),
        .I3(if_dout[28]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[37]),
        .I3(if_dout[29]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hF1E0)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[2]),
        .I3(if_dout[10]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[30]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[38]),
        .I3(if_dout[30]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[39]),
        .I3(if_dout[31]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[32]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[40]),
        .I3(if_dout[32]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[33]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[41]),
        .I3(if_dout[33]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[34]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[42]),
        .I3(if_dout[34]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[35]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[43]),
        .I3(if_dout[35]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[36]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[44]),
        .I3(if_dout[36]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[37]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[45]),
        .I3(if_dout[37]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[38]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[46]),
        .I3(if_dout[38]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \B_V_data_1_payload_A[39]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[47]),
        .I3(if_dout[39]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hF1E0)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[3]),
        .I3(if_dout[11]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \B_V_data_1_payload_A[47]_i_3 
       (.I0(\B_V_data_1_payload_A[47]_i_4_n_5 ),
        .I1(HwReg_OutVideoFormat_channel_dout[1]),
        .I2(HwReg_OutVideoFormat_channel_dout[6]),
        .I3(HwReg_OutVideoFormat_channel_dout[7]),
        .O(ap_clk_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \B_V_data_1_payload_A[47]_i_4 
       (.I0(HwReg_OutVideoFormat_channel_dout[3]),
        .I1(HwReg_OutVideoFormat_channel_dout[2]),
        .I2(HwReg_OutVideoFormat_channel_dout[5]),
        .I3(HwReg_OutVideoFormat_channel_dout[4]),
        .O(\B_V_data_1_payload_A[47]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hF1E0)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[4]),
        .I3(if_dout[12]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hF1E0)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[5]),
        .I3(if_dout[13]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hF1E0)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[6]),
        .I3(if_dout[14]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hF1E0)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[7]),
        .I3(if_dout[15]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hF1E0)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[8]),
        .I3(if_dout[16]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hF1E0)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(ap_clk_0),
        .I1(out),
        .I2(if_dout[9]),
        .I3(if_dout[17]),
        .O(D[9]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out));
  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG_reg[7][0]_srl8_i_1 
       (.I0(\mOutPtr_reg[3] ),
        .I1(ap_done_reg),
        .I2(\mOutPtr_reg[3]_0 ),
        .I3(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\mOutPtr_reg[2] ));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(HwReg_OutVideoFormat_channel_dout[1]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(HwReg_OutVideoFormat_channel_dout[2]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(HwReg_OutVideoFormat_channel_dout[3]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(HwReg_OutVideoFormat_channel_dout[4]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(HwReg_OutVideoFormat_channel_dout[5]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(HwReg_OutVideoFormat_channel_dout[6]));
  (* srl_bus_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(HwReg_OutVideoFormat_channel_dout[7]));
endmodule

module bd_2d50_csc_0_flow_control_loop_pipe_sequential_init
   (D,
    \x_fu_122_reg[10] ,
    \x_fu_122_reg[10]_0 ,
    E,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_0,
    SR,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_1,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
    ap_rst_n,
    Q,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1] ,
    cmp33_i_reg_365,
    ap_enable_reg_pp0_iter1,
    stream_out_hresampled_empty_n,
    tmp_reg_375,
    ap_enable_reg_pp0_iter2,
    stream_out_vresampled_full_n,
    \x_fu_122[10]_i_5_0 ,
    \x_2_reg_691_reg[10] ,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_2);
  output [1:0]D;
  output [10:0]\x_fu_122_reg[10] ;
  output [10:0]\x_fu_122_reg[10]_0 ;
  output [0:0]E;
  output grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg;
  output grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_0;
  output [0:0]SR;
  output grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg;
  input ap_rst_n;
  input [2:0]Q;
  input \ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input \ap_CS_fsm_reg[1] ;
  input cmp33_i_reg_365;
  input ap_enable_reg_pp0_iter1;
  input stream_out_hresampled_empty_n;
  input tmp_reg_375;
  input ap_enable_reg_pp0_iter2;
  input stream_out_vresampled_full_n;
  input [10:0]\x_fu_122[10]_i_5_0 ;
  input [10:0]\x_2_reg_691_reg[10] ;
  input grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_2;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__5_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cmp33_i_reg_365;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_0;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_1;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_2;
  wire stream_out_hresampled_empty_n;
  wire stream_out_vresampled_full_n;
  wire tmp_reg_375;
  wire [10:0]\x_2_reg_691_reg[10] ;
  wire \x_fu_122[10]_i_10_n_5 ;
  wire \x_fu_122[10]_i_11_n_5 ;
  wire \x_fu_122[10]_i_4_n_5 ;
  wire [10:0]\x_fu_122[10]_i_5_0 ;
  wire \x_fu_122[10]_i_5_n_5 ;
  wire \x_fu_122[10]_i_6_n_5 ;
  wire \x_fu_122[10]_i_7_n_5 ;
  wire \x_fu_122[10]_i_8_n_5 ;
  wire \x_fu_122[10]_i_9_n_5 ;
  wire \x_fu_122[7]_i_2_n_5 ;
  wire \x_fu_122[9]_i_2_n_5 ;
  wire \x_fu_122[9]_i_3_n_5 ;
  wire [10:0]\x_fu_122_reg[10] ;
  wire [10:0]\x_fu_122_reg[10]_0 ;

  LUT6 #(
    .INIT(64'hAAAAAAAA00808888)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(Q[2]),
        .I2(ap_done_cache),
        .I3(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .I4(\ap_CS_fsm_reg[2] ),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000FFFFF755)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(Q[2]),
        .I1(ap_done_cache),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(Q[1]),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_done_cache_i_1__5
       (.I0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(\x_fu_122[10]_i_4_n_5 ),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__5_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'hEA004000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(\x_fu_122[10]_i_4_n_5 ),
        .I1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .I2(\x_fu_122[10]_i_5_n_5 ),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__2
       (.I0(\x_fu_122[10]_i_4_n_5 ),
        .I1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .I2(\x_fu_122[10]_i_5_n_5 ),
        .O(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'hCACEFFFF)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(\x_fu_122[10]_i_4_n_5 ),
        .I3(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .I4(ap_rst_n),
        .O(ap_loop_init_int_i_1__5_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'hC8C8FFC8)) 
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_i_1
       (.I0(\x_fu_122[10]_i_4_n_5 ),
        .I1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .I2(\x_fu_122[10]_i_5_n_5 ),
        .I3(Q[1]),
        .I4(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_2),
        .O(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_691[0]_i_1 
       (.I0(\x_2_reg_691_reg[10] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .O(\x_fu_122_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_691[10]_i_2 
       (.I0(\x_2_reg_691_reg[10] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .O(\x_fu_122_reg[10] [10]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_691[1]_i_1 
       (.I0(\x_2_reg_691_reg[10] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .O(\x_fu_122_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_691[2]_i_1 
       (.I0(\x_2_reg_691_reg[10] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .O(\x_fu_122_reg[10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_691[3]_i_1 
       (.I0(\x_2_reg_691_reg[10] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .O(\x_fu_122_reg[10] [3]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_691[4]_i_1 
       (.I0(\x_2_reg_691_reg[10] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .O(\x_fu_122_reg[10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_691[5]_i_1 
       (.I0(\x_2_reg_691_reg[10] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .O(\x_fu_122_reg[10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_691[6]_i_1 
       (.I0(\x_2_reg_691_reg[10] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .O(\x_fu_122_reg[10] [6]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_691[7]_i_1 
       (.I0(\x_2_reg_691_reg[10] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .O(\x_fu_122_reg[10] [7]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_691[8]_i_1 
       (.I0(\x_2_reg_691_reg[10] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .O(\x_fu_122_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_691[9]_i_1 
       (.I0(\x_2_reg_691_reg[10] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .O(\x_fu_122_reg[10] [9]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_122[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\x_2_reg_691_reg[10] [0]),
        .O(\x_fu_122_reg[10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \x_fu_122[10]_i_1 
       (.I0(\x_fu_122[10]_i_4_n_5 ),
        .I1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .I2(\x_fu_122[10]_i_5_n_5 ),
        .I3(ap_loop_init_int),
        .O(SR));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \x_fu_122[10]_i_10 
       (.I0(\x_2_reg_691_reg[10] [4]),
        .I1(\x_fu_122[10]_i_5_0 [4]),
        .I2(\x_2_reg_691_reg[10] [3]),
        .I3(ap_loop_init_int),
        .I4(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .I5(\x_fu_122[10]_i_5_0 [3]),
        .O(\x_fu_122[10]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \x_fu_122[10]_i_11 
       (.I0(\x_2_reg_691_reg[10] [2]),
        .I1(\x_fu_122[10]_i_5_0 [2]),
        .I2(\x_2_reg_691_reg[10] [1]),
        .I3(ap_loop_init_int),
        .I4(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .I5(\x_fu_122[10]_i_5_0 [1]),
        .O(\x_fu_122[10]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \x_fu_122[10]_i_2 
       (.I0(\x_fu_122[10]_i_5_n_5 ),
        .I1(\x_fu_122[10]_i_4_n_5 ),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .O(E));
  LUT5 #(
    .INIT(32'h12222222)) 
    \x_fu_122[10]_i_3 
       (.I0(\x_2_reg_691_reg[10] [10]),
        .I1(ap_loop_init_int),
        .I2(\x_2_reg_691_reg[10] [8]),
        .I3(\x_fu_122[10]_i_6_n_5 ),
        .I4(\x_2_reg_691_reg[10] [9]),
        .O(\x_fu_122_reg[10]_0 [10]));
  LUT6 #(
    .INIT(64'h0808080808FF0808)) 
    \x_fu_122[10]_i_4 
       (.I0(cmp33_i_reg_365),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(stream_out_hresampled_empty_n),
        .I3(tmp_reg_375),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(stream_out_vresampled_full_n),
        .O(\x_fu_122[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFEFEFFFFFEFFFE)) 
    \x_fu_122[10]_i_5 
       (.I0(\x_fu_122[10]_i_7_n_5 ),
        .I1(\x_fu_122[10]_i_8_n_5 ),
        .I2(\x_fu_122[10]_i_9_n_5 ),
        .I3(\x_fu_122[10]_i_5_0 [6]),
        .I4(\x_fu_122[9]_i_3_n_5 ),
        .I5(\x_2_reg_691_reg[10] [6]),
        .O(\x_fu_122[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \x_fu_122[10]_i_6 
       (.I0(\x_2_reg_691_reg[10] [7]),
        .I1(\x_fu_122[9]_i_3_n_5 ),
        .I2(\x_2_reg_691_reg[10] [5]),
        .I3(\x_2_reg_691_reg[10] [4]),
        .I4(\x_fu_122[7]_i_2_n_5 ),
        .I5(\x_2_reg_691_reg[10] [6]),
        .O(\x_fu_122[10]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \x_fu_122[10]_i_7 
       (.I0(\x_2_reg_691_reg[10] [10]),
        .I1(\x_fu_122[10]_i_5_0 [10]),
        .I2(\x_2_reg_691_reg[10] [9]),
        .I3(ap_loop_init_int),
        .I4(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .I5(\x_fu_122[10]_i_5_0 [9]),
        .O(\x_fu_122[10]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFBEFFFFFFFFFFBE)) 
    \x_fu_122[10]_i_8 
       (.I0(\x_fu_122[10]_i_10_n_5 ),
        .I1(\x_fu_122[10]_i_5_0 [5]),
        .I2(\x_fu_122_reg[10] [5]),
        .I3(\x_fu_122[10]_i_11_n_5 ),
        .I4(\x_fu_122[10]_i_5_0 [0]),
        .I5(\x_fu_122_reg[10] [0]),
        .O(\x_fu_122[10]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \x_fu_122[10]_i_9 
       (.I0(\x_2_reg_691_reg[10] [8]),
        .I1(\x_fu_122[10]_i_5_0 [8]),
        .I2(\x_2_reg_691_reg[10] [7]),
        .I3(ap_loop_init_int),
        .I4(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .I5(\x_fu_122[10]_i_5_0 [7]),
        .O(\x_fu_122[10]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \x_fu_122[1]_i_1 
       (.I0(\x_2_reg_691_reg[10] [0]),
        .I1(ap_loop_init_int),
        .I2(\x_2_reg_691_reg[10] [1]),
        .O(\x_fu_122_reg[10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \x_fu_122[2]_i_1 
       (.I0(\x_2_reg_691_reg[10] [2]),
        .I1(\x_2_reg_691_reg[10] [1]),
        .I2(ap_loop_init_int),
        .I3(\x_2_reg_691_reg[10] [0]),
        .O(\x_fu_122_reg[10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \x_fu_122[3]_i_1 
       (.I0(\x_2_reg_691_reg[10] [3]),
        .I1(ap_loop_init_int),
        .I2(\x_2_reg_691_reg[10] [1]),
        .I3(\x_2_reg_691_reg[10] [0]),
        .I4(\x_2_reg_691_reg[10] [2]),
        .O(\x_fu_122_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \x_fu_122[4]_i_1 
       (.I0(\x_2_reg_691_reg[10] [4]),
        .I1(\x_2_reg_691_reg[10] [3]),
        .I2(\x_fu_122[9]_i_3_n_5 ),
        .I3(\x_2_reg_691_reg[10] [1]),
        .I4(\x_2_reg_691_reg[10] [0]),
        .I5(\x_2_reg_691_reg[10] [2]),
        .O(\x_fu_122_reg[10]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h44B4)) 
    \x_fu_122[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\x_2_reg_691_reg[10] [5]),
        .I2(\x_2_reg_691_reg[10] [4]),
        .I3(\x_fu_122[7]_i_2_n_5 ),
        .O(\x_fu_122_reg[10]_0 [5]));
  LUT5 #(
    .INIT(32'h00009AAA)) 
    \x_fu_122[6]_i_1 
       (.I0(\x_2_reg_691_reg[10] [6]),
        .I1(\x_fu_122[7]_i_2_n_5 ),
        .I2(\x_2_reg_691_reg[10] [4]),
        .I3(\x_2_reg_691_reg[10] [5]),
        .I4(ap_loop_init_int),
        .O(\x_fu_122_reg[10]_0 [6]));
  LUT6 #(
    .INIT(64'h2222122222222222)) 
    \x_fu_122[7]_i_1 
       (.I0(\x_2_reg_691_reg[10] [7]),
        .I1(\x_fu_122[9]_i_3_n_5 ),
        .I2(\x_2_reg_691_reg[10] [5]),
        .I3(\x_2_reg_691_reg[10] [4]),
        .I4(\x_fu_122[7]_i_2_n_5 ),
        .I5(\x_2_reg_691_reg[10] [6]),
        .O(\x_fu_122_reg[10]_0 [7]));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    \x_fu_122[7]_i_2 
       (.I0(\x_2_reg_691_reg[10] [2]),
        .I1(\x_2_reg_691_reg[10] [0]),
        .I2(\x_2_reg_691_reg[10] [1]),
        .I3(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\x_2_reg_691_reg[10] [3]),
        .O(\x_fu_122[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h12222222)) 
    \x_fu_122[8]_i_1 
       (.I0(\x_2_reg_691_reg[10] [8]),
        .I1(ap_loop_init_int),
        .I2(\x_2_reg_691_reg[10] [6]),
        .I3(\x_fu_122[9]_i_2_n_5 ),
        .I4(\x_2_reg_691_reg[10] [7]),
        .O(\x_fu_122_reg[10]_0 [8]));
  LUT6 #(
    .INIT(64'h00006AAA0000AAAA)) 
    \x_fu_122[9]_i_1 
       (.I0(\x_2_reg_691_reg[10] [9]),
        .I1(\x_2_reg_691_reg[10] [7]),
        .I2(\x_fu_122[9]_i_2_n_5 ),
        .I3(\x_2_reg_691_reg[10] [6]),
        .I4(\x_fu_122[9]_i_3_n_5 ),
        .I5(\x_2_reg_691_reg[10] [8]),
        .O(\x_fu_122_reg[10]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    \x_fu_122[9]_i_2 
       (.I0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\x_2_reg_691_reg[10] [5]),
        .I3(\x_2_reg_691_reg[10] [4]),
        .I4(\x_fu_122[7]_i_2_n_5 ),
        .O(\x_fu_122[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \x_fu_122[9]_i_3 
       (.I0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\x_fu_122[9]_i_3_n_5 ));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_33
   (SR,
    ap_block_pp0_stage0_01001,
    icmp_ln1000_fu_271_p2,
    E,
    D,
    \cmp33_i_reg_395_reg[0] ,
    \x_fu_118_reg[9] ,
    \x_fu_118_reg[10] ,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_ready,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg_reg,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_inv,
    ap_clk,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg,
    \ap_CS_fsm_reg[1]_0 ,
    Q,
    icmp_ln998_fu_243_p2,
    cmp33_i_reg_395,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2_reg,
    \x_fu_118_reg[10]_0 ,
    \icmp_ln1000_reg_757_reg[0] ,
    ap_done_cache_reg_0,
    ap_enable_reg_pp0_iter2,
    stream_in_vresampled_full_n,
    stream_in_empty_n);
  output [0:0]SR;
  output ap_block_pp0_stage0_01001;
  output icmp_ln1000_fu_271_p2;
  output [0:0]E;
  output [1:0]D;
  output \cmp33_i_reg_395_reg[0] ;
  output [10:0]\x_fu_118_reg[9] ;
  output [10:0]\x_fu_118_reg[10] ;
  output grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_ready;
  output grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg_reg;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input \ap_CS_fsm_reg[1]_0 ;
  input [2:0]Q;
  input icmp_ln998_fu_243_p2;
  input cmp33_i_reg_395;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter2_reg;
  input [10:0]\x_fu_118_reg[10]_0 ;
  input [10:0]\icmp_ln1000_reg_757_reg[0] ;
  input ap_done_cache_reg_0;
  input ap_enable_reg_pp0_iter2;
  input stream_in_vresampled_full_n;
  input stream_in_empty_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_5;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cmp33_i_reg_395;
  wire \cmp33_i_reg_395_reg[0] ;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_ready;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg_reg;
  wire icmp_ln1000_fu_271_p2;
  wire \icmp_ln1000_reg_757[0]_i_3_n_5 ;
  wire \icmp_ln1000_reg_757[0]_i_5_n_5 ;
  wire \icmp_ln1000_reg_757[0]_i_6_n_5 ;
  wire \icmp_ln1000_reg_757[0]_i_7_n_5 ;
  wire \icmp_ln1000_reg_757[0]_i_8_n_5 ;
  wire [10:0]\icmp_ln1000_reg_757_reg[0] ;
  wire icmp_ln998_fu_243_p2;
  wire stream_in_empty_n;
  wire stream_in_vresampled_full_n;
  wire \x_fu_118[10]_i_4_n_5 ;
  wire \x_fu_118[5]_i_2_n_5 ;
  wire \x_fu_118[7]_i_2_n_5 ;
  wire [10:0]\x_fu_118_reg[10] ;
  wire [10:0]\x_fu_118_reg[10]_0 ;
  wire [10:0]\x_fu_118_reg[9] ;

  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h0053)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\ap_CS_fsm[2]_i_3_n_5 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h050C)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(icmp_ln998_fu_243_p2),
        .I1(\ap_CS_fsm[2]_i_3_n_5 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hB0BBFFFF)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[2]),
        .O(\ap_CS_fsm[2]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_done_cache_i_1__1
       (.I0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_block_pp0_stage0_01001),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'hCE000200)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .I1(ap_block_pp0_stage0_01001),
        .I2(icmp_ln1000_fu_271_p2),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter1),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__3
       (.I0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .I1(ap_block_pp0_stage0_01001),
        .I2(icmp_ln1000_fu_271_p2),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hF5F5FF75)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_01001),
        .O(ap_loop_init_int_i_1__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'hF222F2F2)) 
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(icmp_ln998_fu_243_p2),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .I3(ap_block_pp0_stage0_01001),
        .I4(icmp_ln1000_fu_271_p2),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000002822)) 
    \icmp_ln1000_reg_757[0]_i_2 
       (.I0(\icmp_ln1000_reg_757[0]_i_3_n_5 ),
        .I1(\icmp_ln1000_reg_757_reg[0] [8]),
        .I2(ap_loop_init),
        .I3(\x_fu_118_reg[10]_0 [8]),
        .I4(\icmp_ln1000_reg_757[0]_i_5_n_5 ),
        .I5(\icmp_ln1000_reg_757[0]_i_6_n_5 ),
        .O(icmp_ln1000_fu_271_p2));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    \icmp_ln1000_reg_757[0]_i_3 
       (.I0(\x_fu_118_reg[10]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .I3(\icmp_ln1000_reg_757_reg[0] [6]),
        .I4(\x_fu_118_reg[10]_0 [7]),
        .I5(\icmp_ln1000_reg_757_reg[0] [7]),
        .O(\icmp_ln1000_reg_757[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln1000_reg_757[0]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \icmp_ln1000_reg_757[0]_i_5 
       (.I0(\icmp_ln1000_reg_757_reg[0] [9]),
        .I1(\x_fu_118_reg[10]_0 [9]),
        .I2(\icmp_ln1000_reg_757_reg[0] [10]),
        .I3(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\x_fu_118_reg[10]_0 [10]),
        .O(\icmp_ln1000_reg_757[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFBFEFFFFFFAFFBAE)) 
    \icmp_ln1000_reg_757[0]_i_6 
       (.I0(\icmp_ln1000_reg_757[0]_i_7_n_5 ),
        .I1(\x_fu_118_reg[10]_0 [5]),
        .I2(ap_loop_init),
        .I3(\icmp_ln1000_reg_757_reg[0] [5]),
        .I4(\x_fu_118_reg[10]_0 [2]),
        .I5(\icmp_ln1000_reg_757_reg[0] [2]),
        .O(\icmp_ln1000_reg_757[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEFFF3D2)) 
    \icmp_ln1000_reg_757[0]_i_7 
       (.I0(\x_fu_118_reg[10]_0 [4]),
        .I1(ap_loop_init),
        .I2(\icmp_ln1000_reg_757_reg[0] [4]),
        .I3(\x_fu_118_reg[10]_0 [3]),
        .I4(\icmp_ln1000_reg_757_reg[0] [3]),
        .I5(\icmp_ln1000_reg_757[0]_i_8_n_5 ),
        .O(\icmp_ln1000_reg_757[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \icmp_ln1000_reg_757[0]_i_8 
       (.I0(\icmp_ln1000_reg_757_reg[0] [0]),
        .I1(\x_fu_118_reg[10]_0 [0]),
        .I2(\icmp_ln1000_reg_757_reg[0] [1]),
        .I3(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\x_fu_118_reg[10]_0 [1]),
        .O(\icmp_ln1000_reg_757[0]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_752[0]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .O(\x_fu_118_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_752[10]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .O(\x_fu_118_reg[10] [10]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_752[1]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .O(\x_fu_118_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_752[2]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .O(\x_fu_118_reg[10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_752[3]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .O(\x_fu_118_reg[10] [3]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_752[4]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .O(\x_fu_118_reg[10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_752[5]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .O(\x_fu_118_reg[10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_752[6]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .O(\x_fu_118_reg[10] [6]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_752[7]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .O(\x_fu_118_reg[10] [7]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_752[8]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .O(\x_fu_118_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_reg_752[9]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .O(\x_fu_118_reg[10] [9]));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    ram_reg_bram_0_i_4__1
       (.I0(ap_done_cache_reg_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(stream_in_vresampled_full_n),
        .I3(stream_in_empty_n),
        .I4(\cmp33_i_reg_395_reg[0] ),
        .O(ap_block_pp0_stage0_01001));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_bram_0_i_5
       (.I0(cmp33_i_reg_395),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .O(\cmp33_i_reg_395_reg[0] ));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_118[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\x_fu_118_reg[10]_0 [0]),
        .O(\x_fu_118_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \x_fu_118[10]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .I3(icmp_ln1000_fu_271_p2),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \x_fu_118[10]_i_2 
       (.I0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .I1(ap_block_pp0_stage0_01001),
        .I2(icmp_ln1000_fu_271_p2),
        .O(E));
  LUT6 #(
    .INIT(64'h1333333320000000)) 
    \x_fu_118[10]_i_3 
       (.I0(\x_fu_118_reg[10]_0 [9]),
        .I1(ap_loop_init),
        .I2(\x_fu_118_reg[10]_0 [7]),
        .I3(\x_fu_118_reg[10]_0 [8]),
        .I4(\x_fu_118[10]_i_4_n_5 ),
        .I5(\x_fu_118_reg[10]_0 [10]),
        .O(\x_fu_118_reg[9] [10]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h70000000)) 
    \x_fu_118[10]_i_4 
       (.I0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\x_fu_118_reg[10]_0 [5]),
        .I3(\x_fu_118_reg[10]_0 [6]),
        .I4(\x_fu_118[7]_i_2_n_5 ),
        .O(\x_fu_118[10]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \x_fu_118[1]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(\x_fu_118_reg[10]_0 [1]),
        .O(\x_fu_118_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \x_fu_118[2]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [0]),
        .I1(\x_fu_118_reg[10]_0 [1]),
        .I2(ap_loop_init_int),
        .I3(\x_fu_118_reg[10]_0 [2]),
        .O(\x_fu_118_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \x_fu_118[3]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(\x_fu_118_reg[10]_0 [0]),
        .I3(\x_fu_118_reg[10]_0 [1]),
        .I4(\x_fu_118_reg[10]_0 [2]),
        .O(\x_fu_118_reg[9] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \x_fu_118[4]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [3]),
        .I1(\x_fu_118_reg[10]_0 [2]),
        .I2(\x_fu_118_reg[10]_0 [1]),
        .I3(\x_fu_118_reg[10]_0 [0]),
        .I4(ap_loop_init),
        .I5(\x_fu_118_reg[10]_0 [4]),
        .O(\x_fu_118_reg[9] [4]));
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \x_fu_118[5]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [5]),
        .I1(\x_fu_118[5]_i_2_n_5 ),
        .I2(\x_fu_118_reg[10]_0 [4]),
        .I3(\x_fu_118_reg[10]_0 [3]),
        .I4(ap_loop_init_int),
        .O(\x_fu_118_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \x_fu_118[5]_i_2 
       (.I0(\x_fu_118_reg[10]_0 [2]),
        .I1(\x_fu_118_reg[10]_0 [1]),
        .I2(\x_fu_118_reg[10]_0 [0]),
        .I3(ap_loop_init_int),
        .I4(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .O(\x_fu_118[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \x_fu_118[6]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [5]),
        .I1(\x_fu_118[7]_i_2_n_5 ),
        .I2(ap_loop_init_int),
        .I3(\x_fu_118_reg[10]_0 [6]),
        .O(\x_fu_118_reg[9] [6]));
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \x_fu_118[7]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [7]),
        .I1(\x_fu_118[7]_i_2_n_5 ),
        .I2(\x_fu_118_reg[10]_0 [6]),
        .I3(\x_fu_118_reg[10]_0 [5]),
        .I4(ap_loop_init_int),
        .O(\x_fu_118_reg[9] [7]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \x_fu_118[7]_i_2 
       (.I0(\x_fu_118_reg[10]_0 [3]),
        .I1(\x_fu_118_reg[10]_0 [4]),
        .I2(ap_loop_init),
        .I3(\x_fu_118_reg[10]_0 [0]),
        .I4(\x_fu_118_reg[10]_0 [1]),
        .I5(\x_fu_118_reg[10]_0 [2]),
        .O(\x_fu_118[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \x_fu_118[8]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [7]),
        .I1(\x_fu_118[10]_i_4_n_5 ),
        .I2(ap_loop_init_int),
        .I3(\x_fu_118_reg[10]_0 [8]),
        .O(\x_fu_118_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \x_fu_118[9]_i_1 
       (.I0(\x_fu_118_reg[10]_0 [9]),
        .I1(\x_fu_118[10]_i_4_n_5 ),
        .I2(\x_fu_118_reg[10]_0 [8]),
        .I3(\x_fu_118_reg[10]_0 [7]),
        .I4(ap_loop_init_int),
        .O(\x_fu_118_reg[9] [9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_34
   (empty_n_reg,
    D,
    E,
    SR,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_ready,
    full_n_reg,
    \icmp_ln769_reg_1043_reg[0] ,
    full_n_reg_0,
    \cmp151_i_reg_1053_reg[0] ,
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7] ,
    \mpix_cr_4_fu_140_reg[7] ,
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7] ,
    \mpix_cb_4_fu_132_reg[7] ,
    \pixbuf_y_16_load_reg_636_reg[7] ,
    \pixbuf_y_18_fu_164_reg[7] ,
    \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7] ,
    \pixbuf_y_15_load_reg_631_reg[7] ,
    \pixbuf_y_17_fu_160_reg[7] ,
    \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7] ,
    DI,
    S,
    \lshr_ln_reg_605_reg[10] ,
    \x_fu_166_reg[11] ,
    p_0_in,
    \x_fu_166_reg[11]_0 ,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_rst_n,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
    Q,
    CO,
    \p_0_0_0_0_0_1_3739_i_fu_162_reg[0] ,
    stream_out_hresampled_full_n,
    tmp_4_reg_1065_pp0_iter1_reg,
    stream_csc_empty_n,
    \cmp151_i_reg_1053_reg[0]_0 ,
    icmp_ln769_reg_1043_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2,
    icmp_ln769_reg_1043,
    icmp_ln777_reg_1047,
    ap_enable_reg_pp0_iter1,
    \p_0_0_0_0_0_1_3739_i_fu_162_reg[7] ,
    \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0 ,
    \mpix_cr_fu_182_reg[7] ,
    out,
    \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7] ,
    \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0 ,
    \mpix_cb_fu_178_reg[7] ,
    \pixbuf_y_1_fu_190_reg[7] ,
    \pixbuf_y_1_fu_190_reg[7]_0 ,
    \pixbuf_y_3_fu_198_reg[7] ,
    \pixbuf_y_3_fu_198_reg[7]_0 ,
    \p_0_3_0_0_0707_i_fu_174_reg[7] ,
    \pixbuf_y_fu_186_reg[7] ,
    \pixbuf_y_fu_186_reg[7]_0 ,
    \pixbuf_y_2_fu_194_reg[7] ,
    \pixbuf_y_2_fu_194_reg[7]_0 ,
    \p_0_0_0_0_0500705_i_fu_170_reg[7] ,
    \icmp_ln769_reg_1043_reg[0]_0 ,
    \icmp_ln769_reg_1043_reg[0]_1 ,
    \icmp_ln777_reg_1047_reg[0] ,
    xor_ln765_reg_610);
  output empty_n_reg;
  output [1:0]D;
  output [0:0]E;
  output [0:0]SR;
  output grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_ready;
  output [0:0]full_n_reg;
  output \icmp_ln769_reg_1043_reg[0] ;
  output [0:0]full_n_reg_0;
  output \cmp151_i_reg_1053_reg[0] ;
  output [7:0]\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7] ;
  output [7:0]\mpix_cr_4_fu_140_reg[7] ;
  output [7:0]\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7] ;
  output [7:0]\mpix_cb_4_fu_132_reg[7] ;
  output [7:0]\pixbuf_y_16_load_reg_636_reg[7] ;
  output [7:0]\pixbuf_y_18_fu_164_reg[7] ;
  output [7:0]\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7] ;
  output [7:0]\pixbuf_y_15_load_reg_631_reg[7] ;
  output [7:0]\pixbuf_y_17_fu_160_reg[7] ;
  output [7:0]\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7] ;
  output [5:0]DI;
  output [5:0]S;
  output [5:0]\lshr_ln_reg_605_reg[10] ;
  output [5:0]\x_fu_166_reg[11] ;
  output p_0_in;
  output [11:0]\x_fu_166_reg[11]_0 ;
  output \ap_CS_fsm_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input ap_rst_n;
  input grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg;
  input [1:0]Q;
  input [0:0]CO;
  input \p_0_0_0_0_0_1_3739_i_fu_162_reg[0] ;
  input stream_out_hresampled_full_n;
  input tmp_4_reg_1065_pp0_iter1_reg;
  input stream_csc_empty_n;
  input \cmp151_i_reg_1053_reg[0]_0 ;
  input icmp_ln769_reg_1043_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln769_reg_1043;
  input icmp_ln777_reg_1047;
  input ap_enable_reg_pp0_iter1;
  input [7:0]\p_0_0_0_0_0_1_3739_i_fu_162_reg[7] ;
  input [7:0]\p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0 ;
  input [7:0]\mpix_cr_fu_182_reg[7] ;
  input [31:0]out;
  input [7:0]\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7] ;
  input [7:0]\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0 ;
  input [7:0]\mpix_cb_fu_178_reg[7] ;
  input [7:0]\pixbuf_y_1_fu_190_reg[7] ;
  input [7:0]\pixbuf_y_1_fu_190_reg[7]_0 ;
  input [7:0]\pixbuf_y_3_fu_198_reg[7] ;
  input [7:0]\pixbuf_y_3_fu_198_reg[7]_0 ;
  input [7:0]\p_0_3_0_0_0707_i_fu_174_reg[7] ;
  input [7:0]\pixbuf_y_fu_186_reg[7] ;
  input [7:0]\pixbuf_y_fu_186_reg[7]_0 ;
  input [7:0]\pixbuf_y_2_fu_194_reg[7] ;
  input [7:0]\pixbuf_y_2_fu_194_reg[7]_0 ;
  input [7:0]\p_0_0_0_0_0500705_i_fu_170_reg[7] ;
  input [11:0]\icmp_ln769_reg_1043_reg[0]_0 ;
  input [11:0]\icmp_ln769_reg_1043_reg[0]_1 ;
  input [10:0]\icmp_ln777_reg_1047_reg[0] ;
  input xor_ln765_reg_610;

  wire [0:0]CO;
  wire [1:0]D;
  wire [5:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [5:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_x_4;
  wire \cmp151_i_reg_1053[0]_i_2_n_5 ;
  wire \cmp151_i_reg_1053_reg[0] ;
  wire \cmp151_i_reg_1053_reg[0]_0 ;
  wire empty_n_reg;
  wire [0:0]full_n_reg;
  wire [0:0]full_n_reg_0;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_ready;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg;
  wire icmp_ln769_reg_1043;
  wire icmp_ln769_reg_1043_pp0_iter1_reg;
  wire \icmp_ln769_reg_1043_reg[0] ;
  wire [11:0]\icmp_ln769_reg_1043_reg[0]_0 ;
  wire [11:0]\icmp_ln769_reg_1043_reg[0]_1 ;
  wire icmp_ln777_reg_1047;
  wire [10:0]\icmp_ln777_reg_1047_reg[0] ;
  wire [5:0]\lshr_ln_reg_605_reg[10] ;
  wire [7:0]\mpix_cb_4_fu_132_reg[7] ;
  wire [7:0]\mpix_cb_fu_178_reg[7] ;
  wire [7:0]\mpix_cr_4_fu_140_reg[7] ;
  wire [7:0]\mpix_cr_fu_182_reg[7] ;
  wire [31:0]out;
  wire [7:0]\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7] ;
  wire [7:0]\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7] ;
  wire \p_0_0_0_0_0500705_i_fu_170[7]_i_3_n_5 ;
  wire [7:0]\p_0_0_0_0_0500705_i_fu_170_reg[7] ;
  wire [7:0]\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7] ;
  wire \p_0_0_0_0_0_1_3739_i_fu_162_reg[0] ;
  wire [7:0]\p_0_0_0_0_0_1_3739_i_fu_162_reg[7] ;
  wire [7:0]\p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7] ;
  wire [7:0]\p_0_3_0_0_0707_i_fu_174_reg[7] ;
  wire [7:0]\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7] ;
  wire p_0_in;
  wire [7:0]\pixbuf_y_15_load_reg_631_reg[7] ;
  wire [7:0]\pixbuf_y_16_load_reg_636_reg[7] ;
  wire [7:0]\pixbuf_y_17_fu_160_reg[7] ;
  wire [7:0]\pixbuf_y_18_fu_164_reg[7] ;
  wire [7:0]\pixbuf_y_1_fu_190_reg[7] ;
  wire [7:0]\pixbuf_y_1_fu_190_reg[7]_0 ;
  wire [7:0]\pixbuf_y_2_fu_194_reg[7] ;
  wire [7:0]\pixbuf_y_2_fu_194_reg[7]_0 ;
  wire [7:0]\pixbuf_y_3_fu_198_reg[7] ;
  wire [7:0]\pixbuf_y_3_fu_198_reg[7]_0 ;
  wire [7:0]\pixbuf_y_fu_186_reg[7] ;
  wire [7:0]\pixbuf_y_fu_186_reg[7]_0 ;
  wire stream_csc_empty_n;
  wire stream_out_hresampled_full_n;
  wire \tmp_4_reg_1065[0]_i_3_n_5 ;
  wire \tmp_4_reg_1065[0]_i_6_n_5 ;
  wire tmp_4_reg_1065_pp0_iter1_reg;
  wire \x_fu_166[11]_i_5_n_5 ;
  wire \x_fu_166[11]_i_6_n_5 ;
  wire \x_fu_166[11]_i_7_n_5 ;
  wire \x_fu_166[8]_i_3_n_5 ;
  wire \x_fu_166[8]_i_4_n_5 ;
  wire \x_fu_166[8]_i_5_n_5 ;
  wire \x_fu_166[8]_i_6_n_5 ;
  wire \x_fu_166[8]_i_7_n_5 ;
  wire \x_fu_166[8]_i_8_n_5 ;
  wire [5:0]\x_fu_166_reg[11] ;
  wire [11:0]\x_fu_166_reg[11]_0 ;
  wire \x_fu_166_reg[11]_i_3_n_11 ;
  wire \x_fu_166_reg[11]_i_3_n_12 ;
  wire \x_fu_166_reg[8]_i_1_n_10 ;
  wire \x_fu_166_reg[8]_i_1_n_11 ;
  wire \x_fu_166_reg[8]_i_1_n_12 ;
  wire \x_fu_166_reg[8]_i_1_n_5 ;
  wire \x_fu_166_reg[8]_i_1_n_6 ;
  wire \x_fu_166_reg[8]_i_1_n_7 ;
  wire \x_fu_166_reg[8]_i_1_n_8 ;
  wire \x_fu_166_reg[8]_i_1_n_9 ;
  wire xor_ln765_reg_610;
  wire [7:2]\NLW_x_fu_166_reg[11]_i_3_CO_UNCONNECTED ;
  wire [7:3]\NLW_x_fu_166_reg[11]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(Q[0]),
        .I1(empty_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(empty_n_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__4
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I1(empty_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(CO),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(empty_n_reg),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'hFFBF33BB)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_rst_n),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I3(empty_n_reg),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA0003AAAA0000)) 
    \cmp151_i_reg_1053[0]_i_1 
       (.I0(\cmp151_i_reg_1053_reg[0]_0 ),
        .I1(\tmp_4_reg_1065[0]_i_3_n_5 ),
        .I2(ap_sig_allocacmp_x_4[9]),
        .I3(\cmp151_i_reg_1053[0]_i_2_n_5 ),
        .I4(empty_n_reg),
        .I5(\tmp_4_reg_1065[0]_i_6_n_5 ),
        .O(\cmp151_i_reg_1053_reg[0] ));
  LUT4 #(
    .INIT(16'h3F2A)) 
    \cmp151_i_reg_1053[0]_i_2 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [10]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln769_reg_1043_reg[0]_1 [11]),
        .O(\cmp151_i_reg_1053[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'hFAEA)) 
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(empty_n_reg),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I3(CO),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln769_fu_393_p2_carry_i_1
       (.I0(\icmp_ln769_reg_1043_reg[0]_0 [11]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln769_reg_1043_reg[0]_1 [11]),
        .I4(\icmp_ln769_reg_1043_reg[0]_0 [10]),
        .I5(\icmp_ln769_reg_1043_reg[0]_1 [10]),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln769_fu_393_p2_carry_i_10
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [5]),
        .I1(\icmp_ln769_reg_1043_reg[0]_0 [5]),
        .I2(\icmp_ln769_reg_1043_reg[0]_1 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I5(\icmp_ln769_reg_1043_reg[0]_0 [4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln769_fu_393_p2_carry_i_11
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [3]),
        .I1(\icmp_ln769_reg_1043_reg[0]_0 [3]),
        .I2(\icmp_ln769_reg_1043_reg[0]_1 [2]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I5(\icmp_ln769_reg_1043_reg[0]_0 [2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln769_fu_393_p2_carry_i_12
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [1]),
        .I1(\icmp_ln769_reg_1043_reg[0]_0 [1]),
        .I2(\icmp_ln769_reg_1043_reg[0]_1 [0]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I5(\icmp_ln769_reg_1043_reg[0]_0 [0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln769_fu_393_p2_carry_i_2
       (.I0(\icmp_ln769_reg_1043_reg[0]_0 [9]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln769_reg_1043_reg[0]_1 [9]),
        .I4(\icmp_ln769_reg_1043_reg[0]_0 [8]),
        .I5(\icmp_ln769_reg_1043_reg[0]_1 [8]),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln769_fu_393_p2_carry_i_3
       (.I0(\icmp_ln769_reg_1043_reg[0]_0 [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln769_reg_1043_reg[0]_1 [7]),
        .I4(\icmp_ln769_reg_1043_reg[0]_0 [6]),
        .I5(\icmp_ln769_reg_1043_reg[0]_1 [6]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln769_fu_393_p2_carry_i_4
       (.I0(\icmp_ln769_reg_1043_reg[0]_0 [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln769_reg_1043_reg[0]_1 [5]),
        .I4(\icmp_ln769_reg_1043_reg[0]_0 [4]),
        .I5(\icmp_ln769_reg_1043_reg[0]_1 [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln769_fu_393_p2_carry_i_5
       (.I0(\icmp_ln769_reg_1043_reg[0]_0 [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln769_reg_1043_reg[0]_1 [3]),
        .I4(\icmp_ln769_reg_1043_reg[0]_0 [2]),
        .I5(\icmp_ln769_reg_1043_reg[0]_1 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln769_fu_393_p2_carry_i_6
       (.I0(\icmp_ln769_reg_1043_reg[0]_0 [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln769_reg_1043_reg[0]_1 [1]),
        .I4(\icmp_ln769_reg_1043_reg[0]_0 [0]),
        .I5(\icmp_ln769_reg_1043_reg[0]_1 [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln769_fu_393_p2_carry_i_7
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [11]),
        .I1(\icmp_ln769_reg_1043_reg[0]_0 [11]),
        .I2(\icmp_ln769_reg_1043_reg[0]_1 [10]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I5(\icmp_ln769_reg_1043_reg[0]_0 [10]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln769_fu_393_p2_carry_i_8
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [9]),
        .I1(\icmp_ln769_reg_1043_reg[0]_0 [9]),
        .I2(\icmp_ln769_reg_1043_reg[0]_1 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I5(\icmp_ln769_reg_1043_reg[0]_0 [8]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln769_fu_393_p2_carry_i_9
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [7]),
        .I1(\icmp_ln769_reg_1043_reg[0]_0 [7]),
        .I2(\icmp_ln769_reg_1043_reg[0]_1 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I5(\icmp_ln769_reg_1043_reg[0]_0 [6]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hA000A222)) 
    icmp_ln777_fu_411_p2_carry_i_1
       (.I0(\icmp_ln777_reg_1047_reg[0] [10]),
        .I1(\icmp_ln769_reg_1043_reg[0]_1 [11]),
        .I2(ap_loop_init_int),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I4(\icmp_ln769_reg_1043_reg[0]_1 [10]),
        .O(\lshr_ln_reg_605_reg[10] [5]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln777_fu_411_p2_carry_i_10
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [5]),
        .I1(\icmp_ln777_reg_1047_reg[0] [5]),
        .I2(\icmp_ln769_reg_1043_reg[0]_1 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I5(\icmp_ln777_reg_1047_reg[0] [4]),
        .O(\x_fu_166_reg[11] [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln777_fu_411_p2_carry_i_11
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [3]),
        .I1(\icmp_ln777_reg_1047_reg[0] [3]),
        .I2(\icmp_ln769_reg_1043_reg[0]_1 [2]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I5(\icmp_ln777_reg_1047_reg[0] [2]),
        .O(\x_fu_166_reg[11] [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln777_fu_411_p2_carry_i_12
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [1]),
        .I1(\icmp_ln777_reg_1047_reg[0] [1]),
        .I2(\icmp_ln769_reg_1043_reg[0]_1 [0]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I5(\icmp_ln777_reg_1047_reg[0] [0]),
        .O(\x_fu_166_reg[11] [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln777_fu_411_p2_carry_i_2
       (.I0(\icmp_ln777_reg_1047_reg[0] [9]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln769_reg_1043_reg[0]_1 [9]),
        .I4(\icmp_ln777_reg_1047_reg[0] [8]),
        .I5(\icmp_ln769_reg_1043_reg[0]_1 [8]),
        .O(\lshr_ln_reg_605_reg[10] [4]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln777_fu_411_p2_carry_i_3
       (.I0(\icmp_ln777_reg_1047_reg[0] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln769_reg_1043_reg[0]_1 [7]),
        .I4(\icmp_ln777_reg_1047_reg[0] [6]),
        .I5(\icmp_ln769_reg_1043_reg[0]_1 [6]),
        .O(\lshr_ln_reg_605_reg[10] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln777_fu_411_p2_carry_i_4
       (.I0(\icmp_ln777_reg_1047_reg[0] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln769_reg_1043_reg[0]_1 [5]),
        .I4(\icmp_ln777_reg_1047_reg[0] [4]),
        .I5(\icmp_ln769_reg_1043_reg[0]_1 [4]),
        .O(\lshr_ln_reg_605_reg[10] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln777_fu_411_p2_carry_i_5
       (.I0(\icmp_ln777_reg_1047_reg[0] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln769_reg_1043_reg[0]_1 [3]),
        .I4(\icmp_ln777_reg_1047_reg[0] [2]),
        .I5(\icmp_ln769_reg_1043_reg[0]_1 [2]),
        .O(\lshr_ln_reg_605_reg[10] [1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln777_fu_411_p2_carry_i_6
       (.I0(\icmp_ln777_reg_1047_reg[0] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln769_reg_1043_reg[0]_1 [1]),
        .I4(\icmp_ln777_reg_1047_reg[0] [0]),
        .I5(\icmp_ln769_reg_1043_reg[0]_1 [0]),
        .O(\lshr_ln_reg_605_reg[10] [0]));
  LUT5 #(
    .INIT(32'h0444F111)) 
    icmp_ln777_fu_411_p2_carry_i_7
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [11]),
        .I1(\icmp_ln769_reg_1043_reg[0]_1 [10]),
        .I2(ap_loop_init_int),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I4(\icmp_ln777_reg_1047_reg[0] [10]),
        .O(\x_fu_166_reg[11] [5]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln777_fu_411_p2_carry_i_8
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [9]),
        .I1(\icmp_ln777_reg_1047_reg[0] [9]),
        .I2(\icmp_ln769_reg_1043_reg[0]_1 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I5(\icmp_ln777_reg_1047_reg[0] [8]),
        .O(\x_fu_166_reg[11] [4]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln777_fu_411_p2_carry_i_9
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [7]),
        .I1(\icmp_ln777_reg_1047_reg[0] [7]),
        .I2(\icmp_ln769_reg_1043_reg[0]_1 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I5(\icmp_ln777_reg_1047_reg[0] [6]),
        .O(\x_fu_166_reg[11] [3]));
  LUT3 #(
    .INIT(8'h7F)) 
    \icmp_ln777_reg_1047[0]_i_2 
       (.I0(icmp_ln769_reg_1043),
        .I1(icmp_ln777_reg_1047),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\icmp_ln769_reg_1043_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cb_fu_178[0]_i_1 
       (.I0(\mpix_cb_fu_178_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[16]),
        .O(\mpix_cb_4_fu_132_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cb_fu_178[1]_i_1 
       (.I0(\mpix_cb_fu_178_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[17]),
        .O(\mpix_cb_4_fu_132_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cb_fu_178[2]_i_1 
       (.I0(\mpix_cb_fu_178_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[18]),
        .O(\mpix_cb_4_fu_132_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cb_fu_178[3]_i_1 
       (.I0(\mpix_cb_fu_178_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[19]),
        .O(\mpix_cb_4_fu_132_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cb_fu_178[4]_i_1 
       (.I0(\mpix_cb_fu_178_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[20]),
        .O(\mpix_cb_4_fu_132_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cb_fu_178[5]_i_1 
       (.I0(\mpix_cb_fu_178_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[21]),
        .O(\mpix_cb_4_fu_132_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cb_fu_178[6]_i_1 
       (.I0(\mpix_cb_fu_178_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[22]),
        .O(\mpix_cb_4_fu_132_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cb_fu_178[7]_i_1 
       (.I0(\mpix_cb_fu_178_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[23]),
        .O(\mpix_cb_4_fu_132_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cr_fu_182[0]_i_1 
       (.I0(\mpix_cr_fu_182_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[24]),
        .O(\mpix_cr_4_fu_140_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cr_fu_182[1]_i_1 
       (.I0(\mpix_cr_fu_182_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[25]),
        .O(\mpix_cr_4_fu_140_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cr_fu_182[2]_i_1 
       (.I0(\mpix_cr_fu_182_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[26]),
        .O(\mpix_cr_4_fu_140_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cr_fu_182[3]_i_1 
       (.I0(\mpix_cr_fu_182_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[27]),
        .O(\mpix_cr_4_fu_140_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cr_fu_182[4]_i_1 
       (.I0(\mpix_cr_fu_182_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[28]),
        .O(\mpix_cr_4_fu_140_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cr_fu_182[5]_i_1 
       (.I0(\mpix_cr_fu_182_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[29]),
        .O(\mpix_cr_4_fu_140_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cr_fu_182[6]_i_1 
       (.I0(\mpix_cr_fu_182_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[30]),
        .O(\mpix_cr_4_fu_140_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cr_fu_182[7]_i_1 
       (.I0(\mpix_cr_fu_182_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[31]),
        .O(\mpix_cr_4_fu_140_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0492_1_3735_i_fu_158[0]_i_1 
       (.I0(\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0 [0]),
        .O(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0492_1_3735_i_fu_158[1]_i_1 
       (.I0(\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0 [1]),
        .O(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0492_1_3735_i_fu_158[2]_i_1 
       (.I0(\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0 [2]),
        .O(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0492_1_3735_i_fu_158[3]_i_1 
       (.I0(\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0 [3]),
        .O(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0492_1_3735_i_fu_158[4]_i_1 
       (.I0(\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0 [4]),
        .O(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0492_1_3735_i_fu_158[5]_i_1 
       (.I0(\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0 [5]),
        .O(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0492_1_3735_i_fu_158[6]_i_1 
       (.I0(\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0 [6]),
        .O(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0492_1_3735_i_fu_158[7]_i_1 
       (.I0(\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0 [7]),
        .O(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0500705_i_fu_170[0]_i_1 
       (.I0(\p_0_0_0_0_0500705_i_fu_170_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[0]),
        .O(\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0500705_i_fu_170[1]_i_1 
       (.I0(\p_0_0_0_0_0500705_i_fu_170_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[1]),
        .O(\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0500705_i_fu_170[2]_i_1 
       (.I0(\p_0_0_0_0_0500705_i_fu_170_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[2]),
        .O(\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0500705_i_fu_170[3]_i_1 
       (.I0(\p_0_0_0_0_0500705_i_fu_170_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[3]),
        .O(\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0500705_i_fu_170[4]_i_1 
       (.I0(\p_0_0_0_0_0500705_i_fu_170_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[4]),
        .O(\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0500705_i_fu_170[5]_i_1 
       (.I0(\p_0_0_0_0_0500705_i_fu_170_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[5]),
        .O(\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0500705_i_fu_170[6]_i_1 
       (.I0(\p_0_0_0_0_0500705_i_fu_170_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[6]),
        .O(\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7] [6]));
  LUT6 #(
    .INIT(64'hAAA2AAA2FFF30000)) 
    \p_0_0_0_0_0500705_i_fu_170[7]_i_1 
       (.I0(\p_0_0_0_0_0500705_i_fu_170[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0_1_3739_i_fu_162_reg[0] ),
        .I2(stream_out_hresampled_full_n),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(stream_csc_empty_n),
        .I5(\icmp_ln769_reg_1043_reg[0] ),
        .O(full_n_reg_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0500705_i_fu_170[7]_i_2 
       (.I0(\p_0_0_0_0_0500705_i_fu_170_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[7]),
        .O(\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_0_0_0_0500705_i_fu_170[7]_i_3 
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\p_0_0_0_0_0500705_i_fu_170[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_1_3739_i_fu_162[0]_i_1 
       (.I0(\p_0_0_0_0_0_1_3739_i_fu_162_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0 [0]),
        .O(\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_1_3739_i_fu_162[1]_i_1 
       (.I0(\p_0_0_0_0_0_1_3739_i_fu_162_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0 [1]),
        .O(\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_1_3739_i_fu_162[2]_i_1 
       (.I0(\p_0_0_0_0_0_1_3739_i_fu_162_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0 [2]),
        .O(\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_1_3739_i_fu_162[3]_i_1 
       (.I0(\p_0_0_0_0_0_1_3739_i_fu_162_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0 [3]),
        .O(\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_1_3739_i_fu_162[4]_i_1 
       (.I0(\p_0_0_0_0_0_1_3739_i_fu_162_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0 [4]),
        .O(\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_1_3739_i_fu_162[5]_i_1 
       (.I0(\p_0_0_0_0_0_1_3739_i_fu_162_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0 [5]),
        .O(\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_1_3739_i_fu_162[6]_i_1 
       (.I0(\p_0_0_0_0_0_1_3739_i_fu_162_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0 [6]),
        .O(\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_1_3739_i_fu_162[7]_i_1 
       (.I0(\p_0_0_0_0_0_1_3739_i_fu_162_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0 [7]),
        .O(\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_3_0_0_0707_i_fu_174[0]_i_1 
       (.I0(\p_0_3_0_0_0707_i_fu_174_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[8]),
        .O(\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_3_0_0_0707_i_fu_174[1]_i_1 
       (.I0(\p_0_3_0_0_0707_i_fu_174_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[9]),
        .O(\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_3_0_0_0707_i_fu_174[2]_i_1 
       (.I0(\p_0_3_0_0_0707_i_fu_174_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[10]),
        .O(\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_3_0_0_0707_i_fu_174[3]_i_1 
       (.I0(\p_0_3_0_0_0707_i_fu_174_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[11]),
        .O(\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_3_0_0_0707_i_fu_174[4]_i_1 
       (.I0(\p_0_3_0_0_0707_i_fu_174_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[12]),
        .O(\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_3_0_0_0707_i_fu_174[5]_i_1 
       (.I0(\p_0_3_0_0_0707_i_fu_174_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[13]),
        .O(\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_3_0_0_0707_i_fu_174[6]_i_1 
       (.I0(\p_0_3_0_0_0707_i_fu_174_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[14]),
        .O(\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_3_0_0_0707_i_fu_174[7]_i_1 
       (.I0(\p_0_3_0_0_0707_i_fu_174_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[15]),
        .O(\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_190[0]_i_1 
       (.I0(\pixbuf_y_1_fu_190_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_1_fu_190_reg[7]_0 [0]),
        .O(\pixbuf_y_16_load_reg_636_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_190[1]_i_1 
       (.I0(\pixbuf_y_1_fu_190_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_1_fu_190_reg[7]_0 [1]),
        .O(\pixbuf_y_16_load_reg_636_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_190[2]_i_1 
       (.I0(\pixbuf_y_1_fu_190_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_1_fu_190_reg[7]_0 [2]),
        .O(\pixbuf_y_16_load_reg_636_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_190[3]_i_1 
       (.I0(\pixbuf_y_1_fu_190_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_1_fu_190_reg[7]_0 [3]),
        .O(\pixbuf_y_16_load_reg_636_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_190[4]_i_1 
       (.I0(\pixbuf_y_1_fu_190_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_1_fu_190_reg[7]_0 [4]),
        .O(\pixbuf_y_16_load_reg_636_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_190[5]_i_1 
       (.I0(\pixbuf_y_1_fu_190_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_1_fu_190_reg[7]_0 [5]),
        .O(\pixbuf_y_16_load_reg_636_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_190[6]_i_1 
       (.I0(\pixbuf_y_1_fu_190_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_1_fu_190_reg[7]_0 [6]),
        .O(\pixbuf_y_16_load_reg_636_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_190[7]_i_1 
       (.I0(\pixbuf_y_1_fu_190_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_1_fu_190_reg[7]_0 [7]),
        .O(\pixbuf_y_16_load_reg_636_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_194[0]_i_1 
       (.I0(\pixbuf_y_2_fu_194_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_2_fu_194_reg[7]_0 [0]),
        .O(\pixbuf_y_17_fu_160_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_194[1]_i_1 
       (.I0(\pixbuf_y_2_fu_194_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_2_fu_194_reg[7]_0 [1]),
        .O(\pixbuf_y_17_fu_160_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_194[2]_i_1 
       (.I0(\pixbuf_y_2_fu_194_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_2_fu_194_reg[7]_0 [2]),
        .O(\pixbuf_y_17_fu_160_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_194[3]_i_1 
       (.I0(\pixbuf_y_2_fu_194_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_2_fu_194_reg[7]_0 [3]),
        .O(\pixbuf_y_17_fu_160_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_194[4]_i_1 
       (.I0(\pixbuf_y_2_fu_194_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_2_fu_194_reg[7]_0 [4]),
        .O(\pixbuf_y_17_fu_160_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_194[5]_i_1 
       (.I0(\pixbuf_y_2_fu_194_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_2_fu_194_reg[7]_0 [5]),
        .O(\pixbuf_y_17_fu_160_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_194[6]_i_1 
       (.I0(\pixbuf_y_2_fu_194_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_2_fu_194_reg[7]_0 [6]),
        .O(\pixbuf_y_17_fu_160_reg[7] [6]));
  LUT6 #(
    .INIT(64'hEEE2EEE2EEE20000)) 
    \pixbuf_y_2_fu_194[7]_i_1 
       (.I0(\p_0_0_0_0_0500705_i_fu_170[7]_i_3_n_5 ),
        .I1(\p_0_0_0_0_0_1_3739_i_fu_162_reg[0] ),
        .I2(stream_out_hresampled_full_n),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(stream_csc_empty_n),
        .I5(\icmp_ln769_reg_1043_reg[0] ),
        .O(full_n_reg));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_2_fu_194[7]_i_2 
       (.I0(\pixbuf_y_2_fu_194_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_2_fu_194_reg[7]_0 [7]),
        .O(\pixbuf_y_17_fu_160_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_198[0]_i_1 
       (.I0(\pixbuf_y_3_fu_198_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_3_fu_198_reg[7]_0 [0]),
        .O(\pixbuf_y_18_fu_164_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_198[1]_i_1 
       (.I0(\pixbuf_y_3_fu_198_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_3_fu_198_reg[7]_0 [1]),
        .O(\pixbuf_y_18_fu_164_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_198[2]_i_1 
       (.I0(\pixbuf_y_3_fu_198_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_3_fu_198_reg[7]_0 [2]),
        .O(\pixbuf_y_18_fu_164_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_198[3]_i_1 
       (.I0(\pixbuf_y_3_fu_198_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_3_fu_198_reg[7]_0 [3]),
        .O(\pixbuf_y_18_fu_164_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_198[4]_i_1 
       (.I0(\pixbuf_y_3_fu_198_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_3_fu_198_reg[7]_0 [4]),
        .O(\pixbuf_y_18_fu_164_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_198[5]_i_1 
       (.I0(\pixbuf_y_3_fu_198_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_3_fu_198_reg[7]_0 [5]),
        .O(\pixbuf_y_18_fu_164_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_198[6]_i_1 
       (.I0(\pixbuf_y_3_fu_198_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_3_fu_198_reg[7]_0 [6]),
        .O(\pixbuf_y_18_fu_164_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_3_fu_198[7]_i_1 
       (.I0(\pixbuf_y_3_fu_198_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_3_fu_198_reg[7]_0 [7]),
        .O(\pixbuf_y_18_fu_164_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_186[0]_i_1 
       (.I0(\pixbuf_y_fu_186_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_186_reg[7]_0 [0]),
        .O(\pixbuf_y_15_load_reg_631_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_186[1]_i_1 
       (.I0(\pixbuf_y_fu_186_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_186_reg[7]_0 [1]),
        .O(\pixbuf_y_15_load_reg_631_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_186[2]_i_1 
       (.I0(\pixbuf_y_fu_186_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_186_reg[7]_0 [2]),
        .O(\pixbuf_y_15_load_reg_631_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_186[3]_i_1 
       (.I0(\pixbuf_y_fu_186_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_186_reg[7]_0 [3]),
        .O(\pixbuf_y_15_load_reg_631_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_186[4]_i_1 
       (.I0(\pixbuf_y_fu_186_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_186_reg[7]_0 [4]),
        .O(\pixbuf_y_15_load_reg_631_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_186[5]_i_1 
       (.I0(\pixbuf_y_fu_186_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_186_reg[7]_0 [5]),
        .O(\pixbuf_y_15_load_reg_631_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_186[6]_i_1 
       (.I0(\pixbuf_y_fu_186_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_186_reg[7]_0 [6]),
        .O(\pixbuf_y_15_load_reg_631_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_186[7]_i_1 
       (.I0(\pixbuf_y_fu_186_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_186_reg[7]_0 [7]),
        .O(\pixbuf_y_15_load_reg_631_reg[7] [7]));
  LUT6 #(
    .INIT(64'hAAAAA9AAAAAAAAAA)) 
    \tmp_4_reg_1065[0]_i_1 
       (.I0(ap_sig_allocacmp_x_4[11]),
        .I1(\tmp_4_reg_1065[0]_i_3_n_5 ),
        .I2(ap_sig_allocacmp_x_4[9]),
        .I3(xor_ln765_reg_610),
        .I4(ap_sig_allocacmp_x_4[10]),
        .I5(\tmp_4_reg_1065[0]_i_6_n_5 ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_4_reg_1065[0]_i_10 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(ap_sig_allocacmp_x_4[6]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_4_reg_1065[0]_i_11 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(ap_sig_allocacmp_x_4[4]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_4_reg_1065[0]_i_12 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(ap_sig_allocacmp_x_4[5]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_4_reg_1065[0]_i_2 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(ap_sig_allocacmp_x_4[11]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h0FFF0EEE)) 
    \tmp_4_reg_1065[0]_i_3 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [0]),
        .I1(\icmp_ln769_reg_1043_reg[0]_1 [2]),
        .I2(ap_loop_init_int),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I4(\icmp_ln769_reg_1043_reg[0]_1 [1]),
        .O(\tmp_4_reg_1065[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_4_reg_1065[0]_i_4 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(ap_sig_allocacmp_x_4[9]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_4_reg_1065[0]_i_5 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(ap_sig_allocacmp_x_4[10]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_4_reg_1065[0]_i_6 
       (.I0(ap_sig_allocacmp_x_4[8]),
        .I1(ap_sig_allocacmp_x_4[7]),
        .I2(ap_sig_allocacmp_x_4[3]),
        .I3(ap_sig_allocacmp_x_4[6]),
        .I4(ap_sig_allocacmp_x_4[4]),
        .I5(ap_sig_allocacmp_x_4[5]),
        .O(\tmp_4_reg_1065[0]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_4_reg_1065[0]_i_7 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(ap_sig_allocacmp_x_4[8]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_4_reg_1065[0]_i_8 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(ap_sig_allocacmp_x_4[7]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_4_reg_1065[0]_i_9 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(ap_sig_allocacmp_x_4[3]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_166[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\icmp_ln769_reg_1043_reg[0]_1 [0]),
        .O(\x_fu_166_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \x_fu_166[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(empty_n_reg),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I3(CO),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \x_fu_166[11]_i_2 
       (.I0(CO),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .I2(empty_n_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h111F111111111111)) 
    \x_fu_166[11]_i_4 
       (.I0(\icmp_ln769_reg_1043_reg[0] ),
        .I1(stream_csc_empty_n),
        .I2(tmp_4_reg_1065_pp0_iter1_reg),
        .I3(stream_out_hresampled_full_n),
        .I4(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I5(ap_enable_reg_pp0_iter2),
        .O(empty_n_reg));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_166[11]_i_5 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(\x_fu_166[11]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_166[11]_i_6 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(\x_fu_166[11]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_166[11]_i_7 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(\x_fu_166[11]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_166[8]_i_10 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(ap_sig_allocacmp_x_4[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_166[8]_i_2 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(ap_sig_allocacmp_x_4[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_166[8]_i_3 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(\x_fu_166[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_166[8]_i_4 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(\x_fu_166[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_166[8]_i_5 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(\x_fu_166[8]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_166[8]_i_6 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(\x_fu_166[8]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_166[8]_i_7 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(\x_fu_166[8]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_166[8]_i_8 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(\x_fu_166[8]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_166[8]_i_9 
       (.I0(\icmp_ln769_reg_1043_reg[0]_1 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .O(ap_sig_allocacmp_x_4[2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_166_reg[11]_i_3 
       (.CI(\x_fu_166_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_x_fu_166_reg[11]_i_3_CO_UNCONNECTED [7:2],\x_fu_166_reg[11]_i_3_n_11 ,\x_fu_166_reg[11]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_166_reg[11]_i_3_O_UNCONNECTED [7:3],\x_fu_166_reg[11]_0 [11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\x_fu_166[11]_i_5_n_5 ,\x_fu_166[11]_i_6_n_5 ,\x_fu_166[11]_i_7_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_166_reg[8]_i_1 
       (.CI(ap_sig_allocacmp_x_4[0]),
        .CI_TOP(1'b0),
        .CO({\x_fu_166_reg[8]_i_1_n_5 ,\x_fu_166_reg[8]_i_1_n_6 ,\x_fu_166_reg[8]_i_1_n_7 ,\x_fu_166_reg[8]_i_1_n_8 ,\x_fu_166_reg[8]_i_1_n_9 ,\x_fu_166_reg[8]_i_1_n_10 ,\x_fu_166_reg[8]_i_1_n_11 ,\x_fu_166_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_166_reg[11]_0 [8:1]),
        .S({\x_fu_166[8]_i_3_n_5 ,\x_fu_166[8]_i_4_n_5 ,\x_fu_166[8]_i_5_n_5 ,\x_fu_166[8]_i_6_n_5 ,\x_fu_166[8]_i_7_n_5 ,\x_fu_166[8]_i_8_n_5 ,ap_sig_allocacmp_x_4[2:1]}));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_35
   (ap_loop_init_int,
    \cmp151_i_reg_935_reg[0] ,
    ap_block_pp0_stage0_subdone,
    D,
    E,
    SR,
    full_n_reg,
    ap_enable_reg_pp0_iter1_reg,
    full_n_reg_0,
    \pixbuf_y_3_load_reg_622_reg[7] ,
    \pixbuf_y_5_fu_158_reg[7] ,
    \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7] ,
    \pixbuf_y_2_load_reg_617_reg[7] ,
    \pixbuf_y_4_fu_154_reg[7] ,
    \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7] ,
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7] ,
    \mpix_cr_fu_134_reg[7] ,
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7] ,
    \mpix_cb_fu_130_reg[7] ,
    DI,
    S,
    \lshr_ln_reg_591_reg[10] ,
    \x_fu_154_reg[11] ,
    \x_fu_154_reg[11]_0 ,
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_ready,
    O,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    \cmp151_i_reg_935_reg[0]_0 ,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_rst_n,
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
    Q,
    CO,
    \p_0_3_0_0_0707_i_fu_162_reg[0] ,
    stream_in_hresampled_full_n,
    tmp_5_reg_945_pp0_iter1_reg,
    stream_in_vresampled_empty_n,
    icmp_ln769_reg_927_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter1,
    icmp_ln769_reg_927,
    icmp_ln777_reg_931,
    \pixbuf_y_8_fu_178_reg[7] ,
    \pixbuf_y_8_fu_178_reg[7]_0 ,
    \pixbuf_y_10_fu_186_reg[7] ,
    \pixbuf_y_10_fu_186_reg[7]_0 ,
    \p_0_3_0_0_0707_i_fu_162_reg[7] ,
    out,
    \pixbuf_y_fu_174_reg[7] ,
    \pixbuf_y_fu_174_reg[7]_0 ,
    \pixbuf_y_9_fu_182_reg[7] ,
    \pixbuf_y_9_fu_182_reg[7]_0 ,
    \p_0_0_0_0_0500705_i_fu_158_reg[7] ,
    \p_0_0_0_0_0_1_3739_i_fu_150_reg[7] ,
    \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0 ,
    \mpix_cr_1_fu_170_reg[7] ,
    \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7] ,
    \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0 ,
    \mpix_cb_1_fu_166_reg[7] ,
    \icmp_ln769_reg_927_reg[0] ,
    \tmp_5_reg_945_reg[0] ,
    \icmp_ln777_reg_931_reg[0] ,
    xor_ln765_reg_596,
    \tmp_5_reg_945_reg[0]_0 );
  output ap_loop_init_int;
  output \cmp151_i_reg_935_reg[0] ;
  output ap_block_pp0_stage0_subdone;
  output [1:0]D;
  output [0:0]E;
  output [0:0]SR;
  output [0:0]full_n_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]full_n_reg_0;
  output [7:0]\pixbuf_y_3_load_reg_622_reg[7] ;
  output [7:0]\pixbuf_y_5_fu_158_reg[7] ;
  output [7:0]\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7] ;
  output [7:0]\pixbuf_y_2_load_reg_617_reg[7] ;
  output [7:0]\pixbuf_y_4_fu_154_reg[7] ;
  output [7:0]\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7] ;
  output [7:0]\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7] ;
  output [7:0]\mpix_cr_fu_134_reg[7] ;
  output [7:0]\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7] ;
  output [7:0]\mpix_cb_fu_130_reg[7] ;
  output [5:0]DI;
  output [5:0]S;
  output [5:0]\lshr_ln_reg_591_reg[10] ;
  output [5:0]\x_fu_154_reg[11] ;
  output [11:0]\x_fu_154_reg[11]_0 ;
  output grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_ready;
  output [0:0]O;
  output \ap_CS_fsm_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \cmp151_i_reg_935_reg[0]_0 ;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input ap_rst_n;
  input grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg;
  input [1:0]Q;
  input [0:0]CO;
  input \p_0_3_0_0_0707_i_fu_162_reg[0] ;
  input stream_in_hresampled_full_n;
  input tmp_5_reg_945_pp0_iter1_reg;
  input stream_in_vresampled_empty_n;
  input icmp_ln769_reg_927_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln769_reg_927;
  input icmp_ln777_reg_931;
  input [7:0]\pixbuf_y_8_fu_178_reg[7] ;
  input [7:0]\pixbuf_y_8_fu_178_reg[7]_0 ;
  input [7:0]\pixbuf_y_10_fu_186_reg[7] ;
  input [7:0]\pixbuf_y_10_fu_186_reg[7]_0 ;
  input [7:0]\p_0_3_0_0_0707_i_fu_162_reg[7] ;
  input [31:0]out;
  input [7:0]\pixbuf_y_fu_174_reg[7] ;
  input [7:0]\pixbuf_y_fu_174_reg[7]_0 ;
  input [7:0]\pixbuf_y_9_fu_182_reg[7] ;
  input [7:0]\pixbuf_y_9_fu_182_reg[7]_0 ;
  input [7:0]\p_0_0_0_0_0500705_i_fu_158_reg[7] ;
  input [7:0]\p_0_0_0_0_0_1_3739_i_fu_150_reg[7] ;
  input [7:0]\p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0 ;
  input [7:0]\mpix_cr_1_fu_170_reg[7] ;
  input [7:0]\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7] ;
  input [7:0]\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0 ;
  input [7:0]\mpix_cb_1_fu_166_reg[7] ;
  input [11:0]\icmp_ln769_reg_927_reg[0] ;
  input [11:0]\tmp_5_reg_945_reg[0] ;
  input [10:0]\icmp_ln777_reg_931_reg[0] ;
  input xor_ln765_reg_596;
  input [1:0]\tmp_5_reg_945_reg[0]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [5:0]DI;
  wire [0:0]E;
  wire [0:0]O;
  wire [1:0]Q;
  wire [5:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_x_5;
  wire \cmp151_i_reg_935[0]_i_2_n_5 ;
  wire \cmp151_i_reg_935[0]_i_3_n_5 ;
  wire \cmp151_i_reg_935[0]_i_4_n_5 ;
  wire \cmp151_i_reg_935_reg[0] ;
  wire \cmp151_i_reg_935_reg[0]_0 ;
  wire [0:0]full_n_reg;
  wire [0:0]full_n_reg_0;
  wire grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_ready;
  wire grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg;
  wire icmp_ln769_reg_927;
  wire icmp_ln769_reg_927_pp0_iter1_reg;
  wire [11:0]\icmp_ln769_reg_927_reg[0] ;
  wire icmp_ln777_reg_931;
  wire [10:0]\icmp_ln777_reg_931_reg[0] ;
  wire [5:0]\lshr_ln_reg_591_reg[10] ;
  wire \mpix_cb_1_fu_166[7]_i_4_n_5 ;
  wire [7:0]\mpix_cb_1_fu_166_reg[7] ;
  wire [7:0]\mpix_cb_fu_130_reg[7] ;
  wire [7:0]\mpix_cr_1_fu_170_reg[7] ;
  wire [7:0]\mpix_cr_fu_134_reg[7] ;
  wire [31:0]out;
  wire [7:0]\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7] ;
  wire [7:0]\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7] ;
  wire [7:0]\p_0_0_0_0_0500705_i_fu_158_reg[7] ;
  wire [7:0]\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7] ;
  wire [7:0]\p_0_0_0_0_0_1_3739_i_fu_150_reg[7] ;
  wire [7:0]\p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7] ;
  wire \p_0_3_0_0_0707_i_fu_162_reg[0] ;
  wire [7:0]\p_0_3_0_0_0707_i_fu_162_reg[7] ;
  wire [7:0]\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7] ;
  wire [7:0]\pixbuf_y_10_fu_186_reg[7] ;
  wire [7:0]\pixbuf_y_10_fu_186_reg[7]_0 ;
  wire [7:0]\pixbuf_y_2_load_reg_617_reg[7] ;
  wire [7:0]\pixbuf_y_3_load_reg_622_reg[7] ;
  wire [7:0]\pixbuf_y_4_fu_154_reg[7] ;
  wire [7:0]\pixbuf_y_5_fu_158_reg[7] ;
  wire [7:0]\pixbuf_y_8_fu_178_reg[7] ;
  wire [7:0]\pixbuf_y_8_fu_178_reg[7]_0 ;
  wire [7:0]\pixbuf_y_9_fu_182_reg[7] ;
  wire [7:0]\pixbuf_y_9_fu_182_reg[7]_0 ;
  wire [7:0]\pixbuf_y_fu_174_reg[7] ;
  wire [7:0]\pixbuf_y_fu_174_reg[7]_0 ;
  wire stream_in_hresampled_full_n;
  wire stream_in_vresampled_empty_n;
  wire \tmp_5_reg_945[0]_i_10_n_5 ;
  wire \tmp_5_reg_945[0]_i_11_n_5 ;
  wire \tmp_5_reg_945[0]_i_16_n_5 ;
  wire \tmp_5_reg_945[0]_i_17_n_5 ;
  wire \tmp_5_reg_945[0]_i_18_n_5 ;
  wire \tmp_5_reg_945[0]_i_19_n_5 ;
  wire \tmp_5_reg_945[0]_i_20_n_5 ;
  wire \tmp_5_reg_945[0]_i_21_n_5 ;
  wire \tmp_5_reg_945[0]_i_22_n_5 ;
  wire \tmp_5_reg_945[0]_i_7_n_5 ;
  wire \tmp_5_reg_945[0]_i_8_n_5 ;
  wire \tmp_5_reg_945[0]_i_9_n_5 ;
  wire tmp_5_reg_945_pp0_iter1_reg;
  wire [11:0]\tmp_5_reg_945_reg[0] ;
  wire [1:0]\tmp_5_reg_945_reg[0]_0 ;
  wire \tmp_5_reg_945_reg[0]_i_1_n_10 ;
  wire \tmp_5_reg_945_reg[0]_i_1_n_11 ;
  wire \tmp_5_reg_945_reg[0]_i_1_n_12 ;
  wire \tmp_5_reg_945_reg[0]_i_1_n_9 ;
  wire \tmp_5_reg_945_reg[0]_i_2_n_10 ;
  wire \tmp_5_reg_945_reg[0]_i_2_n_11 ;
  wire \tmp_5_reg_945_reg[0]_i_2_n_12 ;
  wire \tmp_5_reg_945_reg[0]_i_2_n_5 ;
  wire \tmp_5_reg_945_reg[0]_i_2_n_6 ;
  wire \tmp_5_reg_945_reg[0]_i_2_n_7 ;
  wire \tmp_5_reg_945_reg[0]_i_2_n_8 ;
  wire \tmp_5_reg_945_reg[0]_i_2_n_9 ;
  wire \x_fu_154[11]_i_5_n_5 ;
  wire \x_fu_154[11]_i_6_n_5 ;
  wire \x_fu_154[8]_i_10_n_5 ;
  wire \x_fu_154[8]_i_3_n_5 ;
  wire \x_fu_154[8]_i_4_n_5 ;
  wire \x_fu_154[8]_i_5_n_5 ;
  wire \x_fu_154[8]_i_6_n_5 ;
  wire \x_fu_154[8]_i_7_n_5 ;
  wire \x_fu_154[8]_i_8_n_5 ;
  wire [5:0]\x_fu_154_reg[11] ;
  wire [11:0]\x_fu_154_reg[11]_0 ;
  wire \x_fu_154_reg[11]_i_3_n_11 ;
  wire \x_fu_154_reg[11]_i_3_n_12 ;
  wire \x_fu_154_reg[8]_i_1_n_10 ;
  wire \x_fu_154_reg[8]_i_1_n_11 ;
  wire \x_fu_154_reg[8]_i_1_n_12 ;
  wire \x_fu_154_reg[8]_i_1_n_5 ;
  wire \x_fu_154_reg[8]_i_1_n_6 ;
  wire \x_fu_154_reg[8]_i_1_n_7 ;
  wire \x_fu_154_reg[8]_i_1_n_8 ;
  wire \x_fu_154_reg[8]_i_1_n_9 ;
  wire xor_ln765_reg_596;
  wire [7:4]\NLW_tmp_5_reg_945_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_tmp_5_reg_945_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_tmp_5_reg_945_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:2]\NLW_x_fu_154_reg[11]_i_3_CO_UNCONNECTED ;
  wire [7:3]\NLW_x_fu_154_reg[11]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hBFAABFBFAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q[0]),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hAA080808)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1__2
       (.I0(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I1(CO),
        .O(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hBBF3FBF3)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(ap_loop_init_int_i_1__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE222)) 
    \cmp151_i_reg_935[0]_i_1 
       (.I0(\cmp151_i_reg_935_reg[0]_0 ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\cmp151_i_reg_935[0]_i_2_n_5 ),
        .I3(\cmp151_i_reg_935[0]_i_3_n_5 ),
        .O(\cmp151_i_reg_935_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000C0C0C0D5)) 
    \cmp151_i_reg_935[0]_i_2 
       (.I0(\tmp_5_reg_945_reg[0] [1]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [5]),
        .I4(\tmp_5_reg_945_reg[0] [3]),
        .I5(\cmp151_i_reg_935[0]_i_4_n_5 ),
        .O(\cmp151_i_reg_935[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F0F1)) 
    \cmp151_i_reg_935[0]_i_3 
       (.I0(\tmp_5_reg_945_reg[0] [11]),
        .I1(\tmp_5_reg_945_reg[0] [0]),
        .I2(\mpix_cb_1_fu_166[7]_i_4_n_5 ),
        .I3(\tmp_5_reg_945_reg[0] [4]),
        .I4(\tmp_5_reg_945_reg[0] [9]),
        .I5(\tmp_5_reg_945_reg[0] [10]),
        .O(\cmp151_i_reg_935[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \cmp151_i_reg_935[0]_i_4 
       (.I0(\tmp_5_reg_945_reg[0] [8]),
        .I1(\tmp_5_reg_945_reg[0] [7]),
        .I2(\tmp_5_reg_945_reg[0] [6]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I5(\tmp_5_reg_945_reg[0] [2]),
        .O(\cmp151_i_reg_935[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hEAFA)) 
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(CO),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I3(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln769_fu_385_p2_carry_i_1
       (.I0(\icmp_ln769_reg_927_reg[0] [11]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [11]),
        .I4(\icmp_ln769_reg_927_reg[0] [10]),
        .I5(\tmp_5_reg_945_reg[0] [10]),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln769_fu_385_p2_carry_i_10
       (.I0(\tmp_5_reg_945_reg[0] [5]),
        .I1(\icmp_ln769_reg_927_reg[0] [5]),
        .I2(\tmp_5_reg_945_reg[0] [4]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I5(\icmp_ln769_reg_927_reg[0] [4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln769_fu_385_p2_carry_i_11
       (.I0(\tmp_5_reg_945_reg[0] [3]),
        .I1(\icmp_ln769_reg_927_reg[0] [3]),
        .I2(\tmp_5_reg_945_reg[0] [2]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I5(\icmp_ln769_reg_927_reg[0] [2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln769_fu_385_p2_carry_i_12
       (.I0(\tmp_5_reg_945_reg[0] [1]),
        .I1(\icmp_ln769_reg_927_reg[0] [1]),
        .I2(\tmp_5_reg_945_reg[0] [0]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I5(\icmp_ln769_reg_927_reg[0] [0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln769_fu_385_p2_carry_i_2
       (.I0(\icmp_ln769_reg_927_reg[0] [9]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [9]),
        .I4(\icmp_ln769_reg_927_reg[0] [8]),
        .I5(\tmp_5_reg_945_reg[0] [8]),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln769_fu_385_p2_carry_i_3
       (.I0(\icmp_ln769_reg_927_reg[0] [7]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [7]),
        .I4(\icmp_ln769_reg_927_reg[0] [6]),
        .I5(\tmp_5_reg_945_reg[0] [6]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln769_fu_385_p2_carry_i_4
       (.I0(\icmp_ln769_reg_927_reg[0] [5]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [5]),
        .I4(\icmp_ln769_reg_927_reg[0] [4]),
        .I5(\tmp_5_reg_945_reg[0] [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln769_fu_385_p2_carry_i_5
       (.I0(\icmp_ln769_reg_927_reg[0] [3]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [3]),
        .I4(\icmp_ln769_reg_927_reg[0] [2]),
        .I5(\tmp_5_reg_945_reg[0] [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln769_fu_385_p2_carry_i_6
       (.I0(\icmp_ln769_reg_927_reg[0] [1]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [1]),
        .I4(\icmp_ln769_reg_927_reg[0] [0]),
        .I5(\tmp_5_reg_945_reg[0] [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln769_fu_385_p2_carry_i_7
       (.I0(\tmp_5_reg_945_reg[0] [11]),
        .I1(\icmp_ln769_reg_927_reg[0] [11]),
        .I2(\tmp_5_reg_945_reg[0] [10]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I5(\icmp_ln769_reg_927_reg[0] [10]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln769_fu_385_p2_carry_i_8
       (.I0(\tmp_5_reg_945_reg[0] [9]),
        .I1(\icmp_ln769_reg_927_reg[0] [9]),
        .I2(\tmp_5_reg_945_reg[0] [8]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I5(\icmp_ln769_reg_927_reg[0] [8]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln769_fu_385_p2_carry_i_9
       (.I0(\tmp_5_reg_945_reg[0] [7]),
        .I1(\icmp_ln769_reg_927_reg[0] [7]),
        .I2(\tmp_5_reg_945_reg[0] [6]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I5(\icmp_ln769_reg_927_reg[0] [6]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hA000A222)) 
    icmp_ln777_fu_407_p2_carry_i_1
       (.I0(\icmp_ln777_reg_931_reg[0] [10]),
        .I1(\tmp_5_reg_945_reg[0] [11]),
        .I2(ap_loop_init_int),
        .I3(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I4(\tmp_5_reg_945_reg[0] [10]),
        .O(\lshr_ln_reg_591_reg[10] [5]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln777_fu_407_p2_carry_i_10
       (.I0(\tmp_5_reg_945_reg[0] [5]),
        .I1(\icmp_ln777_reg_931_reg[0] [5]),
        .I2(\tmp_5_reg_945_reg[0] [4]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I5(\icmp_ln777_reg_931_reg[0] [4]),
        .O(\x_fu_154_reg[11] [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln777_fu_407_p2_carry_i_11
       (.I0(\tmp_5_reg_945_reg[0] [3]),
        .I1(\icmp_ln777_reg_931_reg[0] [3]),
        .I2(\tmp_5_reg_945_reg[0] [2]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I5(\icmp_ln777_reg_931_reg[0] [2]),
        .O(\x_fu_154_reg[11] [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln777_fu_407_p2_carry_i_12
       (.I0(\tmp_5_reg_945_reg[0] [1]),
        .I1(\icmp_ln777_reg_931_reg[0] [1]),
        .I2(\tmp_5_reg_945_reg[0] [0]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I5(\icmp_ln777_reg_931_reg[0] [0]),
        .O(\x_fu_154_reg[11] [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln777_fu_407_p2_carry_i_2
       (.I0(\icmp_ln777_reg_931_reg[0] [9]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [9]),
        .I4(\icmp_ln777_reg_931_reg[0] [8]),
        .I5(\tmp_5_reg_945_reg[0] [8]),
        .O(\lshr_ln_reg_591_reg[10] [4]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln777_fu_407_p2_carry_i_3
       (.I0(\icmp_ln777_reg_931_reg[0] [7]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [7]),
        .I4(\icmp_ln777_reg_931_reg[0] [6]),
        .I5(\tmp_5_reg_945_reg[0] [6]),
        .O(\lshr_ln_reg_591_reg[10] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln777_fu_407_p2_carry_i_4
       (.I0(\icmp_ln777_reg_931_reg[0] [5]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [5]),
        .I4(\icmp_ln777_reg_931_reg[0] [4]),
        .I5(\tmp_5_reg_945_reg[0] [4]),
        .O(\lshr_ln_reg_591_reg[10] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln777_fu_407_p2_carry_i_5
       (.I0(\icmp_ln777_reg_931_reg[0] [3]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [3]),
        .I4(\icmp_ln777_reg_931_reg[0] [2]),
        .I5(\tmp_5_reg_945_reg[0] [2]),
        .O(\lshr_ln_reg_591_reg[10] [1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln777_fu_407_p2_carry_i_6
       (.I0(\icmp_ln777_reg_931_reg[0] [1]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [1]),
        .I4(\icmp_ln777_reg_931_reg[0] [0]),
        .I5(\tmp_5_reg_945_reg[0] [0]),
        .O(\lshr_ln_reg_591_reg[10] [0]));
  LUT5 #(
    .INIT(32'h0444F111)) 
    icmp_ln777_fu_407_p2_carry_i_7
       (.I0(\tmp_5_reg_945_reg[0] [11]),
        .I1(\tmp_5_reg_945_reg[0] [10]),
        .I2(ap_loop_init_int),
        .I3(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I4(\icmp_ln777_reg_931_reg[0] [10]),
        .O(\x_fu_154_reg[11] [5]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln777_fu_407_p2_carry_i_8
       (.I0(\tmp_5_reg_945_reg[0] [9]),
        .I1(\icmp_ln777_reg_931_reg[0] [9]),
        .I2(\tmp_5_reg_945_reg[0] [8]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I5(\icmp_ln777_reg_931_reg[0] [8]),
        .O(\x_fu_154_reg[11] [4]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln777_fu_407_p2_carry_i_9
       (.I0(\tmp_5_reg_945_reg[0] [7]),
        .I1(\icmp_ln777_reg_931_reg[0] [7]),
        .I2(\tmp_5_reg_945_reg[0] [6]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I5(\icmp_ln777_reg_931_reg[0] [6]),
        .O(\x_fu_154_reg[11] [3]));
  LUT6 #(
    .INIT(64'hBBB0BBBBBBBBBBBB)) 
    \icmp_ln777_reg_931[0]_i_1 
       (.I0(stream_in_vresampled_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(tmp_5_reg_945_pp0_iter1_reg),
        .I3(stream_in_hresampled_full_n),
        .I4(icmp_ln769_reg_927_pp0_iter1_reg),
        .I5(ap_enable_reg_pp0_iter2),
        .O(ap_block_pp0_stage0_subdone));
  LUT3 #(
    .INIT(8'h80)) 
    \icmp_ln777_reg_931[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln769_reg_927),
        .I2(icmp_ln777_reg_931),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cb_1_fu_166[0]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7] [0]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[8]),
        .O(\mpix_cb_fu_130_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cb_1_fu_166[1]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7] [1]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[9]),
        .O(\mpix_cb_fu_130_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cb_1_fu_166[2]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7] [2]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[10]),
        .O(\mpix_cb_fu_130_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cb_1_fu_166[3]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7] [3]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[11]),
        .O(\mpix_cb_fu_130_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cb_1_fu_166[4]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7] [4]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[12]),
        .O(\mpix_cb_fu_130_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cb_1_fu_166[5]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7] [5]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[13]),
        .O(\mpix_cb_fu_130_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cb_1_fu_166[6]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7] [6]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[14]),
        .O(\mpix_cb_fu_130_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFD00FD00FDFD0000)) 
    \mpix_cb_1_fu_166[7]_i_1 
       (.I0(\p_0_3_0_0_0707_i_fu_162_reg[0] ),
        .I1(stream_in_hresampled_full_n),
        .I2(tmp_5_reg_945_pp0_iter1_reg),
        .I3(stream_in_vresampled_empty_n),
        .I4(\mpix_cb_1_fu_166[7]_i_4_n_5 ),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(full_n_reg));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cb_1_fu_166[7]_i_2 
       (.I0(\mpix_cb_1_fu_166_reg[7] [7]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[15]),
        .O(\mpix_cb_fu_130_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mpix_cb_1_fu_166[7]_i_4 
       (.I0(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\mpix_cb_1_fu_166[7]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cr_1_fu_170[0]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7] [0]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[24]),
        .O(\mpix_cr_fu_134_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cr_1_fu_170[1]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7] [1]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[25]),
        .O(\mpix_cr_fu_134_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cr_1_fu_170[2]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7] [2]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[26]),
        .O(\mpix_cr_fu_134_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cr_1_fu_170[3]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7] [3]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[27]),
        .O(\mpix_cr_fu_134_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cr_1_fu_170[4]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7] [4]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[28]),
        .O(\mpix_cr_fu_134_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cr_1_fu_170[5]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7] [5]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[29]),
        .O(\mpix_cr_fu_134_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cr_1_fu_170[6]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7] [6]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[30]),
        .O(\mpix_cr_fu_134_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mpix_cr_1_fu_170[7]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7] [7]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[31]),
        .O(\mpix_cr_fu_134_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0492_1_3735_i_fu_146[0]_i_1 
       (.I0(\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7] [0]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0 [0]),
        .O(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0492_1_3735_i_fu_146[1]_i_1 
       (.I0(\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7] [1]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0 [1]),
        .O(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0492_1_3735_i_fu_146[2]_i_1 
       (.I0(\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7] [2]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0 [2]),
        .O(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0492_1_3735_i_fu_146[3]_i_1 
       (.I0(\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7] [3]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0 [3]),
        .O(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0492_1_3735_i_fu_146[4]_i_1 
       (.I0(\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7] [4]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0 [4]),
        .O(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0492_1_3735_i_fu_146[5]_i_1 
       (.I0(\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7] [5]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0 [5]),
        .O(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0492_1_3735_i_fu_146[6]_i_1 
       (.I0(\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7] [6]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0 [6]),
        .O(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7] [6]));
  LUT6 #(
    .INIT(64'hEE0EEE0EFF0F0000)) 
    \p_0_0_0_0_0492_1_3735_i_fu_146[7]_i_1 
       (.I0(stream_in_hresampled_full_n),
        .I1(tmp_5_reg_945_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(stream_in_vresampled_empty_n),
        .I4(\mpix_cb_1_fu_166[7]_i_4_n_5 ),
        .I5(\p_0_3_0_0_0707_i_fu_162_reg[0] ),
        .O(full_n_reg_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0492_1_3735_i_fu_146[7]_i_2 
       (.I0(\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7] [7]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0 [7]),
        .O(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0500705_i_fu_158[0]_i_1 
       (.I0(\p_0_0_0_0_0500705_i_fu_158_reg[7] [0]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[0]),
        .O(\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0500705_i_fu_158[1]_i_1 
       (.I0(\p_0_0_0_0_0500705_i_fu_158_reg[7] [1]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[1]),
        .O(\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0500705_i_fu_158[2]_i_1 
       (.I0(\p_0_0_0_0_0500705_i_fu_158_reg[7] [2]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[2]),
        .O(\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0500705_i_fu_158[3]_i_1 
       (.I0(\p_0_0_0_0_0500705_i_fu_158_reg[7] [3]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[3]),
        .O(\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0500705_i_fu_158[4]_i_1 
       (.I0(\p_0_0_0_0_0500705_i_fu_158_reg[7] [4]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[4]),
        .O(\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0500705_i_fu_158[5]_i_1 
       (.I0(\p_0_0_0_0_0500705_i_fu_158_reg[7] [5]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[5]),
        .O(\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0500705_i_fu_158[6]_i_1 
       (.I0(\p_0_0_0_0_0500705_i_fu_158_reg[7] [6]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[6]),
        .O(\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0500705_i_fu_158[7]_i_1 
       (.I0(\p_0_0_0_0_0500705_i_fu_158_reg[7] [7]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[7]),
        .O(\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_1_3739_i_fu_150[0]_i_1 
       (.I0(\p_0_0_0_0_0_1_3739_i_fu_150_reg[7] [0]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0 [0]),
        .O(\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_1_3739_i_fu_150[1]_i_1 
       (.I0(\p_0_0_0_0_0_1_3739_i_fu_150_reg[7] [1]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0 [1]),
        .O(\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_1_3739_i_fu_150[2]_i_1 
       (.I0(\p_0_0_0_0_0_1_3739_i_fu_150_reg[7] [2]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0 [2]),
        .O(\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_1_3739_i_fu_150[3]_i_1 
       (.I0(\p_0_0_0_0_0_1_3739_i_fu_150_reg[7] [3]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0 [3]),
        .O(\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_1_3739_i_fu_150[4]_i_1 
       (.I0(\p_0_0_0_0_0_1_3739_i_fu_150_reg[7] [4]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0 [4]),
        .O(\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_1_3739_i_fu_150[5]_i_1 
       (.I0(\p_0_0_0_0_0_1_3739_i_fu_150_reg[7] [5]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0 [5]),
        .O(\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_1_3739_i_fu_150[6]_i_1 
       (.I0(\p_0_0_0_0_0_1_3739_i_fu_150_reg[7] [6]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0 [6]),
        .O(\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0_1_3739_i_fu_150[7]_i_1 
       (.I0(\p_0_0_0_0_0_1_3739_i_fu_150_reg[7] [7]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0 [7]),
        .O(\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_3_0_0_0707_i_fu_162[0]_i_1 
       (.I0(\p_0_3_0_0_0707_i_fu_162_reg[7] [0]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[16]),
        .O(\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_3_0_0_0707_i_fu_162[1]_i_1 
       (.I0(\p_0_3_0_0_0707_i_fu_162_reg[7] [1]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[17]),
        .O(\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_3_0_0_0707_i_fu_162[2]_i_1 
       (.I0(\p_0_3_0_0_0707_i_fu_162_reg[7] [2]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[18]),
        .O(\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_3_0_0_0707_i_fu_162[3]_i_1 
       (.I0(\p_0_3_0_0_0707_i_fu_162_reg[7] [3]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[19]),
        .O(\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_3_0_0_0707_i_fu_162[4]_i_1 
       (.I0(\p_0_3_0_0_0707_i_fu_162_reg[7] [4]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[20]),
        .O(\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_3_0_0_0707_i_fu_162[5]_i_1 
       (.I0(\p_0_3_0_0_0707_i_fu_162_reg[7] [5]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[21]),
        .O(\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_3_0_0_0707_i_fu_162[6]_i_1 
       (.I0(\p_0_3_0_0_0707_i_fu_162_reg[7] [6]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[22]),
        .O(\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_3_0_0_0707_i_fu_162[7]_i_1 
       (.I0(\p_0_3_0_0_0707_i_fu_162_reg[7] [7]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(out[23]),
        .O(\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_10_fu_186[0]_i_1 
       (.I0(\pixbuf_y_10_fu_186_reg[7] [0]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_10_fu_186_reg[7]_0 [0]),
        .O(\pixbuf_y_5_fu_158_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_10_fu_186[1]_i_1 
       (.I0(\pixbuf_y_10_fu_186_reg[7] [1]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_10_fu_186_reg[7]_0 [1]),
        .O(\pixbuf_y_5_fu_158_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_10_fu_186[2]_i_1 
       (.I0(\pixbuf_y_10_fu_186_reg[7] [2]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_10_fu_186_reg[7]_0 [2]),
        .O(\pixbuf_y_5_fu_158_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_10_fu_186[3]_i_1 
       (.I0(\pixbuf_y_10_fu_186_reg[7] [3]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_10_fu_186_reg[7]_0 [3]),
        .O(\pixbuf_y_5_fu_158_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_10_fu_186[4]_i_1 
       (.I0(\pixbuf_y_10_fu_186_reg[7] [4]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_10_fu_186_reg[7]_0 [4]),
        .O(\pixbuf_y_5_fu_158_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_10_fu_186[5]_i_1 
       (.I0(\pixbuf_y_10_fu_186_reg[7] [5]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_10_fu_186_reg[7]_0 [5]),
        .O(\pixbuf_y_5_fu_158_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_10_fu_186[6]_i_1 
       (.I0(\pixbuf_y_10_fu_186_reg[7] [6]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_10_fu_186_reg[7]_0 [6]),
        .O(\pixbuf_y_5_fu_158_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_10_fu_186[7]_i_1 
       (.I0(\pixbuf_y_10_fu_186_reg[7] [7]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_10_fu_186_reg[7]_0 [7]),
        .O(\pixbuf_y_5_fu_158_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_178[0]_i_1 
       (.I0(\pixbuf_y_8_fu_178_reg[7] [0]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_8_fu_178_reg[7]_0 [0]),
        .O(\pixbuf_y_3_load_reg_622_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_178[1]_i_1 
       (.I0(\pixbuf_y_8_fu_178_reg[7] [1]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_8_fu_178_reg[7]_0 [1]),
        .O(\pixbuf_y_3_load_reg_622_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_178[2]_i_1 
       (.I0(\pixbuf_y_8_fu_178_reg[7] [2]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_8_fu_178_reg[7]_0 [2]),
        .O(\pixbuf_y_3_load_reg_622_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_178[3]_i_1 
       (.I0(\pixbuf_y_8_fu_178_reg[7] [3]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_8_fu_178_reg[7]_0 [3]),
        .O(\pixbuf_y_3_load_reg_622_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_178[4]_i_1 
       (.I0(\pixbuf_y_8_fu_178_reg[7] [4]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_8_fu_178_reg[7]_0 [4]),
        .O(\pixbuf_y_3_load_reg_622_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_178[5]_i_1 
       (.I0(\pixbuf_y_8_fu_178_reg[7] [5]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_8_fu_178_reg[7]_0 [5]),
        .O(\pixbuf_y_3_load_reg_622_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_178[6]_i_1 
       (.I0(\pixbuf_y_8_fu_178_reg[7] [6]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_8_fu_178_reg[7]_0 [6]),
        .O(\pixbuf_y_3_load_reg_622_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_8_fu_178[7]_i_1 
       (.I0(\pixbuf_y_8_fu_178_reg[7] [7]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_8_fu_178_reg[7]_0 [7]),
        .O(\pixbuf_y_3_load_reg_622_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_9_fu_182[0]_i_1 
       (.I0(\pixbuf_y_9_fu_182_reg[7] [0]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_9_fu_182_reg[7]_0 [0]),
        .O(\pixbuf_y_4_fu_154_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_9_fu_182[1]_i_1 
       (.I0(\pixbuf_y_9_fu_182_reg[7] [1]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_9_fu_182_reg[7]_0 [1]),
        .O(\pixbuf_y_4_fu_154_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_9_fu_182[2]_i_1 
       (.I0(\pixbuf_y_9_fu_182_reg[7] [2]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_9_fu_182_reg[7]_0 [2]),
        .O(\pixbuf_y_4_fu_154_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_9_fu_182[3]_i_1 
       (.I0(\pixbuf_y_9_fu_182_reg[7] [3]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_9_fu_182_reg[7]_0 [3]),
        .O(\pixbuf_y_4_fu_154_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_9_fu_182[4]_i_1 
       (.I0(\pixbuf_y_9_fu_182_reg[7] [4]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_9_fu_182_reg[7]_0 [4]),
        .O(\pixbuf_y_4_fu_154_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_9_fu_182[5]_i_1 
       (.I0(\pixbuf_y_9_fu_182_reg[7] [5]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_9_fu_182_reg[7]_0 [5]),
        .O(\pixbuf_y_4_fu_154_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_9_fu_182[6]_i_1 
       (.I0(\pixbuf_y_9_fu_182_reg[7] [6]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_9_fu_182_reg[7]_0 [6]),
        .O(\pixbuf_y_4_fu_154_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_9_fu_182[7]_i_1 
       (.I0(\pixbuf_y_9_fu_182_reg[7] [7]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_9_fu_182_reg[7]_0 [7]),
        .O(\pixbuf_y_4_fu_154_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_174[0]_i_1 
       (.I0(\pixbuf_y_fu_174_reg[7] [0]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_174_reg[7]_0 [0]),
        .O(\pixbuf_y_2_load_reg_617_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_174[1]_i_1 
       (.I0(\pixbuf_y_fu_174_reg[7] [1]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_174_reg[7]_0 [1]),
        .O(\pixbuf_y_2_load_reg_617_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_174[2]_i_1 
       (.I0(\pixbuf_y_fu_174_reg[7] [2]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_174_reg[7]_0 [2]),
        .O(\pixbuf_y_2_load_reg_617_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_174[3]_i_1 
       (.I0(\pixbuf_y_fu_174_reg[7] [3]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_174_reg[7]_0 [3]),
        .O(\pixbuf_y_2_load_reg_617_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_174[4]_i_1 
       (.I0(\pixbuf_y_fu_174_reg[7] [4]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_174_reg[7]_0 [4]),
        .O(\pixbuf_y_2_load_reg_617_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_174[5]_i_1 
       (.I0(\pixbuf_y_fu_174_reg[7] [5]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_174_reg[7]_0 [5]),
        .O(\pixbuf_y_2_load_reg_617_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_174[6]_i_1 
       (.I0(\pixbuf_y_fu_174_reg[7] [6]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_174_reg[7]_0 [6]),
        .O(\pixbuf_y_2_load_reg_617_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_174[7]_i_1 
       (.I0(\pixbuf_y_fu_174_reg[7] [7]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_174_reg[7]_0 [7]),
        .O(\pixbuf_y_2_load_reg_617_reg[7] [7]));
  LUT4 #(
    .INIT(16'hEAD5)) 
    \tmp_5_reg_945[0]_i_10 
       (.I0(\tmp_5_reg_945_reg[0] [8]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [9]),
        .O(\tmp_5_reg_945[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hEAD5)) 
    \tmp_5_reg_945[0]_i_11 
       (.I0(\tmp_5_reg_945_reg[0] [7]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [8]),
        .O(\tmp_5_reg_945[0]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_5_reg_945[0]_i_12 
       (.I0(\tmp_5_reg_945_reg[0] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_x_5[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_5_reg_945[0]_i_13 
       (.I0(\tmp_5_reg_945_reg[0] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_x_5[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_5_reg_945[0]_i_14 
       (.I0(\tmp_5_reg_945_reg[0] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_x_5[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_5_reg_945[0]_i_15 
       (.I0(\tmp_5_reg_945_reg[0] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_x_5[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    \tmp_5_reg_945[0]_i_16 
       (.I0(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_5_reg_945_reg[0] [3]),
        .O(\tmp_5_reg_945[0]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_5_reg_945[0]_i_17 
       (.I0(\tmp_5_reg_945_reg[0] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(\tmp_5_reg_945[0]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'hEAD5)) 
    \tmp_5_reg_945[0]_i_18 
       (.I0(\tmp_5_reg_945_reg[0] [6]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [7]),
        .O(\tmp_5_reg_945[0]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'hEAD5)) 
    \tmp_5_reg_945[0]_i_19 
       (.I0(\tmp_5_reg_945_reg[0] [5]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [6]),
        .O(\tmp_5_reg_945[0]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'hEAD5)) 
    \tmp_5_reg_945[0]_i_20 
       (.I0(\tmp_5_reg_945_reg[0] [4]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [5]),
        .O(\tmp_5_reg_945[0]_i_20_n_5 ));
  LUT4 #(
    .INIT(16'hEAD5)) 
    \tmp_5_reg_945[0]_i_21 
       (.I0(\tmp_5_reg_945_reg[0] [3]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [4]),
        .O(\tmp_5_reg_945[0]_i_21_n_5 ));
  LUT4 #(
    .INIT(16'h95AA)) 
    \tmp_5_reg_945[0]_i_22 
       (.I0(xor_ln765_reg_596),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [3]),
        .O(\tmp_5_reg_945[0]_i_22_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_5_reg_945[0]_i_24 
       (.I0(\tmp_5_reg_945_reg[0] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_x_5[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_5_reg_945[0]_i_3 
       (.I0(\tmp_5_reg_945_reg[0] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_x_5[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_5_reg_945[0]_i_4 
       (.I0(\tmp_5_reg_945_reg[0] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_x_5[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_5_reg_945[0]_i_5 
       (.I0(\tmp_5_reg_945_reg[0] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_x_5[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_5_reg_945[0]_i_6 
       (.I0(\tmp_5_reg_945_reg[0] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_x_5[7]));
  LUT3 #(
    .INIT(8'h8F)) 
    \tmp_5_reg_945[0]_i_7 
       (.I0(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_5_reg_945_reg[0] [11]),
        .O(\tmp_5_reg_945[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hEAD5)) 
    \tmp_5_reg_945[0]_i_8 
       (.I0(\tmp_5_reg_945_reg[0] [10]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [11]),
        .O(\tmp_5_reg_945[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hEAD5)) 
    \tmp_5_reg_945[0]_i_9 
       (.I0(\tmp_5_reg_945_reg[0] [9]),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_5_reg_945_reg[0] [10]),
        .O(\tmp_5_reg_945[0]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_5_reg_945_reg[0]_i_1 
       (.CI(\tmp_5_reg_945_reg[0]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_5_reg_945_reg[0]_i_1_CO_UNCONNECTED [7:4],\tmp_5_reg_945_reg[0]_i_1_n_9 ,\tmp_5_reg_945_reg[0]_i_1_n_10 ,\tmp_5_reg_945_reg[0]_i_1_n_11 ,\tmp_5_reg_945_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,ap_sig_allocacmp_x_5[10:7]}),
        .O({\NLW_tmp_5_reg_945_reg[0]_i_1_O_UNCONNECTED [7:5],O,\NLW_tmp_5_reg_945_reg[0]_i_1_O_UNCONNECTED [3:0]}),
        .S({1'b0,1'b0,1'b0,\tmp_5_reg_945[0]_i_7_n_5 ,\tmp_5_reg_945[0]_i_8_n_5 ,\tmp_5_reg_945[0]_i_9_n_5 ,\tmp_5_reg_945[0]_i_10_n_5 ,\tmp_5_reg_945[0]_i_11_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_5_reg_945_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_5_reg_945_reg[0]_i_2_n_5 ,\tmp_5_reg_945_reg[0]_i_2_n_6 ,\tmp_5_reg_945_reg[0]_i_2_n_7 ,\tmp_5_reg_945_reg[0]_i_2_n_8 ,\tmp_5_reg_945_reg[0]_i_2_n_9 ,\tmp_5_reg_945_reg[0]_i_2_n_10 ,\tmp_5_reg_945_reg[0]_i_2_n_11 ,\tmp_5_reg_945_reg[0]_i_2_n_12 }),
        .DI({ap_sig_allocacmp_x_5[6:3],\tmp_5_reg_945[0]_i_16_n_5 ,xor_ln765_reg_596,1'b0,\tmp_5_reg_945[0]_i_17_n_5 }),
        .O(\NLW_tmp_5_reg_945_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\tmp_5_reg_945[0]_i_18_n_5 ,\tmp_5_reg_945[0]_i_19_n_5 ,\tmp_5_reg_945[0]_i_20_n_5 ,\tmp_5_reg_945[0]_i_21_n_5 ,\tmp_5_reg_945[0]_i_22_n_5 ,\tmp_5_reg_945_reg[0]_0 [1],ap_sig_allocacmp_x_5[1],\tmp_5_reg_945_reg[0]_0 [0]}));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_154[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\tmp_5_reg_945_reg[0] [0]),
        .O(\x_fu_154_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \x_fu_154[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(CO),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I3(ap_block_pp0_stage0_subdone),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \x_fu_154[11]_i_2 
       (.I0(CO),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_154[11]_i_4 
       (.I0(\tmp_5_reg_945_reg[0] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_x_5[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_154[11]_i_5 
       (.I0(\tmp_5_reg_945_reg[0] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(\x_fu_154[11]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_154[11]_i_6 
       (.I0(\tmp_5_reg_945_reg[0] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(\x_fu_154[11]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_154[8]_i_10 
       (.I0(\tmp_5_reg_945_reg[0] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(\x_fu_154[8]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_154[8]_i_2 
       (.I0(\tmp_5_reg_945_reg[0] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_x_5[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_154[8]_i_3 
       (.I0(\tmp_5_reg_945_reg[0] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(\x_fu_154[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_154[8]_i_4 
       (.I0(\tmp_5_reg_945_reg[0] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(\x_fu_154[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_154[8]_i_5 
       (.I0(\tmp_5_reg_945_reg[0] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(\x_fu_154[8]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_154[8]_i_6 
       (.I0(\tmp_5_reg_945_reg[0] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(\x_fu_154[8]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_154[8]_i_7 
       (.I0(\tmp_5_reg_945_reg[0] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(\x_fu_154[8]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_154[8]_i_8 
       (.I0(\tmp_5_reg_945_reg[0] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(\x_fu_154[8]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_154[8]_i_9 
       (.I0(\tmp_5_reg_945_reg[0] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .O(ap_sig_allocacmp_x_5[2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_154_reg[11]_i_3 
       (.CI(\x_fu_154_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_x_fu_154_reg[11]_i_3_CO_UNCONNECTED [7:2],\x_fu_154_reg[11]_i_3_n_11 ,\x_fu_154_reg[11]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_154_reg[11]_i_3_O_UNCONNECTED [7:3],\x_fu_154_reg[11]_0 [11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,ap_sig_allocacmp_x_5[11],\x_fu_154[11]_i_5_n_5 ,\x_fu_154[11]_i_6_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_154_reg[8]_i_1 
       (.CI(ap_sig_allocacmp_x_5[0]),
        .CI_TOP(1'b0),
        .CO({\x_fu_154_reg[8]_i_1_n_5 ,\x_fu_154_reg[8]_i_1_n_6 ,\x_fu_154_reg[8]_i_1_n_7 ,\x_fu_154_reg[8]_i_1_n_8 ,\x_fu_154_reg[8]_i_1_n_9 ,\x_fu_154_reg[8]_i_1_n_10 ,\x_fu_154_reg[8]_i_1_n_11 ,\x_fu_154_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_154_reg[11]_0 [8:1]),
        .S({\x_fu_154[8]_i_3_n_5 ,\x_fu_154[8]_i_4_n_5 ,\x_fu_154[8]_i_5_n_5 ,\x_fu_154[8]_i_6_n_5 ,\x_fu_154[8]_i_7_n_5 ,\x_fu_154[8]_i_8_n_5 ,ap_sig_allocacmp_x_5[2],\x_fu_154[8]_i_10_n_5 }));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_36
   (ap_sig_allocacmp_x_6,
    S,
    SS,
    ap_block_pp0_stage0_11001__0,
    E,
    \ap_CS_fsm_reg[1] ,
    ap_enable_reg_pp0_iter1_reg,
    DI,
    ap_sig_allocacmp_x_6__0,
    D,
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_ready,
    \x_fu_112_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
    icmp_ln136_fu_287_p2_carry,
    CO,
    ap_enable_reg_pp0_iter1,
    stream_in_hresampled_empty_n,
    ap_enable_reg_pp0_iter4,
    stream_csc_full_n,
    \ap_CS_fsm_reg[1]_0 ,
    icmp_ln134_fu_289_p2,
    ap_rst_n,
    v_csc_core_U0_ap_ready,
    \ap_CS_fsm_reg[1]_1 ,
    ap_loop_exit_ready_pp0_iter3_reg);
  output [10:0]ap_sig_allocacmp_x_6;
  output [5:0]S;
  output [0:0]SS;
  output ap_block_pp0_stage0_11001__0;
  output [0:0]E;
  output \ap_CS_fsm_reg[1] ;
  output ap_enable_reg_pp0_iter1_reg;
  output [5:0]DI;
  output [0:0]ap_sig_allocacmp_x_6__0;
  output [1:0]D;
  output grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_ready;
  output [0:0]\x_fu_112_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]Q;
  input grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg;
  input [10:0]icmp_ln136_fu_287_p2_carry;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1;
  input stream_in_hresampled_empty_n;
  input ap_enable_reg_pp0_iter4;
  input stream_csc_full_n;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input icmp_ln134_fu_289_p2;
  input ap_rst_n;
  input v_csc_core_U0_ap_ready;
  input [0:0]\ap_CS_fsm_reg[1]_1 ;
  input ap_loop_exit_ready_pp0_iter3_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [5:0]DI;
  wire [0:0]E;
  wire [11:0]Q;
  wire [5:0]S;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_2__1_n_5 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_1 ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [10:0]ap_sig_allocacmp_x_6;
  wire [0:0]ap_sig_allocacmp_x_6__0;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_ready;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg;
  wire icmp_ln134_fu_289_p2;
  wire [10:0]icmp_ln136_fu_287_p2_carry;
  wire stream_csc_full_n;
  wire stream_in_hresampled_empty_n;
  wire v_csc_core_U0_ap_ready;
  wire [0:0]\x_fu_112_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h5404)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(\ap_CS_fsm[2]_i_2__1_n_5 ),
        .I2(\ap_CS_fsm_reg[1]_0 [0]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h0145)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[1]_0 [1]),
        .I2(\ap_CS_fsm[2]_i_2__1_n_5 ),
        .I3(v_csc_core_U0_ap_ready),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(\ap_CS_fsm_reg[1]_0 [2]),
        .I1(ap_done_cache),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(\ap_CS_fsm[2]_i_2__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1__3
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h880088C0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(CO),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h8A008A8A00000000)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I1(stream_csc_full_n),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(stream_in_hresampled_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(CO),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_ready));
  LUT5 #(
    .INIT(32'hCFCFFF4F)) 
    ap_loop_init_int_i_1__3
       (.I0(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1__3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF2F2222)) 
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(icmp_ln134_fu_289_p2),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'h0FFF0222)) 
    icmp_ln136_fu_287_p2_carry_i_1
       (.I0(Q[10]),
        .I1(icmp_ln136_fu_287_p2_carry[10]),
        .I2(ap_loop_init_int),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I4(Q[11]),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln136_fu_287_p2_carry_i_10
       (.I0(Q[4]),
        .I1(icmp_ln136_fu_287_p2_carry[4]),
        .I2(Q[5]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln136_fu_287_p2_carry[5]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln136_fu_287_p2_carry_i_11
       (.I0(Q[2]),
        .I1(icmp_ln136_fu_287_p2_carry[2]),
        .I2(Q[3]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln136_fu_287_p2_carry[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h00909090CC090909)) 
    icmp_ln136_fu_287_p2_carry_i_12
       (.I0(Q[0]),
        .I1(icmp_ln136_fu_287_p2_carry[0]),
        .I2(Q[1]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln136_fu_287_p2_carry[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h00002F022F022F02)) 
    icmp_ln136_fu_287_p2_carry_i_2
       (.I0(Q[8]),
        .I1(icmp_ln136_fu_287_p2_carry[8]),
        .I2(icmp_ln136_fu_287_p2_carry[9]),
        .I3(Q[9]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'h00002F022F022F02)) 
    icmp_ln136_fu_287_p2_carry_i_3
       (.I0(Q[6]),
        .I1(icmp_ln136_fu_287_p2_carry[6]),
        .I2(icmp_ln136_fu_287_p2_carry[7]),
        .I3(Q[7]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h00002F022F022F02)) 
    icmp_ln136_fu_287_p2_carry_i_4
       (.I0(Q[4]),
        .I1(icmp_ln136_fu_287_p2_carry[4]),
        .I2(icmp_ln136_fu_287_p2_carry[5]),
        .I3(Q[5]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h00002F022F022F02)) 
    icmp_ln136_fu_287_p2_carry_i_5
       (.I0(Q[2]),
        .I1(icmp_ln136_fu_287_p2_carry[2]),
        .I2(icmp_ln136_fu_287_p2_carry[3]),
        .I3(Q[3]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h03032F022F022F02)) 
    icmp_ln136_fu_287_p2_carry_i_6
       (.I0(Q[0]),
        .I1(icmp_ln136_fu_287_p2_carry[0]),
        .I2(icmp_ln136_fu_287_p2_carry[1]),
        .I3(Q[1]),
        .I4(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h30003999)) 
    icmp_ln136_fu_287_p2_carry_i_7
       (.I0(Q[10]),
        .I1(icmp_ln136_fu_287_p2_carry[10]),
        .I2(ap_loop_init_int),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I4(Q[11]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln136_fu_287_p2_carry_i_8
       (.I0(Q[8]),
        .I1(icmp_ln136_fu_287_p2_carry[8]),
        .I2(Q[9]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln136_fu_287_p2_carry[9]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln136_fu_287_p2_carry_i_9
       (.I0(Q[6]),
        .I1(icmp_ln136_fu_287_p2_carry[6]),
        .I2(Q[7]),
        .I3(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln136_fu_287_p2_carry[7]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_7_fu_293_p2_carry__0_i_1
       (.I0(Q[11]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_6[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_7_fu_293_p2_carry__0_i_2
       (.I0(Q[10]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_6[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_7_fu_293_p2_carry__0_i_3
       (.I0(Q[9]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_6[8]));
  LUT3 #(
    .INIT(8'hF8)) 
    x_7_fu_293_p2_carry_i_1
       (.I0(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .O(ap_sig_allocacmp_x_6__0));
  LUT3 #(
    .INIT(8'h2A)) 
    x_7_fu_293_p2_carry_i_2
       (.I0(Q[8]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_6[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_7_fu_293_p2_carry_i_3
       (.I0(Q[7]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_6[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_7_fu_293_p2_carry_i_4
       (.I0(Q[6]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_6[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_7_fu_293_p2_carry_i_5
       (.I0(Q[5]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_6[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_7_fu_293_p2_carry_i_6
       (.I0(Q[4]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_6[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_7_fu_293_p2_carry_i_7
       (.I0(Q[3]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_6[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_7_fu_293_p2_carry_i_8
       (.I0(Q[2]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_6[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_7_fu_293_p2_carry_i_9
       (.I0(Q[1]),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_x_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \x_fu_112[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .O(\x_fu_112_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \x_fu_112[11]_i_1 
       (.I0(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(SS));
  LUT6 #(
    .INIT(64'h4404440400004404)) 
    \x_fu_112[11]_i_2 
       (.I0(CO),
        .I1(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_in_hresampled_empty_n),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(stream_csc_full_n),
        .O(E));
  LUT4 #(
    .INIT(16'h4F44)) 
    \x_fu_112[11]_i_3 
       (.I0(stream_csc_full_n),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(stream_in_hresampled_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_11001__0));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_64
   (ap_block_pp0_stage0_subdone,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg,
    icmp_ln664_fu_262_p2,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_0,
    \sof_2_reg_175_reg[0] ,
    D,
    \sof_reg_110_reg[0] ,
    E,
    SR,
    axi_last_fu_274_p2,
    \j_fu_112_reg[9] ,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_1,
    \sof_2_reg_175_reg[0]_0 ,
    sof_reg_110,
    \sof_2_reg_175_reg[0]_1 ,
    ap_rst_n,
    Q,
    ap_done_reg1,
    m_axis_video_TREADY_int_regslice,
    stream_out_vresampled_empty_n,
    \icmp_ln664_reg_581_reg[0] ,
    \icmp_ln664_reg_581_reg[0]_0 ,
    \j_fu_112_reg[10] ,
    \axi_last_reg_585_reg[0] ,
    \icmp_ln664_reg_581_reg[0]_1 );
  output ap_block_pp0_stage0_subdone;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg;
  output icmp_ln664_fu_262_p2;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_0;
  output \sof_2_reg_175_reg[0] ;
  output [1:0]D;
  output \sof_reg_110_reg[0] ;
  output [0:0]E;
  output [0:0]SR;
  output axi_last_fu_274_p2;
  output [10:0]\j_fu_112_reg[9] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg;
  input [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_1;
  input \sof_2_reg_175_reg[0]_0 ;
  input sof_reg_110;
  input \sof_2_reg_175_reg[0]_1 ;
  input ap_rst_n;
  input [1:0]Q;
  input ap_done_reg1;
  input m_axis_video_TREADY_int_regslice;
  input stream_out_vresampled_empty_n;
  input \icmp_ln664_reg_581_reg[0] ;
  input \icmp_ln664_reg_581_reg[0]_0 ;
  input [10:0]\j_fu_112_reg[10] ;
  input [10:0]\axi_last_reg_585_reg[0] ;
  input [10:0]\icmp_ln664_reg_581_reg[0]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__6_n_5;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__6_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_fu_274_p2;
  wire \axi_last_reg_585[0]_i_2_n_5 ;
  wire \axi_last_reg_585[0]_i_3_n_5 ;
  wire \axi_last_reg_585[0]_i_4_n_5 ;
  wire \axi_last_reg_585[0]_i_5_n_5 ;
  wire \axi_last_reg_585[0]_i_6_n_5 ;
  wire [10:0]\axi_last_reg_585_reg[0] ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_0;
  wire [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_1;
  wire icmp_ln664_fu_262_p2;
  wire \icmp_ln664_reg_581[0]_i_3_n_5 ;
  wire \icmp_ln664_reg_581[0]_i_4_n_5 ;
  wire \icmp_ln664_reg_581[0]_i_5_n_5 ;
  wire \icmp_ln664_reg_581[0]_i_6_n_5 ;
  wire \icmp_ln664_reg_581[0]_i_7_n_5 ;
  wire \icmp_ln664_reg_581_reg[0] ;
  wire \icmp_ln664_reg_581_reg[0]_0 ;
  wire [10:0]\icmp_ln664_reg_581_reg[0]_1 ;
  wire \j_fu_112[10]_i_4_n_5 ;
  wire \j_fu_112[10]_i_5_n_5 ;
  wire \j_fu_112[5]_i_2_n_5 ;
  wire \j_fu_112[8]_i_2_n_5 ;
  wire [10:0]\j_fu_112_reg[10] ;
  wire [10:0]\j_fu_112_reg[9] ;
  wire m_axis_video_TREADY_int_regslice;
  wire \sof_2_reg_175_reg[0] ;
  wire \sof_2_reg_175_reg[0]_0 ;
  wire \sof_2_reg_175_reg[0]_1 ;
  wire sof_reg_110;
  wire \sof_reg_110_reg[0] ;
  wire stream_out_vresampled_empty_n;

  LUT6 #(
    .INIT(64'hFFFFFFFFF0202020)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(ap_done_cache),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I2(Q[1]),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00D0D0D0)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_done_cache),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I2(Q[1]),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .I5(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_1),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    ap_done_cache_i_1__6
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__6_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hD580)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__1
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I2(icmp_ln664_fu_262_p2),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_0));
  LUT5 #(
    .INIT(32'hFF5DDDDD)) 
    ap_loop_init_int_i_1__6
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_loop_init_int_i_1__6_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__6_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000404404)) 
    \axi_last_reg_585[0]_i_1 
       (.I0(\axi_last_reg_585[0]_i_2_n_5 ),
        .I1(\axi_last_reg_585[0]_i_3_n_5 ),
        .I2(\j_fu_112_reg[10] [8]),
        .I3(ap_loop_init),
        .I4(\axi_last_reg_585_reg[0] [8]),
        .I5(\axi_last_reg_585[0]_i_4_n_5 ),
        .O(axi_last_fu_274_p2));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \axi_last_reg_585[0]_i_2 
       (.I0(\axi_last_reg_585_reg[0] [10]),
        .I1(\j_fu_112_reg[10] [10]),
        .I2(\axi_last_reg_585_reg[0] [9]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\j_fu_112_reg[10] [9]),
        .O(\axi_last_reg_585[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0590909005090909)) 
    \axi_last_reg_585[0]_i_3 
       (.I0(\axi_last_reg_585_reg[0] [6]),
        .I1(\j_fu_112_reg[10] [6]),
        .I2(\axi_last_reg_585_reg[0] [7]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\j_fu_112_reg[10] [7]),
        .O(\axi_last_reg_585[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFBFEFFFFFFAFFBAE)) 
    \axi_last_reg_585[0]_i_4 
       (.I0(\axi_last_reg_585[0]_i_5_n_5 ),
        .I1(\j_fu_112_reg[10] [2]),
        .I2(ap_loop_init),
        .I3(\axi_last_reg_585_reg[0] [2]),
        .I4(\j_fu_112_reg[10] [5]),
        .I5(\axi_last_reg_585_reg[0] [5]),
        .O(\axi_last_reg_585[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEFFF3D2)) 
    \axi_last_reg_585[0]_i_5 
       (.I0(\j_fu_112_reg[10] [0]),
        .I1(ap_loop_init),
        .I2(\axi_last_reg_585_reg[0] [0]),
        .I3(\j_fu_112_reg[10] [1]),
        .I4(\axi_last_reg_585_reg[0] [1]),
        .I5(\axi_last_reg_585[0]_i_6_n_5 ),
        .O(\axi_last_reg_585[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \axi_last_reg_585[0]_i_6 
       (.I0(\axi_last_reg_585_reg[0] [4]),
        .I1(\j_fu_112_reg[10] [4]),
        .I2(\axi_last_reg_585_reg[0] [3]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\j_fu_112_reg[10] [3]),
        .O(\axi_last_reg_585[0]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_i_1
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(icmp_ln664_fu_262_p2),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_1),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'hFDDDDDDD)) 
    \icmp_ln664_reg_581[0]_i_1 
       (.I0(\icmp_ln664_reg_581_reg[0]_0 ),
        .I1(\icmp_ln664_reg_581_reg[0] ),
        .I2(stream_out_vresampled_empty_n),
        .I3(Q[1]),
        .I4(m_axis_video_TREADY_int_regslice),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h0000000000404404)) 
    \icmp_ln664_reg_581[0]_i_2 
       (.I0(\icmp_ln664_reg_581[0]_i_3_n_5 ),
        .I1(\icmp_ln664_reg_581[0]_i_4_n_5 ),
        .I2(\j_fu_112_reg[10] [8]),
        .I3(ap_loop_init),
        .I4(\icmp_ln664_reg_581_reg[0]_1 [8]),
        .I5(\icmp_ln664_reg_581[0]_i_5_n_5 ),
        .O(icmp_ln664_fu_262_p2));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \icmp_ln664_reg_581[0]_i_3 
       (.I0(\icmp_ln664_reg_581_reg[0]_1 [10]),
        .I1(\j_fu_112_reg[10] [10]),
        .I2(\icmp_ln664_reg_581_reg[0]_1 [9]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\j_fu_112_reg[10] [9]),
        .O(\icmp_ln664_reg_581[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0590909005090909)) 
    \icmp_ln664_reg_581[0]_i_4 
       (.I0(\icmp_ln664_reg_581_reg[0]_1 [6]),
        .I1(\j_fu_112_reg[10] [6]),
        .I2(\icmp_ln664_reg_581_reg[0]_1 [7]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\j_fu_112_reg[10] [7]),
        .O(\icmp_ln664_reg_581[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFBFEFFFFFFAFFBAE)) 
    \icmp_ln664_reg_581[0]_i_5 
       (.I0(\icmp_ln664_reg_581[0]_i_6_n_5 ),
        .I1(\j_fu_112_reg[10] [2]),
        .I2(ap_loop_init),
        .I3(\icmp_ln664_reg_581_reg[0]_1 [2]),
        .I4(\j_fu_112_reg[10] [5]),
        .I5(\icmp_ln664_reg_581_reg[0]_1 [5]),
        .O(\icmp_ln664_reg_581[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEFFF3D2)) 
    \icmp_ln664_reg_581[0]_i_6 
       (.I0(\j_fu_112_reg[10] [0]),
        .I1(ap_loop_init),
        .I2(\icmp_ln664_reg_581_reg[0]_1 [0]),
        .I3(\j_fu_112_reg[10] [1]),
        .I4(\icmp_ln664_reg_581_reg[0]_1 [1]),
        .I5(\icmp_ln664_reg_581[0]_i_7_n_5 ),
        .O(\icmp_ln664_reg_581[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFA6F6F6FFAF6F6F6)) 
    \icmp_ln664_reg_581[0]_i_7 
       (.I0(\icmp_ln664_reg_581_reg[0]_1 [4]),
        .I1(\j_fu_112_reg[10] [4]),
        .I2(\icmp_ln664_reg_581_reg[0]_1 [3]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\j_fu_112_reg[10] [3]),
        .O(\icmp_ln664_reg_581[0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \j_fu_112[0]_i_1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_112_reg[10] [0]),
        .O(\j_fu_112_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \j_fu_112[10]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\j_fu_112[10]_i_4_n_5 ),
        .O(SR));
  LUT6 #(
    .INIT(64'h00000000FF80FFFF)) 
    \j_fu_112[10]_i_2 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(Q[1]),
        .I2(stream_out_vresampled_empty_n),
        .I3(\icmp_ln664_reg_581_reg[0] ),
        .I4(\icmp_ln664_reg_581_reg[0]_0 ),
        .I5(\j_fu_112[10]_i_4_n_5 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h07770888)) 
    \j_fu_112[10]_i_3 
       (.I0(\j_fu_112_reg[10] [9]),
        .I1(\j_fu_112[10]_i_5_n_5 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_112_reg[10] [10]),
        .O(\j_fu_112_reg[9] [10]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_112[10]_i_4 
       (.I0(icmp_ln664_fu_262_p2),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .O(\j_fu_112[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \j_fu_112[10]_i_5 
       (.I0(\j_fu_112_reg[10] [8]),
        .I1(ap_loop_init),
        .I2(\j_fu_112_reg[10] [5]),
        .I3(\j_fu_112_reg[10] [6]),
        .I4(\j_fu_112[8]_i_2_n_5 ),
        .I5(\j_fu_112_reg[10] [7]),
        .O(\j_fu_112[10]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h152A)) 
    \j_fu_112[1]_i_1 
       (.I0(\j_fu_112_reg[10] [0]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_112_reg[10] [1]),
        .O(\j_fu_112_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h07770888)) 
    \j_fu_112[2]_i_1 
       (.I0(\j_fu_112_reg[10] [0]),
        .I1(\j_fu_112_reg[10] [1]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_112_reg[10] [2]),
        .O(\j_fu_112_reg[9] [2]));
  LUT6 #(
    .INIT(64'h152A2A2A2A2A2A2A)) 
    \j_fu_112[3]_i_1 
       (.I0(\j_fu_112_reg[10] [3]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_112_reg[10] [0]),
        .I4(\j_fu_112_reg[10] [1]),
        .I5(\j_fu_112_reg[10] [2]),
        .O(\j_fu_112_reg[9] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_fu_112[4]_i_1 
       (.I0(\j_fu_112_reg[10] [3]),
        .I1(\j_fu_112_reg[10] [2]),
        .I2(\j_fu_112_reg[10] [1]),
        .I3(\j_fu_112_reg[10] [0]),
        .I4(ap_loop_init),
        .I5(\j_fu_112_reg[10] [4]),
        .O(\j_fu_112_reg[9] [4]));
  LUT6 #(
    .INIT(64'h00006AAA6AAA6AAA)) 
    \j_fu_112[5]_i_1 
       (.I0(\j_fu_112_reg[10] [5]),
        .I1(\j_fu_112[5]_i_2_n_5 ),
        .I2(\j_fu_112_reg[10] [4]),
        .I3(\j_fu_112_reg[10] [3]),
        .I4(ap_loop_init_int),
        .I5(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .O(\j_fu_112_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \j_fu_112[5]_i_2 
       (.I0(\j_fu_112_reg[10] [2]),
        .I1(\j_fu_112_reg[10] [1]),
        .I2(\j_fu_112_reg[10] [0]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .O(\j_fu_112[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h07770888)) 
    \j_fu_112[6]_i_1 
       (.I0(\j_fu_112_reg[10] [5]),
        .I1(\j_fu_112[8]_i_2_n_5 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_112_reg[10] [6]),
        .O(\j_fu_112_reg[9] [6]));
  LUT6 #(
    .INIT(64'h00006AAA6AAA6AAA)) 
    \j_fu_112[7]_i_1 
       (.I0(\j_fu_112_reg[10] [7]),
        .I1(\j_fu_112[8]_i_2_n_5 ),
        .I2(\j_fu_112_reg[10] [6]),
        .I3(\j_fu_112_reg[10] [5]),
        .I4(ap_loop_init_int),
        .I5(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .O(\j_fu_112_reg[9] [7]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_fu_112[8]_i_1 
       (.I0(\j_fu_112_reg[10] [5]),
        .I1(\j_fu_112_reg[10] [6]),
        .I2(\j_fu_112[8]_i_2_n_5 ),
        .I3(\j_fu_112_reg[10] [7]),
        .I4(ap_loop_init),
        .I5(\j_fu_112_reg[10] [8]),
        .O(\j_fu_112_reg[9] [8]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \j_fu_112[8]_i_2 
       (.I0(\j_fu_112_reg[10] [3]),
        .I1(\j_fu_112_reg[10] [4]),
        .I2(ap_loop_init),
        .I3(\j_fu_112_reg[10] [0]),
        .I4(\j_fu_112_reg[10] [1]),
        .I5(\j_fu_112_reg[10] [2]),
        .O(\j_fu_112[8]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_112[8]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hD52A)) 
    \j_fu_112[9]_i_1 
       (.I0(\j_fu_112_reg[10] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I3(\j_fu_112[10]_i_5_n_5 ),
        .O(\j_fu_112_reg[9] [9]));
  LUT6 #(
    .INIT(64'h00000000EAAA2AAA)) 
    \sof_2_reg_175[0]_i_1 
       (.I0(\sof_2_reg_175_reg[0]_0 ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_loop_init_int),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I4(sof_reg_110),
        .I5(\sof_2_reg_175_reg[0]_1 ),
        .O(\sof_2_reg_175_reg[0] ));
  LUT6 #(
    .INIT(64'h0EEE00EE0EEE0EEE)) 
    \sof_reg_110[0]_i_1 
       (.I0(sof_reg_110),
        .I1(Q[0]),
        .I2(ap_done_reg1),
        .I3(Q[1]),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg),
        .I5(ap_done_cache),
        .O(\sof_reg_110_reg[0] ));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_94
   (\axi_last_fu_126_reg[0] ,
    B_V_data_1_sel0,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg,
    E,
    \B_V_data_1_state_reg[0] ,
    D,
    B_V_data_1_sel_rd_reg,
    \B_V_data_1_state_reg[0]_0 ,
    empty_n_reg,
    push,
    mOutPtr16_out,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_0,
    SR,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_1,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_2,
    ap_rst_n_inv,
    ap_clk,
    \eol_reg_205_reg[0] ,
    stream_in_full_n,
    \eol_reg_205_reg[0]_0 ,
    \eol_reg_205_reg[0]_1 ,
    \eol_reg_205_reg[0]_2 ,
    Q,
    B_V_data_1_sel_rd_reg_0,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
    s_axis_video_TVALID_int_regslice,
    \axi_last_fu_126_reg[0]_0 ,
    ap_enable_reg_pp0_iter1,
    \j_fu_118_reg[10] ,
    \ap_CS_fsm[6]_i_4_0 ,
    sof_reg_160,
    B_V_data_1_sel,
    stream_in_empty_n,
    v_vcresampler_core_1_U0_stream_in_read,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_3,
    ap_rst_n);
  output \axi_last_fu_126_reg[0] ;
  output B_V_data_1_sel0;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg;
  output [0:0]E;
  output [0:0]\B_V_data_1_state_reg[0] ;
  output [10:0]D;
  output B_V_data_1_sel_rd_reg;
  output \B_V_data_1_state_reg[0]_0 ;
  output [0:0]empty_n_reg;
  output push;
  output mOutPtr16_out;
  output [1:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_0;
  output [0:0]SR;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_1;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_2;
  input ap_rst_n_inv;
  input ap_clk;
  input \eol_reg_205_reg[0] ;
  input stream_in_full_n;
  input \eol_reg_205_reg[0]_0 ;
  input \eol_reg_205_reg[0]_1 ;
  input \eol_reg_205_reg[0]_2 ;
  input [1:0]Q;
  input B_V_data_1_sel_rd_reg_0;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg;
  input s_axis_video_TVALID_int_regslice;
  input \axi_last_fu_126_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1;
  input [10:0]\j_fu_118_reg[10] ;
  input [10:0]\ap_CS_fsm[6]_i_4_0 ;
  input sof_reg_160;
  input B_V_data_1_sel;
  input stream_in_empty_n;
  input v_vcresampler_core_1_U0_stream_in_read;
  input [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_3;
  input ap_rst_n;

  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_reg;
  wire B_V_data_1_sel_rd_reg_0;
  wire [0:0]\B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [10:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[6]_i_3_n_5 ;
  wire [10:0]\ap_CS_fsm[6]_i_4_0 ;
  wire \ap_CS_fsm[6]_i_4_n_5 ;
  wire \ap_CS_fsm[6]_i_5_n_5 ;
  wire \ap_CS_fsm[6]_i_6_n_5 ;
  wire \ap_CS_fsm[6]_i_7_n_5 ;
  wire \ap_CS_fsm[6]_i_8_n_5 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__7_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__7_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \axi_data_fu_122[47]_i_4_n_5 ;
  wire \axi_last_fu_126_reg[0] ;
  wire \axi_last_fu_126_reg[0]_0 ;
  wire [0:0]empty_n_reg;
  wire \eol_reg_205_reg[0] ;
  wire \eol_reg_205_reg[0]_0 ;
  wire \eol_reg_205_reg[0]_1 ;
  wire \eol_reg_205_reg[0]_2 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg;
  wire [1:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_1;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_2;
  wire [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_3;
  wire icmp_ln545_fu_245_p2;
  wire \j_fu_118[10]_i_4_n_5 ;
  wire \j_fu_118[7]_i_2_n_5 ;
  wire \j_fu_118[7]_i_3_n_5 ;
  wire \j_fu_118[8]_i_2_n_5 ;
  wire [10:0]\j_fu_118_reg[10] ;
  wire mOutPtr16_out;
  wire push;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_160;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire v_vcresampler_core_1_U0_stream_in_read;

  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(B_V_data_1_sel0),
        .I1(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_reg));
  LUT6 #(
    .INIT(64'hFFFF00004F404F40)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\ap_CS_fsm[6]_i_3_n_5 ),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg),
        .I2(Q[0]),
        .I3(B_V_data_1_sel_rd_reg_0),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY),
        .I5(Q[1]),
        .O(B_V_data_1_sel0));
  LUT6 #(
    .INIT(64'h00B0000000000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg),
        .I2(stream_in_full_n),
        .I3(\axi_last_fu_126_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(Q[0]),
        .O(push));
  LUT6 #(
    .INIT(64'hFFC4FFF7FF00FF00)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(icmp_ln545_fu_245_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .I2(\ap_CS_fsm[6]_i_3_n_5 ),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_3),
        .I4(ap_done_cache),
        .I5(Q[0]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h3B000800)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(icmp_ln545_fu_245_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .I2(\ap_CS_fsm[6]_i_3_n_5 ),
        .I3(Q[0]),
        .I4(ap_done_cache),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_0[1]));
  LUT6 #(
    .INIT(64'h0000000000202202)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(\ap_CS_fsm[6]_i_4_n_5 ),
        .I1(\ap_CS_fsm[6]_i_5_n_5 ),
        .I2(\j_fu_118_reg[10] [3]),
        .I3(\j_fu_118[7]_i_2_n_5 ),
        .I4(\ap_CS_fsm[6]_i_4_0 [3]),
        .I5(\ap_CS_fsm[6]_i_6_n_5 ),
        .O(icmp_ln545_fu_245_p2));
  LUT5 #(
    .INIT(32'h0404FF04)) 
    \ap_CS_fsm[6]_i_3 
       (.I0(stream_in_full_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\axi_last_fu_126_reg[0]_0 ),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg),
        .I4(s_axis_video_TVALID_int_regslice),
        .O(\ap_CS_fsm[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000021440065)) 
    \ap_CS_fsm[6]_i_4 
       (.I0(\ap_CS_fsm[6]_i_4_0 [8]),
        .I1(\j_fu_118[7]_i_2_n_5 ),
        .I2(\j_fu_118_reg[10] [8]),
        .I3(\ap_CS_fsm[6]_i_4_0 [6]),
        .I4(\j_fu_118_reg[10] [6]),
        .I5(\ap_CS_fsm[6]_i_7_n_5 ),
        .O(\ap_CS_fsm[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \ap_CS_fsm[6]_i_5 
       (.I0(\ap_CS_fsm[6]_i_4_0 [1]),
        .I1(\j_fu_118[7]_i_2_n_5 ),
        .I2(\j_fu_118_reg[10] [1]),
        .I3(\ap_CS_fsm[6]_i_4_0 [0]),
        .I4(\j_fu_118_reg[10] [0]),
        .I5(\ap_CS_fsm[6]_i_8_n_5 ),
        .O(\ap_CS_fsm[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \ap_CS_fsm[6]_i_6 
       (.I0(\j_fu_118_reg[10] [5]),
        .I1(\ap_CS_fsm[6]_i_4_0 [5]),
        .I2(\j_fu_118_reg[10] [4]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .I5(\ap_CS_fsm[6]_i_4_0 [4]),
        .O(\ap_CS_fsm[6]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \ap_CS_fsm[6]_i_7 
       (.I0(\j_fu_118_reg[10] [2]),
        .I1(\ap_CS_fsm[6]_i_4_0 [2]),
        .I2(\j_fu_118_reg[10] [10]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .I5(\ap_CS_fsm[6]_i_4_0 [10]),
        .O(\ap_CS_fsm[6]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \ap_CS_fsm[6]_i_8 
       (.I0(\j_fu_118_reg[10] [9]),
        .I1(\ap_CS_fsm[6]_i_4_0 [9]),
        .I2(\j_fu_118_reg[10] [7]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .I5(\ap_CS_fsm[6]_i_4_0 [7]),
        .O(\ap_CS_fsm[6]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h3B08)) 
    ap_done_cache_i_1__7
       (.I0(icmp_ln545_fu_245_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .I2(\ap_CS_fsm[6]_i_3_n_5 ),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__7_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hF4040000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(icmp_ln545_fu_245_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .I2(\ap_CS_fsm[6]_i_3_n_5 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_rst_n),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFB08FFFF)) 
    ap_loop_init_int_i_1__7
       (.I0(icmp_ln545_fu_245_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .I2(\ap_CS_fsm[6]_i_3_n_5 ),
        .I3(ap_loop_init_int),
        .I4(ap_rst_n),
        .O(ap_loop_init_int_i_1__7_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__7_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA8AFFCFAA8A0000)) 
    \axi_data_fu_122[47]_i_1 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(\axi_last_fu_126_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_in_full_n),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg),
        .I5(\j_fu_118[7]_i_2_n_5 ),
        .O(\B_V_data_1_state_reg[0] ));
  LUT6 #(
    .INIT(64'h0000040044440444)) 
    \axi_data_fu_122[47]_i_3 
       (.I0(icmp_ln545_fu_245_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .I2(\eol_reg_205_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\axi_last_fu_126_reg[0]_0 ),
        .I5(\axi_data_fu_122[47]_i_4_n_5 ),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_fu_122[47]_i_4 
       (.I0(sof_reg_160),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\eol_reg_205_reg[0]_0 ),
        .O(\axi_data_fu_122[47]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hB800B8F0F0F0F0F0)) 
    \eol_reg_205[0]_i_1 
       (.I0(\eol_reg_205_reg[0] ),
        .I1(stream_in_full_n),
        .I2(\eol_reg_205_reg[0]_0 ),
        .I3(\eol_reg_205_reg[0]_1 ),
        .I4(\j_fu_118[7]_i_2_n_5 ),
        .I5(\eol_reg_205_reg[0]_2 ),
        .O(\axi_last_fu_126_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFFC4)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_i_1
       (.I0(icmp_ln545_fu_245_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .I2(\ap_CS_fsm[6]_i_3_n_5 ),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_3),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_2));
  LUT6 #(
    .INIT(64'hBA8ABA8ABA00BA8A)) 
    \icmp_ln545_reg_459[0]_i_1 
       (.I0(icmp_ln545_fu_245_p2),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg),
        .I3(\axi_last_fu_126_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(stream_in_full_n),
        .O(\B_V_data_1_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_118[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_118_reg[10] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \j_fu_118[10]_i_1 
       (.I0(icmp_ln545_fu_245_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .I2(\ap_CS_fsm[6]_i_3_n_5 ),
        .I3(ap_loop_init_int),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \j_fu_118[10]_i_2 
       (.I0(icmp_ln545_fu_245_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .I2(\ap_CS_fsm[6]_i_3_n_5 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00009AAA)) 
    \j_fu_118[10]_i_3 
       (.I0(\j_fu_118_reg[10] [10]),
        .I1(\j_fu_118[10]_i_4_n_5 ),
        .I2(\j_fu_118_reg[10] [8]),
        .I3(\j_fu_118_reg[10] [9]),
        .I4(ap_loop_init_int),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    \j_fu_118[10]_i_4 
       (.I0(\j_fu_118_reg[10] [6]),
        .I1(\j_fu_118_reg[10] [4]),
        .I2(\j_fu_118[7]_i_3_n_5 ),
        .I3(\j_fu_118_reg[10] [5]),
        .I4(\j_fu_118[7]_i_2_n_5 ),
        .I5(\j_fu_118_reg[10] [7]),
        .O(\j_fu_118[10]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \j_fu_118[1]_i_1 
       (.I0(\j_fu_118_reg[10] [0]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_118_reg[10] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_118[2]_i_1 
       (.I0(\j_fu_118_reg[10] [2]),
        .I1(\j_fu_118_reg[10] [1]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_118_reg[10] [0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \j_fu_118[3]_i_1 
       (.I0(\j_fu_118_reg[10] [3]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_118_reg[10] [1]),
        .I3(\j_fu_118_reg[10] [0]),
        .I4(\j_fu_118_reg[10] [2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \j_fu_118[4]_i_1 
       (.I0(\j_fu_118_reg[10] [4]),
        .I1(\j_fu_118_reg[10] [3]),
        .I2(\j_fu_118[7]_i_2_n_5 ),
        .I3(\j_fu_118_reg[10] [1]),
        .I4(\j_fu_118_reg[10] [0]),
        .I5(\j_fu_118_reg[10] [2]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h2D22)) 
    \j_fu_118[5]_i_1 
       (.I0(\j_fu_118_reg[10] [5]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_118[7]_i_3_n_5 ),
        .I3(\j_fu_118_reg[10] [4]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_fu_118[6]_i_1 
       (.I0(\j_fu_118_reg[10] [6]),
        .I1(\j_fu_118_reg[10] [5]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_118[7]_i_3_n_5 ),
        .I4(\j_fu_118_reg[10] [4]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h2212222222222222)) 
    \j_fu_118[7]_i_1 
       (.I0(\j_fu_118_reg[10] [7]),
        .I1(\j_fu_118[7]_i_2_n_5 ),
        .I2(\j_fu_118_reg[10] [5]),
        .I3(\j_fu_118[7]_i_3_n_5 ),
        .I4(\j_fu_118_reg[10] [4]),
        .I5(\j_fu_118_reg[10] [6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_118[7]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\j_fu_118[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    \j_fu_118[7]_i_3 
       (.I0(\j_fu_118_reg[10] [2]),
        .I1(\j_fu_118_reg[10] [0]),
        .I2(\j_fu_118_reg[10] [1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\j_fu_118_reg[10] [3]),
        .O(\j_fu_118[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_fu_118[8]_i_1 
       (.I0(\j_fu_118_reg[10] [8]),
        .I1(\j_fu_118_reg[10] [7]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_118[8]_i_2_n_5 ),
        .I4(\j_fu_118_reg[10] [6]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFDDDFFFF)) 
    \j_fu_118[8]_i_2 
       (.I0(\j_fu_118_reg[10] [4]),
        .I1(\j_fu_118[7]_i_3_n_5 ),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_118_reg[10] [5]),
        .O(\j_fu_118[8]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h44B4)) 
    \j_fu_118[9]_i_1 
       (.I0(\j_fu_118[10]_i_4_n_5 ),
        .I1(\j_fu_118_reg[10] [8]),
        .I2(\j_fu_118_reg[10] [9]),
        .I3(ap_loop_init_int),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[4]_i_1 
       (.I0(push),
        .I1(stream_in_empty_n),
        .I2(v_vcresampler_core_1_U0_stream_in_read),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mOutPtr[4]_i_3 
       (.I0(push),
        .I1(v_vcresampler_core_1_U0_stream_in_read),
        .I2(stream_in_empty_n),
        .O(mOutPtr16_out));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_95
   (\ap_CS_fsm_reg[2] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY,
    D,
    grp_reg_unsigned_short_s_fu_278_ap_ce,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg,
    sof_reg_83,
    Q);
  output \ap_CS_fsm_reg[2] ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY;
  output [1:0]D;
  output grp_reg_unsigned_short_s_fu_278_ap_ce;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg;
  input sof_reg_83;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_5;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY;
  wire grp_reg_unsigned_short_s_fu_278_ap_ce;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_reg_83;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hA2000000)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(Q[1]),
        .I1(sof_reg_83),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg),
        .I4(s_axis_video_TVALID_int_regslice),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hFBAAFBFFAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[0]),
        .I1(sof_reg_83),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h08A80808)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(sof_reg_83),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAEFFAEAAAAAAAAAA)) 
    ap_ce_reg_i_1
       (.I0(Q[2]),
        .I1(sof_reg_83),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(grp_reg_unsigned_short_s_fu_278_ap_ce));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    ap_done_cache_i_1
       (.I0(ap_loop_init_int),
        .I1(sof_reg_83),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h7FF57F55)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(sof_reg_83),
        .O(ap_loop_init_int_i_1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEEAE)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg),
        .I2(sof_reg_83),
        .I3(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \sof_reg_83[0]_i_1 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(sof_reg_83),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_flow_control_loop_pipe_sequential_init" *) 
module bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_96
   (ap_loop_init_int_reg_0,
    E,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY,
    D,
    \ap_CS_fsm_reg[7] ,
    \B_V_data_1_state_reg[0] ,
    \axi_last_4_reg_103_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY,
    Q,
    eol_1_reg_114,
    ap_rst_n,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg,
    s_axis_video_TLAST_int_regslice,
    select_ln590_reg_423,
    axi_last_4_loc_fu_110);
  output ap_loop_init_int_reg_0;
  output [0:0]E;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY;
  output [1:0]D;
  output \ap_CS_fsm_reg[7] ;
  output \B_V_data_1_state_reg[0] ;
  output \axi_last_4_reg_103_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY;
  input [2:0]Q;
  input eol_1_reg_114;
  input ap_rst_n;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg;
  input s_axis_video_TLAST_int_regslice;
  input select_ln590_reg_423;
  input axi_last_4_loc_fu_110;

  wire \B_V_data_1_state_reg[0] ;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_block_state1_pp0_stage0_iter0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_5;
  wire ap_done_reg1;
  wire ap_loop_init_int_i_1__0_n_5;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_4_loc_fu_110;
  wire \axi_last_4_loc_fu_110[0]_i_2_n_5 ;
  wire \axi_last_4_reg_103_reg[0] ;
  wire eol_1_reg_114;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire select_ln590_reg_423;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h20002A00)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg),
        .I4(eol_1_reg_114),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY));
  LUT5 #(
    .INIT(32'hAEAAAEAE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(ap_done_reg1),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg),
        .I3(eol_1_reg_114),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'hA808A8A8A8080808)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[2]),
        .I1(ap_done_cache),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out),
        .I4(ap_loop_init_int_reg_0),
        .I5(eol_1_reg_114),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_done_cache_i_1__0
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out),
        .I1(ap_loop_init_int_reg_0),
        .I2(eol_1_reg_114),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7FFFF55F755FF55)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg),
        .I5(eol_1_reg_114),
        .O(ap_loop_init_int_i_1__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_5),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF8FF888888888888)) 
    \axi_data_25_fu_102[47]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY),
        .I1(Q[0]),
        .I2(ap_loop_init_int_reg_0),
        .I3(eol_1_reg_114),
        .I4(Q[2]),
        .I5(ap_block_state1_pp0_stage0_iter0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hCCCCC808)) 
    \axi_data_25_fu_102[47]_i_3 
       (.I0(eol_1_reg_114),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out),
        .I4(s_axis_video_TVALID_int_regslice),
        .O(ap_block_state1_pp0_stage0_iter0));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \axi_last_4_loc_fu_110[0]_i_1 
       (.I0(eol_1_reg_114),
        .I1(\axi_last_4_loc_fu_110[0]_i_2_n_5 ),
        .I2(select_ln590_reg_423),
        .I3(ap_done_reg1),
        .I4(Q[2]),
        .I5(axi_last_4_loc_fu_110),
        .O(\axi_last_4_reg_103_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi_last_4_loc_fu_110[0]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .O(\axi_last_4_loc_fu_110[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08880000)) 
    \axi_last_4_reg_103[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg),
        .I5(eol_1_reg_114),
        .O(\B_V_data_1_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hAABAFABA)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(eol_1_reg_114),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out),
        .O(\ap_CS_fsm_reg[7] ));
endmodule

module bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1
   (P,
    S,
    add_ln192_2_fu_623_p2_carry__2,
    add_ln192_2_fu_623_p2_carry__2_0,
    \add_ln192_1_reg_1224_reg[7] ,
    \add_ln192_1_reg_1224_reg[15] ,
    \add_ln192_1_reg_1224_reg[23] ,
    DI,
    add_ln192_2_fu_623_p2_carry__2_1,
    CEB1,
    ap_clk,
    K12_read,
    stream_in_hresampled_dout,
    Q,
    add_ln192_2_fu_623_p2_carry__2_2,
    CO,
    O);
  output [19:0]P;
  output [0:0]S;
  output [0:0]add_ln192_2_fu_623_p2_carry__2;
  output [0:0]add_ln192_2_fu_623_p2_carry__2_0;
  output [7:0]\add_ln192_1_reg_1224_reg[7] ;
  output [7:0]\add_ln192_1_reg_1224_reg[15] ;
  output [7:0]\add_ln192_1_reg_1224_reg[23] ;
  output [0:0]DI;
  output [0:0]add_ln192_2_fu_623_p2_carry__2_1;
  input CEB1;
  input ap_clk;
  input [15:0]K12_read;
  input [7:0]stream_in_hresampled_dout;
  input [9:0]Q;
  input [24:0]add_ln192_2_fu_623_p2_carry__2_2;
  input [0:0]CO;
  input [0:0]O;

  wire CEB1;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [15:0]K12_read;
  wire [0:0]O;
  wire [19:0]P;
  wire [9:0]Q;
  wire [0:0]S;
  wire [7:0]\add_ln192_1_reg_1224_reg[15] ;
  wire [7:0]\add_ln192_1_reg_1224_reg[23] ;
  wire [7:0]\add_ln192_1_reg_1224_reg[7] ;
  wire [0:0]add_ln192_2_fu_623_p2_carry__2;
  wire [0:0]add_ln192_2_fu_623_p2_carry__2_0;
  wire [0:0]add_ln192_2_fu_623_p2_carry__2_1;
  wire [24:0]add_ln192_2_fu_623_p2_carry__2_2;
  wire ap_clk;
  wire [7:0]stream_in_hresampled_dout;

  bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_56 bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U
       (.CEB1(CEB1),
        .CO(CO),
        .DI(DI),
        .K12_read(K12_read),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln192_1_reg_1224_reg[15] (\add_ln192_1_reg_1224_reg[15] ),
        .\add_ln192_1_reg_1224_reg[23] (\add_ln192_1_reg_1224_reg[23] ),
        .\add_ln192_1_reg_1224_reg[7] (\add_ln192_1_reg_1224_reg[7] ),
        .add_ln192_2_fu_623_p2_carry__2(add_ln192_2_fu_623_p2_carry__2),
        .add_ln192_2_fu_623_p2_carry__2_0(add_ln192_2_fu_623_p2_carry__2_0),
        .add_ln192_2_fu_623_p2_carry__2_1(add_ln192_2_fu_623_p2_carry__2_1),
        .add_ln192_2_fu_623_p2_carry__2_2(add_ln192_2_fu_623_p2_carry__2_2),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1" *) 
module bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_37
   (P,
    S,
    add_ln194_2_fu_653_p2_carry__2,
    add_ln194_2_fu_653_p2_carry__2_0,
    \add_ln194_1_reg_1240_reg[7] ,
    \add_ln194_1_reg_1240_reg[15] ,
    \add_ln194_1_reg_1240_reg[23] ,
    DI,
    add_ln194_2_fu_653_p2_carry__2_1,
    CEB1,
    ap_clk,
    K22_read,
    stream_in_hresampled_dout,
    DSP_ALU_INST,
    Q,
    CO,
    O);
  output [19:0]P;
  output [0:0]S;
  output [0:0]add_ln194_2_fu_653_p2_carry__2;
  output [0:0]add_ln194_2_fu_653_p2_carry__2_0;
  output [7:0]\add_ln194_1_reg_1240_reg[7] ;
  output [7:0]\add_ln194_1_reg_1240_reg[15] ;
  output [7:0]\add_ln194_1_reg_1240_reg[23] ;
  output [0:0]DI;
  output [0:0]add_ln194_2_fu_653_p2_carry__2_1;
  input CEB1;
  input ap_clk;
  input [15:0]K22_read;
  input [7:0]stream_in_hresampled_dout;
  input [9:0]DSP_ALU_INST;
  input [24:0]Q;
  input [0:0]CO;
  input [0:0]O;

  wire CEB1;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [9:0]DSP_ALU_INST;
  wire [15:0]K22_read;
  wire [0:0]O;
  wire [19:0]P;
  wire [24:0]Q;
  wire [0:0]S;
  wire [7:0]\add_ln194_1_reg_1240_reg[15] ;
  wire [7:0]\add_ln194_1_reg_1240_reg[23] ;
  wire [7:0]\add_ln194_1_reg_1240_reg[7] ;
  wire [0:0]add_ln194_2_fu_653_p2_carry__2;
  wire [0:0]add_ln194_2_fu_653_p2_carry__2_0;
  wire [0:0]add_ln194_2_fu_653_p2_carry__2_1;
  wire ap_clk;
  wire [7:0]stream_in_hresampled_dout;

  bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_55 bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U
       (.CEB1(CEB1),
        .CO(CO),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .K22_read(K22_read),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln194_1_reg_1240_reg[15] (\add_ln194_1_reg_1240_reg[15] ),
        .\add_ln194_1_reg_1240_reg[23] (\add_ln194_1_reg_1240_reg[23] ),
        .\add_ln194_1_reg_1240_reg[7] (\add_ln194_1_reg_1240_reg[7] ),
        .add_ln194_2_fu_653_p2_carry__2(add_ln194_2_fu_653_p2_carry__2),
        .add_ln194_2_fu_653_p2_carry__2_0(add_ln194_2_fu_653_p2_carry__2_0),
        .add_ln194_2_fu_653_p2_carry__2_1(add_ln194_2_fu_653_p2_carry__2_1),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1" *) 
module bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_38
   (P,
    S,
    add_ln196_2_fu_683_p2_carry__2,
    add_ln196_2_fu_683_p2_carry__2_0,
    \add_ln196_1_reg_1256_reg[7] ,
    \add_ln196_1_reg_1256_reg[15] ,
    \add_ln196_1_reg_1256_reg[23] ,
    DI,
    add_ln196_2_fu_683_p2_carry__2_1,
    CEB1,
    ap_clk,
    K32_read,
    stream_in_hresampled_dout,
    DSP_ALU_INST,
    Q,
    CO,
    O);
  output [19:0]P;
  output [0:0]S;
  output [0:0]add_ln196_2_fu_683_p2_carry__2;
  output [0:0]add_ln196_2_fu_683_p2_carry__2_0;
  output [7:0]\add_ln196_1_reg_1256_reg[7] ;
  output [7:0]\add_ln196_1_reg_1256_reg[15] ;
  output [7:0]\add_ln196_1_reg_1256_reg[23] ;
  output [0:0]DI;
  output [0:0]add_ln196_2_fu_683_p2_carry__2_1;
  input CEB1;
  input ap_clk;
  input [15:0]K32_read;
  input [7:0]stream_in_hresampled_dout;
  input [9:0]DSP_ALU_INST;
  input [24:0]Q;
  input [0:0]CO;
  input [0:0]O;

  wire CEB1;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [9:0]DSP_ALU_INST;
  wire [15:0]K32_read;
  wire [0:0]O;
  wire [19:0]P;
  wire [24:0]Q;
  wire [0:0]S;
  wire [7:0]\add_ln196_1_reg_1256_reg[15] ;
  wire [7:0]\add_ln196_1_reg_1256_reg[23] ;
  wire [7:0]\add_ln196_1_reg_1256_reg[7] ;
  wire [0:0]add_ln196_2_fu_683_p2_carry__2;
  wire [0:0]add_ln196_2_fu_683_p2_carry__2_0;
  wire [0:0]add_ln196_2_fu_683_p2_carry__2_1;
  wire ap_clk;
  wire [7:0]stream_in_hresampled_dout;

  bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_54 bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U
       (.CEB1(CEB1),
        .CO(CO),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .K32_read(K32_read),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln196_1_reg_1256_reg[15] (\add_ln196_1_reg_1256_reg[15] ),
        .\add_ln196_1_reg_1256_reg[23] (\add_ln196_1_reg_1256_reg[23] ),
        .\add_ln196_1_reg_1256_reg[7] (\add_ln196_1_reg_1256_reg[7] ),
        .add_ln196_2_fu_683_p2_carry__2(add_ln196_2_fu_683_p2_carry__2),
        .add_ln196_2_fu_683_p2_carry__2_0(add_ln196_2_fu_683_p2_carry__2_0),
        .add_ln196_2_fu_683_p2_carry__2_1(add_ln196_2_fu_683_p2_carry__2_1),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1" *) 
module bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_39
   (P,
    S,
    add_ln192_5_fu_801_p2_carry__2,
    add_ln192_5_fu_801_p2_carry__2_0,
    \add_ln192_4_reg_1266_reg[7] ,
    \add_ln192_4_reg_1266_reg[15] ,
    \add_ln192_4_reg_1266_reg[23] ,
    DI,
    add_ln192_5_fu_801_p2_carry__2_1,
    CEB1,
    ap_clk,
    out,
    stream_in_hresampled_dout,
    Q,
    add_ln192_5_fu_801_p2_carry__2_2,
    CO,
    O);
  output [19:0]P;
  output [0:0]S;
  output [0:0]add_ln192_5_fu_801_p2_carry__2;
  output [0:0]add_ln192_5_fu_801_p2_carry__2_0;
  output [7:0]\add_ln192_4_reg_1266_reg[7] ;
  output [7:0]\add_ln192_4_reg_1266_reg[15] ;
  output [7:0]\add_ln192_4_reg_1266_reg[23] ;
  output [0:0]DI;
  output [0:0]add_ln192_5_fu_801_p2_carry__2_1;
  input CEB1;
  input ap_clk;
  input [15:0]out;
  input [7:0]stream_in_hresampled_dout;
  input [9:0]Q;
  input [24:0]add_ln192_5_fu_801_p2_carry__2_2;
  input [0:0]CO;
  input [0:0]O;

  wire CEB1;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]O;
  wire [19:0]P;
  wire [9:0]Q;
  wire [0:0]S;
  wire [7:0]\add_ln192_4_reg_1266_reg[15] ;
  wire [7:0]\add_ln192_4_reg_1266_reg[23] ;
  wire [7:0]\add_ln192_4_reg_1266_reg[7] ;
  wire [0:0]add_ln192_5_fu_801_p2_carry__2;
  wire [0:0]add_ln192_5_fu_801_p2_carry__2_0;
  wire [0:0]add_ln192_5_fu_801_p2_carry__2_1;
  wire [24:0]add_ln192_5_fu_801_p2_carry__2_2;
  wire ap_clk;
  wire [15:0]out;
  wire [7:0]stream_in_hresampled_dout;

  bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_53 bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U
       (.CEB1(CEB1),
        .CO(CO),
        .DI(DI),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln192_4_reg_1266_reg[15] (\add_ln192_4_reg_1266_reg[15] ),
        .\add_ln192_4_reg_1266_reg[23] (\add_ln192_4_reg_1266_reg[23] ),
        .\add_ln192_4_reg_1266_reg[7] (\add_ln192_4_reg_1266_reg[7] ),
        .add_ln192_5_fu_801_p2_carry__2(add_ln192_5_fu_801_p2_carry__2),
        .add_ln192_5_fu_801_p2_carry__2_0(add_ln192_5_fu_801_p2_carry__2_0),
        .add_ln192_5_fu_801_p2_carry__2_1(add_ln192_5_fu_801_p2_carry__2_1),
        .add_ln192_5_fu_801_p2_carry__2_2(add_ln192_5_fu_801_p2_carry__2_2),
        .ap_clk(ap_clk),
        .out(out),
        .stream_in_hresampled_dout(stream_in_hresampled_dout));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1" *) 
module bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_40
   (P,
    S,
    add_ln194_5_fu_831_p2_carry__2,
    add_ln194_5_fu_831_p2_carry__2_0,
    \add_ln194_4_reg_1276_reg[7] ,
    \add_ln194_4_reg_1276_reg[15] ,
    \add_ln194_4_reg_1276_reg[23] ,
    DI,
    add_ln194_5_fu_831_p2_carry__2_1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    stream_in_hresampled_dout,
    DSP_ALU_INST_0,
    Q,
    CO,
    O);
  output [19:0]P;
  output [0:0]S;
  output [0:0]add_ln194_5_fu_831_p2_carry__2;
  output [0:0]add_ln194_5_fu_831_p2_carry__2_0;
  output [7:0]\add_ln194_4_reg_1276_reg[7] ;
  output [7:0]\add_ln194_4_reg_1276_reg[15] ;
  output [7:0]\add_ln194_4_reg_1276_reg[23] ;
  output [0:0]DI;
  output [0:0]add_ln194_5_fu_831_p2_carry__2_1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]stream_in_hresampled_dout;
  input [9:0]DSP_ALU_INST_0;
  input [24:0]Q;
  input [0:0]CO;
  input [0:0]O;

  wire CEB1;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [9:0]DSP_ALU_INST_0;
  wire [0:0]O;
  wire [19:0]P;
  wire [24:0]Q;
  wire [0:0]S;
  wire [7:0]\add_ln194_4_reg_1276_reg[15] ;
  wire [7:0]\add_ln194_4_reg_1276_reg[23] ;
  wire [7:0]\add_ln194_4_reg_1276_reg[7] ;
  wire [0:0]add_ln194_5_fu_831_p2_carry__2;
  wire [0:0]add_ln194_5_fu_831_p2_carry__2_0;
  wire [0:0]add_ln194_5_fu_831_p2_carry__2_1;
  wire ap_clk;
  wire [7:0]stream_in_hresampled_dout;

  bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_52 bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U
       (.CEB1(CEB1),
        .CO(CO),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln194_4_reg_1276_reg[15] (\add_ln194_4_reg_1276_reg[15] ),
        .\add_ln194_4_reg_1276_reg[23] (\add_ln194_4_reg_1276_reg[23] ),
        .\add_ln194_4_reg_1276_reg[7] (\add_ln194_4_reg_1276_reg[7] ),
        .add_ln194_5_fu_831_p2_carry__2(add_ln194_5_fu_831_p2_carry__2),
        .add_ln194_5_fu_831_p2_carry__2_0(add_ln194_5_fu_831_p2_carry__2_0),
        .add_ln194_5_fu_831_p2_carry__2_1(add_ln194_5_fu_831_p2_carry__2_1),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1" *) 
module bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_41
   (P,
    CEB1,
    S,
    add_ln196_5_fu_861_p2_carry__2,
    add_ln196_5_fu_861_p2_carry__2_0,
    \add_ln196_4_reg_1286_reg[7] ,
    \add_ln196_4_reg_1286_reg[15] ,
    \add_ln196_4_reg_1286_reg[23] ,
    DI,
    add_ln196_5_fu_861_p2_carry__2_1,
    ap_clk,
    DSP_ALU_INST,
    stream_in_hresampled_dout,
    DSP_ALU_INST_0,
    Q,
    CO,
    O,
    ap_enable_reg_pp0_iter1,
    stream_in_hresampled_empty_n,
    ap_enable_reg_pp0_iter4,
    stream_csc_full_n);
  output [19:0]P;
  output CEB1;
  output [0:0]S;
  output [0:0]add_ln196_5_fu_861_p2_carry__2;
  output [0:0]add_ln196_5_fu_861_p2_carry__2_0;
  output [7:0]\add_ln196_4_reg_1286_reg[7] ;
  output [7:0]\add_ln196_4_reg_1286_reg[15] ;
  output [7:0]\add_ln196_4_reg_1286_reg[23] ;
  output [0:0]DI;
  output [0:0]add_ln196_5_fu_861_p2_carry__2_1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]stream_in_hresampled_dout;
  input [9:0]DSP_ALU_INST_0;
  input [24:0]Q;
  input [0:0]CO;
  input [0:0]O;
  input ap_enable_reg_pp0_iter1;
  input stream_in_hresampled_empty_n;
  input ap_enable_reg_pp0_iter4;
  input stream_csc_full_n;

  wire CEB1;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [9:0]DSP_ALU_INST_0;
  wire [0:0]O;
  wire [19:0]P;
  wire [24:0]Q;
  wire [0:0]S;
  wire [7:0]\add_ln196_4_reg_1286_reg[15] ;
  wire [7:0]\add_ln196_4_reg_1286_reg[23] ;
  wire [7:0]\add_ln196_4_reg_1286_reg[7] ;
  wire [0:0]add_ln196_5_fu_861_p2_carry__2;
  wire [0:0]add_ln196_5_fu_861_p2_carry__2_0;
  wire [0:0]add_ln196_5_fu_861_p2_carry__2_1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter4;
  wire stream_csc_full_n;
  wire [7:0]stream_in_hresampled_dout;
  wire stream_in_hresampled_empty_n;

  bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0 bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U
       (.CEP(CEB1),
        .CO(CO),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln196_4_reg_1286_reg[15] (\add_ln196_4_reg_1286_reg[15] ),
        .\add_ln196_4_reg_1286_reg[23] (\add_ln196_4_reg_1286_reg[23] ),
        .\add_ln196_4_reg_1286_reg[7] (\add_ln196_4_reg_1286_reg[7] ),
        .add_ln196_5_fu_861_p2_carry__2(add_ln196_5_fu_861_p2_carry__2),
        .add_ln196_5_fu_861_p2_carry__2_0(add_ln196_5_fu_861_p2_carry__2_0),
        .add_ln196_5_fu_861_p2_carry__2_1(add_ln196_5_fu_861_p2_carry__2_1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_dout(stream_in_hresampled_dout),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n));
endmodule

module bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0
   (P,
    CEP,
    S,
    add_ln196_5_fu_861_p2_carry__2,
    add_ln196_5_fu_861_p2_carry__2_0,
    \add_ln196_4_reg_1286_reg[7] ,
    \add_ln196_4_reg_1286_reg[15] ,
    \add_ln196_4_reg_1286_reg[23] ,
    DI,
    add_ln196_5_fu_861_p2_carry__2_1,
    ap_clk,
    DSP_ALU_INST,
    stream_in_hresampled_dout,
    DSP_ALU_INST_0,
    Q,
    CO,
    O,
    ap_enable_reg_pp0_iter1,
    stream_in_hresampled_empty_n,
    ap_enable_reg_pp0_iter4,
    stream_csc_full_n);
  output [19:0]P;
  output CEP;
  output [0:0]S;
  output [0:0]add_ln196_5_fu_861_p2_carry__2;
  output [0:0]add_ln196_5_fu_861_p2_carry__2_0;
  output [7:0]\add_ln196_4_reg_1286_reg[7] ;
  output [7:0]\add_ln196_4_reg_1286_reg[15] ;
  output [7:0]\add_ln196_4_reg_1286_reg[23] ;
  output [0:0]DI;
  output [0:0]add_ln196_5_fu_861_p2_carry__2_1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]stream_in_hresampled_dout;
  input [9:0]DSP_ALU_INST_0;
  input [24:0]Q;
  input [0:0]CO;
  input [0:0]O;
  input ap_enable_reg_pp0_iter1;
  input stream_in_hresampled_empty_n;
  input ap_enable_reg_pp0_iter4;
  input stream_csc_full_n;

  wire CEP;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [9:0]DSP_ALU_INST_0;
  wire [0:0]O;
  wire [19:0]P;
  wire [24:0]Q;
  wire [0:0]S;
  wire [7:0]\add_ln196_4_reg_1286_reg[15] ;
  wire [7:0]\add_ln196_4_reg_1286_reg[23] ;
  wire [7:0]\add_ln196_4_reg_1286_reg[7] ;
  wire [0:0]add_ln196_5_fu_861_p2_carry__2;
  wire [0:0]add_ln196_5_fu_861_p2_carry__2_0;
  wire [0:0]add_ln196_5_fu_861_p2_carry__2_1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter4;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire stream_csc_full_n;
  wire [7:0]stream_in_hresampled_dout;
  wire stream_in_hresampled_empty_n;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry__0_i_1
       (.I0(Q[15]),
        .I1(P[15]),
        .O(\add_ln196_4_reg_1286_reg[15] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry__0_i_2
       (.I0(Q[14]),
        .I1(P[14]),
        .O(\add_ln196_4_reg_1286_reg[15] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry__0_i_3
       (.I0(Q[13]),
        .I1(P[13]),
        .O(\add_ln196_4_reg_1286_reg[15] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry__0_i_4
       (.I0(Q[12]),
        .I1(P[12]),
        .O(\add_ln196_4_reg_1286_reg[15] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry__0_i_5
       (.I0(Q[11]),
        .I1(P[11]),
        .O(\add_ln196_4_reg_1286_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry__0_i_6
       (.I0(Q[10]),
        .I1(P[10]),
        .O(\add_ln196_4_reg_1286_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry__0_i_7
       (.I0(Q[9]),
        .I1(P[9]),
        .O(\add_ln196_4_reg_1286_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry__0_i_8
       (.I0(Q[8]),
        .I1(P[8]),
        .O(\add_ln196_4_reg_1286_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry__1_i_1
       (.I0(Q[23]),
        .I1(p_reg_reg_n_87),
        .O(\add_ln196_4_reg_1286_reg[23] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry__1_i_2
       (.I0(Q[22]),
        .I1(p_reg_reg_n_88),
        .O(\add_ln196_4_reg_1286_reg[23] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry__1_i_3
       (.I0(Q[21]),
        .I1(p_reg_reg_n_89),
        .O(\add_ln196_4_reg_1286_reg[23] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry__1_i_4
       (.I0(Q[20]),
        .I1(p_reg_reg_n_90),
        .O(\add_ln196_4_reg_1286_reg[23] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry__1_i_5
       (.I0(Q[19]),
        .I1(P[19]),
        .O(\add_ln196_4_reg_1286_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry__1_i_6
       (.I0(Q[18]),
        .I1(P[18]),
        .O(\add_ln196_4_reg_1286_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry__1_i_7
       (.I0(Q[17]),
        .I1(P[17]),
        .O(\add_ln196_4_reg_1286_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry__1_i_8
       (.I0(Q[16]),
        .I1(P[16]),
        .O(\add_ln196_4_reg_1286_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry__2_i_2
       (.I0(Q[24]),
        .I1(p_reg_reg_n_86),
        .O(S));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry_i_1
       (.I0(Q[7]),
        .I1(P[7]),
        .O(\add_ln196_4_reg_1286_reg[7] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry_i_2
       (.I0(Q[6]),
        .I1(P[6]),
        .O(\add_ln196_4_reg_1286_reg[7] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry_i_3
       (.I0(Q[5]),
        .I1(P[5]),
        .O(\add_ln196_4_reg_1286_reg[7] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry_i_4
       (.I0(Q[4]),
        .I1(P[4]),
        .O(\add_ln196_4_reg_1286_reg[7] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry_i_5
       (.I0(Q[3]),
        .I1(P[3]),
        .O(\add_ln196_4_reg_1286_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry_i_6
       (.I0(Q[2]),
        .I1(P[2]),
        .O(\add_ln196_4_reg_1286_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry_i_7
       (.I0(Q[1]),
        .I1(P[1]),
        .O(\add_ln196_4_reg_1286_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_5_fu_861_p2_carry_i_8
       (.I0(Q[0]),
        .I1(P[0]),
        .O(\add_ln196_4_reg_1286_reg[7] [0]));
  LUT4 #(
    .INIT(16'hDD0D)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(stream_in_hresampled_empty_n),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(stream_csc_full_n),
        .O(CEP));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln200_2_fu_945_p2_carry_i_1
       (.I0(CO),
        .O(DI));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln200_2_fu_945_p2_carry_i_6
       (.I0(CO),
        .I1(O),
        .O(add_ln196_5_fu_861_p2_carry__2));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln200_3_fu_950_p2_carry_i_1
       (.I0(O),
        .I1(CO),
        .O(add_ln196_5_fu_861_p2_carry__2_1));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln200_3_fu_950_p2_carry_i_8
       (.I0(CO),
        .I1(O),
        .O(add_ln196_5_fu_861_p2_carry__2_0));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEP),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0" *) 
module bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_52
   (P,
    S,
    add_ln194_5_fu_831_p2_carry__2,
    add_ln194_5_fu_831_p2_carry__2_0,
    \add_ln194_4_reg_1276_reg[7] ,
    \add_ln194_4_reg_1276_reg[15] ,
    \add_ln194_4_reg_1276_reg[23] ,
    DI,
    add_ln194_5_fu_831_p2_carry__2_1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    stream_in_hresampled_dout,
    DSP_ALU_INST_0,
    Q,
    CO,
    O);
  output [19:0]P;
  output [0:0]S;
  output [0:0]add_ln194_5_fu_831_p2_carry__2;
  output [0:0]add_ln194_5_fu_831_p2_carry__2_0;
  output [7:0]\add_ln194_4_reg_1276_reg[7] ;
  output [7:0]\add_ln194_4_reg_1276_reg[15] ;
  output [7:0]\add_ln194_4_reg_1276_reg[23] ;
  output [0:0]DI;
  output [0:0]add_ln194_5_fu_831_p2_carry__2_1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]stream_in_hresampled_dout;
  input [9:0]DSP_ALU_INST_0;
  input [24:0]Q;
  input [0:0]CO;
  input [0:0]O;

  wire CEB1;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [9:0]DSP_ALU_INST_0;
  wire [0:0]O;
  wire [19:0]P;
  wire [24:0]Q;
  wire [0:0]S;
  wire [7:0]\add_ln194_4_reg_1276_reg[15] ;
  wire [7:0]\add_ln194_4_reg_1276_reg[23] ;
  wire [7:0]\add_ln194_4_reg_1276_reg[7] ;
  wire [0:0]add_ln194_5_fu_831_p2_carry__2;
  wire [0:0]add_ln194_5_fu_831_p2_carry__2_0;
  wire [0:0]add_ln194_5_fu_831_p2_carry__2_1;
  wire ap_clk;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire [7:0]stream_in_hresampled_dout;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry__0_i_1
       (.I0(Q[15]),
        .I1(P[15]),
        .O(\add_ln194_4_reg_1276_reg[15] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry__0_i_2
       (.I0(Q[14]),
        .I1(P[14]),
        .O(\add_ln194_4_reg_1276_reg[15] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry__0_i_3
       (.I0(Q[13]),
        .I1(P[13]),
        .O(\add_ln194_4_reg_1276_reg[15] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry__0_i_4
       (.I0(Q[12]),
        .I1(P[12]),
        .O(\add_ln194_4_reg_1276_reg[15] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry__0_i_5
       (.I0(Q[11]),
        .I1(P[11]),
        .O(\add_ln194_4_reg_1276_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry__0_i_6
       (.I0(Q[10]),
        .I1(P[10]),
        .O(\add_ln194_4_reg_1276_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry__0_i_7
       (.I0(Q[9]),
        .I1(P[9]),
        .O(\add_ln194_4_reg_1276_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry__0_i_8
       (.I0(Q[8]),
        .I1(P[8]),
        .O(\add_ln194_4_reg_1276_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry__1_i_1
       (.I0(Q[23]),
        .I1(p_reg_reg_n_87),
        .O(\add_ln194_4_reg_1276_reg[23] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry__1_i_2
       (.I0(Q[22]),
        .I1(p_reg_reg_n_88),
        .O(\add_ln194_4_reg_1276_reg[23] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry__1_i_3
       (.I0(Q[21]),
        .I1(p_reg_reg_n_89),
        .O(\add_ln194_4_reg_1276_reg[23] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry__1_i_4
       (.I0(Q[20]),
        .I1(p_reg_reg_n_90),
        .O(\add_ln194_4_reg_1276_reg[23] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry__1_i_5
       (.I0(Q[19]),
        .I1(P[19]),
        .O(\add_ln194_4_reg_1276_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry__1_i_6
       (.I0(Q[18]),
        .I1(P[18]),
        .O(\add_ln194_4_reg_1276_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry__1_i_7
       (.I0(Q[17]),
        .I1(P[17]),
        .O(\add_ln194_4_reg_1276_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry__1_i_8
       (.I0(Q[16]),
        .I1(P[16]),
        .O(\add_ln194_4_reg_1276_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry__2_i_2
       (.I0(Q[24]),
        .I1(p_reg_reg_n_86),
        .O(S));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry_i_1
       (.I0(Q[7]),
        .I1(P[7]),
        .O(\add_ln194_4_reg_1276_reg[7] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry_i_2
       (.I0(Q[6]),
        .I1(P[6]),
        .O(\add_ln194_4_reg_1276_reg[7] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry_i_3
       (.I0(Q[5]),
        .I1(P[5]),
        .O(\add_ln194_4_reg_1276_reg[7] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry_i_4
       (.I0(Q[4]),
        .I1(P[4]),
        .O(\add_ln194_4_reg_1276_reg[7] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry_i_5
       (.I0(Q[3]),
        .I1(P[3]),
        .O(\add_ln194_4_reg_1276_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry_i_6
       (.I0(Q[2]),
        .I1(P[2]),
        .O(\add_ln194_4_reg_1276_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry_i_7
       (.I0(Q[1]),
        .I1(P[1]),
        .O(\add_ln194_4_reg_1276_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_5_fu_831_p2_carry_i_8
       (.I0(Q[0]),
        .I1(P[0]),
        .O(\add_ln194_4_reg_1276_reg[7] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln199_2_fu_911_p2_carry_i_1
       (.I0(CO),
        .O(DI));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln199_2_fu_911_p2_carry_i_6
       (.I0(CO),
        .I1(O),
        .O(add_ln194_5_fu_831_p2_carry__2));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln199_3_fu_916_p2_carry_i_1
       (.I0(O),
        .I1(CO),
        .O(add_ln194_5_fu_831_p2_carry__2_1));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln199_3_fu_916_p2_carry_i_8
       (.I0(CO),
        .I1(O),
        .O(add_ln194_5_fu_831_p2_carry__2_0));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0[9],DSP_ALU_INST_0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEB1),
        .CEP(CEB1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0" *) 
module bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_53
   (P,
    S,
    add_ln192_5_fu_801_p2_carry__2,
    add_ln192_5_fu_801_p2_carry__2_0,
    \add_ln192_4_reg_1266_reg[7] ,
    \add_ln192_4_reg_1266_reg[15] ,
    \add_ln192_4_reg_1266_reg[23] ,
    DI,
    add_ln192_5_fu_801_p2_carry__2_1,
    CEB1,
    ap_clk,
    out,
    stream_in_hresampled_dout,
    Q,
    add_ln192_5_fu_801_p2_carry__2_2,
    CO,
    O);
  output [19:0]P;
  output [0:0]S;
  output [0:0]add_ln192_5_fu_801_p2_carry__2;
  output [0:0]add_ln192_5_fu_801_p2_carry__2_0;
  output [7:0]\add_ln192_4_reg_1266_reg[7] ;
  output [7:0]\add_ln192_4_reg_1266_reg[15] ;
  output [7:0]\add_ln192_4_reg_1266_reg[23] ;
  output [0:0]DI;
  output [0:0]add_ln192_5_fu_801_p2_carry__2_1;
  input CEB1;
  input ap_clk;
  input [15:0]out;
  input [7:0]stream_in_hresampled_dout;
  input [9:0]Q;
  input [24:0]add_ln192_5_fu_801_p2_carry__2_2;
  input [0:0]CO;
  input [0:0]O;

  wire CEB1;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]O;
  wire [19:0]P;
  wire [9:0]Q;
  wire [0:0]S;
  wire [7:0]\add_ln192_4_reg_1266_reg[15] ;
  wire [7:0]\add_ln192_4_reg_1266_reg[23] ;
  wire [7:0]\add_ln192_4_reg_1266_reg[7] ;
  wire [0:0]add_ln192_5_fu_801_p2_carry__2;
  wire [0:0]add_ln192_5_fu_801_p2_carry__2_0;
  wire [0:0]add_ln192_5_fu_801_p2_carry__2_1;
  wire [24:0]add_ln192_5_fu_801_p2_carry__2_2;
  wire ap_clk;
  wire [15:0]out;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire [7:0]stream_in_hresampled_dout;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry__0_i_1
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[15]),
        .I1(P[15]),
        .O(\add_ln192_4_reg_1266_reg[15] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry__0_i_2
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[14]),
        .I1(P[14]),
        .O(\add_ln192_4_reg_1266_reg[15] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry__0_i_3
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[13]),
        .I1(P[13]),
        .O(\add_ln192_4_reg_1266_reg[15] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry__0_i_4
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[12]),
        .I1(P[12]),
        .O(\add_ln192_4_reg_1266_reg[15] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry__0_i_5
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[11]),
        .I1(P[11]),
        .O(\add_ln192_4_reg_1266_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry__0_i_6
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[10]),
        .I1(P[10]),
        .O(\add_ln192_4_reg_1266_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry__0_i_7
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[9]),
        .I1(P[9]),
        .O(\add_ln192_4_reg_1266_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry__0_i_8
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[8]),
        .I1(P[8]),
        .O(\add_ln192_4_reg_1266_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry__1_i_1
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[23]),
        .I1(p_reg_reg_n_87),
        .O(\add_ln192_4_reg_1266_reg[23] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry__1_i_2
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[22]),
        .I1(p_reg_reg_n_88),
        .O(\add_ln192_4_reg_1266_reg[23] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry__1_i_3
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[21]),
        .I1(p_reg_reg_n_89),
        .O(\add_ln192_4_reg_1266_reg[23] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry__1_i_4
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[20]),
        .I1(p_reg_reg_n_90),
        .O(\add_ln192_4_reg_1266_reg[23] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry__1_i_5
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[19]),
        .I1(P[19]),
        .O(\add_ln192_4_reg_1266_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry__1_i_6
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[18]),
        .I1(P[18]),
        .O(\add_ln192_4_reg_1266_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry__1_i_7
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[17]),
        .I1(P[17]),
        .O(\add_ln192_4_reg_1266_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry__1_i_8
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[16]),
        .I1(P[16]),
        .O(\add_ln192_4_reg_1266_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry__2_i_2
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[24]),
        .I1(p_reg_reg_n_86),
        .O(S));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry_i_1
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[7]),
        .I1(P[7]),
        .O(\add_ln192_4_reg_1266_reg[7] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry_i_2
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[6]),
        .I1(P[6]),
        .O(\add_ln192_4_reg_1266_reg[7] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry_i_3
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[5]),
        .I1(P[5]),
        .O(\add_ln192_4_reg_1266_reg[7] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry_i_4
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[4]),
        .I1(P[4]),
        .O(\add_ln192_4_reg_1266_reg[7] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry_i_5
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[3]),
        .I1(P[3]),
        .O(\add_ln192_4_reg_1266_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry_i_6
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[2]),
        .I1(P[2]),
        .O(\add_ln192_4_reg_1266_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry_i_7
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[1]),
        .I1(P[1]),
        .O(\add_ln192_4_reg_1266_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_5_fu_801_p2_carry_i_8
       (.I0(add_ln192_5_fu_801_p2_carry__2_2[0]),
        .I1(P[0]),
        .O(\add_ln192_4_reg_1266_reg[7] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln198_2_fu_877_p2_carry_i_1
       (.I0(CO),
        .O(DI));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln198_2_fu_877_p2_carry_i_6
       (.I0(CO),
        .I1(O),
        .O(add_ln192_5_fu_801_p2_carry__2));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln198_3_fu_882_p2_carry_i_1
       (.I0(O),
        .I1(CO),
        .O(add_ln192_5_fu_801_p2_carry__2_1));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln198_3_fu_882_p2_carry_i_8
       (.I0(CO),
        .I1(O),
        .O(add_ln192_5_fu_801_p2_carry__2_0));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({out[15],out[15],out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEB1),
        .CEP(CEB1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0" *) 
module bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_54
   (P,
    S,
    add_ln196_2_fu_683_p2_carry__2,
    add_ln196_2_fu_683_p2_carry__2_0,
    \add_ln196_1_reg_1256_reg[7] ,
    \add_ln196_1_reg_1256_reg[15] ,
    \add_ln196_1_reg_1256_reg[23] ,
    DI,
    add_ln196_2_fu_683_p2_carry__2_1,
    CEB1,
    ap_clk,
    K32_read,
    stream_in_hresampled_dout,
    DSP_ALU_INST,
    Q,
    CO,
    O);
  output [19:0]P;
  output [0:0]S;
  output [0:0]add_ln196_2_fu_683_p2_carry__2;
  output [0:0]add_ln196_2_fu_683_p2_carry__2_0;
  output [7:0]\add_ln196_1_reg_1256_reg[7] ;
  output [7:0]\add_ln196_1_reg_1256_reg[15] ;
  output [7:0]\add_ln196_1_reg_1256_reg[23] ;
  output [0:0]DI;
  output [0:0]add_ln196_2_fu_683_p2_carry__2_1;
  input CEB1;
  input ap_clk;
  input [15:0]K32_read;
  input [7:0]stream_in_hresampled_dout;
  input [9:0]DSP_ALU_INST;
  input [24:0]Q;
  input [0:0]CO;
  input [0:0]O;

  wire CEB1;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [9:0]DSP_ALU_INST;
  wire [15:0]K32_read;
  wire [0:0]O;
  wire [19:0]P;
  wire [24:0]Q;
  wire [0:0]S;
  wire [7:0]\add_ln196_1_reg_1256_reg[15] ;
  wire [7:0]\add_ln196_1_reg_1256_reg[23] ;
  wire [7:0]\add_ln196_1_reg_1256_reg[7] ;
  wire [0:0]add_ln196_2_fu_683_p2_carry__2;
  wire [0:0]add_ln196_2_fu_683_p2_carry__2_0;
  wire [0:0]add_ln196_2_fu_683_p2_carry__2_1;
  wire ap_clk;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire [7:0]stream_in_hresampled_dout;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry__0_i_1
       (.I0(Q[15]),
        .I1(P[15]),
        .O(\add_ln196_1_reg_1256_reg[15] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry__0_i_2
       (.I0(Q[14]),
        .I1(P[14]),
        .O(\add_ln196_1_reg_1256_reg[15] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry__0_i_3
       (.I0(Q[13]),
        .I1(P[13]),
        .O(\add_ln196_1_reg_1256_reg[15] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry__0_i_4
       (.I0(Q[12]),
        .I1(P[12]),
        .O(\add_ln196_1_reg_1256_reg[15] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry__0_i_5
       (.I0(Q[11]),
        .I1(P[11]),
        .O(\add_ln196_1_reg_1256_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry__0_i_6
       (.I0(Q[10]),
        .I1(P[10]),
        .O(\add_ln196_1_reg_1256_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry__0_i_7
       (.I0(Q[9]),
        .I1(P[9]),
        .O(\add_ln196_1_reg_1256_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry__0_i_8
       (.I0(Q[8]),
        .I1(P[8]),
        .O(\add_ln196_1_reg_1256_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry__1_i_1
       (.I0(Q[23]),
        .I1(p_reg_reg_n_87),
        .O(\add_ln196_1_reg_1256_reg[23] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry__1_i_2
       (.I0(Q[22]),
        .I1(p_reg_reg_n_88),
        .O(\add_ln196_1_reg_1256_reg[23] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry__1_i_3
       (.I0(Q[21]),
        .I1(p_reg_reg_n_89),
        .O(\add_ln196_1_reg_1256_reg[23] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry__1_i_4
       (.I0(Q[20]),
        .I1(p_reg_reg_n_90),
        .O(\add_ln196_1_reg_1256_reg[23] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry__1_i_5
       (.I0(Q[19]),
        .I1(P[19]),
        .O(\add_ln196_1_reg_1256_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry__1_i_6
       (.I0(Q[18]),
        .I1(P[18]),
        .O(\add_ln196_1_reg_1256_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry__1_i_7
       (.I0(Q[17]),
        .I1(P[17]),
        .O(\add_ln196_1_reg_1256_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry__1_i_8
       (.I0(Q[16]),
        .I1(P[16]),
        .O(\add_ln196_1_reg_1256_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry__2_i_2
       (.I0(Q[24]),
        .I1(p_reg_reg_n_86),
        .O(S));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry_i_1
       (.I0(Q[7]),
        .I1(P[7]),
        .O(\add_ln196_1_reg_1256_reg[7] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry_i_2
       (.I0(Q[6]),
        .I1(P[6]),
        .O(\add_ln196_1_reg_1256_reg[7] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry_i_3
       (.I0(Q[5]),
        .I1(P[5]),
        .O(\add_ln196_1_reg_1256_reg[7] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry_i_4
       (.I0(Q[4]),
        .I1(P[4]),
        .O(\add_ln196_1_reg_1256_reg[7] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry_i_5
       (.I0(Q[3]),
        .I1(P[3]),
        .O(\add_ln196_1_reg_1256_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry_i_6
       (.I0(Q[2]),
        .I1(P[2]),
        .O(\add_ln196_1_reg_1256_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry_i_7
       (.I0(Q[1]),
        .I1(P[1]),
        .O(\add_ln196_1_reg_1256_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln196_2_fu_683_p2_carry_i_8
       (.I0(Q[0]),
        .I1(P[0]),
        .O(\add_ln196_1_reg_1256_reg[7] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln200_1_fu_758_p2_carry_i_1
       (.I0(O),
        .I1(CO),
        .O(add_ln196_2_fu_683_p2_carry__2_1));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln200_1_fu_758_p2_carry_i_8
       (.I0(CO),
        .I1(O),
        .O(add_ln196_2_fu_683_p2_carry__2_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln200_fu_753_p2_carry_i_1
       (.I0(CO),
        .O(DI));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln200_fu_753_p2_carry_i_6
       (.I0(CO),
        .I1(O),
        .O(add_ln196_2_fu_683_p2_carry__2));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({K32_read[15],K32_read[15],K32_read}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEB1),
        .CEP(CEB1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0" *) 
module bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_55
   (P,
    S,
    add_ln194_2_fu_653_p2_carry__2,
    add_ln194_2_fu_653_p2_carry__2_0,
    \add_ln194_1_reg_1240_reg[7] ,
    \add_ln194_1_reg_1240_reg[15] ,
    \add_ln194_1_reg_1240_reg[23] ,
    DI,
    add_ln194_2_fu_653_p2_carry__2_1,
    CEB1,
    ap_clk,
    K22_read,
    stream_in_hresampled_dout,
    DSP_ALU_INST,
    Q,
    CO,
    O);
  output [19:0]P;
  output [0:0]S;
  output [0:0]add_ln194_2_fu_653_p2_carry__2;
  output [0:0]add_ln194_2_fu_653_p2_carry__2_0;
  output [7:0]\add_ln194_1_reg_1240_reg[7] ;
  output [7:0]\add_ln194_1_reg_1240_reg[15] ;
  output [7:0]\add_ln194_1_reg_1240_reg[23] ;
  output [0:0]DI;
  output [0:0]add_ln194_2_fu_653_p2_carry__2_1;
  input CEB1;
  input ap_clk;
  input [15:0]K22_read;
  input [7:0]stream_in_hresampled_dout;
  input [9:0]DSP_ALU_INST;
  input [24:0]Q;
  input [0:0]CO;
  input [0:0]O;

  wire CEB1;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [9:0]DSP_ALU_INST;
  wire [15:0]K22_read;
  wire [0:0]O;
  wire [19:0]P;
  wire [24:0]Q;
  wire [0:0]S;
  wire [7:0]\add_ln194_1_reg_1240_reg[15] ;
  wire [7:0]\add_ln194_1_reg_1240_reg[23] ;
  wire [7:0]\add_ln194_1_reg_1240_reg[7] ;
  wire [0:0]add_ln194_2_fu_653_p2_carry__2;
  wire [0:0]add_ln194_2_fu_653_p2_carry__2_0;
  wire [0:0]add_ln194_2_fu_653_p2_carry__2_1;
  wire ap_clk;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire [7:0]stream_in_hresampled_dout;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry__0_i_1
       (.I0(Q[15]),
        .I1(P[15]),
        .O(\add_ln194_1_reg_1240_reg[15] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry__0_i_2
       (.I0(Q[14]),
        .I1(P[14]),
        .O(\add_ln194_1_reg_1240_reg[15] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry__0_i_3
       (.I0(Q[13]),
        .I1(P[13]),
        .O(\add_ln194_1_reg_1240_reg[15] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry__0_i_4
       (.I0(Q[12]),
        .I1(P[12]),
        .O(\add_ln194_1_reg_1240_reg[15] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry__0_i_5
       (.I0(Q[11]),
        .I1(P[11]),
        .O(\add_ln194_1_reg_1240_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry__0_i_6
       (.I0(Q[10]),
        .I1(P[10]),
        .O(\add_ln194_1_reg_1240_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry__0_i_7
       (.I0(Q[9]),
        .I1(P[9]),
        .O(\add_ln194_1_reg_1240_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry__0_i_8
       (.I0(Q[8]),
        .I1(P[8]),
        .O(\add_ln194_1_reg_1240_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry__1_i_1
       (.I0(Q[23]),
        .I1(p_reg_reg_n_87),
        .O(\add_ln194_1_reg_1240_reg[23] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry__1_i_2
       (.I0(Q[22]),
        .I1(p_reg_reg_n_88),
        .O(\add_ln194_1_reg_1240_reg[23] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry__1_i_3
       (.I0(Q[21]),
        .I1(p_reg_reg_n_89),
        .O(\add_ln194_1_reg_1240_reg[23] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry__1_i_4
       (.I0(Q[20]),
        .I1(p_reg_reg_n_90),
        .O(\add_ln194_1_reg_1240_reg[23] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry__1_i_5
       (.I0(Q[19]),
        .I1(P[19]),
        .O(\add_ln194_1_reg_1240_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry__1_i_6
       (.I0(Q[18]),
        .I1(P[18]),
        .O(\add_ln194_1_reg_1240_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry__1_i_7
       (.I0(Q[17]),
        .I1(P[17]),
        .O(\add_ln194_1_reg_1240_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry__1_i_8
       (.I0(Q[16]),
        .I1(P[16]),
        .O(\add_ln194_1_reg_1240_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry__2_i_2
       (.I0(Q[24]),
        .I1(p_reg_reg_n_86),
        .O(S));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry_i_1
       (.I0(Q[7]),
        .I1(P[7]),
        .O(\add_ln194_1_reg_1240_reg[7] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry_i_2
       (.I0(Q[6]),
        .I1(P[6]),
        .O(\add_ln194_1_reg_1240_reg[7] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry_i_3
       (.I0(Q[5]),
        .I1(P[5]),
        .O(\add_ln194_1_reg_1240_reg[7] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry_i_4
       (.I0(Q[4]),
        .I1(P[4]),
        .O(\add_ln194_1_reg_1240_reg[7] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry_i_5
       (.I0(Q[3]),
        .I1(P[3]),
        .O(\add_ln194_1_reg_1240_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry_i_6
       (.I0(Q[2]),
        .I1(P[2]),
        .O(\add_ln194_1_reg_1240_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry_i_7
       (.I0(Q[1]),
        .I1(P[1]),
        .O(\add_ln194_1_reg_1240_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln194_2_fu_653_p2_carry_i_8
       (.I0(Q[0]),
        .I1(P[0]),
        .O(\add_ln194_1_reg_1240_reg[7] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln199_1_fu_738_p2_carry_i_1
       (.I0(O),
        .I1(CO),
        .O(add_ln194_2_fu_653_p2_carry__2_1));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln199_1_fu_738_p2_carry_i_8
       (.I0(CO),
        .I1(O),
        .O(add_ln194_2_fu_653_p2_carry__2_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln199_fu_733_p2_carry_i_1
       (.I0(CO),
        .O(DI));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln199_fu_733_p2_carry_i_6
       (.I0(CO),
        .I1(O),
        .O(add_ln194_2_fu_653_p2_carry__2));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({K22_read[15],K22_read[15],K22_read}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST[9],DSP_ALU_INST,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEB1),
        .CEP(CEB1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0" *) 
module bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_56
   (P,
    S,
    add_ln192_2_fu_623_p2_carry__2,
    add_ln192_2_fu_623_p2_carry__2_0,
    \add_ln192_1_reg_1224_reg[7] ,
    \add_ln192_1_reg_1224_reg[15] ,
    \add_ln192_1_reg_1224_reg[23] ,
    DI,
    add_ln192_2_fu_623_p2_carry__2_1,
    CEB1,
    ap_clk,
    K12_read,
    stream_in_hresampled_dout,
    Q,
    add_ln192_2_fu_623_p2_carry__2_2,
    CO,
    O);
  output [19:0]P;
  output [0:0]S;
  output [0:0]add_ln192_2_fu_623_p2_carry__2;
  output [0:0]add_ln192_2_fu_623_p2_carry__2_0;
  output [7:0]\add_ln192_1_reg_1224_reg[7] ;
  output [7:0]\add_ln192_1_reg_1224_reg[15] ;
  output [7:0]\add_ln192_1_reg_1224_reg[23] ;
  output [0:0]DI;
  output [0:0]add_ln192_2_fu_623_p2_carry__2_1;
  input CEB1;
  input ap_clk;
  input [15:0]K12_read;
  input [7:0]stream_in_hresampled_dout;
  input [9:0]Q;
  input [24:0]add_ln192_2_fu_623_p2_carry__2_2;
  input [0:0]CO;
  input [0:0]O;

  wire CEB1;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [15:0]K12_read;
  wire [0:0]O;
  wire [19:0]P;
  wire [9:0]Q;
  wire [0:0]S;
  wire [7:0]\add_ln192_1_reg_1224_reg[15] ;
  wire [7:0]\add_ln192_1_reg_1224_reg[23] ;
  wire [7:0]\add_ln192_1_reg_1224_reg[7] ;
  wire [0:0]add_ln192_2_fu_623_p2_carry__2;
  wire [0:0]add_ln192_2_fu_623_p2_carry__2_0;
  wire [0:0]add_ln192_2_fu_623_p2_carry__2_1;
  wire [24:0]add_ln192_2_fu_623_p2_carry__2_2;
  wire ap_clk;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire [7:0]stream_in_hresampled_dout;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry__0_i_1
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[15]),
        .I1(P[15]),
        .O(\add_ln192_1_reg_1224_reg[15] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry__0_i_2
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[14]),
        .I1(P[14]),
        .O(\add_ln192_1_reg_1224_reg[15] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry__0_i_3
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[13]),
        .I1(P[13]),
        .O(\add_ln192_1_reg_1224_reg[15] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry__0_i_4
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[12]),
        .I1(P[12]),
        .O(\add_ln192_1_reg_1224_reg[15] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry__0_i_5
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[11]),
        .I1(P[11]),
        .O(\add_ln192_1_reg_1224_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry__0_i_6
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[10]),
        .I1(P[10]),
        .O(\add_ln192_1_reg_1224_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry__0_i_7
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[9]),
        .I1(P[9]),
        .O(\add_ln192_1_reg_1224_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry__0_i_8
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[8]),
        .I1(P[8]),
        .O(\add_ln192_1_reg_1224_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry__1_i_1
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[23]),
        .I1(p_reg_reg_n_87),
        .O(\add_ln192_1_reg_1224_reg[23] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry__1_i_2
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[22]),
        .I1(p_reg_reg_n_88),
        .O(\add_ln192_1_reg_1224_reg[23] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry__1_i_3
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[21]),
        .I1(p_reg_reg_n_89),
        .O(\add_ln192_1_reg_1224_reg[23] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry__1_i_4
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[20]),
        .I1(p_reg_reg_n_90),
        .O(\add_ln192_1_reg_1224_reg[23] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry__1_i_5
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[19]),
        .I1(P[19]),
        .O(\add_ln192_1_reg_1224_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry__1_i_6
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[18]),
        .I1(P[18]),
        .O(\add_ln192_1_reg_1224_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry__1_i_7
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[17]),
        .I1(P[17]),
        .O(\add_ln192_1_reg_1224_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry__1_i_8
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[16]),
        .I1(P[16]),
        .O(\add_ln192_1_reg_1224_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry__2_i_2
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[24]),
        .I1(p_reg_reg_n_86),
        .O(S));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry_i_1
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[7]),
        .I1(P[7]),
        .O(\add_ln192_1_reg_1224_reg[7] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry_i_2
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[6]),
        .I1(P[6]),
        .O(\add_ln192_1_reg_1224_reg[7] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry_i_3
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[5]),
        .I1(P[5]),
        .O(\add_ln192_1_reg_1224_reg[7] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry_i_4
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[4]),
        .I1(P[4]),
        .O(\add_ln192_1_reg_1224_reg[7] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry_i_5
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[3]),
        .I1(P[3]),
        .O(\add_ln192_1_reg_1224_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry_i_6
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[2]),
        .I1(P[2]),
        .O(\add_ln192_1_reg_1224_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry_i_7
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[1]),
        .I1(P[1]),
        .O(\add_ln192_1_reg_1224_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln192_2_fu_623_p2_carry_i_8
       (.I0(add_ln192_2_fu_623_p2_carry__2_2[0]),
        .I1(P[0]),
        .O(\add_ln192_1_reg_1224_reg[7] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln198_1_fu_704_p2_carry_i_1
       (.I0(O),
        .I1(CO),
        .O(add_ln192_2_fu_623_p2_carry__2_1));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln198_1_fu_704_p2_carry_i_8
       (.I0(CO),
        .I1(O),
        .O(add_ln192_2_fu_623_p2_carry__2_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln198_fu_699_p2_carry_i_1
       (.I0(CO),
        .O(DI));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln198_fu_699_p2_carry_i_6
       (.I0(CO),
        .I1(O),
        .O(add_ln192_2_fu_623_p2_carry__2));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({K12_read[15],K12_read[15],K12_read}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q[9],Q,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEB1),
        .CEP(CEB1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module bd_2d50_csc_0_mul_16s_8ns_24_1_1
   (P,
    S,
    CEB1,
    ap_clk,
    stream_in_hresampled_dout,
    out,
    \add_ln192_1_reg_1224_reg[23] );
  output [23:0]P;
  output [0:0]S;
  input CEB1;
  input ap_clk;
  input [7:0]stream_in_hresampled_dout;
  input [15:0]out;
  input [0:0]\add_ln192_1_reg_1224_reg[23] ;

  wire CEB1;
  wire [23:0]P;
  wire [0:0]S;
  wire [0:0]\add_ln192_1_reg_1224_reg[23] ;
  wire ap_clk;
  wire [15:0]out;
  wire [7:0]stream_in_hresampled_dout;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[23]_i_3 
       (.I0(P[23]),
        .I1(\add_ln192_1_reg_1224_reg[23] ),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({out[15],out[15],out[15],out[15],out[15],out[15],out[15],out[15],out[15],out[15],out[15],out[15],out[15],out[15],out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mul_16s_8ns_24_1_1" *) 
module bd_2d50_csc_0_mul_16s_8ns_24_1_1_42
   (P,
    S,
    CEB1,
    ap_clk,
    stream_in_hresampled_dout,
    DSP_ALU_INST,
    \add_ln194_1_reg_1240_reg[23] );
  output [23:0]P;
  output [0:0]S;
  input CEB1;
  input ap_clk;
  input [7:0]stream_in_hresampled_dout;
  input [15:0]DSP_ALU_INST;
  input [0:0]\add_ln194_1_reg_1240_reg[23] ;

  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]P;
  wire [0:0]S;
  wire [0:0]\add_ln194_1_reg_1240_reg[23] ;
  wire ap_clk;
  wire [7:0]stream_in_hresampled_dout;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[23]_i_3 
       (.I0(P[23]),
        .I1(\add_ln194_1_reg_1240_reg[23] ),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mul_16s_8ns_24_1_1" *) 
module bd_2d50_csc_0_mul_16s_8ns_24_1_1_43
   (P,
    S,
    CEB1,
    ap_clk,
    stream_in_hresampled_dout,
    DSP_ALU_INST,
    \add_ln196_1_reg_1256_reg[23] );
  output [23:0]P;
  output [0:0]S;
  input CEB1;
  input ap_clk;
  input [7:0]stream_in_hresampled_dout;
  input [15:0]DSP_ALU_INST;
  input [0:0]\add_ln196_1_reg_1256_reg[23] ;

  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]P;
  wire [0:0]S;
  wire [0:0]\add_ln196_1_reg_1256_reg[23] ;
  wire ap_clk;
  wire [7:0]stream_in_hresampled_dout;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[23]_i_3 
       (.I0(P[23]),
        .I1(\add_ln196_1_reg_1256_reg[23] ),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

module bd_2d50_csc_0_mul_8ns_16s_24_1_1
   (P,
    CEB1,
    ap_clk,
    stream_in_hresampled_dout,
    DSP_ALU_INST);
  output [23:0]P;
  input CEB1;
  input ap_clk;
  input [7:0]stream_in_hresampled_dout;
  input [15:0]DSP_ALU_INST;

  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire [7:0]stream_in_hresampled_dout;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mul_8ns_16s_24_1_1" *) 
module bd_2d50_csc_0_mul_8ns_16s_24_1_1_44
   (P,
    CEB1,
    ap_clk,
    stream_in_hresampled_dout,
    DSP_ALU_INST);
  output [23:0]P;
  input CEB1;
  input ap_clk;
  input [7:0]stream_in_hresampled_dout;
  input [15:0]DSP_ALU_INST;

  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire [7:0]stream_in_hresampled_dout;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mul_8ns_16s_24_1_1" *) 
module bd_2d50_csc_0_mul_8ns_16s_24_1_1_45
   (P,
    CEB1,
    ap_clk,
    stream_in_hresampled_dout,
    DSP_ALU_INST);
  output [23:0]P;
  input CEB1;
  input ap_clk;
  input [7:0]stream_in_hresampled_dout;
  input [15:0]DSP_ALU_INST;

  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire [7:0]stream_in_hresampled_dout;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mul_8ns_16s_24_1_1" *) 
module bd_2d50_csc_0_mul_8ns_16s_24_1_1_46
   (P,
    S,
    CEB1,
    ap_clk,
    stream_in_hresampled_dout,
    K12_read,
    \add_ln192_4_reg_1266_reg[23] );
  output [23:0]P;
  output [0:0]S;
  input CEB1;
  input ap_clk;
  input [7:0]stream_in_hresampled_dout;
  input [15:0]K12_read;
  input [0:0]\add_ln192_4_reg_1266_reg[23] ;

  wire CEB1;
  wire [15:0]K12_read;
  wire [23:0]P;
  wire [0:0]S;
  wire [0:0]\add_ln192_4_reg_1266_reg[23] ;
  wire ap_clk;
  wire [7:0]stream_in_hresampled_dout;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[23]_i_3 
       (.I0(P[23]),
        .I1(\add_ln192_4_reg_1266_reg[23] ),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({K12_read[15],K12_read[15],K12_read[15],K12_read[15],K12_read[15],K12_read[15],K12_read[15],K12_read[15],K12_read[15],K12_read[15],K12_read[15],K12_read[15],K12_read[15],K12_read[15],K12_read}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mul_8ns_16s_24_1_1" *) 
module bd_2d50_csc_0_mul_8ns_16s_24_1_1_47
   (P,
    CEB1,
    ap_clk,
    stream_in_hresampled_dout,
    DSP_ALU_INST);
  output [23:0]P;
  input CEB1;
  input ap_clk;
  input [7:0]stream_in_hresampled_dout;
  input [15:0]DSP_ALU_INST;

  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire [7:0]stream_in_hresampled_dout;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mul_8ns_16s_24_1_1" *) 
module bd_2d50_csc_0_mul_8ns_16s_24_1_1_48
   (P,
    S,
    CEB1,
    ap_clk,
    stream_in_hresampled_dout,
    K22_read,
    \add_ln194_4_reg_1276_reg[23] );
  output [23:0]P;
  output [0:0]S;
  input CEB1;
  input ap_clk;
  input [7:0]stream_in_hresampled_dout;
  input [15:0]K22_read;
  input [0:0]\add_ln194_4_reg_1276_reg[23] ;

  wire CEB1;
  wire [15:0]K22_read;
  wire [23:0]P;
  wire [0:0]S;
  wire [0:0]\add_ln194_4_reg_1276_reg[23] ;
  wire ap_clk;
  wire [7:0]stream_in_hresampled_dout;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[23]_i_3 
       (.I0(P[23]),
        .I1(\add_ln194_4_reg_1276_reg[23] ),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({K22_read[15],K22_read[15],K22_read[15],K22_read[15],K22_read[15],K22_read[15],K22_read[15],K22_read[15],K22_read[15],K22_read[15],K22_read[15],K22_read[15],K22_read[15],K22_read[15],K22_read}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mul_8ns_16s_24_1_1" *) 
module bd_2d50_csc_0_mul_8ns_16s_24_1_1_49
   (P,
    CEB1,
    ap_clk,
    stream_in_hresampled_dout,
    DSP_ALU_INST);
  output [23:0]P;
  input CEB1;
  input ap_clk;
  input [7:0]stream_in_hresampled_dout;
  input [15:0]DSP_ALU_INST;

  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire [7:0]stream_in_hresampled_dout;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mul_8ns_16s_24_1_1" *) 
module bd_2d50_csc_0_mul_8ns_16s_24_1_1_50
   (P,
    S,
    CEB1,
    ap_clk,
    stream_in_hresampled_dout,
    K32_read,
    \add_ln196_4_reg_1286_reg[23] );
  output [23:0]P;
  output [0:0]S;
  input CEB1;
  input ap_clk;
  input [7:0]stream_in_hresampled_dout;
  input [15:0]K32_read;
  input [0:0]\add_ln196_4_reg_1286_reg[23] ;

  wire CEB1;
  wire [15:0]K32_read;
  wire [23:0]P;
  wire [0:0]S;
  wire [0:0]\add_ln196_4_reg_1286_reg[23] ;
  wire ap_clk;
  wire [7:0]stream_in_hresampled_dout;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[23]_i_3 
       (.I0(P[23]),
        .I1(\add_ln196_4_reg_1286_reg[23] ),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({K32_read[15],K32_read[15],K32_read[15],K32_read[15],K32_read[15],K32_read[15],K32_read[15],K32_read[15],K32_read[15],K32_read[15],K32_read[15],K32_read[15],K32_read[15],K32_read[15],K32_read}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_mul_8ns_16s_24_1_1" *) 
module bd_2d50_csc_0_mul_8ns_16s_24_1_1_51
   (P,
    CEB1,
    ap_clk,
    stream_in_hresampled_dout,
    DSP_ALU_INST);
  output [23:0]P;
  input CEB1;
  input ap_clk;
  input [7:0]stream_in_hresampled_dout;
  input [15:0]DSP_ALU_INST;

  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]P;
  wire ap_clk;
  wire [7:0]stream_in_hresampled_dout;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:25],tmp_product_n_86,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

module bd_2d50_csc_0_reg_unsigned_short_s
   (ap_ce_reg,
    D,
    ap_clk,
    MultiPixStream2AXIvideo_U0_ap_start,
    HwReg_width_c_empty_n,
    HwReg_height_c_empty_n,
    Q,
    \d_read_reg_22_reg[11]_0 );
  output ap_ce_reg;
  output [11:0]D;
  input ap_clk;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input HwReg_width_c_empty_n;
  input HwReg_height_c_empty_n;
  input [1:0]Q;
  input [11:0]\d_read_reg_22_reg[11]_0 ;

  wire [11:0]D;
  wire HwReg_height_c_empty_n;
  wire HwReg_width_c_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [11:0]ap_return_int_reg;
  wire [11:0]d_read_reg_22;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;
  wire grp_reg_unsigned_short_s_fu_155_ap_ce;

  LUT5 #(
    .INIT(32'hFFFF8000)) 
    ap_ce_reg_i_1__1
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(HwReg_width_c_empty_n),
        .I2(HwReg_height_c_empty_n),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(grp_reg_unsigned_short_s_fu_155_ap_ce));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_155_ap_ce),
        .Q(ap_ce_reg),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [11]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rows_reg_213[0]_i_1 
       (.I0(d_read_reg_22[0]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rows_reg_213[10]_i_1 
       (.I0(d_read_reg_22[10]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rows_reg_213[11]_i_1 
       (.I0(d_read_reg_22[11]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rows_reg_213[1]_i_1 
       (.I0(d_read_reg_22[1]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rows_reg_213[2]_i_1 
       (.I0(d_read_reg_22[2]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rows_reg_213[3]_i_1 
       (.I0(d_read_reg_22[3]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rows_reg_213[4]_i_1 
       (.I0(d_read_reg_22[4]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rows_reg_213[5]_i_1 
       (.I0(d_read_reg_22[5]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rows_reg_213[6]_i_1 
       (.I0(d_read_reg_22[6]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rows_reg_213[7]_i_1 
       (.I0(d_read_reg_22[7]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rows_reg_213[8]_i_1 
       (.I0(d_read_reg_22[8]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rows_reg_213[9]_i_1 
       (.I0(d_read_reg_22[9]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_reg_unsigned_short_s" *) 
module bd_2d50_csc_0_reg_unsigned_short_s_62
   (D,
    \d_read_reg_22_reg[11]_0 ,
    ap_ce_reg,
    \d_read_reg_22_reg[11]_1 ,
    ap_clk);
  output [10:0]D;
  output [10:0]\d_read_reg_22_reg[11]_0 ;
  input ap_ce_reg;
  input [10:0]\d_read_reg_22_reg[11]_1 ;
  input ap_clk;

  wire [10:0]D;
  wire ap_ce_reg;
  wire ap_clk;
  wire \ap_return_int_reg_reg_n_5_[10] ;
  wire \ap_return_int_reg_reg_n_5_[11] ;
  wire \ap_return_int_reg_reg_n_5_[1] ;
  wire \ap_return_int_reg_reg_n_5_[2] ;
  wire \ap_return_int_reg_reg_n_5_[3] ;
  wire \ap_return_int_reg_reg_n_5_[4] ;
  wire \ap_return_int_reg_reg_n_5_[5] ;
  wire \ap_return_int_reg_reg_n_5_[6] ;
  wire \ap_return_int_reg_reg_n_5_[7] ;
  wire \ap_return_int_reg_reg_n_5_[8] ;
  wire \ap_return_int_reg_reg_n_5_[9] ;
  wire [10:0]\d_read_reg_22_reg[11]_0 ;
  wire [10:0]\d_read_reg_22_reg[11]_1 ;
  wire \d_read_reg_22_reg_n_5_[10] ;
  wire \d_read_reg_22_reg_n_5_[11] ;
  wire \d_read_reg_22_reg_n_5_[1] ;
  wire \d_read_reg_22_reg_n_5_[2] ;
  wire \d_read_reg_22_reg_n_5_[3] ;
  wire \d_read_reg_22_reg_n_5_[4] ;
  wire \d_read_reg_22_reg_n_5_[5] ;
  wire \d_read_reg_22_reg_n_5_[6] ;
  wire \d_read_reg_22_reg_n_5_[7] ;
  wire \d_read_reg_22_reg_n_5_[8] ;
  wire \d_read_reg_22_reg_n_5_[9] ;
  wire \sub_reg_223[10]_i_2_n_5 ;
  wire \sub_reg_223[3]_i_2_n_5 ;
  wire \sub_reg_223[5]_i_2_n_5 ;
  wire \sub_reg_223[7]_i_2_n_5 ;
  wire \sub_reg_223[9]_i_2_n_5 ;

  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[10] ),
        .Q(\ap_return_int_reg_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[11] ),
        .Q(\ap_return_int_reg_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[1] ),
        .Q(\ap_return_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[2] ),
        .Q(\ap_return_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[3] ),
        .Q(\ap_return_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[4] ),
        .Q(\ap_return_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[5] ),
        .Q(\ap_return_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[6] ),
        .Q(\ap_return_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[7] ),
        .Q(\ap_return_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[8] ),
        .Q(\ap_return_int_reg_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\d_read_reg_22_reg_n_5_[9] ),
        .Q(\ap_return_int_reg_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [9]),
        .Q(\d_read_reg_22_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [10]),
        .Q(\d_read_reg_22_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [0]),
        .Q(\d_read_reg_22_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [1]),
        .Q(\d_read_reg_22_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [2]),
        .Q(\d_read_reg_22_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [3]),
        .Q(\d_read_reg_22_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [4]),
        .Q(\d_read_reg_22_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [5]),
        .Q(\d_read_reg_22_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [6]),
        .Q(\d_read_reg_22_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [7]),
        .Q(\d_read_reg_22_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_1 [8]),
        .Q(\d_read_reg_22_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \div207_cast_reg_218[0]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[1] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_5_[1] ),
        .O(\d_read_reg_22_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \div207_cast_reg_218[10]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[11] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_5_[11] ),
        .O(\d_read_reg_22_reg[11]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \div207_cast_reg_218[1]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[2] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_5_[2] ),
        .O(\d_read_reg_22_reg[11]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \div207_cast_reg_218[2]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[3] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_5_[3] ),
        .O(\d_read_reg_22_reg[11]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \div207_cast_reg_218[3]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[4] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_5_[4] ),
        .O(\d_read_reg_22_reg[11]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \div207_cast_reg_218[4]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[5] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_5_[5] ),
        .O(\d_read_reg_22_reg[11]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \div207_cast_reg_218[5]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[6] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_5_[6] ),
        .O(\d_read_reg_22_reg[11]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \div207_cast_reg_218[6]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[7] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_5_[7] ),
        .O(\d_read_reg_22_reg[11]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \div207_cast_reg_218[7]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[8] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_5_[8] ),
        .O(\d_read_reg_22_reg[11]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \div207_cast_reg_218[8]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[9] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_5_[9] ),
        .O(\d_read_reg_22_reg[11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \div207_cast_reg_218[9]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[10] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_5_[10] ),
        .O(\d_read_reg_22_reg[11]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \sub_reg_223[0]_i_1 
       (.I0(\ap_return_int_reg_reg_n_5_[1] ),
        .I1(ap_ce_reg),
        .I2(\d_read_reg_22_reg_n_5_[1] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_reg_223[10]_i_1 
       (.I0(\sub_reg_223[10]_i_2_n_5 ),
        .I1(\ap_return_int_reg_reg_n_5_[11] ),
        .I2(ap_ce_reg),
        .I3(\d_read_reg_22_reg_n_5_[11] ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \sub_reg_223[10]_i_2 
       (.I0(\d_read_reg_22_reg_n_5_[9] ),
        .I1(\ap_return_int_reg_reg_n_5_[9] ),
        .I2(\sub_reg_223[9]_i_2_n_5 ),
        .I3(\ap_return_int_reg_reg_n_5_[10] ),
        .I4(ap_ce_reg),
        .I5(\d_read_reg_22_reg_n_5_[10] ),
        .O(\sub_reg_223[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hB8748B47)) 
    \sub_reg_223[1]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[1] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_5_[1] ),
        .I3(\d_read_reg_22_reg_n_5_[2] ),
        .I4(\ap_return_int_reg_reg_n_5_[2] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEEEEFA051111FA05)) 
    \sub_reg_223[2]_i_1 
       (.I0(\d_read_reg_22_reg[11]_0 [0]),
        .I1(\d_read_reg_22_reg_n_5_[2] ),
        .I2(\ap_return_int_reg_reg_n_5_[2] ),
        .I3(\ap_return_int_reg_reg_n_5_[3] ),
        .I4(ap_ce_reg),
        .I5(\d_read_reg_22_reg_n_5_[3] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B88BB874B847)) 
    \sub_reg_223[3]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[4] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_5_[4] ),
        .I3(\sub_reg_223[3]_i_2_n_5 ),
        .I4(\ap_return_int_reg_reg_n_5_[3] ),
        .I5(\d_read_reg_22_reg_n_5_[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \sub_reg_223[3]_i_2 
       (.I0(\ap_return_int_reg_reg_n_5_[2] ),
        .I1(\d_read_reg_22_reg_n_5_[2] ),
        .I2(\ap_return_int_reg_reg_n_5_[1] ),
        .I3(ap_ce_reg),
        .I4(\d_read_reg_22_reg_n_5_[1] ),
        .O(\sub_reg_223[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_reg_223[4]_i_1 
       (.I0(\sub_reg_223[5]_i_2_n_5 ),
        .I1(\ap_return_int_reg_reg_n_5_[5] ),
        .I2(ap_ce_reg),
        .I3(\d_read_reg_22_reg_n_5_[5] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hB8B8B88BB874B847)) 
    \sub_reg_223[5]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[6] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_5_[6] ),
        .I3(\sub_reg_223[5]_i_2_n_5 ),
        .I4(\ap_return_int_reg_reg_n_5_[5] ),
        .I5(\d_read_reg_22_reg_n_5_[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \sub_reg_223[5]_i_2 
       (.I0(\d_read_reg_22_reg_n_5_[3] ),
        .I1(\ap_return_int_reg_reg_n_5_[3] ),
        .I2(\sub_reg_223[3]_i_2_n_5 ),
        .I3(\ap_return_int_reg_reg_n_5_[4] ),
        .I4(ap_ce_reg),
        .I5(\d_read_reg_22_reg_n_5_[4] ),
        .O(\sub_reg_223[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_reg_223[6]_i_1 
       (.I0(\sub_reg_223[7]_i_2_n_5 ),
        .I1(\ap_return_int_reg_reg_n_5_[7] ),
        .I2(ap_ce_reg),
        .I3(\d_read_reg_22_reg_n_5_[7] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hB8B8B88BB874B847)) 
    \sub_reg_223[7]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[8] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_5_[8] ),
        .I3(\sub_reg_223[7]_i_2_n_5 ),
        .I4(\ap_return_int_reg_reg_n_5_[7] ),
        .I5(\d_read_reg_22_reg_n_5_[7] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \sub_reg_223[7]_i_2 
       (.I0(\d_read_reg_22_reg_n_5_[5] ),
        .I1(\ap_return_int_reg_reg_n_5_[5] ),
        .I2(\sub_reg_223[5]_i_2_n_5 ),
        .I3(\ap_return_int_reg_reg_n_5_[6] ),
        .I4(ap_ce_reg),
        .I5(\d_read_reg_22_reg_n_5_[6] ),
        .O(\sub_reg_223[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_reg_223[8]_i_1 
       (.I0(\sub_reg_223[9]_i_2_n_5 ),
        .I1(\ap_return_int_reg_reg_n_5_[9] ),
        .I2(ap_ce_reg),
        .I3(\d_read_reg_22_reg_n_5_[9] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hB8B8B88BB874B847)) 
    \sub_reg_223[9]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[10] ),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_5_[10] ),
        .I3(\sub_reg_223[9]_i_2_n_5 ),
        .I4(\ap_return_int_reg_reg_n_5_[9] ),
        .I5(\d_read_reg_22_reg_n_5_[9] ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \sub_reg_223[9]_i_2 
       (.I0(\d_read_reg_22_reg_n_5_[7] ),
        .I1(\ap_return_int_reg_reg_n_5_[7] ),
        .I2(\sub_reg_223[7]_i_2_n_5 ),
        .I3(\ap_return_int_reg_reg_n_5_[8] ),
        .I4(ap_ce_reg),
        .I5(\d_read_reg_22_reg_n_5_[8] ),
        .O(\sub_reg_223[9]_i_2_n_5 ));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_reg_unsigned_short_s" *) 
module bd_2d50_csc_0_reg_unsigned_short_s_89
   (\d_read_reg_22_reg[11]_0 ,
    ap_clk,
    Q,
    SR,
    D);
  output [10:0]\d_read_reg_22_reg[11]_0 ;
  input ap_clk;
  input [0:0]Q;
  input [0:0]SR;
  input [10:0]D;

  wire [10:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_ce_reg;
  wire ap_clk;
  wire [11:1]ap_return_int_reg;
  wire [11:1]d_read_reg_22;
  wire [10:0]\d_read_reg_22_reg[11]_0 ;
  wire grp_reg_unsigned_short_s_fu_257_ap_ce;

  LUT2 #(
    .INIT(4'hE)) 
    ap_ce_reg_i_1__0
       (.I0(Q),
        .I1(SR),
        .O(grp_reg_unsigned_short_s_fu_257_ap_ce));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_257_ap_ce),
        .Q(ap_ce_reg),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \div_cast_reg_387[0]_i_1 
       (.I0(d_read_reg_22[1]),
        .I1(ap_return_int_reg[1]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \div_cast_reg_387[10]_i_1 
       (.I0(d_read_reg_22[11]),
        .I1(ap_return_int_reg[11]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \div_cast_reg_387[1]_i_1 
       (.I0(d_read_reg_22[2]),
        .I1(ap_return_int_reg[2]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \div_cast_reg_387[2]_i_1 
       (.I0(d_read_reg_22[3]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \div_cast_reg_387[3]_i_1 
       (.I0(d_read_reg_22[4]),
        .I1(ap_return_int_reg[4]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \div_cast_reg_387[4]_i_1 
       (.I0(d_read_reg_22[5]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \div_cast_reg_387[5]_i_1 
       (.I0(d_read_reg_22[6]),
        .I1(ap_return_int_reg[6]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \div_cast_reg_387[6]_i_1 
       (.I0(d_read_reg_22[7]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \div_cast_reg_387[7]_i_1 
       (.I0(d_read_reg_22[8]),
        .I1(ap_return_int_reg[8]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \div_cast_reg_387[8]_i_1 
       (.I0(d_read_reg_22[9]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \div_cast_reg_387[9]_i_1 
       (.I0(d_read_reg_22[10]),
        .I1(ap_return_int_reg[10]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[11]_0 [9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_reg_unsigned_short_s" *) 
module bd_2d50_csc_0_reg_unsigned_short_s_90
   (D,
    grp_reg_unsigned_short_s_fu_278_ap_ce,
    ap_clk,
    \d_read_reg_22_reg[11]_0 );
  output [11:0]D;
  input grp_reg_unsigned_short_s_fu_278_ap_ce;
  input ap_clk;
  input [11:0]\d_read_reg_22_reg[11]_0 ;

  wire [11:0]D;
  wire ap_ce_reg_reg_n_5;
  wire ap_clk;
  wire \ap_return_int_reg_reg_n_5_[0] ;
  wire \ap_return_int_reg_reg_n_5_[10] ;
  wire \ap_return_int_reg_reg_n_5_[11] ;
  wire \ap_return_int_reg_reg_n_5_[1] ;
  wire \ap_return_int_reg_reg_n_5_[2] ;
  wire \ap_return_int_reg_reg_n_5_[3] ;
  wire \ap_return_int_reg_reg_n_5_[4] ;
  wire \ap_return_int_reg_reg_n_5_[5] ;
  wire \ap_return_int_reg_reg_n_5_[6] ;
  wire \ap_return_int_reg_reg_n_5_[7] ;
  wire \ap_return_int_reg_reg_n_5_[8] ;
  wire \ap_return_int_reg_reg_n_5_[9] ;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;
  wire \d_read_reg_22_reg_n_5_[0] ;
  wire \d_read_reg_22_reg_n_5_[10] ;
  wire \d_read_reg_22_reg_n_5_[11] ;
  wire \d_read_reg_22_reg_n_5_[1] ;
  wire \d_read_reg_22_reg_n_5_[2] ;
  wire \d_read_reg_22_reg_n_5_[3] ;
  wire \d_read_reg_22_reg_n_5_[4] ;
  wire \d_read_reg_22_reg_n_5_[5] ;
  wire \d_read_reg_22_reg_n_5_[6] ;
  wire \d_read_reg_22_reg_n_5_[7] ;
  wire \d_read_reg_22_reg_n_5_[8] ;
  wire \d_read_reg_22_reg_n_5_[9] ;
  wire grp_reg_unsigned_short_s_fu_278_ap_ce;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_278_ap_ce),
        .Q(ap_ce_reg_reg_n_5),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_5),
        .D(\d_read_reg_22_reg_n_5_[0] ),
        .Q(\ap_return_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_5),
        .D(\d_read_reg_22_reg_n_5_[10] ),
        .Q(\ap_return_int_reg_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_5),
        .D(\d_read_reg_22_reg_n_5_[11] ),
        .Q(\ap_return_int_reg_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_5),
        .D(\d_read_reg_22_reg_n_5_[1] ),
        .Q(\ap_return_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_5),
        .D(\d_read_reg_22_reg_n_5_[2] ),
        .Q(\ap_return_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_5),
        .D(\d_read_reg_22_reg_n_5_[3] ),
        .Q(\ap_return_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_5),
        .D(\d_read_reg_22_reg_n_5_[4] ),
        .Q(\ap_return_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_5),
        .D(\d_read_reg_22_reg_n_5_[5] ),
        .Q(\ap_return_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_5),
        .D(\d_read_reg_22_reg_n_5_[6] ),
        .Q(\ap_return_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_5),
        .D(\d_read_reg_22_reg_n_5_[7] ),
        .Q(\ap_return_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_5),
        .D(\d_read_reg_22_reg_n_5_[8] ),
        .Q(\ap_return_int_reg_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_5),
        .D(\d_read_reg_22_reg_n_5_[9] ),
        .Q(\ap_return_int_reg_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [0]),
        .Q(\d_read_reg_22_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [10]),
        .Q(\d_read_reg_22_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [11]),
        .Q(\d_read_reg_22_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [1]),
        .Q(\d_read_reg_22_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [2]),
        .Q(\d_read_reg_22_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [3]),
        .Q(\d_read_reg_22_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [4]),
        .Q(\d_read_reg_22_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [5]),
        .Q(\d_read_reg_22_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [6]),
        .Q(\d_read_reg_22_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [7]),
        .Q(\d_read_reg_22_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [8]),
        .Q(\d_read_reg_22_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[11]_0 [9]),
        .Q(\d_read_reg_22_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_393[0]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[0] ),
        .I1(\ap_return_int_reg_reg_n_5_[0] ),
        .I2(ap_ce_reg_reg_n_5),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_393[10]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[10] ),
        .I1(\ap_return_int_reg_reg_n_5_[10] ),
        .I2(ap_ce_reg_reg_n_5),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_393[11]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[11] ),
        .I1(\ap_return_int_reg_reg_n_5_[11] ),
        .I2(ap_ce_reg_reg_n_5),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_393[1]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[1] ),
        .I1(\ap_return_int_reg_reg_n_5_[1] ),
        .I2(ap_ce_reg_reg_n_5),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_393[2]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[2] ),
        .I1(\ap_return_int_reg_reg_n_5_[2] ),
        .I2(ap_ce_reg_reg_n_5),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_393[3]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[3] ),
        .I1(\ap_return_int_reg_reg_n_5_[3] ),
        .I2(ap_ce_reg_reg_n_5),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_393[4]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[4] ),
        .I1(\ap_return_int_reg_reg_n_5_[4] ),
        .I2(ap_ce_reg_reg_n_5),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_393[5]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[5] ),
        .I1(\ap_return_int_reg_reg_n_5_[5] ),
        .I2(ap_ce_reg_reg_n_5),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_393[6]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[6] ),
        .I1(\ap_return_int_reg_reg_n_5_[6] ),
        .I2(ap_ce_reg_reg_n_5),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_393[7]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[7] ),
        .I1(\ap_return_int_reg_reg_n_5_[7] ),
        .I2(ap_ce_reg_reg_n_5),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_393[8]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[8] ),
        .I1(\ap_return_int_reg_reg_n_5_[8] ),
        .I2(ap_ce_reg_reg_n_5),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rows_reg_393[9]_i_1 
       (.I0(\d_read_reg_22_reg_n_5_[9] ),
        .I1(\ap_return_int_reg_reg_n_5_[9] ),
        .I2(ap_ce_reg_reg_n_5),
        .O(D[9]));
endmodule

module bd_2d50_csc_0_regslice_both
   (m_axis_video_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    empty_n_reg,
    mOutPtr16_out_0,
    mOutPtr0__0,
    D,
    MultiPixStream2AXIvideo_U0_ap_done,
    m_axis_video_TDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    stream_out_vresampled_empty_n,
    ap_enable_reg_pp0_iter1,
    B_V_data_1_sel_wr_reg_0,
    m_axis_video_TREADY,
    push_1,
    MultiPixStream2AXIvideo_U0_ap_start,
    ap_rst_n,
    \B_V_data_1_state_reg[1]_0 ,
    \ap_CS_fsm_reg[4] ,
    HwReg_width_c_empty_n,
    HwReg_height_c_empty_n,
    \B_V_data_1_payload_B_reg[47]_0 );
  output m_axis_video_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output [0:0]empty_n_reg;
  output mOutPtr16_out_0;
  output mOutPtr0__0;
  output [1:0]D;
  output MultiPixStream2AXIvideo_U0_ap_done;
  output [47:0]m_axis_video_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input stream_out_vresampled_empty_n;
  input ap_enable_reg_pp0_iter1;
  input B_V_data_1_sel_wr_reg_0;
  input m_axis_video_TREADY;
  input push_1;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input ap_rst_n;
  input \B_V_data_1_state_reg[1]_0 ;
  input \ap_CS_fsm_reg[4] ;
  input HwReg_width_c_empty_n;
  input HwReg_height_c_empty_n;
  input [47:0]\B_V_data_1_payload_B_reg[47]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[24] ;
  wire \B_V_data_1_payload_A_reg_n_5_[25] ;
  wire \B_V_data_1_payload_A_reg_n_5_[26] ;
  wire \B_V_data_1_payload_A_reg_n_5_[27] ;
  wire \B_V_data_1_payload_A_reg_n_5_[28] ;
  wire \B_V_data_1_payload_A_reg_n_5_[29] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[30] ;
  wire \B_V_data_1_payload_A_reg_n_5_[31] ;
  wire \B_V_data_1_payload_A_reg_n_5_[32] ;
  wire \B_V_data_1_payload_A_reg_n_5_[33] ;
  wire \B_V_data_1_payload_A_reg_n_5_[34] ;
  wire \B_V_data_1_payload_A_reg_n_5_[35] ;
  wire \B_V_data_1_payload_A_reg_n_5_[36] ;
  wire \B_V_data_1_payload_A_reg_n_5_[37] ;
  wire \B_V_data_1_payload_A_reg_n_5_[38] ;
  wire \B_V_data_1_payload_A_reg_n_5_[39] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[40] ;
  wire \B_V_data_1_payload_A_reg_n_5_[41] ;
  wire \B_V_data_1_payload_A_reg_n_5_[42] ;
  wire \B_V_data_1_payload_A_reg_n_5_[43] ;
  wire \B_V_data_1_payload_A_reg_n_5_[44] ;
  wire \B_V_data_1_payload_A_reg_n_5_[45] ;
  wire \B_V_data_1_payload_A_reg_n_5_[46] ;
  wire \B_V_data_1_payload_A_reg_n_5_[47] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire [47:0]\B_V_data_1_payload_B_reg[47]_0 ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[24] ;
  wire \B_V_data_1_payload_B_reg_n_5_[25] ;
  wire \B_V_data_1_payload_B_reg_n_5_[26] ;
  wire \B_V_data_1_payload_B_reg_n_5_[27] ;
  wire \B_V_data_1_payload_B_reg_n_5_[28] ;
  wire \B_V_data_1_payload_B_reg_n_5_[29] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[30] ;
  wire \B_V_data_1_payload_B_reg_n_5_[31] ;
  wire \B_V_data_1_payload_B_reg_n_5_[32] ;
  wire \B_V_data_1_payload_B_reg_n_5_[33] ;
  wire \B_V_data_1_payload_B_reg_n_5_[34] ;
  wire \B_V_data_1_payload_B_reg_n_5_[35] ;
  wire \B_V_data_1_payload_B_reg_n_5_[36] ;
  wire \B_V_data_1_payload_B_reg_n_5_[37] ;
  wire \B_V_data_1_payload_B_reg_n_5_[38] ;
  wire \B_V_data_1_payload_B_reg_n_5_[39] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[40] ;
  wire \B_V_data_1_payload_B_reg_n_5_[41] ;
  wire \B_V_data_1_payload_B_reg_n_5_[42] ;
  wire \B_V_data_1_payload_B_reg_n_5_[43] ;
  wire \B_V_data_1_payload_B_reg_n_5_[44] ;
  wire \B_V_data_1_payload_B_reg_n_5_[45] ;
  wire \B_V_data_1_payload_B_reg_n_5_[46] ;
  wire \B_V_data_1_payload_B_reg_n_5_[47] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_5;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [1:0]D;
  wire HwReg_height_c_empty_n;
  wire HwReg_width_c_empty_n;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]empty_n_reg;
  wire mOutPtr0__0;
  wire mOutPtr16_out_0;
  wire [47:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire push_1;
  wire stream_out_vresampled_empty_n;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[47]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [24]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [25]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [26]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [27]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [28]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [29]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [30]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [31]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [32]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [33]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [34]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [35]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [36]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [37]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [38]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [39]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [40]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [41]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [42]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [43]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [44]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [45]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [46]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [47]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[47]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[47]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [24]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [25]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [26]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [27]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [28]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [29]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [30]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [31]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [32]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [33]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [34]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [35]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [36]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [37]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [38]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [39]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [40]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [41]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [42]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [43]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [44]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [45]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [46]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [47]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(Q[2]),
        .I2(stream_out_vresampled_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(B_V_data_1_sel_wr_reg_0),
        .I5(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h88A0A8A0)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(m_axis_video_TREADY),
        .O(\B_V_data_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(m_axis_video_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_5 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[0]),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(HwReg_width_c_empty_n),
        .I3(HwReg_height_c_empty_n),
        .I4(MultiPixStream2AXIvideo_U0_ap_done),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0888FFFF08880888)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(Q[3]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000D5000000)) 
    full_n_i_2__17
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(Q[3]),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(push_1),
        .O(mOutPtr0__0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \int_isr[0]_i_3 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(Q[3]),
        .O(MultiPixStream2AXIvideo_U0_ap_done));
  LUT6 #(
    .INIT(64'h6AAAAAAA6A6A6A6A)) 
    \mOutPtr[3]_i_1__5 
       (.I0(push_1),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(Q[3]),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(m_axis_video_TREADY),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h0888AAAAAAAAAAAA)) 
    \mOutPtr[3]_i_3 
       (.I0(push_1),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(Q[3]),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(mOutPtr16_out_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[24]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[25]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[26]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[27]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[28]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[29]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[30]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[31]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[32]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[32]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[33]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[33]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[34]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[34]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[35]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[35]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[36]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[36] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[36] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[36]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[37]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[37] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[37] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[37]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[38]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[38] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[38] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[38]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[39]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[39] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[39] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[39]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[40]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[40] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[40] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[40]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[41]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[41] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[41] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[41]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[42]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[42] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[42] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[42]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[43]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[43] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[43] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[43]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[44]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[44] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[44] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[44]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[45]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[45] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[45] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[45]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[46]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[46] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[46] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[46]));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[47]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[47] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[47] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[47]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_regslice_both" *) 
module bd_2d50_csc_0_regslice_both_91
   (\B_V_data_1_state_reg[1]_0 ,
    B_V_data_1_sel,
    s_axis_video_TVALID_int_regslice,
    \B_V_data_1_payload_B_reg[47]_0 ,
    D,
    \B_V_data_1_state_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel0,
    s_axis_video_TVALID,
    \axi_data_fu_122_reg[0] ,
    Q,
    \axi_data_25_fu_102_reg[47] ,
    \axi_data_25_fu_102_reg[0] ,
    ap_rst_n,
    s_axis_video_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output B_V_data_1_sel;
  output s_axis_video_TVALID_int_regslice;
  output [47:0]\B_V_data_1_payload_B_reg[47]_0 ;
  output [47:0]D;
  output \B_V_data_1_state_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input B_V_data_1_sel0;
  input s_axis_video_TVALID;
  input \axi_data_fu_122_reg[0] ;
  input [47:0]Q;
  input [47:0]\axi_data_25_fu_102_reg[47] ;
  input \axi_data_25_fu_102_reg[0] ;
  input ap_rst_n;
  input [47:0]s_axis_video_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[24] ;
  wire \B_V_data_1_payload_A_reg_n_5_[25] ;
  wire \B_V_data_1_payload_A_reg_n_5_[26] ;
  wire \B_V_data_1_payload_A_reg_n_5_[27] ;
  wire \B_V_data_1_payload_A_reg_n_5_[28] ;
  wire \B_V_data_1_payload_A_reg_n_5_[29] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[30] ;
  wire \B_V_data_1_payload_A_reg_n_5_[31] ;
  wire \B_V_data_1_payload_A_reg_n_5_[32] ;
  wire \B_V_data_1_payload_A_reg_n_5_[33] ;
  wire \B_V_data_1_payload_A_reg_n_5_[34] ;
  wire \B_V_data_1_payload_A_reg_n_5_[35] ;
  wire \B_V_data_1_payload_A_reg_n_5_[36] ;
  wire \B_V_data_1_payload_A_reg_n_5_[37] ;
  wire \B_V_data_1_payload_A_reg_n_5_[38] ;
  wire \B_V_data_1_payload_A_reg_n_5_[39] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[40] ;
  wire \B_V_data_1_payload_A_reg_n_5_[41] ;
  wire \B_V_data_1_payload_A_reg_n_5_[42] ;
  wire \B_V_data_1_payload_A_reg_n_5_[43] ;
  wire \B_V_data_1_payload_A_reg_n_5_[44] ;
  wire \B_V_data_1_payload_A_reg_n_5_[45] ;
  wire \B_V_data_1_payload_A_reg_n_5_[46] ;
  wire \B_V_data_1_payload_A_reg_n_5_[47] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire [47:0]\B_V_data_1_payload_B_reg[47]_0 ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[24] ;
  wire \B_V_data_1_payload_B_reg_n_5_[25] ;
  wire \B_V_data_1_payload_B_reg_n_5_[26] ;
  wire \B_V_data_1_payload_B_reg_n_5_[27] ;
  wire \B_V_data_1_payload_B_reg_n_5_[28] ;
  wire \B_V_data_1_payload_B_reg_n_5_[29] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[30] ;
  wire \B_V_data_1_payload_B_reg_n_5_[31] ;
  wire \B_V_data_1_payload_B_reg_n_5_[32] ;
  wire \B_V_data_1_payload_B_reg_n_5_[33] ;
  wire \B_V_data_1_payload_B_reg_n_5_[34] ;
  wire \B_V_data_1_payload_B_reg_n_5_[35] ;
  wire \B_V_data_1_payload_B_reg_n_5_[36] ;
  wire \B_V_data_1_payload_B_reg_n_5_[37] ;
  wire \B_V_data_1_payload_B_reg_n_5_[38] ;
  wire \B_V_data_1_payload_B_reg_n_5_[39] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[40] ;
  wire \B_V_data_1_payload_B_reg_n_5_[41] ;
  wire \B_V_data_1_payload_B_reg_n_5_[42] ;
  wire \B_V_data_1_payload_B_reg_n_5_[43] ;
  wire \B_V_data_1_payload_B_reg_n_5_[44] ;
  wire \B_V_data_1_payload_B_reg_n_5_[45] ;
  wire \B_V_data_1_payload_B_reg_n_5_[46] ;
  wire \B_V_data_1_payload_B_reg_n_5_[47] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [47:0]D;
  wire [47:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \axi_data_25_fu_102_reg[0] ;
  wire [47:0]\axi_data_25_fu_102_reg[47] ;
  wire \axi_data_fu_122_reg[0] ;
  wire [47:0]s_axis_video_TDATA;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[47]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(s_axis_video_TVALID_int_regslice),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[24]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[25]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[26]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[27]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[28]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[29]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[30]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[31]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[32]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[33]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[34]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[35]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[36]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[37]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[38]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[39]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[40]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[41]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[42]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[43]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[44]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[45]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[46]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[47]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[47]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(s_axis_video_TVALID_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[24]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[25]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[26]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[27]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[28]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[29]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[30]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[31]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[32]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[33]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[34]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[35]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[36]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[37]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[38]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[39]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[40]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[41]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[42]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[43]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[44]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[45]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[46]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[47]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8A80AA80)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(s_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(B_V_data_1_sel0),
        .O(\B_V_data_1_state[0]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(B_V_data_1_sel0),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_5 ),
        .Q(s_axis_video_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[0]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [0]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[10]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [10]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[11]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [11]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[12]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [12]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[13]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [13]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[14]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [14]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[15]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [15]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[16]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [16]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[17]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [17]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[18]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [18]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[19]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [19]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[1]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [1]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[20]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [20]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[21]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [21]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[22]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [22]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[23]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [23]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[24]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [24]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[25]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [25]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[26]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [26]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[27]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [27]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[28]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [28]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[29]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [29]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[2]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [2]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[30]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [30]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[31]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [31]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[32]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [32]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .O(D[32]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[33]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [33]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .O(D[33]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[34]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [34]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .O(D[34]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[35]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [35]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .O(D[35]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[36]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [36]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[36] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[36] ),
        .O(D[36]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[37]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [37]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[37] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[37] ),
        .O(D[37]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[38]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [38]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[38] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[38] ),
        .O(D[38]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[39]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [39]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[39] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[39] ),
        .O(D[39]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[3]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [3]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[40]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [40]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[40] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[40] ),
        .O(D[40]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[41]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [41]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[41] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[41] ),
        .O(D[41]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[42]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [42]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[42] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[42] ),
        .O(D[42]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[43]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [43]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[43] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[43] ),
        .O(D[43]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[44]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [44]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[44] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[44] ),
        .O(D[44]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[45]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [45]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[45] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[45] ),
        .O(D[45]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[46]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [46]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[46] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[46] ),
        .O(D[46]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[47]_i_2 
       (.I0(\axi_data_25_fu_102_reg[47] [47]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[47] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[47] ),
        .O(D[47]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[4]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [4]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[5]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [5]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[6]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [6]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[7]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [7]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[8]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [8]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_25_fu_102[9]_i_1 
       (.I0(\axi_data_25_fu_102_reg[47] [9]),
        .I1(\axi_data_25_fu_102_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[0]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[10]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[11]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[12]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[13]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[14]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[15]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[16]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[17]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[18]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[19]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[1]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[20]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[21]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[22]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[23]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[24]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[24]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[25]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[25]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[26]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[26]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[27]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[27]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[28]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[28]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[29]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[29]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[2]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[30]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[30]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [30]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[31]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[31]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [31]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[32]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[32]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [32]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[33]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[33]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [33]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[34]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[34]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [34]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[35]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[35]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [35]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[36]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[36] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[36] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[36]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [36]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[37]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[37] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[37] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[37]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [37]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[38]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[38] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[38] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[38]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [38]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[39]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[39] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[39] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[39]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [39]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[3]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[40]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[40] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[40] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[40]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [40]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[41]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[41] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[41] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[41]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [41]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[42]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[42] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[42] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[42]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [42]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[43]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[43] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[43] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[43]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [43]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[44]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[44] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[44] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[44]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [44]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[45]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[45] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[45] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[45]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [45]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[46]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[46] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[46] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[46]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [46]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[47]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[47] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[47] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[47]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [47]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[4]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[5]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[6]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[7]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[8]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_fu_122[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I3(\axi_data_fu_122_reg[0] ),
        .I4(Q[9]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [9]));
  LUT2 #(
    .INIT(4'hB)) 
    \eol_reg_205[0]_i_3 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(\axi_data_fu_122_reg[0] ),
        .O(\B_V_data_1_state_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_regslice_both" *) 
module bd_2d50_csc_0_regslice_both__parameterized1
   (m_axis_video_TLAST,
    ap_rst_n_inv,
    ap_clk,
    axi_last_reg_585,
    B_V_data_1_sel_wr_reg_0,
    m_axis_video_TREADY,
    ap_rst_n);
  output [0:0]m_axis_video_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input axi_last_reg_585;
  input B_V_data_1_sel_wr_reg_0;
  input m_axis_video_TREADY;
  input ap_rst_n;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_5;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_reg_585;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(axi_last_reg_585),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(axi_last_reg_585),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h88A0A8A0)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .I4(m_axis_video_TREADY),
        .O(\B_V_data_1_state[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(m_axis_video_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_regslice_both" *) 
module bd_2d50_csc_0_regslice_both__parameterized1_63
   (m_axis_video_TUSER,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_payload_A_reg[0]_0 ,
    B_V_data_1_sel_wr_reg_0,
    m_axis_video_TREADY,
    ap_rst_n);
  output [0:0]m_axis_video_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input B_V_data_1_sel_wr_reg_0;
  input m_axis_video_TREADY;
  input ap_rst_n;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_5 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_5;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h88A0A8A0)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .I4(m_axis_video_TREADY),
        .O(\B_V_data_1_state[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(m_axis_video_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_regslice_both" *) 
module bd_2d50_csc_0_regslice_both__parameterized1_92
   (\B_V_data_1_payload_B_reg[0]_0 ,
    s_axis_video_TLAST_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel0,
    s_axis_video_TVALID,
    \axi_last_fu_126_reg[0] ,
    axi_last_2_reg_174,
    s_axis_video_TLAST,
    ap_rst_n);
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output s_axis_video_TLAST_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel0;
  input s_axis_video_TVALID;
  input \axi_last_fu_126_reg[0] ;
  input axi_last_2_reg_174;
  input [0:0]s_axis_video_TLAST;
  input ap_rst_n;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_5 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_i_1_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_2_reg_174;
  wire \axi_last_fu_126_reg[0] ;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(B_V_data_1_sel0),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8A80AA80)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(s_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_sel0),
        .O(\B_V_data_1_state[0]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(B_V_data_1_sel0),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_last_fu_126[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(\axi_last_fu_126_reg[0] ),
        .I4(axi_last_2_reg_174),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_fu_54[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(s_axis_video_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_regslice_both" *) 
module bd_2d50_csc_0_regslice_both__parameterized1_93
   (s_axis_video_TUSER_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel0,
    s_axis_video_TVALID,
    s_axis_video_TUSER,
    ap_rst_n);
  output s_axis_video_TUSER_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel0;
  input s_axis_video_TVALID;
  input [0:0]s_axis_video_TUSER;
  input ap_rst_n;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_i_1__0_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TUSER_int_regslice;
  wire s_axis_video_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(B_V_data_1_sel0),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8A80AA80)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(s_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_sel0),
        .O(\B_V_data_1_state[0]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(B_V_data_1_sel0),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \sof_reg_83[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(s_axis_video_TUSER_int_regslice));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module bd_2d50_csc_0_v_csc
   (s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    m_axis_video_TVALID,
    m_axis_video_TREADY);
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [7:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [7:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [47:0]s_axis_video_TDATA;
  input [5:0]s_axis_video_TKEEP;
  input [5:0]s_axis_video_TSTRB;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [0:0]s_axis_video_TID;
  input [0:0]s_axis_video_TDEST;
  output [47:0]m_axis_video_TDATA;
  output [5:0]m_axis_video_TKEEP;
  output [5:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  input s_axis_video_TVALID;
  output s_axis_video_TREADY;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;

  wire \<const0> ;
  wire AXIvideo2MultiPixStream_U0_ap_ready;
  wire AXIvideo2MultiPixStream_U0_n_56;
  wire AXIvideo2MultiPixStream_U0_n_7;
  wire [47:0]AXIvideo2MultiPixStream_U0_stream_in_din;
  wire Block_entry3_proc_U0_ap_done;
  wire [7:0]Block_entry3_proc_U0_ap_return_0;
  wire [7:0]Block_entry3_proc_U0_ap_return_1;
  wire [15:0]Block_entry3_proc_U0_ap_return_10;
  wire [9:0]Block_entry3_proc_U0_ap_return_11;
  wire [9:0]Block_entry3_proc_U0_ap_return_12;
  wire [9:0]Block_entry3_proc_U0_ap_return_13;
  wire [7:0]Block_entry3_proc_U0_ap_return_14;
  wire [7:0]Block_entry3_proc_U0_ap_return_15;
  wire Block_entry3_proc_U0_ap_return_16;
  wire Block_entry3_proc_U0_ap_return_17;
  wire Block_entry3_proc_U0_ap_return_18;
  wire Block_entry3_proc_U0_ap_return_19;
  wire [15:0]Block_entry3_proc_U0_ap_return_2;
  wire [11:1]Block_entry3_proc_U0_ap_return_20;
  wire [11:0]Block_entry3_proc_U0_ap_return_21;
  wire [15:0]Block_entry3_proc_U0_ap_return_3;
  wire [15:0]Block_entry3_proc_U0_ap_return_4;
  wire [15:0]Block_entry3_proc_U0_ap_return_5;
  wire [15:0]Block_entry3_proc_U0_ap_return_6;
  wire [15:0]Block_entry3_proc_U0_ap_return_7;
  wire [15:0]Block_entry3_proc_U0_ap_return_8;
  wire [15:0]Block_entry3_proc_U0_ap_return_9;
  wire CTRL_s_axi_U_n_14;
  wire CTRL_s_axi_U_n_150;
  wire CTRL_s_axi_U_n_42;
  wire [9:0]HwReg_BOffset_channel_dout;
  wire HwReg_BOffset_channel_empty_n;
  wire HwReg_BOffset_channel_full_n;
  wire HwReg_ClampMin_channel_U_n_7;
  wire [7:0]HwReg_ClampMin_channel_dout;
  wire HwReg_ClampMin_channel_empty_n;
  wire HwReg_ClampMin_channel_full_n;
  wire HwReg_ClipMax_channel_U_n_7;
  wire [7:0]HwReg_ClipMax_channel_dout;
  wire HwReg_ClipMax_channel_empty_n;
  wire HwReg_ClipMax_channel_full_n;
  wire [9:0]HwReg_GOffset_channel_dout;
  wire HwReg_GOffset_channel_empty_n;
  wire HwReg_GOffset_channel_full_n;
  wire HwReg_InVideoFormat_channel_U_n_8;
  wire HwReg_InVideoFormat_channel_U_n_9;
  wire [0:0]HwReg_InVideoFormat_channel_dout;
  wire HwReg_InVideoFormat_channel_empty_n;
  wire HwReg_InVideoFormat_channel_full_n;
  wire HwReg_K11_channel_U_n_7;
  wire [15:0]HwReg_K11_channel_dout;
  wire HwReg_K11_channel_empty_n;
  wire HwReg_K11_channel_full_n;
  wire HwReg_K12_channel_U_n_7;
  wire [15:0]HwReg_K12_channel_dout;
  wire HwReg_K12_channel_empty_n;
  wire HwReg_K12_channel_full_n;
  wire [15:0]HwReg_K13_channel_dout;
  wire HwReg_K13_channel_empty_n;
  wire HwReg_K13_channel_full_n;
  wire [15:0]HwReg_K21_channel_dout;
  wire HwReg_K21_channel_empty_n;
  wire HwReg_K21_channel_full_n;
  wire HwReg_K22_channel_U_n_7;
  wire [15:0]HwReg_K22_channel_dout;
  wire HwReg_K22_channel_empty_n;
  wire HwReg_K22_channel_full_n;
  wire HwReg_K23_channel_U_n_7;
  wire [15:0]HwReg_K23_channel_dout;
  wire HwReg_K23_channel_empty_n;
  wire HwReg_K23_channel_full_n;
  wire [15:0]HwReg_K31_channel_dout;
  wire HwReg_K31_channel_empty_n;
  wire HwReg_K31_channel_full_n;
  wire [15:0]HwReg_K32_channel_dout;
  wire HwReg_K32_channel_empty_n;
  wire HwReg_K32_channel_full_n;
  wire HwReg_K33_channel_U_n_7;
  wire [15:0]HwReg_K33_channel_dout;
  wire HwReg_K33_channel_empty_n;
  wire HwReg_K33_channel_full_n;
  wire HwReg_OutVideoFormat_channel_U_n_7;
  wire [0:0]HwReg_OutVideoFormat_channel_dout;
  wire HwReg_OutVideoFormat_channel_full_n;
  wire HwReg_ROffset_channel_U_n_7;
  wire [9:0]HwReg_ROffset_channel_dout;
  wire HwReg_ROffset_channel_empty_n;
  wire HwReg_ROffset_channel_full_n;
  wire [11:0]HwReg_height_c25_dout;
  wire HwReg_height_c25_empty_n;
  wire HwReg_height_c25_full_n;
  wire [11:0]HwReg_height_c26_dout;
  wire HwReg_height_c26_empty_n;
  wire HwReg_height_c26_full_n;
  wire HwReg_height_c27_U_n_11;
  wire HwReg_height_c27_U_n_12;
  wire HwReg_height_c27_U_n_13;
  wire HwReg_height_c27_U_n_14;
  wire HwReg_height_c27_U_n_15;
  wire HwReg_height_c27_U_n_16;
  wire HwReg_height_c27_U_n_17;
  wire HwReg_height_c27_U_n_18;
  wire HwReg_height_c27_U_n_19;
  wire HwReg_height_c27_U_n_20;
  wire HwReg_height_c27_U_n_21;
  wire [11:0]HwReg_height_c27_dout;
  wire HwReg_height_c27_empty_n;
  wire HwReg_height_c27_full_n;
  wire HwReg_height_c28_U_n_5;
  wire [11:0]HwReg_height_c28_dout;
  wire HwReg_height_c28_empty_n;
  wire HwReg_height_c28_full_n;
  wire HwReg_height_c29_U_n_18;
  wire [11:0]HwReg_height_c29_dout;
  wire HwReg_height_c29_empty_n;
  wire HwReg_height_c29_full_n;
  wire HwReg_height_c30_channel_U_n_5;
  wire [11:0]HwReg_height_c30_channel_dout;
  wire HwReg_height_c30_channel_empty_n;
  wire HwReg_height_c30_channel_full_n;
  wire [11:0]HwReg_height_c_dout;
  wire HwReg_height_c_empty_n;
  wire HwReg_height_c_full_n;
  wire [11:1]HwReg_width_c19_dout;
  wire HwReg_width_c19_empty_n;
  wire HwReg_width_c19_full_n;
  wire [11:1]HwReg_width_c20_dout;
  wire HwReg_width_c20_empty_n;
  wire HwReg_width_c20_full_n;
  wire [11:1]HwReg_width_c21_dout;
  wire HwReg_width_c21_empty_n;
  wire HwReg_width_c21_full_n;
  wire [11:1]HwReg_width_c22_dout;
  wire HwReg_width_c22_empty_n;
  wire HwReg_width_c22_full_n;
  wire [11:1]HwReg_width_c23_dout;
  wire HwReg_width_c23_empty_n;
  wire HwReg_width_c23_full_n;
  wire [11:1]HwReg_width_c24_channel_dout;
  wire HwReg_width_c24_channel_empty_n;
  wire HwReg_width_c24_channel_full_n;
  wire [11:1]HwReg_width_c_dout;
  wire HwReg_width_c_empty_n;
  wire HwReg_width_c_full_n;
  wire [7:0]InVideoFormat;
  wire [15:0]K11;
  wire [15:0]K12;
  wire [15:0]K13;
  wire [15:0]K21;
  wire [15:0]K22;
  wire [15:0]K23;
  wire [15:15]K31;
  wire MultiPixStream2AXIvideo_U0_Height_read;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_11;
  wire MultiPixStream2AXIvideo_U0_n_13;
  wire MultiPixStream2AXIvideo_U0_n_7;
  wire MultiPixStream2AXIvideo_U0_n_8;
  wire [7:0]OutVideoFormat;
  wire [0:0]\SRL_SIG_reg[0]_6 ;
  wire [0:0]\SRL_SIG_reg[1]_5 ;
  wire [12:0]add_ln998_fu_213_p2;
  wire [12:0]add_ln998_fu_229_p2;
  wire ap_CS_fsm_state4;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire [15:8]ap_phi_mux_axi_data_7_phi_fu_201_p6;
  wire [15:0]ap_return_10_preg;
  wire [9:0]ap_return_11_preg;
  wire [9:0]ap_return_12_preg;
  wire [9:0]ap_return_13_preg;
  wire [7:0]ap_return_14_preg;
  wire [7:0]ap_return_15_preg;
  wire ap_return_16_preg;
  wire ap_return_17_preg;
  wire ap_return_18_preg;
  wire ap_return_19_preg;
  wire [11:1]ap_return_20_preg;
  wire [11:0]ap_return_21_preg;
  wire [14:0]ap_return_8_preg;
  wire [15:0]ap_return_9_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_HwReg_BOffset_channel;
  wire ap_sync_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_channel_write_HwReg_GOffset_channel;
  wire ap_sync_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_channel_write_HwReg_K11_channel;
  wire ap_sync_channel_write_HwReg_K12_channel;
  wire ap_sync_channel_write_HwReg_K13_channel;
  wire ap_sync_channel_write_HwReg_K21_channel;
  wire ap_sync_channel_write_HwReg_K22_channel;
  wire ap_sync_channel_write_HwReg_K23_channel;
  wire ap_sync_channel_write_HwReg_K31_channel;
  wire ap_sync_channel_write_HwReg_K32_channel;
  wire ap_sync_channel_write_HwReg_K33_channel;
  wire ap_sync_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_channel_write_HwReg_ROffset_channel;
  wire ap_sync_channel_write_HwReg_height_c30_channel;
  wire ap_sync_channel_write_HwReg_width_c24_channel;
  wire ap_sync_channel_write_bPassThru_420_In_loc_channel;
  wire ap_sync_channel_write_bPassThru_420_Out_loc_channel;
  wire ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel;
  wire ap_sync_reg_channel_write_HwReg_BOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_ClampMin_channel;
  wire ap_sync_reg_channel_write_HwReg_ClipMax_channel;
  wire ap_sync_reg_channel_write_HwReg_GOffset_channel;
  wire ap_sync_reg_channel_write_HwReg_InVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_K11_channel;
  wire ap_sync_reg_channel_write_HwReg_K12_channel;
  wire ap_sync_reg_channel_write_HwReg_K13_channel;
  wire ap_sync_reg_channel_write_HwReg_K21_channel;
  wire ap_sync_reg_channel_write_HwReg_K22_channel;
  wire ap_sync_reg_channel_write_HwReg_K23_channel;
  wire ap_sync_reg_channel_write_HwReg_K31_channel;
  wire ap_sync_reg_channel_write_HwReg_K32_channel;
  wire ap_sync_reg_channel_write_HwReg_K33_channel;
  wire ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel;
  wire ap_sync_reg_channel_write_HwReg_ROffset_channel;
  wire ap_sync_reg_channel_write_HwReg_height_c30_channel;
  wire ap_sync_reg_channel_write_HwReg_width_c24_channel;
  wire ap_sync_reg_channel_write_bPassThru_420_In_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5;
  wire [31:16]axi_data_16_fu_513_p5;
  wire bPassThru_420_In_loc_channel_U_n_10;
  wire bPassThru_420_In_loc_channel_dout;
  wire bPassThru_420_In_loc_channel_full_n;
  wire bPassThru_420_Out_loc_channel_U_n_10;
  wire bPassThru_420_Out_loc_channel_U_n_9;
  wire bPassThru_420_Out_loc_channel_dout;
  wire bPassThru_420_Out_loc_channel_full_n;
  wire bPassThru_422_or_420_In_loc_channel_U_n_10;
  wire bPassThru_422_or_420_In_loc_channel_U_n_11;
  wire bPassThru_422_or_420_In_loc_channel_U_n_5;
  wire bPassThru_422_or_420_In_loc_channel_dout;
  wire bPassThru_422_or_420_In_loc_channel_full_n;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire bPassThru_422_or_420_Out_loc_channel_full_n;
  wire cmp36674_i_fu_286_p2;
  wire cmp36674_i_fu_290_p2;
  wire [47:32]data_in;
  wire [7:0]\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124/ap_phi_mux_axi_data_2_phi_fu_190_p6 ;
  wire \grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170/p_14_in ;
  wire interrupt;
  wire [11:0]loopWidth_fu_280_p2;
  wire [11:0]loopWidth_fu_284_p2;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr0_27;
  wire mOutPtr0__0;
  wire mOutPtr0__0_20;
  wire mOutPtr0__9;
  wire mOutPtr0__9_24;
  wire mOutPtr16_out;
  wire mOutPtr16_out_12;
  wire mOutPtr16_out_13;
  wire mOutPtr16_out_15;
  wire mOutPtr16_out_17;
  wire mOutPtr16_out_21;
  wire mOutPtr16_out_25;
  wire mOutPtr16_out_8;
  wire [47:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire p_0_in;
  wire pop__0;
  wire pop__0_19;
  wire pop__0_23;
  wire push;
  wire push_0;
  wire push_1;
  wire push_10;
  wire push_11;
  wire push_14;
  wire push_16;
  wire push_18;
  wire push_2;
  wire push_22;
  wire push_26;
  wire push_28;
  wire push_3;
  wire push_4;
  wire push_7;
  wire push_9;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [47:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [0:0]select_ln767_fu_272_p3;
  wire [47:0]stream_csc_dout;
  wire stream_csc_empty_n;
  wire stream_csc_full_n;
  wire [47:0]stream_in_dout;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire stream_in_hresampled_U_n_7;
  wire [47:0]stream_in_hresampled_dout;
  wire stream_in_hresampled_empty_n;
  wire stream_in_hresampled_full_n;
  wire [47:0]stream_in_vresampled_dout;
  wire stream_in_vresampled_empty_n;
  wire stream_in_vresampled_full_n;
  wire [47:0]stream_out_hresampled_dout;
  wire stream_out_hresampled_empty_n;
  wire stream_out_hresampled_full_n;
  wire [47:0]stream_out_vresampled_dout;
  wire stream_out_vresampled_empty_n;
  wire stream_out_vresampled_full_n;
  wire tmp_reg_405;
  wire v_csc_core_U0_ap_ready;
  wire v_csc_core_U0_ap_start;
  wire v_csc_core_U0_n_12;
  wire v_csc_core_U0_n_13;
  wire v_csc_core_U0_n_5;
  wire v_csc_core_U0_n_8;
  wire v_csc_core_U0_n_9;
  wire [47:0]v_csc_core_U0_stream_csc_din;
  wire v_hcresampler_core_2_U0_HwReg_height_read;
  wire v_hcresampler_core_2_U0_ap_start;
  wire v_hcresampler_core_2_U0_n_57;
  wire [47:0]v_hcresampler_core_2_U0_stream_in_hresampled_din;
  wire v_hcresampler_core_2_U0_stream_in_vresampled_read;
  wire v_hcresampler_core_U0_HwReg_width_c19_write;
  wire v_hcresampler_core_U0_ap_start;
  wire v_hcresampler_core_U0_n_54;
  wire v_hcresampler_core_U0_n_59;
  wire v_hcresampler_core_U0_stream_csc_read;
  wire [47:0]v_hcresampler_core_U0_stream_out_hresampled_din;
  wire v_vcresampler_core_1_U0_HwReg_height_c28_write;
  wire v_vcresampler_core_1_U0_ap_start;
  wire v_vcresampler_core_1_U0_n_58;
  wire v_vcresampler_core_1_U0_n_8;
  wire v_vcresampler_core_1_U0_stream_in_read;
  wire [47:0]v_vcresampler_core_1_U0_stream_in_vresampled_din;
  wire v_vcresampler_core_U0_HwReg_width_read;
  wire v_vcresampler_core_U0_ap_start;
  wire v_vcresampler_core_U0_n_7;
  wire v_vcresampler_core_U0_n_8;
  wire v_vcresampler_core_U0_stream_out_hresampled_read;
  wire [47:0]v_vcresampler_core_U0_stream_out_vresampled_din;
  wire yOffset_fu_189_p2;
  wire zext_ln765_fu_280_p1;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[5] = \<const0> ;
  assign m_axis_video_TKEEP[4] = \<const0> ;
  assign m_axis_video_TKEEP[3] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[5] = \<const0> ;
  assign m_axis_video_TSTRB[4] = \<const0> ;
  assign m_axis_video_TSTRB[3] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  bd_2d50_csc_0_AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .\B_V_data_1_state_reg[1] (s_axis_video_TREADY),
        .D(HwReg_width_c24_channel_dout),
        .E(AXIvideo2MultiPixStream_U0_n_56),
        .HwReg_InVideoFormat_channel_dout(HwReg_InVideoFormat_channel_dout),
        .Q(AXIvideo2MultiPixStream_U0_n_7),
        .SR(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cond_reg_406_reg[0]_0 (HwReg_InVideoFormat_channel_U_n_9),
        .\d_read_reg_22_reg[11] (HwReg_height_c30_channel_dout),
        .in(AXIvideo2MultiPixStream_U0_stream_in_din),
        .mOutPtr16_out(mOutPtr16_out),
        .\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] (HwReg_InVideoFormat_channel_U_n_8),
        .push(push),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_vcresampler_core_1_U0_stream_in_read(v_vcresampler_core_1_U0_stream_in_read));
  bd_2d50_csc_0_Block_entry3_proc Block_entry3_proc_U0
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .Block_entry3_proc_U0_ap_return_16(Block_entry3_proc_U0_ap_return_16),
        .Block_entry3_proc_U0_ap_return_17(Block_entry3_proc_U0_ap_return_17),
        .Block_entry3_proc_U0_ap_return_18(Block_entry3_proc_U0_ap_return_18),
        .Block_entry3_proc_U0_ap_return_19(Block_entry3_proc_U0_ap_return_19),
        .D(Block_entry3_proc_U0_ap_return_0),
        .HwReg_BOffset_channel_full_n(HwReg_BOffset_channel_full_n),
        .HwReg_ClampMin_channel_full_n(HwReg_ClampMin_channel_full_n),
        .HwReg_ClipMax_channel_full_n(HwReg_ClipMax_channel_full_n),
        .HwReg_GOffset_channel_full_n(HwReg_GOffset_channel_full_n),
        .HwReg_InVideoFormat_channel_full_n(HwReg_InVideoFormat_channel_full_n),
        .HwReg_K11_channel_full_n(HwReg_K11_channel_full_n),
        .HwReg_K12_channel_full_n(HwReg_K12_channel_full_n),
        .HwReg_K13_channel_full_n(HwReg_K13_channel_full_n),
        .HwReg_K21_channel_full_n(HwReg_K21_channel_full_n),
        .HwReg_K22_channel_full_n(HwReg_K22_channel_full_n),
        .HwReg_K23_channel_full_n(HwReg_K23_channel_full_n),
        .HwReg_K31_channel_full_n(HwReg_K31_channel_full_n),
        .HwReg_K32_channel_full_n(HwReg_K32_channel_full_n),
        .HwReg_K33_channel_full_n(HwReg_K33_channel_full_n),
        .HwReg_OutVideoFormat_channel_full_n(HwReg_OutVideoFormat_channel_full_n),
        .HwReg_ROffset_channel_full_n(HwReg_ROffset_channel_full_n),
        .HwReg_height_c30_channel_full_n(HwReg_height_c30_channel_full_n),
        .HwReg_width_c24_channel_full_n(HwReg_width_c24_channel_full_n),
        .Q(InVideoFormat),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_2_0(HwReg_K11_channel_U_n_7),
        .ap_done_reg_i_2_1(HwReg_K22_channel_U_n_7),
        .ap_done_reg_i_3_0(HwReg_ClipMax_channel_U_n_7),
        .ap_done_reg_reg_0(Block_entry3_proc_U0_ap_return_2),
        .ap_done_reg_reg_1(Block_entry3_proc_U0_ap_return_3),
        .ap_done_reg_reg_2(Block_entry3_proc_U0_ap_return_4),
        .ap_done_reg_reg_3(Block_entry3_proc_U0_ap_return_5),
        .ap_done_reg_reg_4(Block_entry3_proc_U0_ap_return_6),
        .ap_done_reg_reg_5(Block_entry3_proc_U0_ap_return_7),
        .ap_done_reg_reg_6(Block_entry3_proc_U0_ap_return_8[15]),
        .\ap_return_10_preg_reg[15]_0 (ap_return_10_preg),
        .\ap_return_10_preg_reg[15]_1 (Block_entry3_proc_U0_ap_return_10),
        .\ap_return_11_preg_reg[9]_0 (ap_return_11_preg),
        .\ap_return_11_preg_reg[9]_1 (Block_entry3_proc_U0_ap_return_11),
        .\ap_return_12_preg_reg[9]_0 (ap_return_12_preg),
        .\ap_return_12_preg_reg[9]_1 (Block_entry3_proc_U0_ap_return_12),
        .\ap_return_13_preg_reg[9]_0 (ap_return_13_preg),
        .\ap_return_13_preg_reg[9]_1 (Block_entry3_proc_U0_ap_return_13),
        .\ap_return_14_preg_reg[7]_0 (ap_return_14_preg),
        .\ap_return_14_preg_reg[7]_1 (Block_entry3_proc_U0_ap_return_14),
        .\ap_return_15_preg_reg[7]_0 (ap_return_15_preg),
        .\ap_return_15_preg_reg[7]_1 (Block_entry3_proc_U0_ap_return_15),
        .ap_return_16_preg(ap_return_16_preg),
        .ap_return_17_preg(ap_return_17_preg),
        .ap_return_18_preg(ap_return_18_preg),
        .ap_return_19_preg(ap_return_19_preg),
        .\ap_return_1_preg_reg[0]_0 (CTRL_s_axi_U_n_14),
        .\ap_return_1_preg_reg[7]_0 (OutVideoFormat),
        .\ap_return_20_preg_reg[11]_0 (ap_return_20_preg),
        .\ap_return_20_preg_reg[11]_1 (Block_entry3_proc_U0_ap_return_20),
        .\ap_return_21_preg_reg[11]_0 (ap_return_21_preg),
        .\ap_return_21_preg_reg[11]_1 (Block_entry3_proc_U0_ap_return_21),
        .\ap_return_2_preg_reg[15]_0 (K11),
        .\ap_return_3_preg_reg[15]_0 (K12),
        .\ap_return_4_preg_reg[15]_0 (K13),
        .\ap_return_5_preg_reg[15]_0 (K21),
        .\ap_return_6_preg_reg[15]_0 (K22),
        .\ap_return_7_preg_reg[15]_0 (K23),
        .\ap_return_7_preg_reg[5]_0 (CTRL_s_axi_U_n_42),
        .\ap_return_8_preg_reg[14]_0 (ap_return_8_preg),
        .\ap_return_8_preg_reg[14]_1 (Block_entry3_proc_U0_ap_return_8[14:0]),
        .\ap_return_8_preg_reg[15]_0 (K31),
        .\ap_return_9_preg_reg[15]_0 (ap_return_9_preg),
        .\ap_return_9_preg_reg[15]_1 (Block_entry3_proc_U0_ap_return_9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_HwReg_BOffset_channel(ap_sync_channel_write_HwReg_BOffset_channel),
        .ap_sync_channel_write_HwReg_ClampMin_channel(ap_sync_channel_write_HwReg_ClampMin_channel),
        .ap_sync_channel_write_HwReg_ClipMax_channel(ap_sync_channel_write_HwReg_ClipMax_channel),
        .ap_sync_channel_write_HwReg_GOffset_channel(ap_sync_channel_write_HwReg_GOffset_channel),
        .ap_sync_channel_write_HwReg_InVideoFormat_channel(ap_sync_channel_write_HwReg_InVideoFormat_channel),
        .ap_sync_channel_write_HwReg_K11_channel(ap_sync_channel_write_HwReg_K11_channel),
        .ap_sync_channel_write_HwReg_K12_channel(ap_sync_channel_write_HwReg_K12_channel),
        .ap_sync_channel_write_HwReg_K13_channel(ap_sync_channel_write_HwReg_K13_channel),
        .ap_sync_channel_write_HwReg_K21_channel(ap_sync_channel_write_HwReg_K21_channel),
        .ap_sync_channel_write_HwReg_K22_channel(ap_sync_channel_write_HwReg_K22_channel),
        .ap_sync_channel_write_HwReg_K23_channel(ap_sync_channel_write_HwReg_K23_channel),
        .ap_sync_channel_write_HwReg_K31_channel(ap_sync_channel_write_HwReg_K31_channel),
        .ap_sync_channel_write_HwReg_K32_channel(ap_sync_channel_write_HwReg_K32_channel),
        .ap_sync_channel_write_HwReg_K33_channel(ap_sync_channel_write_HwReg_K33_channel),
        .ap_sync_channel_write_HwReg_OutVideoFormat_channel(ap_sync_channel_write_HwReg_OutVideoFormat_channel),
        .ap_sync_channel_write_HwReg_ROffset_channel(ap_sync_channel_write_HwReg_ROffset_channel),
        .ap_sync_channel_write_HwReg_height_c30_channel(ap_sync_channel_write_HwReg_height_c30_channel),
        .ap_sync_channel_write_HwReg_width_c24_channel(ap_sync_channel_write_HwReg_width_c24_channel),
        .ap_sync_channel_write_bPassThru_420_In_loc_channel(ap_sync_channel_write_bPassThru_420_In_loc_channel),
        .ap_sync_channel_write_bPassThru_420_Out_loc_channel(ap_sync_channel_write_bPassThru_420_Out_loc_channel),
        .ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel),
        .ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel),
        .ap_sync_reg_channel_write_HwReg_BOffset_channel(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .ap_sync_reg_channel_write_HwReg_ClampMin_channel(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .ap_sync_reg_channel_write_HwReg_ClipMax_channel(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .ap_sync_reg_channel_write_HwReg_GOffset_channel(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .ap_sync_reg_channel_write_HwReg_InVideoFormat_channel(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .ap_sync_reg_channel_write_HwReg_K11_channel(ap_sync_reg_channel_write_HwReg_K11_channel),
        .ap_sync_reg_channel_write_HwReg_K12_channel(ap_sync_reg_channel_write_HwReg_K12_channel),
        .ap_sync_reg_channel_write_HwReg_K13_channel(ap_sync_reg_channel_write_HwReg_K13_channel),
        .ap_sync_reg_channel_write_HwReg_K21_channel(ap_sync_reg_channel_write_HwReg_K21_channel),
        .ap_sync_reg_channel_write_HwReg_K22_channel(ap_sync_reg_channel_write_HwReg_K22_channel),
        .ap_sync_reg_channel_write_HwReg_K23_channel(ap_sync_reg_channel_write_HwReg_K23_channel),
        .ap_sync_reg_channel_write_HwReg_K31_channel(ap_sync_reg_channel_write_HwReg_K31_channel),
        .ap_sync_reg_channel_write_HwReg_K32_channel(ap_sync_reg_channel_write_HwReg_K32_channel),
        .ap_sync_reg_channel_write_HwReg_K32_channel_reg(CTRL_s_axi_U_n_150),
        .ap_sync_reg_channel_write_HwReg_K33_channel(ap_sync_reg_channel_write_HwReg_K33_channel),
        .ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .ap_sync_reg_channel_write_HwReg_ROffset_channel(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .ap_sync_reg_channel_write_HwReg_height_c30_channel(ap_sync_reg_channel_write_HwReg_height_c30_channel),
        .ap_sync_reg_channel_write_HwReg_width_c24_channel(ap_sync_reg_channel_write_HwReg_width_c24_channel),
        .ap_sync_reg_channel_write_bPassThru_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg(HwReg_ROffset_channel_U_n_7),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_0(HwReg_K33_channel_U_n_7),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_1(bPassThru_422_or_420_In_loc_channel_U_n_10),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_2(bPassThru_420_In_loc_channel_U_n_10),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_3(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5),
        .bPassThru_420_In_loc_channel_full_n(bPassThru_420_In_loc_channel_full_n),
        .bPassThru_420_Out_loc_channel_full_n(bPassThru_420_Out_loc_channel_full_n),
        .bPassThru_422_or_420_In_loc_channel_full_n(bPassThru_422_or_420_In_loc_channel_full_n),
        .bPassThru_422_or_420_Out_loc_channel_full_n(bPassThru_422_or_420_Out_loc_channel_full_n),
        .in(Block_entry3_proc_U0_ap_return_1),
        .push(push_3),
        .push_0(push_2),
        .push_1(push_1),
        .push_2(push_0));
  bd_2d50_csc_0_CTRL_s_axi CTRL_s_axi_U
       (.Block_entry3_proc_U0_ap_return_16(Block_entry3_proc_U0_ap_return_16),
        .Block_entry3_proc_U0_ap_return_17(Block_entry3_proc_U0_ap_return_17),
        .Block_entry3_proc_U0_ap_return_18(Block_entry3_proc_U0_ap_return_18),
        .Block_entry3_proc_U0_ap_return_19(Block_entry3_proc_U0_ap_return_19),
        .D(Block_entry3_proc_U0_ap_return_20),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .InVideoFormat(InVideoFormat),
        .K11(K11),
        .K12(K12),
        .K13(K13),
        .K21(K21),
        .K22(K22),
        .K23(K23),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .OutVideoFormat(OutVideoFormat),
        .\SRL_SIG_reg[0][11] (ap_return_20_preg),
        .\SRL_SIG_reg[0][11]_0 (ap_return_21_preg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_idle(ap_idle),
        .\ap_return_10_preg_reg[15] (ap_return_10_preg),
        .\ap_return_11_preg_reg[9] (ap_return_11_preg),
        .\ap_return_12_preg_reg[9] (ap_return_12_preg),
        .\ap_return_13_preg_reg[9] (ap_return_13_preg),
        .\ap_return_14_preg_reg[7] (ap_return_14_preg),
        .\ap_return_15_preg_reg[7] (ap_return_15_preg),
        .ap_return_16_preg(ap_return_16_preg),
        .ap_return_17_preg(ap_return_17_preg),
        .ap_return_18_preg(ap_return_18_preg),
        .ap_return_19_preg(ap_return_19_preg),
        .\ap_return_8_preg_reg[14] (ap_return_8_preg),
        .\ap_return_9_preg_reg[15] (ap_return_9_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_entry3_proc_U0_ap_return_8[14:0]),
        .\int_BOffset_reg[9]_0 (Block_entry3_proc_U0_ap_return_13),
        .\int_ClampMin_reg[7]_0 (Block_entry3_proc_U0_ap_return_14),
        .\int_ClipMax_reg[7]_0 (Block_entry3_proc_U0_ap_return_15),
        .\int_GOffset_reg[9]_0 (Block_entry3_proc_U0_ap_return_12),
        .\int_K31_reg[15]_0 (K31),
        .\int_K32_reg[15]_0 (Block_entry3_proc_U0_ap_return_9),
        .\int_K33_reg[15]_0 (Block_entry3_proc_U0_ap_return_10),
        .\int_ROffset_reg[9]_0 (Block_entry3_proc_U0_ap_return_11),
        .int_ap_start_reg_rep_0(CTRL_s_axi_U_n_14),
        .int_ap_start_reg_rep__0_0(CTRL_s_axi_U_n_150),
        .int_ap_start_reg_rep__1_0(CTRL_s_axi_U_n_42),
        .\int_height_reg[11]_0 (Block_entry3_proc_U0_ap_return_21),
        .interrupt(interrupt),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(\^s_axi_CTRL_RDATA ),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA[15:0]),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB[1:0]),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
  GND GND
       (.G(\<const0> ));
  bd_2d50_csc_0_fifo_w10_d5_S HwReg_BOffset_channel_U
       (.HwReg_BOffset_channel_empty_n(HwReg_BOffset_channel_empty_n),
        .HwReg_BOffset_channel_full_n(HwReg_BOffset_channel_full_n),
        .HwReg_GOffset_channel_empty_n(HwReg_GOffset_channel_empty_n),
        .HwReg_K33_channel_empty_n(HwReg_K33_channel_empty_n),
        .HwReg_ROffset_channel_empty_n(HwReg_ROffset_channel_empty_n),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_idle(ap_idle),
        .ap_sync_reg_channel_write_HwReg_BOffset_channel(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .in(Block_entry3_proc_U0_ap_return_13),
        .int_ap_idle_reg(HwReg_height_c30_channel_U_n_5),
        .int_ap_idle_reg_0(bPassThru_422_or_420_In_loc_channel_U_n_11),
        .int_ap_idle_reg_1(HwReg_K12_channel_U_n_7),
        .int_ap_idle_reg_2(HwReg_ClampMin_channel_U_n_7),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_42),
        .out(HwReg_BOffset_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_2d50_csc_0_fifo_w8_d5_S HwReg_ClampMin_channel_U
       (.HwReg_ClampMin_channel_empty_n(HwReg_ClampMin_channel_empty_n),
        .HwReg_ClampMin_channel_full_n(HwReg_ClampMin_channel_full_n),
        .HwReg_ClipMax_channel_empty_n(HwReg_ClipMax_channel_empty_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_ClampMin_channel(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .empty_n_reg_0(HwReg_ClampMin_channel_U_n_7),
        .in(Block_entry3_proc_U0_ap_return_14),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_14),
        .out(HwReg_ClampMin_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready),
        .v_vcresampler_core_1_U0_ap_start(v_vcresampler_core_1_U0_ap_start),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start));
  bd_2d50_csc_0_fifo_w8_d5_S_0 HwReg_ClipMax_channel_U
       (.HwReg_BOffset_channel_full_n(HwReg_BOffset_channel_full_n),
        .HwReg_ClipMax_channel_empty_n(HwReg_ClipMax_channel_empty_n),
        .HwReg_ClipMax_channel_full_n(HwReg_ClipMax_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_BOffset_channel(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .ap_sync_reg_channel_write_HwReg_ClipMax_channel(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg(HwReg_ClipMax_channel_U_n_7),
        .in(Block_entry3_proc_U0_ap_return_15),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_14),
        .out(HwReg_ClipMax_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_2d50_csc_0_fifo_w10_d5_S_1 HwReg_GOffset_channel_U
       (.HwReg_GOffset_channel_empty_n(HwReg_GOffset_channel_empty_n),
        .HwReg_GOffset_channel_full_n(HwReg_GOffset_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_GOffset_channel(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .in(Block_entry3_proc_U0_ap_return_12),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_42),
        .out(HwReg_GOffset_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_2d50_csc_0_fifo_w8_d2_S HwReg_InVideoFormat_channel_U
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .D(Block_entry3_proc_U0_ap_return_0),
        .HwReg_InVideoFormat_channel_dout(HwReg_InVideoFormat_channel_dout),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_InVideoFormat_channel_full_n(HwReg_InVideoFormat_channel_full_n),
        .HwReg_height_c29_full_n(HwReg_height_c29_full_n),
        .HwReg_height_c30_channel_empty_n(HwReg_height_c30_channel_empty_n),
        .HwReg_width_c23_full_n(HwReg_width_c23_full_n),
        .HwReg_width_c24_channel_empty_n(HwReg_width_c24_channel_empty_n),
        .Q(AXIvideo2MultiPixStream_U0_n_7),
        .SR(ap_NS_fsm),
        .\SRL_SIG_reg[0][0] (HwReg_InVideoFormat_channel_U_n_8),
        .\SRL_SIG_reg[1][0] (CTRL_s_axi_U_n_14),
        .\SRL_SIG_reg[1][7] (HwReg_InVideoFormat_channel_U_n_9),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_InVideoFormat_channel(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel));
  bd_2d50_csc_0_fifo_w16_d5_S HwReg_K11_channel_U
       (.HwReg_K11_channel_empty_n(HwReg_K11_channel_empty_n),
        .HwReg_K11_channel_full_n(HwReg_K11_channel_full_n),
        .HwReg_K12_channel_full_n(HwReg_K12_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_8(CTRL_s_axi_U_n_14),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K11_channel(ap_sync_reg_channel_write_HwReg_K11_channel),
        .ap_sync_reg_channel_write_HwReg_K11_channel_reg(HwReg_K11_channel_U_n_7),
        .ap_sync_reg_channel_write_HwReg_K12_channel(ap_sync_reg_channel_write_HwReg_K12_channel),
        .in(Block_entry3_proc_U0_ap_return_2),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_150),
        .out(HwReg_K11_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_2d50_csc_0_fifo_w16_d5_S_2 HwReg_K12_channel_U
       (.HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_K11_channel_empty_n(HwReg_K11_channel_empty_n),
        .HwReg_K12_channel_empty_n(HwReg_K12_channel_empty_n),
        .HwReg_K12_channel_full_n(HwReg_K12_channel_full_n),
        .HwReg_K13_channel_empty_n(HwReg_K13_channel_empty_n),
        .HwReg_K21_channel_empty_n(HwReg_K21_channel_empty_n),
        .HwReg_K22_channel_empty_n(HwReg_K22_channel_empty_n),
        .HwReg_K23_channel_empty_n(HwReg_K23_channel_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K12_channel(ap_sync_reg_channel_write_HwReg_K12_channel),
        .empty_n_reg_0(HwReg_K12_channel_U_n_7),
        .in(Block_entry3_proc_U0_ap_return_3),
        .int_ap_idle_reg(bPassThru_420_Out_loc_channel_U_n_10),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_150),
        .out(HwReg_K12_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_2d50_csc_0_fifo_w16_d5_S_3 HwReg_K13_channel_U
       (.HwReg_K13_channel_empty_n(HwReg_K13_channel_empty_n),
        .HwReg_K13_channel_full_n(HwReg_K13_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K13_channel(ap_sync_reg_channel_write_HwReg_K13_channel),
        .in(Block_entry3_proc_U0_ap_return_4),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_150),
        .out(HwReg_K13_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_2d50_csc_0_fifo_w16_d5_S_4 HwReg_K21_channel_U
       (.HwReg_K21_channel_empty_n(HwReg_K21_channel_empty_n),
        .HwReg_K21_channel_full_n(HwReg_K21_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K21_channel(ap_sync_reg_channel_write_HwReg_K21_channel),
        .in(Block_entry3_proc_U0_ap_return_5),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_150),
        .out(HwReg_K21_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_2d50_csc_0_fifo_w16_d5_S_5 HwReg_K22_channel_U
       (.HwReg_K22_channel_empty_n(HwReg_K22_channel_empty_n),
        .HwReg_K22_channel_full_n(HwReg_K22_channel_full_n),
        .HwReg_K23_channel_full_n(HwReg_K23_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_9(CTRL_s_axi_U_n_14),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K22_channel(ap_sync_reg_channel_write_HwReg_K22_channel),
        .ap_sync_reg_channel_write_HwReg_K22_channel_reg(HwReg_K22_channel_U_n_7),
        .ap_sync_reg_channel_write_HwReg_K23_channel(ap_sync_reg_channel_write_HwReg_K23_channel),
        .in(Block_entry3_proc_U0_ap_return_6),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_150),
        .out(HwReg_K22_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_2d50_csc_0_fifo_w16_d5_S_6 HwReg_K23_channel_U
       (.HwReg_K11_channel_empty_n(HwReg_K11_channel_empty_n),
        .HwReg_K12_channel_empty_n(HwReg_K12_channel_empty_n),
        .HwReg_K13_channel_empty_n(HwReg_K13_channel_empty_n),
        .HwReg_K21_channel_empty_n(HwReg_K21_channel_empty_n),
        .HwReg_K22_channel_empty_n(HwReg_K22_channel_empty_n),
        .HwReg_K23_channel_empty_n(HwReg_K23_channel_empty_n),
        .HwReg_K23_channel_full_n(HwReg_K23_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K23_channel(ap_sync_reg_channel_write_HwReg_K23_channel),
        .empty_n_reg_0(HwReg_K23_channel_U_n_7),
        .empty_n_reg_1(CTRL_s_axi_U_n_150),
        .in(Block_entry3_proc_U0_ap_return_7),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_42),
        .out(HwReg_K23_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_2d50_csc_0_fifo_w16_d5_S_7 HwReg_K31_channel_U
       (.HwReg_BOffset_channel_empty_n(HwReg_BOffset_channel_empty_n),
        .HwReg_ClampMin_channel_empty_n(HwReg_ClampMin_channel_empty_n),
        .HwReg_ClipMax_channel_empty_n(HwReg_ClipMax_channel_empty_n),
        .HwReg_GOffset_channel_empty_n(HwReg_GOffset_channel_empty_n),
        .HwReg_K31_channel_empty_n(HwReg_K31_channel_empty_n),
        .HwReg_K31_channel_full_n(HwReg_K31_channel_full_n),
        .HwReg_K32_channel_empty_n(HwReg_K32_channel_empty_n),
        .HwReg_K33_channel_empty_n(HwReg_K33_channel_empty_n),
        .HwReg_ROffset_channel_empty_n(HwReg_ROffset_channel_empty_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K31_channel(ap_sync_reg_channel_write_HwReg_K31_channel),
        .in(Block_entry3_proc_U0_ap_return_8),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_42),
        .out(HwReg_K31_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start),
        .\y_fu_96_reg[0] (HwReg_K23_channel_U_n_7));
  bd_2d50_csc_0_fifo_w16_d5_S_8 HwReg_K32_channel_U
       (.HwReg_K32_channel_empty_n(HwReg_K32_channel_empty_n),
        .HwReg_K32_channel_full_n(HwReg_K32_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K32_channel(ap_sync_reg_channel_write_HwReg_K32_channel),
        .in(Block_entry3_proc_U0_ap_return_9),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_42),
        .out(HwReg_K32_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_2d50_csc_0_fifo_w16_d5_S_9 HwReg_K33_channel_U
       (.HwReg_K33_channel_empty_n(HwReg_K33_channel_empty_n),
        .HwReg_K33_channel_full_n(HwReg_K33_channel_full_n),
        .HwReg_OutVideoFormat_channel_full_n(HwReg_OutVideoFormat_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_2(CTRL_s_axi_U_n_14),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_K33_channel(ap_sync_reg_channel_write_HwReg_K33_channel),
        .ap_sync_reg_channel_write_HwReg_K33_channel_reg(HwReg_K33_channel_U_n_7),
        .ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .in(Block_entry3_proc_U0_ap_return_10),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_42),
        .out(HwReg_K33_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_2d50_csc_0_fifo_w8_d8_S HwReg_OutVideoFormat_channel_U
       (.Block_entry3_proc_U0_ap_done(Block_entry3_proc_U0_ap_done),
        .D({data_in[39:32],axi_data_16_fu_513_p5[31:24],ap_phi_mux_axi_data_7_phi_fu_201_p6,\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124/ap_phi_mux_axi_data_2_phi_fu_190_p6 }),
        .E(MultiPixStream2AXIvideo_U0_n_13),
        .HwReg_OutVideoFormat_channel_full_n(HwReg_OutVideoFormat_channel_full_n),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_clk_0(HwReg_OutVideoFormat_channel_U_n_7),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .if_dout(stream_out_vresampled_dout),
        .in(Block_entry3_proc_U0_ap_return_1),
        .mOutPtr0__0(mOutPtr0__0),
        .mOutPtr16_out(mOutPtr16_out_12),
        .\mOutPtr_reg[3]_0 (CTRL_s_axi_U_n_14),
        .out(HwReg_OutVideoFormat_channel_dout),
        .push(push_4));
  bd_2d50_csc_0_fifo_w10_d5_S_10 HwReg_ROffset_channel_U
       (.HwReg_ROffset_channel_empty_n(HwReg_ROffset_channel_empty_n),
        .HwReg_ROffset_channel_full_n(HwReg_ROffset_channel_full_n),
        .HwReg_height_c30_channel_full_n(HwReg_height_c30_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_2(CTRL_s_axi_U_n_14),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_ROffset_channel(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .ap_sync_reg_channel_write_HwReg_ROffset_channel_reg(HwReg_ROffset_channel_U_n_7),
        .ap_sync_reg_channel_write_HwReg_height_c30_channel(ap_sync_reg_channel_write_HwReg_height_c30_channel),
        .in(Block_entry3_proc_U0_ap_return_11),
        .\mOutPtr_reg[0]_0 (CTRL_s_axi_U_n_42),
        .out(HwReg_ROffset_channel_dout),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready));
  bd_2d50_csc_0_fifo_w12_d2_S HwReg_height_c25_U
       (.D(add_ln998_fu_213_p2),
        .E(push_10),
        .HwReg_height_c25_empty_n(HwReg_height_c25_empty_n),
        .HwReg_height_c25_full_n(HwReg_height_c25_full_n),
        .\SRL_SIG_reg[1][11] (HwReg_height_c25_dout),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_420_Out_loc_channel_dout(bPassThru_420_Out_loc_channel_dout),
        .if_din(HwReg_height_c26_dout),
        .v_hcresampler_core_U0_HwReg_width_c19_write(v_hcresampler_core_U0_HwReg_width_c19_write),
        .v_vcresampler_core_U0_HwReg_width_read(v_vcresampler_core_U0_HwReg_width_read));
  bd_2d50_csc_0_fifo_w12_d2_S_11 HwReg_height_c26_U
       (.D(HwReg_height_c26_dout),
        .HwReg_height_c25_full_n(HwReg_height_c25_full_n),
        .HwReg_height_c26_empty_n(HwReg_height_c26_empty_n),
        .HwReg_height_c26_full_n(HwReg_height_c26_full_n),
        .HwReg_width_c19_full_n(HwReg_width_c19_full_n),
        .HwReg_width_c20_empty_n(HwReg_width_c20_empty_n),
        .Q(v_hcresampler_core_U0_n_59),
        .\SRL_SIG_reg[0][11] (v_csc_core_U0_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(HwReg_height_c27_dout),
        .v_hcresampler_core_U0_HwReg_width_c19_write(v_hcresampler_core_U0_HwReg_width_c19_write),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start));
  bd_2d50_csc_0_fifo_w12_d2_S_12 HwReg_height_c27_U
       (.E(push_11),
        .HwReg_height_c27_empty_n(HwReg_height_c27_empty_n),
        .HwReg_height_c27_full_n(HwReg_height_c27_full_n),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[0][0] (\SRL_SIG_reg[0]_6 ),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1]_5 ),
        .\SRL_SIG_reg[1][11] (HwReg_height_c27_dout[11:1]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .height_dout({HwReg_height_c27_U_n_11,HwReg_height_c27_U_n_12,HwReg_height_c27_U_n_13,HwReg_height_c27_U_n_14,HwReg_height_c27_U_n_15,HwReg_height_c27_U_n_16,HwReg_height_c27_U_n_17,HwReg_height_c27_U_n_18,HwReg_height_c27_U_n_19,HwReg_height_c27_U_n_20,HwReg_height_c27_U_n_21,HwReg_height_c27_dout[0]}),
        .if_din(HwReg_height_c28_dout),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_12),
        .v_hcresampler_core_2_U0_HwReg_height_read(v_hcresampler_core_2_U0_HwReg_height_read));
  bd_2d50_csc_0_fifo_w12_d2_S_13 HwReg_height_c28_U
       (.D(HwReg_height_c28_dout),
        .E(push_7),
        .HwReg_height_c27_full_n(HwReg_height_c27_full_n),
        .HwReg_height_c28_empty_n(HwReg_height_c28_empty_n),
        .HwReg_height_c28_full_n(HwReg_height_c28_full_n),
        .HwReg_height_c29_empty_n(HwReg_height_c29_empty_n),
        .HwReg_width_c21_full_n(HwReg_width_c21_full_n),
        .HwReg_width_c22_empty_n(HwReg_width_c22_empty_n),
        .HwReg_width_c22_full_n(HwReg_width_c22_full_n),
        .HwReg_width_c23_empty_n(HwReg_width_c23_empty_n),
        .Q(v_hcresampler_core_2_U0_n_57),
        .\SRL_SIG_reg[1][0] (v_vcresampler_core_1_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(HwReg_height_c28_U_n_5),
        .if_din(HwReg_height_c29_dout),
        .v_hcresampler_core_2_U0_HwReg_height_read(v_hcresampler_core_2_U0_HwReg_height_read),
        .v_hcresampler_core_2_U0_ap_start(v_hcresampler_core_2_U0_ap_start),
        .v_vcresampler_core_1_U0_HwReg_height_c28_write(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .v_vcresampler_core_1_U0_ap_start(v_vcresampler_core_1_U0_ap_start));
  bd_2d50_csc_0_fifo_w12_d2_S_14 HwReg_height_c29_U
       (.D(add_ln998_fu_229_p2),
        .E(HwReg_height_c29_U_n_18),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_height_c29_empty_n(HwReg_height_c29_empty_n),
        .HwReg_height_c29_full_n(HwReg_height_c29_full_n),
        .HwReg_height_c30_channel_empty_n(HwReg_height_c30_channel_empty_n),
        .HwReg_width_c23_empty_n(HwReg_width_c23_empty_n),
        .HwReg_width_c23_full_n(HwReg_width_c23_full_n),
        .HwReg_width_c24_channel_empty_n(HwReg_width_c24_channel_empty_n),
        .Q(AXIvideo2MultiPixStream_U0_n_7),
        .\SRL_SIG_reg[1][11] (HwReg_height_c29_dout),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_420_In_loc_channel_dout(bPassThru_420_In_loc_channel_dout),
        .full_n_reg_0(push_9),
        .if_din(HwReg_height_c30_channel_dout),
        .mOutPtr16_out(mOutPtr16_out_8),
        .v_vcresampler_core_1_U0_HwReg_height_c28_write(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  bd_2d50_csc_0_fifo_w12_d2_S_15 HwReg_height_c30_channel_U
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .HwReg_height_c30_channel_empty_n(HwReg_height_c30_channel_empty_n),
        .HwReg_height_c30_channel_full_n(HwReg_height_c30_channel_full_n),
        .HwReg_width_c24_channel_empty_n(HwReg_width_c24_channel_empty_n),
        .Q(v_hcresampler_core_2_U0_n_57),
        .\SRL_SIG_reg[1][0] (CTRL_s_axi_U_n_14),
        .\SRL_SIG_reg[1][11] (HwReg_height_c30_channel_dout),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_height_c30_channel(ap_sync_reg_channel_write_HwReg_height_c30_channel),
        .empty_n_reg_0(HwReg_height_c30_channel_U_n_5),
        .if_din(Block_entry3_proc_U0_ap_return_21),
        .int_ap_idle_reg(v_csc_core_U0_n_13),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start),
        .v_hcresampler_core_2_U0_ap_start(v_hcresampler_core_2_U0_ap_start));
  bd_2d50_csc_0_fifo_w12_d2_S_16 HwReg_height_c_U
       (.D(HwReg_height_c_dout),
        .E(push_14),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .MultiPixStream2AXIvideo_U0_Height_read(MultiPixStream2AXIvideo_U0_Height_read),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(MultiPixStream2AXIvideo_U0_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(HwReg_height_c25_dout),
        .v_vcresampler_core_U0_HwReg_width_read(v_vcresampler_core_U0_HwReg_width_read));
  bd_2d50_csc_0_fifo_w12_d2_S_17 HwReg_width_c19_U
       (.D(HwReg_width_c19_dout),
        .E(push_10),
        .HwReg_height_c25_full_n(HwReg_height_c25_full_n),
        .HwReg_height_c26_empty_n(HwReg_height_c26_empty_n),
        .HwReg_width_c19_empty_n(HwReg_width_c19_empty_n),
        .HwReg_width_c19_full_n(HwReg_width_c19_full_n),
        .HwReg_width_c20_empty_n(HwReg_width_c20_empty_n),
        .Q(v_hcresampler_core_U0_n_59),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(HwReg_width_c20_dout),
        .v_hcresampler_core_U0_HwReg_width_c19_write(v_hcresampler_core_U0_HwReg_width_c19_write),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start),
        .v_vcresampler_core_U0_HwReg_width_read(v_vcresampler_core_U0_HwReg_width_read));
  bd_2d50_csc_0_fifo_w12_d2_S_18 HwReg_width_c20_U
       (.D(HwReg_width_c20_dout),
        .HwReg_width_c20_empty_n(HwReg_width_c20_empty_n),
        .HwReg_width_c20_full_n(HwReg_width_c20_full_n),
        .\SRL_SIG_reg[0][11] (loopWidth_fu_284_p2),
        .\SRL_SIG_reg[0][11]_0 (v_csc_core_U0_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_422_or_420_Out_loc_channel_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .cmp36674_i_fu_290_p2(cmp36674_i_fu_290_p2),
        .if_din(HwReg_width_c21_dout),
        .v_hcresampler_core_U0_HwReg_width_c19_write(v_hcresampler_core_U0_HwReg_width_c19_write));
  bd_2d50_csc_0_fifo_w12_d2_S_19 HwReg_width_c21_U
       (.D(HwReg_width_c21_dout),
        .E(push_11),
        .HwReg_height_c27_full_n(HwReg_height_c27_full_n),
        .HwReg_height_c28_empty_n(HwReg_height_c28_empty_n),
        .HwReg_width_c21_empty_n(HwReg_width_c21_empty_n),
        .HwReg_width_c21_full_n(HwReg_width_c21_full_n),
        .HwReg_width_c22_empty_n(HwReg_width_c22_empty_n),
        .Q(v_hcresampler_core_2_U0_n_57),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(HwReg_width_c22_dout),
        .\mOutPtr_reg[1]_0 (v_csc_core_U0_n_12),
        .v_hcresampler_core_2_U0_HwReg_height_read(v_hcresampler_core_2_U0_HwReg_height_read),
        .v_hcresampler_core_2_U0_ap_start(v_hcresampler_core_2_U0_ap_start));
  bd_2d50_csc_0_fifo_w12_d2_S_20 HwReg_width_c22_U
       (.D(loopWidth_fu_280_p2),
        .DI({bPassThru_422_or_420_In_loc_channel_U_n_5,bPassThru_422_or_420_In_loc_channel_dout}),
        .E(push_7),
        .HwReg_width_c22_empty_n(HwReg_width_c22_empty_n),
        .HwReg_width_c22_full_n(HwReg_width_c22_full_n),
        .\SRL_SIG_reg[1][11] (HwReg_width_c22_dout),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp36674_i_fu_286_p2(cmp36674_i_fu_286_p2),
        .if_din(HwReg_width_c23_dout),
        .v_hcresampler_core_2_U0_HwReg_height_read(v_hcresampler_core_2_U0_HwReg_height_read),
        .v_vcresampler_core_1_U0_HwReg_height_c28_write(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  bd_2d50_csc_0_fifo_w12_d2_S_21 HwReg_width_c23_U
       (.D(HwReg_width_c23_dout),
        .E(HwReg_height_c29_U_n_18),
        .HwReg_width_c23_empty_n(HwReg_width_c23_empty_n),
        .HwReg_width_c23_full_n(HwReg_width_c23_full_n),
        .\SRL_SIG_reg[0][11] (HwReg_width_c24_channel_dout),
        .\SRL_SIG_reg[1][1] (push_9),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mOutPtr0(mOutPtr0_27),
        .mOutPtr16_out(mOutPtr16_out_8),
        .v_vcresampler_core_1_U0_HwReg_height_c28_write(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  bd_2d50_csc_0_fifo_w12_d2_S_22 HwReg_width_c24_channel_U
       (.AXIvideo2MultiPixStream_U0_ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
        .HwReg_width_c24_channel_empty_n(HwReg_width_c24_channel_empty_n),
        .HwReg_width_c24_channel_full_n(HwReg_width_c24_channel_full_n),
        .\SRL_SIG_reg[1][11] (HwReg_width_c24_channel_dout),
        .\SRL_SIG_reg[1][1] (CTRL_s_axi_U_n_14),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_width_c24_channel(ap_sync_reg_channel_write_HwReg_width_c24_channel),
        .if_din(Block_entry3_proc_U0_ap_return_20));
  bd_2d50_csc_0_fifo_w12_d2_S_23 HwReg_width_c_U
       (.D(HwReg_width_c_dout),
        .E(push_14),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .MultiPixStream2AXIvideo_U0_Height_read(MultiPixStream2AXIvideo_U0_Height_read),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(MultiPixStream2AXIvideo_U0_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(HwReg_width_c19_dout),
        .v_vcresampler_core_U0_HwReg_width_read(v_vcresampler_core_U0_HwReg_width_read));
  bd_2d50_csc_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.\B_V_data_1_payload_B_reg[47] ({data_in,axi_data_16_fu_513_p5,ap_phi_mux_axi_data_7_phi_fu_201_p6,\grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124/ap_phi_mux_axi_data_2_phi_fu_190_p6 }),
        .\B_V_data_1_state_reg[0] (m_axis_video_TVALID),
        .\B_V_data_1_state_reg[1] (MultiPixStream2AXIvideo_U0_n_8),
        .D(HwReg_width_c_dout),
        .E(MultiPixStream2AXIvideo_U0_n_11),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state4,MultiPixStream2AXIvideo_U0_n_7}),
        .SR(MultiPixStream2AXIvideo_U0_Height_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\d_read_reg_22_reg[11] (HwReg_height_c_dout),
        .empty_n_reg(MultiPixStream2AXIvideo_U0_n_13),
        .mOutPtr0__0(mOutPtr0__0),
        .mOutPtr16_out(mOutPtr16_out_13),
        .mOutPtr16_out_0(mOutPtr16_out_12),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .push(push_28),
        .push_1(push_4),
        .stream_out_vresampled_empty_n(stream_out_vresampled_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_BOffset_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_BOffset_channel),
        .Q(ap_sync_reg_channel_write_HwReg_BOffset_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ClampMin_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ClampMin_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ClampMin_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ClipMax_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ClipMax_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_GOffset_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_GOffset_channel),
        .Q(ap_sync_reg_channel_write_HwReg_GOffset_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_InVideoFormat_channel),
        .Q(ap_sync_reg_channel_write_HwReg_InVideoFormat_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K11_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K11_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K11_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K12_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K12_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K12_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K13_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K13_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K13_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K21_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K21_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K21_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K22_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K22_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K22_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K23_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K23_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K23_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K31_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K31_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K31_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K32_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K32_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K32_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_K33_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_K33_channel),
        .Q(ap_sync_reg_channel_write_HwReg_K33_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_OutVideoFormat_channel),
        .Q(ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_ROffset_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_ROffset_channel),
        .Q(ap_sync_reg_channel_write_HwReg_ROffset_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_height_c30_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_height_c30_channel),
        .Q(ap_sync_reg_channel_write_HwReg_height_c30_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_HwReg_width_c24_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_HwReg_width_c24_channel),
        .Q(ap_sync_reg_channel_write_HwReg_width_c24_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_bPassThru_420_In_loc_channel),
        .Q(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_bPassThru_420_Out_loc_channel),
        .Q(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel),
        .Q(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel),
        .Q(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5),
        .R(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel));
  bd_2d50_csc_0_fifo_w1_d3_S bPassThru_420_In_loc_channel_U
       (.Block_entry3_proc_U0_ap_return_16(Block_entry3_proc_U0_ap_return_16),
        .HwReg_width_c24_channel_full_n(HwReg_width_c24_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_HwReg_width_c24_channel(ap_sync_reg_channel_write_HwReg_width_c24_channel),
        .ap_sync_reg_channel_write_bPassThru_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .ap_sync_reg_channel_write_bPassThru_420_In_loc_channel_reg(bPassThru_420_In_loc_channel_U_n_10),
        .bPassThru_420_In_loc_channel_dout(bPassThru_420_In_loc_channel_dout),
        .bPassThru_420_In_loc_channel_full_n(bPassThru_420_In_loc_channel_full_n),
        .mOutPtr0__9(mOutPtr0__9_24),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_14),
        .p_0_in(p_0_in),
        .p_14_in(\grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170/p_14_in ),
        .pop__0(pop__0_23),
        .push(push_3),
        .tmp_reg_405(tmp_reg_405),
        .v_vcresampler_core_1_U0_ap_start(v_vcresampler_core_1_U0_ap_start));
  bd_2d50_csc_0_fifo_w1_d7_S bPassThru_420_Out_loc_channel_U
       (.Block_entry3_proc_U0_ap_return_17(Block_entry3_proc_U0_ap_return_17),
        .E(push_14),
        .HwReg_InVideoFormat_channel_empty_n(HwReg_InVideoFormat_channel_empty_n),
        .HwReg_K31_channel_empty_n(HwReg_K31_channel_empty_n),
        .HwReg_K32_channel_empty_n(HwReg_K32_channel_empty_n),
        .HwReg_height_c25_empty_n(HwReg_height_c25_empty_n),
        .HwReg_height_c30_channel_empty_n(HwReg_height_c30_channel_empty_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c19_empty_n(HwReg_width_c19_empty_n),
        .HwReg_width_c24_channel_empty_n(HwReg_width_c24_channel_empty_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(MultiPixStream2AXIvideo_U0_n_7),
        .\SRL_SIG_reg[1][1] (v_vcresampler_core_U0_n_7),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .bPassThru_420_Out_loc_channel_dout(bPassThru_420_Out_loc_channel_dout),
        .bPassThru_420_Out_loc_channel_full_n(bPassThru_420_Out_loc_channel_full_n),
        .empty_n_reg_0(bPassThru_420_Out_loc_channel_U_n_9),
        .full_n_reg_0(v_vcresampler_core_U0_n_8),
        .full_n_reg_1(CTRL_s_axi_U_n_14),
        .int_ap_idle_i_5(CTRL_s_axi_U_n_42),
        .int_ap_idle_i_8_0(AXIvideo2MultiPixStream_U0_n_7),
        .int_ap_start_reg_rep__1(bPassThru_420_Out_loc_channel_U_n_10),
        .push(push_2),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start),
        .yOffset_fu_189_p2(yOffset_fu_189_p2));
  bd_2d50_csc_0_fifo_w1_d4_S bPassThru_422_or_420_In_loc_channel_U
       (.Block_entry3_proc_U0_ap_return_18(Block_entry3_proc_U0_ap_return_18),
        .DI({bPassThru_422_or_420_In_loc_channel_U_n_5,bPassThru_422_or_420_In_loc_channel_dout}),
        .Q(v_vcresampler_core_1_U0_n_8),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel(ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg(bPassThru_422_or_420_In_loc_channel_U_n_10),
        .bPassThru_420_Out_loc_channel_full_n(bPassThru_420_Out_loc_channel_full_n),
        .bPassThru_422_or_420_In_loc_channel_full_n(bPassThru_422_or_420_In_loc_channel_full_n),
        .empty_n_reg_0(bPassThru_422_or_420_In_loc_channel_U_n_11),
        .int_ap_idle_reg(v_hcresampler_core_U0_n_59),
        .mOutPtr0__9(mOutPtr0__9),
        .\mOutPtr_reg[1]_0 (CTRL_s_axi_U_n_14),
        .pop__0(pop__0),
        .push(push_1),
        .select_ln767_fu_272_p3(select_ln767_fu_272_p3),
        .v_hcresampler_core_2_U0_ap_start(v_hcresampler_core_2_U0_ap_start),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start),
        .v_vcresampler_core_1_U0_ap_start(v_vcresampler_core_1_U0_ap_start));
  bd_2d50_csc_0_fifo_w1_d6_S bPassThru_422_or_420_Out_loc_channel_U
       (.Block_entry3_proc_U0_ap_return_19(Block_entry3_proc_U0_ap_return_19),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_422_or_420_Out_loc_channel_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .bPassThru_422_or_420_Out_loc_channel_full_n(bPassThru_422_or_420_Out_loc_channel_full_n),
        .mOutPtr0__0(mOutPtr0__0_20),
        .\mOutPtr_reg[3]_0 (CTRL_s_axi_U_n_14),
        .\mOutPtr_reg[3]_1 (ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5),
        .pop__0(pop__0_19),
        .push(push_0),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start),
        .zext_ln765_fu_280_p1(zext_ln765_fu_280_p1));
  bd_2d50_csc_0_fifo_w48_d16_S stream_csc_U
       (.E(v_csc_core_U0_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(v_csc_core_U0_stream_csc_din),
        .mOutPtr16_out(mOutPtr16_out_15),
        .out(stream_csc_dout),
        .push(push_16),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_csc_full_n(stream_csc_full_n),
        .v_hcresampler_core_U0_stream_csc_read(v_hcresampler_core_U0_stream_csc_read));
  bd_2d50_csc_0_fifo_w48_d16_S_24 stream_in_U
       (.E(AXIvideo2MultiPixStream_U0_n_56),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(AXIvideo2MultiPixStream_U0_stream_in_din),
        .mOutPtr16_out(mOutPtr16_out),
        .out(stream_in_dout),
        .push(push),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_vcresampler_core_1_U0_stream_in_read(v_vcresampler_core_1_U0_stream_in_read));
  bd_2d50_csc_0_fifo_w48_d16_S_25 stream_in_hresampled_U
       (.E(v_csc_core_U0_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(v_csc_core_U0_n_8),
        .in(v_hcresampler_core_2_U0_stream_in_hresampled_din),
        .mOutPtr0(mOutPtr0),
        .mOutPtr16_out(mOutPtr16_out_17),
        .\mOutPtr_reg[4]_0 (stream_in_hresampled_U_n_7),
        .out(stream_in_hresampled_dout),
        .push(push_18),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n),
        .stream_in_hresampled_full_n(stream_in_hresampled_full_n));
  bd_2d50_csc_0_fifo_w48_d16_S_26 stream_in_vresampled_U
       (.E(v_vcresampler_core_1_U0_n_58),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(v_vcresampler_core_1_U0_stream_in_vresampled_din),
        .mOutPtr16_out(mOutPtr16_out_25),
        .out(stream_in_vresampled_dout),
        .push(push_26),
        .stream_in_vresampled_empty_n(stream_in_vresampled_empty_n),
        .stream_in_vresampled_full_n(stream_in_vresampled_full_n),
        .v_hcresampler_core_2_U0_stream_in_vresampled_read(v_hcresampler_core_2_U0_stream_in_vresampled_read));
  bd_2d50_csc_0_fifo_w48_d16_S_27 stream_out_hresampled_U
       (.E(v_hcresampler_core_U0_n_54),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(v_hcresampler_core_U0_stream_out_hresampled_din),
        .mOutPtr16_out(mOutPtr16_out_21),
        .out(stream_out_hresampled_dout),
        .push(push_22),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n),
        .v_vcresampler_core_U0_stream_out_hresampled_read(v_vcresampler_core_U0_stream_out_hresampled_read));
  bd_2d50_csc_0_fifo_w48_d16_S_28 stream_out_vresampled_U
       (.\B_V_data_1_payload_B_reg[47] (HwReg_OutVideoFormat_channel_dout),
        .\B_V_data_1_payload_B_reg[47]_0 (HwReg_OutVideoFormat_channel_U_n_7),
        .E(MultiPixStream2AXIvideo_U0_n_11),
        .Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .ap_clk_0({data_in[47:40],axi_data_16_fu_513_p5[23:16]}),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(v_vcresampler_core_U0_stream_out_vresampled_din),
        .mOutPtr16_out(mOutPtr16_out_13),
        .\mOutPtr_reg[1]_0 (MultiPixStream2AXIvideo_U0_n_8),
        .out(stream_out_vresampled_dout),
        .push(push_28),
        .stream_out_vresampled_empty_n(stream_out_vresampled_empty_n),
        .stream_out_vresampled_full_n(stream_out_vresampled_full_n));
  bd_2d50_csc_0_v_csc_core v_csc_core_U0
       (.BOffset_read(HwReg_BOffset_channel_dout),
        .DSP_ALU_INST(HwReg_K13_channel_dout),
        .DSP_ALU_INST_0(HwReg_K21_channel_dout),
        .DSP_ALU_INST_1(HwReg_K23_channel_dout),
        .DSP_ALU_INST_2(HwReg_K31_channel_dout),
        .DSP_ALU_INST_3(HwReg_K33_channel_dout),
        .E(v_csc_core_U0_n_5),
        .GOffset_read(HwReg_GOffset_channel_dout),
        .HwReg_height_c26_full_n(HwReg_height_c26_full_n),
        .HwReg_height_c27_empty_n(HwReg_height_c27_empty_n),
        .HwReg_width_c20_full_n(HwReg_width_c20_full_n),
        .HwReg_width_c21_empty_n(HwReg_width_c21_empty_n),
        .K12_read(HwReg_K12_channel_dout),
        .K22_read(HwReg_K22_channel_dout),
        .K32_read(HwReg_K32_channel_dout),
        .Q(v_csc_core_U0_n_13),
        .ROffset_read(HwReg_ROffset_channel_dout),
        .\add_ln134_reg_389_reg[0]_0 (\SRL_SIG_reg[0]_6 ),
        .\add_ln134_reg_389_reg[0]_1 ({mOutPtr[2],mOutPtr[0]}),
        .\add_ln134_reg_389_reg[0]_2 (\SRL_SIG_reg[1]_5 ),
        .\ap_CS_fsm_reg[0]_0 (v_csc_core_U0_n_12),
        .\ap_CS_fsm_reg[2]_0 (v_csc_core_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(v_csc_core_U0_n_9),
        .empty_n_reg_0(stream_in_hresampled_U_n_7),
        .height_dout({HwReg_height_c27_U_n_11,HwReg_height_c27_U_n_12,HwReg_height_c27_U_n_13,HwReg_height_c27_U_n_14,HwReg_height_c27_U_n_15,HwReg_height_c27_U_n_16,HwReg_height_c27_U_n_17,HwReg_height_c27_U_n_18,HwReg_height_c27_U_n_19,HwReg_height_c27_U_n_20,HwReg_height_c27_U_n_21,HwReg_height_c27_dout[0]}),
        .in(v_csc_core_U0_stream_csc_din),
        .mOutPtr0(mOutPtr0),
        .mOutPtr16_out(mOutPtr16_out_17),
        .mOutPtr16_out_0(mOutPtr16_out_15),
        .out(HwReg_K11_channel_dout),
        .push(push_16),
        .push_1(push_18),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_dout(stream_in_hresampled_dout),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start),
        .v_hcresampler_core_U0_stream_csc_read(v_hcresampler_core_U0_stream_csc_read),
        .width_dout(HwReg_width_c21_dout),
        .\zext_ln134_1_cast_reg_1116_reg[7] (HwReg_ClampMin_channel_dout),
        .\zext_ln134_cast_reg_1106_reg[7] (HwReg_ClipMax_channel_dout));
  bd_2d50_csc_0_v_hcresampler_core_2 v_hcresampler_core_2_U0
       (.D(loopWidth_fu_280_p2),
        .DI(bPassThru_422_or_420_In_loc_channel_dout),
        .Q(v_hcresampler_core_2_U0_n_57),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .bPassThru_422_or_420_In_loc_channel_full_n(bPassThru_422_or_420_In_loc_channel_full_n),
        .cmp36674_i_fu_286_p2(cmp36674_i_fu_286_p2),
        .empty_n_reg(CTRL_s_axi_U_n_14),
        .in(v_hcresampler_core_2_U0_stream_in_hresampled_din),
        .\loopHeight_reg_586_reg[11]_0 (HwReg_height_c28_dout),
        .\lshr_ln_reg_591_reg[10]_0 (HwReg_width_c22_dout),
        .mOutPtr0__9(mOutPtr0__9),
        .out(stream_in_vresampled_dout),
        .pop__0(pop__0),
        .push(push_18),
        .select_ln767_fu_272_p3(select_ln767_fu_272_p3),
        .stream_in_hresampled_full_n(stream_in_hresampled_full_n),
        .stream_in_vresampled_empty_n(stream_in_vresampled_empty_n),
        .v_hcresampler_core_2_U0_HwReg_height_read(v_hcresampler_core_2_U0_HwReg_height_read),
        .v_hcresampler_core_2_U0_ap_start(v_hcresampler_core_2_U0_ap_start),
        .v_hcresampler_core_2_U0_stream_in_vresampled_read(v_hcresampler_core_2_U0_stream_in_vresampled_read));
  bd_2d50_csc_0_v_hcresampler_core v_hcresampler_core_U0
       (.D(loopWidth_fu_284_p2),
        .E(v_hcresampler_core_U0_stream_csc_read),
        .Q(v_hcresampler_core_U0_n_59),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_422_or_420_Out_loc_channel_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .bPassThru_422_or_420_Out_loc_channel_full_n(bPassThru_422_or_420_Out_loc_channel_full_n),
        .cmp36674_i_fu_290_p2(cmp36674_i_fu_290_p2),
        .empty_n_reg(v_hcresampler_core_U0_n_54),
        .empty_n_reg_0(CTRL_s_axi_U_n_14),
        .empty_n_reg_1(ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5),
        .in(v_hcresampler_core_U0_stream_out_hresampled_din),
        .\loopHeight_reg_600_reg[11]_0 (HwReg_height_c26_dout),
        .\lshr_ln_reg_605_reg[10]_0 (HwReg_width_c20_dout),
        .mOutPtr0__0(mOutPtr0__0_20),
        .mOutPtr16_out(mOutPtr16_out_21),
        .out(stream_csc_dout),
        .pop__0(pop__0_19),
        .push(push_22),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n),
        .v_hcresampler_core_U0_HwReg_width_c19_write(v_hcresampler_core_U0_HwReg_width_c19_write),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start),
        .v_vcresampler_core_U0_stream_out_hresampled_read(v_vcresampler_core_U0_stream_out_hresampled_read),
        .zext_ln765_fu_280_p1(zext_ln765_fu_280_p1));
  bd_2d50_csc_0_v_vcresampler_core_1 v_vcresampler_core_1_U0
       (.D(HwReg_width_c23_dout),
        .E(v_vcresampler_core_1_U0_stream_in_read),
        .HwReg_height_c28_full_n(HwReg_height_c28_full_n),
        .HwReg_height_c29_empty_n(HwReg_height_c29_empty_n),
        .HwReg_width_c22_full_n(HwReg_width_c22_full_n),
        .HwReg_width_c23_empty_n(HwReg_width_c23_empty_n),
        .Q(v_vcresampler_core_1_U0_n_8),
        .\add_ln998_reg_377_reg[12]_0 (add_ln998_fu_229_p2),
        .\ap_CS_fsm_reg[1]_0 (HwReg_height_c28_U_n_5),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_bPassThru_420_In_loc_channel(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .bPassThru_420_In_loc_channel_dout(bPassThru_420_In_loc_channel_dout),
        .bPassThru_420_In_loc_channel_full_n(bPassThru_420_In_loc_channel_full_n),
        .empty_n_reg(v_vcresampler_core_1_U0_n_58),
        .empty_n_reg_0(CTRL_s_axi_U_n_14),
        .full_n_reg(push_9),
        .in(v_vcresampler_core_1_U0_stream_in_vresampled_din),
        .mOutPtr0(mOutPtr0_27),
        .mOutPtr0__9(mOutPtr0__9_24),
        .mOutPtr16_out(mOutPtr16_out_25),
        .out(stream_in_dout),
        .p_0_in(p_0_in),
        .p_14_in(\grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170/p_14_in ),
        .pop__0(pop__0_23),
        .push(push_26),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_vresampled_empty_n(stream_in_vresampled_empty_n),
        .stream_in_vresampled_full_n(stream_in_vresampled_full_n),
        .tmp_reg_405(tmp_reg_405),
        .v_hcresampler_core_2_U0_stream_in_vresampled_read(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .v_vcresampler_core_1_U0_HwReg_height_c28_write(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .v_vcresampler_core_1_U0_ap_start(v_vcresampler_core_1_U0_ap_start),
        .\zext_ln996_reg_367_reg[11]_0 (HwReg_height_c29_dout));
  bd_2d50_csc_0_v_vcresampler_core v_vcresampler_core_U0
       (.D(HwReg_width_c19_dout),
        .E(v_vcresampler_core_U0_stream_out_hresampled_read),
        .HwReg_height_c25_empty_n(HwReg_height_c25_empty_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c19_empty_n(HwReg_width_c19_empty_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .Q(v_vcresampler_core_U0_n_7),
        .\add_ln998_reg_352_reg[12]_0 (add_ln998_fu_213_p2),
        .\ap_CS_fsm_reg[0]_0 (bPassThru_420_Out_loc_channel_U_n_9),
        .\ap_CS_fsm_reg[1]_0 (v_vcresampler_core_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_420_Out_loc_channel_dout(bPassThru_420_Out_loc_channel_dout),
        .in(v_vcresampler_core_U0_stream_out_vresampled_din),
        .out(stream_out_hresampled_dout),
        .push(push_28),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_vresampled_full_n(stream_out_vresampled_full_n),
        .v_vcresampler_core_U0_HwReg_width_read(v_vcresampler_core_U0_HwReg_width_read),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start),
        .yOffset_fu_189_p2(yOffset_fu_189_p2),
        .\zext_ln996_reg_342_reg[11]_0 (HwReg_height_c25_dout));
endmodule

module bd_2d50_csc_0_v_csc_core
   (E,
    mOutPtr16_out,
    mOutPtr0,
    \ap_CS_fsm_reg[2]_0 ,
    empty_n_reg,
    push,
    mOutPtr16_out_0,
    \ap_CS_fsm_reg[0]_0 ,
    Q,
    v_csc_core_U0_ap_ready,
    in,
    ap_clk,
    push_1,
    stream_in_hresampled_empty_n,
    stream_csc_full_n,
    empty_n_reg_0,
    stream_csc_empty_n,
    v_hcresampler_core_U0_stream_csc_read,
    v_csc_core_U0_ap_start,
    HwReg_height_c26_full_n,
    HwReg_width_c20_full_n,
    HwReg_width_c21_empty_n,
    HwReg_height_c27_empty_n,
    ap_rst_n_inv,
    width_dout,
    stream_in_hresampled_dout,
    out,
    DSP_ALU_INST,
    ROffset_read,
    K12_read,
    \zext_ln134_cast_reg_1106_reg[7] ,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    GOffset_read,
    K22_read,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    BOffset_read,
    K32_read,
    \zext_ln134_1_cast_reg_1116_reg[7] ,
    height_dout,
    \add_ln134_reg_389_reg[0]_0 ,
    \add_ln134_reg_389_reg[0]_1 ,
    \add_ln134_reg_389_reg[0]_2 ,
    ap_rst_n);
  output [0:0]E;
  output mOutPtr16_out;
  output mOutPtr0;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]empty_n_reg;
  output push;
  output mOutPtr16_out_0;
  output \ap_CS_fsm_reg[0]_0 ;
  output [0:0]Q;
  output v_csc_core_U0_ap_ready;
  output [47:0]in;
  input ap_clk;
  input push_1;
  input stream_in_hresampled_empty_n;
  input stream_csc_full_n;
  input empty_n_reg_0;
  input stream_csc_empty_n;
  input v_hcresampler_core_U0_stream_csc_read;
  input v_csc_core_U0_ap_start;
  input HwReg_height_c26_full_n;
  input HwReg_width_c20_full_n;
  input HwReg_width_c21_empty_n;
  input HwReg_height_c27_empty_n;
  input ap_rst_n_inv;
  input [10:0]width_dout;
  input [47:0]stream_in_hresampled_dout;
  input [15:0]out;
  input [15:0]DSP_ALU_INST;
  input [9:0]ROffset_read;
  input [15:0]K12_read;
  input [7:0]\zext_ln134_cast_reg_1106_reg[7] ;
  input [15:0]DSP_ALU_INST_0;
  input [15:0]DSP_ALU_INST_1;
  input [9:0]GOffset_read;
  input [15:0]K22_read;
  input [15:0]DSP_ALU_INST_2;
  input [15:0]DSP_ALU_INST_3;
  input [9:0]BOffset_read;
  input [15:0]K32_read;
  input [7:0]\zext_ln134_1_cast_reg_1116_reg[7] ;
  input [11:0]height_dout;
  input [0:0]\add_ln134_reg_389_reg[0]_0 ;
  input [1:0]\add_ln134_reg_389_reg[0]_1 ;
  input [0:0]\add_ln134_reg_389_reg[0]_2 ;
  input ap_rst_n;

  wire [9:0]BOffset_read;
  wire [21:12]C;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [15:0]DSP_ALU_INST_1;
  wire [15:0]DSP_ALU_INST_2;
  wire [15:0]DSP_ALU_INST_3;
  wire [0:0]E;
  wire [9:0]GOffset_read;
  wire HwReg_height_c26_full_n;
  wire HwReg_height_c27_empty_n;
  wire HwReg_width_c20_full_n;
  wire HwReg_width_c21_empty_n;
  wire [15:0]K12_read;
  wire [15:0]K22_read;
  wire [15:0]K32_read;
  wire [0:0]Q;
  wire [9:0]ROffset_read;
  wire [12:0]add_ln134_fu_275_p2;
  wire [12:0]add_ln134_reg_389;
  wire [0:0]\add_ln134_reg_389_reg[0]_0 ;
  wire [1:0]\add_ln134_reg_389_reg[0]_1 ;
  wire [0:0]\add_ln134_reg_389_reg[0]_2 ;
  wire \add_ln134_reg_389_reg[12]_i_1_n_11 ;
  wire \add_ln134_reg_389_reg[12]_i_1_n_12 ;
  wire \add_ln134_reg_389_reg[8]_i_1_n_10 ;
  wire \add_ln134_reg_389_reg[8]_i_1_n_11 ;
  wire \add_ln134_reg_389_reg[8]_i_1_n_12 ;
  wire \add_ln134_reg_389_reg[8]_i_1_n_5 ;
  wire \add_ln134_reg_389_reg[8]_i_1_n_6 ;
  wire \add_ln134_reg_389_reg[8]_i_1_n_7 ;
  wire \add_ln134_reg_389_reg[8]_i_1_n_8 ;
  wire \add_ln134_reg_389_reg[8]_i_1_n_9 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]empty_n_reg;
  wire empty_n_reg_0;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_n_12;
  wire [11:0]height_dout;
  wire icmp_ln134_fu_289_p2;
  wire [47:0]in;
  wire [10:0]loopWidth_reg_369;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire mOutPtr16_out_0;
  wire [9:0]offsetB_reg_384_reg;
  wire [9:0]offsetG_reg_379_reg;
  wire [15:0]out;
  wire push;
  wire push_1;
  wire stream_csc_empty_n;
  wire stream_csc_full_n;
  wire [47:0]stream_in_hresampled_dout;
  wire stream_in_hresampled_empty_n;
  wire v_csc_core_U0_ap_ready;
  wire v_csc_core_U0_ap_start;
  wire v_hcresampler_core_U0_stream_csc_read;
  wire [10:0]width_dout;
  wire [12:0]y_7_fu_294_p2;
  wire \y_fu_96[12]_i_4_n_5 ;
  wire \y_fu_96[12]_i_5_n_5 ;
  wire \y_fu_96[12]_i_6_n_5 ;
  wire \y_fu_96[12]_i_7_n_5 ;
  wire [12:0]y_fu_96_reg;
  wire \y_fu_96_reg[12]_i_2_n_10 ;
  wire \y_fu_96_reg[12]_i_2_n_11 ;
  wire \y_fu_96_reg[12]_i_2_n_12 ;
  wire \y_fu_96_reg[8]_i_1_n_10 ;
  wire \y_fu_96_reg[8]_i_1_n_11 ;
  wire \y_fu_96_reg[8]_i_1_n_12 ;
  wire \y_fu_96_reg[8]_i_1_n_5 ;
  wire \y_fu_96_reg[8]_i_1_n_6 ;
  wire \y_fu_96_reg[8]_i_1_n_7 ;
  wire \y_fu_96_reg[8]_i_1_n_8 ;
  wire \y_fu_96_reg[8]_i_1_n_9 ;
  wire [7:0]\zext_ln134_1_cast_reg_1116_reg[7] ;
  wire [7:0]\zext_ln134_cast_reg_1106_reg[7] ;
  wire [7:2]\NLW_add_ln134_reg_389_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_add_ln134_reg_389_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:3]\NLW_y_fu_96_reg[12]_i_2_CO_UNCONNECTED ;
  wire [7:4]\NLW_y_fu_96_reg[12]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln134_reg_389[0]_i_1 
       (.I0(\add_ln134_reg_389_reg[0]_0 ),
        .I1(\add_ln134_reg_389_reg[0]_1 [1]),
        .I2(\add_ln134_reg_389_reg[0]_1 [0]),
        .I3(\add_ln134_reg_389_reg[0]_2 ),
        .O(add_ln134_fu_275_p2[0]));
  FDRE \add_ln134_reg_389_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_275_p2[0]),
        .Q(add_ln134_reg_389[0]),
        .R(1'b0));
  FDRE \add_ln134_reg_389_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_275_p2[10]),
        .Q(add_ln134_reg_389[10]),
        .R(1'b0));
  FDRE \add_ln134_reg_389_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_275_p2[11]),
        .Q(add_ln134_reg_389[11]),
        .R(1'b0));
  FDRE \add_ln134_reg_389_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_275_p2[12]),
        .Q(add_ln134_reg_389[12]),
        .R(1'b0));
  CARRY8 \add_ln134_reg_389_reg[12]_i_1 
       (.CI(\add_ln134_reg_389_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln134_reg_389_reg[12]_i_1_CO_UNCONNECTED [7:4],add_ln134_fu_275_p2[12],\NLW_add_ln134_reg_389_reg[12]_i_1_CO_UNCONNECTED [2],\add_ln134_reg_389_reg[12]_i_1_n_11 ,\add_ln134_reg_389_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln134_reg_389_reg[12]_i_1_O_UNCONNECTED [7:3],add_ln134_fu_275_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,height_dout[11:9]}));
  FDRE \add_ln134_reg_389_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_275_p2[1]),
        .Q(add_ln134_reg_389[1]),
        .R(1'b0));
  FDRE \add_ln134_reg_389_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_275_p2[2]),
        .Q(add_ln134_reg_389[2]),
        .R(1'b0));
  FDRE \add_ln134_reg_389_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_275_p2[3]),
        .Q(add_ln134_reg_389[3]),
        .R(1'b0));
  FDRE \add_ln134_reg_389_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_275_p2[4]),
        .Q(add_ln134_reg_389[4]),
        .R(1'b0));
  FDRE \add_ln134_reg_389_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_275_p2[5]),
        .Q(add_ln134_reg_389[5]),
        .R(1'b0));
  FDRE \add_ln134_reg_389_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_275_p2[6]),
        .Q(add_ln134_reg_389[6]),
        .R(1'b0));
  FDRE \add_ln134_reg_389_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_275_p2[7]),
        .Q(add_ln134_reg_389[7]),
        .R(1'b0));
  FDRE \add_ln134_reg_389_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_275_p2[8]),
        .Q(add_ln134_reg_389[8]),
        .R(1'b0));
  CARRY8 \add_ln134_reg_389_reg[8]_i_1 
       (.CI(height_dout[0]),
        .CI_TOP(1'b0),
        .CO({\add_ln134_reg_389_reg[8]_i_1_n_5 ,\add_ln134_reg_389_reg[8]_i_1_n_6 ,\add_ln134_reg_389_reg[8]_i_1_n_7 ,\add_ln134_reg_389_reg[8]_i_1_n_8 ,\add_ln134_reg_389_reg[8]_i_1_n_9 ,\add_ln134_reg_389_reg[8]_i_1_n_10 ,\add_ln134_reg_389_reg[8]_i_1_n_11 ,\add_ln134_reg_389_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln134_fu_275_p2[8:1]),
        .S(height_dout[8:1]));
  FDRE \add_ln134_reg_389_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(add_ln134_fu_275_p2[9]),
        .Q(add_ln134_reg_389[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Q),
        .I2(v_csc_core_U0_ap_ready),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln134_fu_289_p2),
        .O(v_csc_core_U0_ap_ready));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  bd_2d50_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212
       (.D(ap_NS_fsm[2:1]),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(offsetG_reg_379_reg),
        .DSP_ALU_INST_3(DSP_ALU_INST_2),
        .DSP_ALU_INST_4(DSP_ALU_INST_3),
        .DSP_ALU_INST_5(offsetB_reg_384_reg),
        .E(E),
        .K12_read(K12_read),
        .K22_read(K22_read),
        .K32_read(K32_read),
        .Q(C),
        .SS(\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[1] (grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_n_12),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .icmp_ln134_fu_289_p2(icmp_ln134_fu_289_p2),
        .icmp_ln136_fu_287_p2_carry_0(loopWidth_reg_369),
        .in(in),
        .mOutPtr0(mOutPtr0),
        .mOutPtr16_out(mOutPtr16_out),
        .mOutPtr16_out_0(mOutPtr16_out_0),
        .\mOutPtr_reg[4] ({ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .out(out),
        .push(push),
        .push_1(push_1),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_dout(stream_in_hresampled_dout),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready),
        .v_hcresampler_core_U0_stream_csc_read(v_hcresampler_core_U0_stream_csc_read),
        .\zext_ln134_1_cast_reg_1116_reg[7]_0 (\zext_ln134_1_cast_reg_1116_reg[7] ),
        .\zext_ln134_cast_reg_1106_reg[7]_0 (\zext_ln134_cast_reg_1106_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_n_12),
        .Q(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \loopWidth_reg_369[10]_i_1 
       (.I0(Q),
        .I1(v_csc_core_U0_ap_start),
        .I2(HwReg_height_c26_full_n),
        .I3(HwReg_width_c20_full_n),
        .I4(HwReg_width_c21_empty_n),
        .I5(HwReg_height_c27_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \loopWidth_reg_369_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(width_dout[0]),
        .Q(loopWidth_reg_369[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_369_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(width_dout[10]),
        .Q(loopWidth_reg_369[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_369_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(width_dout[1]),
        .Q(loopWidth_reg_369[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_369_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(width_dout[2]),
        .Q(loopWidth_reg_369[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_369_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(width_dout[3]),
        .Q(loopWidth_reg_369[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_369_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(width_dout[4]),
        .Q(loopWidth_reg_369[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_369_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(width_dout[5]),
        .Q(loopWidth_reg_369[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_369_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(width_dout[6]),
        .Q(loopWidth_reg_369[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_369_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(width_dout[7]),
        .Q(loopWidth_reg_369[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_369_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(width_dout[8]),
        .Q(loopWidth_reg_369[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_369_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(width_dout[9]),
        .Q(loopWidth_reg_369[9]),
        .R(1'b0));
  FDRE \offsetB_reg_384_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[0]),
        .Q(offsetB_reg_384_reg[0]),
        .R(1'b0));
  FDRE \offsetB_reg_384_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[1]),
        .Q(offsetB_reg_384_reg[1]),
        .R(1'b0));
  FDRE \offsetB_reg_384_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[2]),
        .Q(offsetB_reg_384_reg[2]),
        .R(1'b0));
  FDRE \offsetB_reg_384_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[3]),
        .Q(offsetB_reg_384_reg[3]),
        .R(1'b0));
  FDRE \offsetB_reg_384_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[4]),
        .Q(offsetB_reg_384_reg[4]),
        .R(1'b0));
  FDRE \offsetB_reg_384_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[5]),
        .Q(offsetB_reg_384_reg[5]),
        .R(1'b0));
  FDRE \offsetB_reg_384_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[6]),
        .Q(offsetB_reg_384_reg[6]),
        .R(1'b0));
  FDRE \offsetB_reg_384_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[7]),
        .Q(offsetB_reg_384_reg[7]),
        .R(1'b0));
  FDRE \offsetB_reg_384_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[8]),
        .Q(offsetB_reg_384_reg[8]),
        .R(1'b0));
  FDRE \offsetB_reg_384_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(BOffset_read[9]),
        .Q(offsetB_reg_384_reg[9]),
        .R(1'b0));
  FDRE \offsetG_reg_379_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[0]),
        .Q(offsetG_reg_379_reg[0]),
        .R(1'b0));
  FDRE \offsetG_reg_379_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[1]),
        .Q(offsetG_reg_379_reg[1]),
        .R(1'b0));
  FDRE \offsetG_reg_379_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[2]),
        .Q(offsetG_reg_379_reg[2]),
        .R(1'b0));
  FDRE \offsetG_reg_379_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[3]),
        .Q(offsetG_reg_379_reg[3]),
        .R(1'b0));
  FDRE \offsetG_reg_379_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[4]),
        .Q(offsetG_reg_379_reg[4]),
        .R(1'b0));
  FDRE \offsetG_reg_379_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[5]),
        .Q(offsetG_reg_379_reg[5]),
        .R(1'b0));
  FDRE \offsetG_reg_379_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[6]),
        .Q(offsetG_reg_379_reg[6]),
        .R(1'b0));
  FDRE \offsetG_reg_379_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[7]),
        .Q(offsetG_reg_379_reg[7]),
        .R(1'b0));
  FDRE \offsetG_reg_379_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[8]),
        .Q(offsetG_reg_379_reg[8]),
        .R(1'b0));
  FDRE \offsetG_reg_379_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(GOffset_read[9]),
        .Q(offsetG_reg_379_reg[9]),
        .R(1'b0));
  FDRE \offsetR_reg_374_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[0]),
        .Q(C[12]),
        .R(1'b0));
  FDRE \offsetR_reg_374_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[1]),
        .Q(C[13]),
        .R(1'b0));
  FDRE \offsetR_reg_374_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[2]),
        .Q(C[14]),
        .R(1'b0));
  FDRE \offsetR_reg_374_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[3]),
        .Q(C[15]),
        .R(1'b0));
  FDRE \offsetR_reg_374_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[4]),
        .Q(C[16]),
        .R(1'b0));
  FDRE \offsetR_reg_374_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[5]),
        .Q(C[17]),
        .R(1'b0));
  FDRE \offsetR_reg_374_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[6]),
        .Q(C[18]),
        .R(1'b0));
  FDRE \offsetR_reg_374_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[7]),
        .Q(C[19]),
        .R(1'b0));
  FDRE \offsetR_reg_374_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[8]),
        .Q(C[20]),
        .R(1'b0));
  FDRE \offsetR_reg_374_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ROffset_read[9]),
        .Q(C[21]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_96[0]_i_1 
       (.I0(y_fu_96_reg[0]),
        .O(y_7_fu_294_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \y_fu_96[12]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln134_fu_289_p2),
        .O(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0));
  LUT6 #(
    .INIT(64'h9000000000000000)) 
    \y_fu_96[12]_i_3 
       (.I0(y_fu_96_reg[12]),
        .I1(add_ln134_reg_389[12]),
        .I2(\y_fu_96[12]_i_4_n_5 ),
        .I3(\y_fu_96[12]_i_5_n_5 ),
        .I4(\y_fu_96[12]_i_6_n_5 ),
        .I5(\y_fu_96[12]_i_7_n_5 ),
        .O(icmp_ln134_fu_289_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \y_fu_96[12]_i_4 
       (.I0(y_fu_96_reg[6]),
        .I1(add_ln134_reg_389[6]),
        .I2(add_ln134_reg_389[8]),
        .I3(y_fu_96_reg[8]),
        .I4(add_ln134_reg_389[7]),
        .I5(y_fu_96_reg[7]),
        .O(\y_fu_96[12]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \y_fu_96[12]_i_5 
       (.I0(y_fu_96_reg[9]),
        .I1(add_ln134_reg_389[9]),
        .I2(add_ln134_reg_389[11]),
        .I3(y_fu_96_reg[11]),
        .I4(add_ln134_reg_389[10]),
        .I5(y_fu_96_reg[10]),
        .O(\y_fu_96[12]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \y_fu_96[12]_i_6 
       (.I0(y_fu_96_reg[0]),
        .I1(add_ln134_reg_389[0]),
        .I2(add_ln134_reg_389[2]),
        .I3(y_fu_96_reg[2]),
        .I4(add_ln134_reg_389[1]),
        .I5(y_fu_96_reg[1]),
        .O(\y_fu_96[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \y_fu_96[12]_i_7 
       (.I0(y_fu_96_reg[3]),
        .I1(add_ln134_reg_389[3]),
        .I2(add_ln134_reg_389[5]),
        .I3(y_fu_96_reg[5]),
        .I4(add_ln134_reg_389[4]),
        .I5(y_fu_96_reg[4]),
        .O(\y_fu_96[12]_i_7_n_5 ));
  FDSE #(
    .INIT(1'b0)) 
    \y_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0),
        .D(y_7_fu_294_p2[0]),
        .Q(y_fu_96_reg[0]),
        .S(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0),
        .D(y_7_fu_294_p2[10]),
        .Q(y_fu_96_reg[10]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_96_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0),
        .D(y_7_fu_294_p2[11]),
        .Q(y_fu_96_reg[11]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_96_reg[12] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0),
        .D(y_7_fu_294_p2[12]),
        .Q(y_fu_96_reg[12]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_fu_96_reg[12]_i_2 
       (.CI(\y_fu_96_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y_fu_96_reg[12]_i_2_CO_UNCONNECTED [7:3],\y_fu_96_reg[12]_i_2_n_10 ,\y_fu_96_reg[12]_i_2_n_11 ,\y_fu_96_reg[12]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_fu_96_reg[12]_i_2_O_UNCONNECTED [7:4],y_7_fu_294_p2[12:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,y_fu_96_reg[12:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0),
        .D(y_7_fu_294_p2[1]),
        .Q(y_fu_96_reg[1]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0),
        .D(y_7_fu_294_p2[2]),
        .Q(y_fu_96_reg[2]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0),
        .D(y_7_fu_294_p2[3]),
        .Q(y_fu_96_reg[3]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0),
        .D(y_7_fu_294_p2[4]),
        .Q(y_fu_96_reg[4]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0),
        .D(y_7_fu_294_p2[5]),
        .Q(y_fu_96_reg[5]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0),
        .D(y_7_fu_294_p2[6]),
        .Q(y_fu_96_reg[6]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0),
        .D(y_7_fu_294_p2[7]),
        .Q(y_fu_96_reg[7]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0),
        .D(y_7_fu_294_p2[8]),
        .Q(y_fu_96_reg[8]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_fu_96_reg[8]_i_1 
       (.CI(y_fu_96_reg[0]),
        .CI_TOP(1'b0),
        .CO({\y_fu_96_reg[8]_i_1_n_5 ,\y_fu_96_reg[8]_i_1_n_6 ,\y_fu_96_reg[8]_i_1_n_7 ,\y_fu_96_reg[8]_i_1_n_8 ,\y_fu_96_reg[8]_i_1_n_9 ,\y_fu_96_reg[8]_i_1_n_10 ,\y_fu_96_reg[8]_i_1_n_11 ,\y_fu_96_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_7_fu_294_p2[8:1]),
        .S(y_fu_96_reg[8:1]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0),
        .D(y_7_fu_294_p2[9]),
        .Q(y_fu_96_reg[9]),
        .R(\ap_CS_fsm_reg[0]_0 ));
endmodule

module bd_2d50_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2
   (E,
    mOutPtr16_out,
    mOutPtr0,
    \ap_CS_fsm_reg[2] ,
    empty_n_reg,
    push,
    mOutPtr16_out_0,
    \ap_CS_fsm_reg[1] ,
    D,
    in,
    ap_clk,
    ap_rst_n_inv,
    stream_in_hresampled_dout,
    out,
    DSP_ALU_INST,
    K12_read,
    Q,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    K22_read,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    DSP_ALU_INST_4,
    K32_read,
    DSP_ALU_INST_5,
    push_1,
    stream_in_hresampled_empty_n,
    stream_csc_full_n,
    \mOutPtr_reg[4] ,
    empty_n_reg_0,
    stream_csc_empty_n,
    v_hcresampler_core_U0_stream_csc_read,
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
    icmp_ln136_fu_287_p2_carry_0,
    icmp_ln134_fu_289_p2,
    ap_rst_n,
    v_csc_core_U0_ap_ready,
    SS,
    \zext_ln134_cast_reg_1106_reg[7]_0 ,
    \zext_ln134_1_cast_reg_1116_reg[7]_0 );
  output [0:0]E;
  output mOutPtr16_out;
  output mOutPtr0;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]empty_n_reg;
  output push;
  output mOutPtr16_out_0;
  output \ap_CS_fsm_reg[1] ;
  output [1:0]D;
  output [47:0]in;
  input ap_clk;
  input ap_rst_n_inv;
  input [47:0]stream_in_hresampled_dout;
  input [15:0]out;
  input [15:0]DSP_ALU_INST;
  input [15:0]K12_read;
  input [9:0]Q;
  input [15:0]DSP_ALU_INST_0;
  input [15:0]DSP_ALU_INST_1;
  input [15:0]K22_read;
  input [9:0]DSP_ALU_INST_2;
  input [15:0]DSP_ALU_INST_3;
  input [15:0]DSP_ALU_INST_4;
  input [15:0]K32_read;
  input [9:0]DSP_ALU_INST_5;
  input push_1;
  input stream_in_hresampled_empty_n;
  input stream_csc_full_n;
  input [2:0]\mOutPtr_reg[4] ;
  input empty_n_reg_0;
  input stream_csc_empty_n;
  input v_hcresampler_core_U0_stream_csc_read;
  input grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg;
  input [10:0]icmp_ln136_fu_287_p2_carry_0;
  input icmp_ln134_fu_289_p2;
  input ap_rst_n;
  input v_csc_core_U0_ap_ready;
  input [0:0]SS;
  input [7:0]\zext_ln134_cast_reg_1106_reg[7]_0 ;
  input [7:0]\zext_ln134_1_cast_reg_1116_reg[7]_0 ;

  wire [13:0]Bres_1_fu_867_p4;
  wire [13:0]Bres_fu_689_p4;
  wire [1:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [15:0]DSP_ALU_INST_1;
  wire [9:0]DSP_ALU_INST_2;
  wire [15:0]DSP_ALU_INST_3;
  wire [15:0]DSP_ALU_INST_4;
  wire [9:0]DSP_ALU_INST_5;
  wire [0:0]E;
  wire [13:0]Gres_1_fu_837_p4;
  wire [13:0]Gres_fu_659_p4;
  wire [15:0]K12_read;
  wire [15:0]K22_read;
  wire [15:0]K32_read;
  wire [9:0]Q;
  wire [13:0]Rres_1_fu_807_p4;
  wire [13:0]Rres_fu_629_p4;
  wire [0:0]SS;
  wire [24:0]add_ln192_1_fu_405_p2;
  wire [24:0]add_ln192_1_reg_1224;
  wire \add_ln192_1_reg_1224[15]_i_2_n_5 ;
  wire \add_ln192_1_reg_1224[15]_i_3_n_5 ;
  wire \add_ln192_1_reg_1224[15]_i_4_n_5 ;
  wire \add_ln192_1_reg_1224[15]_i_5_n_5 ;
  wire \add_ln192_1_reg_1224[15]_i_6_n_5 ;
  wire \add_ln192_1_reg_1224[15]_i_7_n_5 ;
  wire \add_ln192_1_reg_1224[15]_i_8_n_5 ;
  wire \add_ln192_1_reg_1224[15]_i_9_n_5 ;
  wire \add_ln192_1_reg_1224[23]_i_10_n_5 ;
  wire \add_ln192_1_reg_1224[23]_i_2_n_5 ;
  wire \add_ln192_1_reg_1224[23]_i_4_n_5 ;
  wire \add_ln192_1_reg_1224[23]_i_5_n_5 ;
  wire \add_ln192_1_reg_1224[23]_i_6_n_5 ;
  wire \add_ln192_1_reg_1224[23]_i_7_n_5 ;
  wire \add_ln192_1_reg_1224[23]_i_8_n_5 ;
  wire \add_ln192_1_reg_1224[23]_i_9_n_5 ;
  wire \add_ln192_1_reg_1224[7]_i_2_n_5 ;
  wire \add_ln192_1_reg_1224[7]_i_3_n_5 ;
  wire \add_ln192_1_reg_1224[7]_i_4_n_5 ;
  wire \add_ln192_1_reg_1224[7]_i_5_n_5 ;
  wire \add_ln192_1_reg_1224[7]_i_6_n_5 ;
  wire \add_ln192_1_reg_1224[7]_i_7_n_5 ;
  wire \add_ln192_1_reg_1224[7]_i_8_n_5 ;
  wire \add_ln192_1_reg_1224[7]_i_9_n_5 ;
  wire \add_ln192_1_reg_1224_reg[15]_i_1_n_10 ;
  wire \add_ln192_1_reg_1224_reg[15]_i_1_n_11 ;
  wire \add_ln192_1_reg_1224_reg[15]_i_1_n_12 ;
  wire \add_ln192_1_reg_1224_reg[15]_i_1_n_5 ;
  wire \add_ln192_1_reg_1224_reg[15]_i_1_n_6 ;
  wire \add_ln192_1_reg_1224_reg[15]_i_1_n_7 ;
  wire \add_ln192_1_reg_1224_reg[15]_i_1_n_8 ;
  wire \add_ln192_1_reg_1224_reg[15]_i_1_n_9 ;
  wire \add_ln192_1_reg_1224_reg[23]_i_1_n_10 ;
  wire \add_ln192_1_reg_1224_reg[23]_i_1_n_11 ;
  wire \add_ln192_1_reg_1224_reg[23]_i_1_n_12 ;
  wire \add_ln192_1_reg_1224_reg[23]_i_1_n_5 ;
  wire \add_ln192_1_reg_1224_reg[23]_i_1_n_6 ;
  wire \add_ln192_1_reg_1224_reg[23]_i_1_n_7 ;
  wire \add_ln192_1_reg_1224_reg[23]_i_1_n_8 ;
  wire \add_ln192_1_reg_1224_reg[23]_i_1_n_9 ;
  wire \add_ln192_1_reg_1224_reg[7]_i_1_n_10 ;
  wire \add_ln192_1_reg_1224_reg[7]_i_1_n_11 ;
  wire \add_ln192_1_reg_1224_reg[7]_i_1_n_12 ;
  wire \add_ln192_1_reg_1224_reg[7]_i_1_n_5 ;
  wire \add_ln192_1_reg_1224_reg[7]_i_1_n_6 ;
  wire \add_ln192_1_reg_1224_reg[7]_i_1_n_7 ;
  wire \add_ln192_1_reg_1224_reg[7]_i_1_n_8 ;
  wire \add_ln192_1_reg_1224_reg[7]_i_1_n_9 ;
  wire add_ln192_2_fu_623_p2_carry__0_n_10;
  wire add_ln192_2_fu_623_p2_carry__0_n_11;
  wire add_ln192_2_fu_623_p2_carry__0_n_12;
  wire add_ln192_2_fu_623_p2_carry__0_n_5;
  wire add_ln192_2_fu_623_p2_carry__0_n_6;
  wire add_ln192_2_fu_623_p2_carry__0_n_7;
  wire add_ln192_2_fu_623_p2_carry__0_n_8;
  wire add_ln192_2_fu_623_p2_carry__0_n_9;
  wire add_ln192_2_fu_623_p2_carry__1_n_10;
  wire add_ln192_2_fu_623_p2_carry__1_n_11;
  wire add_ln192_2_fu_623_p2_carry__1_n_12;
  wire add_ln192_2_fu_623_p2_carry__1_n_5;
  wire add_ln192_2_fu_623_p2_carry__1_n_6;
  wire add_ln192_2_fu_623_p2_carry__1_n_7;
  wire add_ln192_2_fu_623_p2_carry__1_n_8;
  wire add_ln192_2_fu_623_p2_carry__1_n_9;
  wire add_ln192_2_fu_623_p2_carry__2_i_1_n_5;
  wire add_ln192_2_fu_623_p2_carry__2_n_11;
  wire add_ln192_2_fu_623_p2_carry_n_10;
  wire add_ln192_2_fu_623_p2_carry_n_11;
  wire add_ln192_2_fu_623_p2_carry_n_12;
  wire add_ln192_2_fu_623_p2_carry_n_5;
  wire add_ln192_2_fu_623_p2_carry_n_6;
  wire add_ln192_2_fu_623_p2_carry_n_7;
  wire add_ln192_2_fu_623_p2_carry_n_8;
  wire add_ln192_2_fu_623_p2_carry_n_9;
  wire [24:0]add_ln192_4_fu_531_p2;
  wire [24:0]add_ln192_4_reg_1266;
  wire \add_ln192_4_reg_1266[15]_i_2_n_5 ;
  wire \add_ln192_4_reg_1266[15]_i_3_n_5 ;
  wire \add_ln192_4_reg_1266[15]_i_4_n_5 ;
  wire \add_ln192_4_reg_1266[15]_i_5_n_5 ;
  wire \add_ln192_4_reg_1266[15]_i_6_n_5 ;
  wire \add_ln192_4_reg_1266[15]_i_7_n_5 ;
  wire \add_ln192_4_reg_1266[15]_i_8_n_5 ;
  wire \add_ln192_4_reg_1266[15]_i_9_n_5 ;
  wire \add_ln192_4_reg_1266[23]_i_10_n_5 ;
  wire \add_ln192_4_reg_1266[23]_i_2_n_5 ;
  wire \add_ln192_4_reg_1266[23]_i_4_n_5 ;
  wire \add_ln192_4_reg_1266[23]_i_5_n_5 ;
  wire \add_ln192_4_reg_1266[23]_i_6_n_5 ;
  wire \add_ln192_4_reg_1266[23]_i_7_n_5 ;
  wire \add_ln192_4_reg_1266[23]_i_8_n_5 ;
  wire \add_ln192_4_reg_1266[23]_i_9_n_5 ;
  wire \add_ln192_4_reg_1266[7]_i_2_n_5 ;
  wire \add_ln192_4_reg_1266[7]_i_3_n_5 ;
  wire \add_ln192_4_reg_1266[7]_i_4_n_5 ;
  wire \add_ln192_4_reg_1266[7]_i_5_n_5 ;
  wire \add_ln192_4_reg_1266[7]_i_6_n_5 ;
  wire \add_ln192_4_reg_1266[7]_i_7_n_5 ;
  wire \add_ln192_4_reg_1266[7]_i_8_n_5 ;
  wire \add_ln192_4_reg_1266[7]_i_9_n_5 ;
  wire \add_ln192_4_reg_1266_reg[15]_i_1_n_10 ;
  wire \add_ln192_4_reg_1266_reg[15]_i_1_n_11 ;
  wire \add_ln192_4_reg_1266_reg[15]_i_1_n_12 ;
  wire \add_ln192_4_reg_1266_reg[15]_i_1_n_5 ;
  wire \add_ln192_4_reg_1266_reg[15]_i_1_n_6 ;
  wire \add_ln192_4_reg_1266_reg[15]_i_1_n_7 ;
  wire \add_ln192_4_reg_1266_reg[15]_i_1_n_8 ;
  wire \add_ln192_4_reg_1266_reg[15]_i_1_n_9 ;
  wire \add_ln192_4_reg_1266_reg[23]_i_1_n_10 ;
  wire \add_ln192_4_reg_1266_reg[23]_i_1_n_11 ;
  wire \add_ln192_4_reg_1266_reg[23]_i_1_n_12 ;
  wire \add_ln192_4_reg_1266_reg[23]_i_1_n_5 ;
  wire \add_ln192_4_reg_1266_reg[23]_i_1_n_6 ;
  wire \add_ln192_4_reg_1266_reg[23]_i_1_n_7 ;
  wire \add_ln192_4_reg_1266_reg[23]_i_1_n_8 ;
  wire \add_ln192_4_reg_1266_reg[23]_i_1_n_9 ;
  wire \add_ln192_4_reg_1266_reg[7]_i_1_n_10 ;
  wire \add_ln192_4_reg_1266_reg[7]_i_1_n_11 ;
  wire \add_ln192_4_reg_1266_reg[7]_i_1_n_12 ;
  wire \add_ln192_4_reg_1266_reg[7]_i_1_n_5 ;
  wire \add_ln192_4_reg_1266_reg[7]_i_1_n_6 ;
  wire \add_ln192_4_reg_1266_reg[7]_i_1_n_7 ;
  wire \add_ln192_4_reg_1266_reg[7]_i_1_n_8 ;
  wire \add_ln192_4_reg_1266_reg[7]_i_1_n_9 ;
  wire add_ln192_5_fu_801_p2_carry__0_n_10;
  wire add_ln192_5_fu_801_p2_carry__0_n_11;
  wire add_ln192_5_fu_801_p2_carry__0_n_12;
  wire add_ln192_5_fu_801_p2_carry__0_n_5;
  wire add_ln192_5_fu_801_p2_carry__0_n_6;
  wire add_ln192_5_fu_801_p2_carry__0_n_7;
  wire add_ln192_5_fu_801_p2_carry__0_n_8;
  wire add_ln192_5_fu_801_p2_carry__0_n_9;
  wire add_ln192_5_fu_801_p2_carry__1_n_10;
  wire add_ln192_5_fu_801_p2_carry__1_n_11;
  wire add_ln192_5_fu_801_p2_carry__1_n_12;
  wire add_ln192_5_fu_801_p2_carry__1_n_5;
  wire add_ln192_5_fu_801_p2_carry__1_n_6;
  wire add_ln192_5_fu_801_p2_carry__1_n_7;
  wire add_ln192_5_fu_801_p2_carry__1_n_8;
  wire add_ln192_5_fu_801_p2_carry__1_n_9;
  wire add_ln192_5_fu_801_p2_carry__2_i_1_n_5;
  wire add_ln192_5_fu_801_p2_carry__2_n_11;
  wire add_ln192_5_fu_801_p2_carry_n_10;
  wire add_ln192_5_fu_801_p2_carry_n_11;
  wire add_ln192_5_fu_801_p2_carry_n_12;
  wire add_ln192_5_fu_801_p2_carry_n_5;
  wire add_ln192_5_fu_801_p2_carry_n_6;
  wire add_ln192_5_fu_801_p2_carry_n_7;
  wire add_ln192_5_fu_801_p2_carry_n_8;
  wire add_ln192_5_fu_801_p2_carry_n_9;
  wire add_ln192_6_fu_618_p2_n_100;
  wire add_ln192_6_fu_618_p2_n_101;
  wire add_ln192_6_fu_618_p2_n_102;
  wire add_ln192_6_fu_618_p2_n_103;
  wire add_ln192_6_fu_618_p2_n_104;
  wire add_ln192_6_fu_618_p2_n_105;
  wire add_ln192_6_fu_618_p2_n_106;
  wire add_ln192_6_fu_618_p2_n_107;
  wire add_ln192_6_fu_618_p2_n_108;
  wire add_ln192_6_fu_618_p2_n_109;
  wire add_ln192_6_fu_618_p2_n_110;
  wire add_ln192_6_fu_618_p2_n_91;
  wire add_ln192_6_fu_618_p2_n_92;
  wire add_ln192_6_fu_618_p2_n_93;
  wire add_ln192_6_fu_618_p2_n_94;
  wire add_ln192_6_fu_618_p2_n_95;
  wire add_ln192_6_fu_618_p2_n_96;
  wire add_ln192_6_fu_618_p2_n_97;
  wire add_ln192_6_fu_618_p2_n_98;
  wire add_ln192_6_fu_618_p2_n_99;
  wire add_ln192_7_fu_796_p2_n_100;
  wire add_ln192_7_fu_796_p2_n_101;
  wire add_ln192_7_fu_796_p2_n_102;
  wire add_ln192_7_fu_796_p2_n_103;
  wire add_ln192_7_fu_796_p2_n_104;
  wire add_ln192_7_fu_796_p2_n_105;
  wire add_ln192_7_fu_796_p2_n_106;
  wire add_ln192_7_fu_796_p2_n_107;
  wire add_ln192_7_fu_796_p2_n_108;
  wire add_ln192_7_fu_796_p2_n_109;
  wire add_ln192_7_fu_796_p2_n_110;
  wire add_ln192_7_fu_796_p2_n_91;
  wire add_ln192_7_fu_796_p2_n_92;
  wire add_ln192_7_fu_796_p2_n_93;
  wire add_ln192_7_fu_796_p2_n_94;
  wire add_ln192_7_fu_796_p2_n_95;
  wire add_ln192_7_fu_796_p2_n_96;
  wire add_ln192_7_fu_796_p2_n_97;
  wire add_ln192_7_fu_796_p2_n_98;
  wire add_ln192_7_fu_796_p2_n_99;
  wire [24:0]add_ln194_1_fu_448_p2;
  wire [24:0]add_ln194_1_reg_1240;
  wire \add_ln194_1_reg_1240[15]_i_2_n_5 ;
  wire \add_ln194_1_reg_1240[15]_i_3_n_5 ;
  wire \add_ln194_1_reg_1240[15]_i_4_n_5 ;
  wire \add_ln194_1_reg_1240[15]_i_5_n_5 ;
  wire \add_ln194_1_reg_1240[15]_i_6_n_5 ;
  wire \add_ln194_1_reg_1240[15]_i_7_n_5 ;
  wire \add_ln194_1_reg_1240[15]_i_8_n_5 ;
  wire \add_ln194_1_reg_1240[15]_i_9_n_5 ;
  wire \add_ln194_1_reg_1240[23]_i_10_n_5 ;
  wire \add_ln194_1_reg_1240[23]_i_2_n_5 ;
  wire \add_ln194_1_reg_1240[23]_i_4_n_5 ;
  wire \add_ln194_1_reg_1240[23]_i_5_n_5 ;
  wire \add_ln194_1_reg_1240[23]_i_6_n_5 ;
  wire \add_ln194_1_reg_1240[23]_i_7_n_5 ;
  wire \add_ln194_1_reg_1240[23]_i_8_n_5 ;
  wire \add_ln194_1_reg_1240[23]_i_9_n_5 ;
  wire \add_ln194_1_reg_1240[7]_i_2_n_5 ;
  wire \add_ln194_1_reg_1240[7]_i_3_n_5 ;
  wire \add_ln194_1_reg_1240[7]_i_4_n_5 ;
  wire \add_ln194_1_reg_1240[7]_i_5_n_5 ;
  wire \add_ln194_1_reg_1240[7]_i_6_n_5 ;
  wire \add_ln194_1_reg_1240[7]_i_7_n_5 ;
  wire \add_ln194_1_reg_1240[7]_i_8_n_5 ;
  wire \add_ln194_1_reg_1240[7]_i_9_n_5 ;
  wire \add_ln194_1_reg_1240_reg[15]_i_1_n_10 ;
  wire \add_ln194_1_reg_1240_reg[15]_i_1_n_11 ;
  wire \add_ln194_1_reg_1240_reg[15]_i_1_n_12 ;
  wire \add_ln194_1_reg_1240_reg[15]_i_1_n_5 ;
  wire \add_ln194_1_reg_1240_reg[15]_i_1_n_6 ;
  wire \add_ln194_1_reg_1240_reg[15]_i_1_n_7 ;
  wire \add_ln194_1_reg_1240_reg[15]_i_1_n_8 ;
  wire \add_ln194_1_reg_1240_reg[15]_i_1_n_9 ;
  wire \add_ln194_1_reg_1240_reg[23]_i_1_n_10 ;
  wire \add_ln194_1_reg_1240_reg[23]_i_1_n_11 ;
  wire \add_ln194_1_reg_1240_reg[23]_i_1_n_12 ;
  wire \add_ln194_1_reg_1240_reg[23]_i_1_n_5 ;
  wire \add_ln194_1_reg_1240_reg[23]_i_1_n_6 ;
  wire \add_ln194_1_reg_1240_reg[23]_i_1_n_7 ;
  wire \add_ln194_1_reg_1240_reg[23]_i_1_n_8 ;
  wire \add_ln194_1_reg_1240_reg[23]_i_1_n_9 ;
  wire \add_ln194_1_reg_1240_reg[7]_i_1_n_10 ;
  wire \add_ln194_1_reg_1240_reg[7]_i_1_n_11 ;
  wire \add_ln194_1_reg_1240_reg[7]_i_1_n_12 ;
  wire \add_ln194_1_reg_1240_reg[7]_i_1_n_5 ;
  wire \add_ln194_1_reg_1240_reg[7]_i_1_n_6 ;
  wire \add_ln194_1_reg_1240_reg[7]_i_1_n_7 ;
  wire \add_ln194_1_reg_1240_reg[7]_i_1_n_8 ;
  wire \add_ln194_1_reg_1240_reg[7]_i_1_n_9 ;
  wire add_ln194_2_fu_653_p2_carry__0_n_10;
  wire add_ln194_2_fu_653_p2_carry__0_n_11;
  wire add_ln194_2_fu_653_p2_carry__0_n_12;
  wire add_ln194_2_fu_653_p2_carry__0_n_5;
  wire add_ln194_2_fu_653_p2_carry__0_n_6;
  wire add_ln194_2_fu_653_p2_carry__0_n_7;
  wire add_ln194_2_fu_653_p2_carry__0_n_8;
  wire add_ln194_2_fu_653_p2_carry__0_n_9;
  wire add_ln194_2_fu_653_p2_carry__1_n_10;
  wire add_ln194_2_fu_653_p2_carry__1_n_11;
  wire add_ln194_2_fu_653_p2_carry__1_n_12;
  wire add_ln194_2_fu_653_p2_carry__1_n_5;
  wire add_ln194_2_fu_653_p2_carry__1_n_6;
  wire add_ln194_2_fu_653_p2_carry__1_n_7;
  wire add_ln194_2_fu_653_p2_carry__1_n_8;
  wire add_ln194_2_fu_653_p2_carry__1_n_9;
  wire add_ln194_2_fu_653_p2_carry__2_i_1_n_5;
  wire add_ln194_2_fu_653_p2_carry__2_n_11;
  wire add_ln194_2_fu_653_p2_carry_n_10;
  wire add_ln194_2_fu_653_p2_carry_n_11;
  wire add_ln194_2_fu_653_p2_carry_n_12;
  wire add_ln194_2_fu_653_p2_carry_n_5;
  wire add_ln194_2_fu_653_p2_carry_n_6;
  wire add_ln194_2_fu_653_p2_carry_n_7;
  wire add_ln194_2_fu_653_p2_carry_n_8;
  wire add_ln194_2_fu_653_p2_carry_n_9;
  wire [24:0]add_ln194_4_fu_565_p2;
  wire [24:0]add_ln194_4_reg_1276;
  wire \add_ln194_4_reg_1276[15]_i_2_n_5 ;
  wire \add_ln194_4_reg_1276[15]_i_3_n_5 ;
  wire \add_ln194_4_reg_1276[15]_i_4_n_5 ;
  wire \add_ln194_4_reg_1276[15]_i_5_n_5 ;
  wire \add_ln194_4_reg_1276[15]_i_6_n_5 ;
  wire \add_ln194_4_reg_1276[15]_i_7_n_5 ;
  wire \add_ln194_4_reg_1276[15]_i_8_n_5 ;
  wire \add_ln194_4_reg_1276[15]_i_9_n_5 ;
  wire \add_ln194_4_reg_1276[23]_i_10_n_5 ;
  wire \add_ln194_4_reg_1276[23]_i_2_n_5 ;
  wire \add_ln194_4_reg_1276[23]_i_4_n_5 ;
  wire \add_ln194_4_reg_1276[23]_i_5_n_5 ;
  wire \add_ln194_4_reg_1276[23]_i_6_n_5 ;
  wire \add_ln194_4_reg_1276[23]_i_7_n_5 ;
  wire \add_ln194_4_reg_1276[23]_i_8_n_5 ;
  wire \add_ln194_4_reg_1276[23]_i_9_n_5 ;
  wire \add_ln194_4_reg_1276[7]_i_2_n_5 ;
  wire \add_ln194_4_reg_1276[7]_i_3_n_5 ;
  wire \add_ln194_4_reg_1276[7]_i_4_n_5 ;
  wire \add_ln194_4_reg_1276[7]_i_5_n_5 ;
  wire \add_ln194_4_reg_1276[7]_i_6_n_5 ;
  wire \add_ln194_4_reg_1276[7]_i_7_n_5 ;
  wire \add_ln194_4_reg_1276[7]_i_8_n_5 ;
  wire \add_ln194_4_reg_1276[7]_i_9_n_5 ;
  wire \add_ln194_4_reg_1276_reg[15]_i_1_n_10 ;
  wire \add_ln194_4_reg_1276_reg[15]_i_1_n_11 ;
  wire \add_ln194_4_reg_1276_reg[15]_i_1_n_12 ;
  wire \add_ln194_4_reg_1276_reg[15]_i_1_n_5 ;
  wire \add_ln194_4_reg_1276_reg[15]_i_1_n_6 ;
  wire \add_ln194_4_reg_1276_reg[15]_i_1_n_7 ;
  wire \add_ln194_4_reg_1276_reg[15]_i_1_n_8 ;
  wire \add_ln194_4_reg_1276_reg[15]_i_1_n_9 ;
  wire \add_ln194_4_reg_1276_reg[23]_i_1_n_10 ;
  wire \add_ln194_4_reg_1276_reg[23]_i_1_n_11 ;
  wire \add_ln194_4_reg_1276_reg[23]_i_1_n_12 ;
  wire \add_ln194_4_reg_1276_reg[23]_i_1_n_5 ;
  wire \add_ln194_4_reg_1276_reg[23]_i_1_n_6 ;
  wire \add_ln194_4_reg_1276_reg[23]_i_1_n_7 ;
  wire \add_ln194_4_reg_1276_reg[23]_i_1_n_8 ;
  wire \add_ln194_4_reg_1276_reg[23]_i_1_n_9 ;
  wire \add_ln194_4_reg_1276_reg[7]_i_1_n_10 ;
  wire \add_ln194_4_reg_1276_reg[7]_i_1_n_11 ;
  wire \add_ln194_4_reg_1276_reg[7]_i_1_n_12 ;
  wire \add_ln194_4_reg_1276_reg[7]_i_1_n_5 ;
  wire \add_ln194_4_reg_1276_reg[7]_i_1_n_6 ;
  wire \add_ln194_4_reg_1276_reg[7]_i_1_n_7 ;
  wire \add_ln194_4_reg_1276_reg[7]_i_1_n_8 ;
  wire \add_ln194_4_reg_1276_reg[7]_i_1_n_9 ;
  wire add_ln194_5_fu_831_p2_carry__0_n_10;
  wire add_ln194_5_fu_831_p2_carry__0_n_11;
  wire add_ln194_5_fu_831_p2_carry__0_n_12;
  wire add_ln194_5_fu_831_p2_carry__0_n_5;
  wire add_ln194_5_fu_831_p2_carry__0_n_6;
  wire add_ln194_5_fu_831_p2_carry__0_n_7;
  wire add_ln194_5_fu_831_p2_carry__0_n_8;
  wire add_ln194_5_fu_831_p2_carry__0_n_9;
  wire add_ln194_5_fu_831_p2_carry__1_n_10;
  wire add_ln194_5_fu_831_p2_carry__1_n_11;
  wire add_ln194_5_fu_831_p2_carry__1_n_12;
  wire add_ln194_5_fu_831_p2_carry__1_n_5;
  wire add_ln194_5_fu_831_p2_carry__1_n_6;
  wire add_ln194_5_fu_831_p2_carry__1_n_7;
  wire add_ln194_5_fu_831_p2_carry__1_n_8;
  wire add_ln194_5_fu_831_p2_carry__1_n_9;
  wire add_ln194_5_fu_831_p2_carry__2_i_1_n_5;
  wire add_ln194_5_fu_831_p2_carry__2_n_11;
  wire add_ln194_5_fu_831_p2_carry_n_10;
  wire add_ln194_5_fu_831_p2_carry_n_11;
  wire add_ln194_5_fu_831_p2_carry_n_12;
  wire add_ln194_5_fu_831_p2_carry_n_5;
  wire add_ln194_5_fu_831_p2_carry_n_6;
  wire add_ln194_5_fu_831_p2_carry_n_7;
  wire add_ln194_5_fu_831_p2_carry_n_8;
  wire add_ln194_5_fu_831_p2_carry_n_9;
  wire add_ln194_6_fu_648_p2_n_100;
  wire add_ln194_6_fu_648_p2_n_101;
  wire add_ln194_6_fu_648_p2_n_102;
  wire add_ln194_6_fu_648_p2_n_103;
  wire add_ln194_6_fu_648_p2_n_104;
  wire add_ln194_6_fu_648_p2_n_105;
  wire add_ln194_6_fu_648_p2_n_106;
  wire add_ln194_6_fu_648_p2_n_107;
  wire add_ln194_6_fu_648_p2_n_108;
  wire add_ln194_6_fu_648_p2_n_109;
  wire add_ln194_6_fu_648_p2_n_110;
  wire add_ln194_6_fu_648_p2_n_91;
  wire add_ln194_6_fu_648_p2_n_92;
  wire add_ln194_6_fu_648_p2_n_93;
  wire add_ln194_6_fu_648_p2_n_94;
  wire add_ln194_6_fu_648_p2_n_95;
  wire add_ln194_6_fu_648_p2_n_96;
  wire add_ln194_6_fu_648_p2_n_97;
  wire add_ln194_6_fu_648_p2_n_98;
  wire add_ln194_6_fu_648_p2_n_99;
  wire add_ln194_7_fu_826_p2_n_100;
  wire add_ln194_7_fu_826_p2_n_101;
  wire add_ln194_7_fu_826_p2_n_102;
  wire add_ln194_7_fu_826_p2_n_103;
  wire add_ln194_7_fu_826_p2_n_104;
  wire add_ln194_7_fu_826_p2_n_105;
  wire add_ln194_7_fu_826_p2_n_106;
  wire add_ln194_7_fu_826_p2_n_107;
  wire add_ln194_7_fu_826_p2_n_108;
  wire add_ln194_7_fu_826_p2_n_109;
  wire add_ln194_7_fu_826_p2_n_110;
  wire add_ln194_7_fu_826_p2_n_91;
  wire add_ln194_7_fu_826_p2_n_92;
  wire add_ln194_7_fu_826_p2_n_93;
  wire add_ln194_7_fu_826_p2_n_94;
  wire add_ln194_7_fu_826_p2_n_95;
  wire add_ln194_7_fu_826_p2_n_96;
  wire add_ln194_7_fu_826_p2_n_97;
  wire add_ln194_7_fu_826_p2_n_98;
  wire add_ln194_7_fu_826_p2_n_99;
  wire [24:0]add_ln196_1_fu_491_p2;
  wire [24:0]add_ln196_1_reg_1256;
  wire \add_ln196_1_reg_1256[15]_i_2_n_5 ;
  wire \add_ln196_1_reg_1256[15]_i_3_n_5 ;
  wire \add_ln196_1_reg_1256[15]_i_4_n_5 ;
  wire \add_ln196_1_reg_1256[15]_i_5_n_5 ;
  wire \add_ln196_1_reg_1256[15]_i_6_n_5 ;
  wire \add_ln196_1_reg_1256[15]_i_7_n_5 ;
  wire \add_ln196_1_reg_1256[15]_i_8_n_5 ;
  wire \add_ln196_1_reg_1256[15]_i_9_n_5 ;
  wire \add_ln196_1_reg_1256[23]_i_10_n_5 ;
  wire \add_ln196_1_reg_1256[23]_i_2_n_5 ;
  wire \add_ln196_1_reg_1256[23]_i_4_n_5 ;
  wire \add_ln196_1_reg_1256[23]_i_5_n_5 ;
  wire \add_ln196_1_reg_1256[23]_i_6_n_5 ;
  wire \add_ln196_1_reg_1256[23]_i_7_n_5 ;
  wire \add_ln196_1_reg_1256[23]_i_8_n_5 ;
  wire \add_ln196_1_reg_1256[23]_i_9_n_5 ;
  wire \add_ln196_1_reg_1256[7]_i_2_n_5 ;
  wire \add_ln196_1_reg_1256[7]_i_3_n_5 ;
  wire \add_ln196_1_reg_1256[7]_i_4_n_5 ;
  wire \add_ln196_1_reg_1256[7]_i_5_n_5 ;
  wire \add_ln196_1_reg_1256[7]_i_6_n_5 ;
  wire \add_ln196_1_reg_1256[7]_i_7_n_5 ;
  wire \add_ln196_1_reg_1256[7]_i_8_n_5 ;
  wire \add_ln196_1_reg_1256[7]_i_9_n_5 ;
  wire \add_ln196_1_reg_1256_reg[15]_i_1_n_10 ;
  wire \add_ln196_1_reg_1256_reg[15]_i_1_n_11 ;
  wire \add_ln196_1_reg_1256_reg[15]_i_1_n_12 ;
  wire \add_ln196_1_reg_1256_reg[15]_i_1_n_5 ;
  wire \add_ln196_1_reg_1256_reg[15]_i_1_n_6 ;
  wire \add_ln196_1_reg_1256_reg[15]_i_1_n_7 ;
  wire \add_ln196_1_reg_1256_reg[15]_i_1_n_8 ;
  wire \add_ln196_1_reg_1256_reg[15]_i_1_n_9 ;
  wire \add_ln196_1_reg_1256_reg[23]_i_1_n_10 ;
  wire \add_ln196_1_reg_1256_reg[23]_i_1_n_11 ;
  wire \add_ln196_1_reg_1256_reg[23]_i_1_n_12 ;
  wire \add_ln196_1_reg_1256_reg[23]_i_1_n_5 ;
  wire \add_ln196_1_reg_1256_reg[23]_i_1_n_6 ;
  wire \add_ln196_1_reg_1256_reg[23]_i_1_n_7 ;
  wire \add_ln196_1_reg_1256_reg[23]_i_1_n_8 ;
  wire \add_ln196_1_reg_1256_reg[23]_i_1_n_9 ;
  wire \add_ln196_1_reg_1256_reg[7]_i_1_n_10 ;
  wire \add_ln196_1_reg_1256_reg[7]_i_1_n_11 ;
  wire \add_ln196_1_reg_1256_reg[7]_i_1_n_12 ;
  wire \add_ln196_1_reg_1256_reg[7]_i_1_n_5 ;
  wire \add_ln196_1_reg_1256_reg[7]_i_1_n_6 ;
  wire \add_ln196_1_reg_1256_reg[7]_i_1_n_7 ;
  wire \add_ln196_1_reg_1256_reg[7]_i_1_n_8 ;
  wire \add_ln196_1_reg_1256_reg[7]_i_1_n_9 ;
  wire add_ln196_2_fu_683_p2_carry__0_n_10;
  wire add_ln196_2_fu_683_p2_carry__0_n_11;
  wire add_ln196_2_fu_683_p2_carry__0_n_12;
  wire add_ln196_2_fu_683_p2_carry__0_n_5;
  wire add_ln196_2_fu_683_p2_carry__0_n_6;
  wire add_ln196_2_fu_683_p2_carry__0_n_7;
  wire add_ln196_2_fu_683_p2_carry__0_n_8;
  wire add_ln196_2_fu_683_p2_carry__0_n_9;
  wire add_ln196_2_fu_683_p2_carry__1_n_10;
  wire add_ln196_2_fu_683_p2_carry__1_n_11;
  wire add_ln196_2_fu_683_p2_carry__1_n_12;
  wire add_ln196_2_fu_683_p2_carry__1_n_5;
  wire add_ln196_2_fu_683_p2_carry__1_n_6;
  wire add_ln196_2_fu_683_p2_carry__1_n_7;
  wire add_ln196_2_fu_683_p2_carry__1_n_8;
  wire add_ln196_2_fu_683_p2_carry__1_n_9;
  wire add_ln196_2_fu_683_p2_carry__2_i_1_n_5;
  wire add_ln196_2_fu_683_p2_carry__2_n_11;
  wire add_ln196_2_fu_683_p2_carry_n_10;
  wire add_ln196_2_fu_683_p2_carry_n_11;
  wire add_ln196_2_fu_683_p2_carry_n_12;
  wire add_ln196_2_fu_683_p2_carry_n_5;
  wire add_ln196_2_fu_683_p2_carry_n_6;
  wire add_ln196_2_fu_683_p2_carry_n_7;
  wire add_ln196_2_fu_683_p2_carry_n_8;
  wire add_ln196_2_fu_683_p2_carry_n_9;
  wire [24:0]add_ln196_4_fu_599_p2;
  wire [24:0]add_ln196_4_reg_1286;
  wire \add_ln196_4_reg_1286[15]_i_2_n_5 ;
  wire \add_ln196_4_reg_1286[15]_i_3_n_5 ;
  wire \add_ln196_4_reg_1286[15]_i_4_n_5 ;
  wire \add_ln196_4_reg_1286[15]_i_5_n_5 ;
  wire \add_ln196_4_reg_1286[15]_i_6_n_5 ;
  wire \add_ln196_4_reg_1286[15]_i_7_n_5 ;
  wire \add_ln196_4_reg_1286[15]_i_8_n_5 ;
  wire \add_ln196_4_reg_1286[15]_i_9_n_5 ;
  wire \add_ln196_4_reg_1286[23]_i_10_n_5 ;
  wire \add_ln196_4_reg_1286[23]_i_2_n_5 ;
  wire \add_ln196_4_reg_1286[23]_i_4_n_5 ;
  wire \add_ln196_4_reg_1286[23]_i_5_n_5 ;
  wire \add_ln196_4_reg_1286[23]_i_6_n_5 ;
  wire \add_ln196_4_reg_1286[23]_i_7_n_5 ;
  wire \add_ln196_4_reg_1286[23]_i_8_n_5 ;
  wire \add_ln196_4_reg_1286[23]_i_9_n_5 ;
  wire \add_ln196_4_reg_1286[7]_i_2_n_5 ;
  wire \add_ln196_4_reg_1286[7]_i_3_n_5 ;
  wire \add_ln196_4_reg_1286[7]_i_4_n_5 ;
  wire \add_ln196_4_reg_1286[7]_i_5_n_5 ;
  wire \add_ln196_4_reg_1286[7]_i_6_n_5 ;
  wire \add_ln196_4_reg_1286[7]_i_7_n_5 ;
  wire \add_ln196_4_reg_1286[7]_i_8_n_5 ;
  wire \add_ln196_4_reg_1286[7]_i_9_n_5 ;
  wire \add_ln196_4_reg_1286_reg[15]_i_1_n_10 ;
  wire \add_ln196_4_reg_1286_reg[15]_i_1_n_11 ;
  wire \add_ln196_4_reg_1286_reg[15]_i_1_n_12 ;
  wire \add_ln196_4_reg_1286_reg[15]_i_1_n_5 ;
  wire \add_ln196_4_reg_1286_reg[15]_i_1_n_6 ;
  wire \add_ln196_4_reg_1286_reg[15]_i_1_n_7 ;
  wire \add_ln196_4_reg_1286_reg[15]_i_1_n_8 ;
  wire \add_ln196_4_reg_1286_reg[15]_i_1_n_9 ;
  wire \add_ln196_4_reg_1286_reg[23]_i_1_n_10 ;
  wire \add_ln196_4_reg_1286_reg[23]_i_1_n_11 ;
  wire \add_ln196_4_reg_1286_reg[23]_i_1_n_12 ;
  wire \add_ln196_4_reg_1286_reg[23]_i_1_n_5 ;
  wire \add_ln196_4_reg_1286_reg[23]_i_1_n_6 ;
  wire \add_ln196_4_reg_1286_reg[23]_i_1_n_7 ;
  wire \add_ln196_4_reg_1286_reg[23]_i_1_n_8 ;
  wire \add_ln196_4_reg_1286_reg[23]_i_1_n_9 ;
  wire \add_ln196_4_reg_1286_reg[7]_i_1_n_10 ;
  wire \add_ln196_4_reg_1286_reg[7]_i_1_n_11 ;
  wire \add_ln196_4_reg_1286_reg[7]_i_1_n_12 ;
  wire \add_ln196_4_reg_1286_reg[7]_i_1_n_5 ;
  wire \add_ln196_4_reg_1286_reg[7]_i_1_n_6 ;
  wire \add_ln196_4_reg_1286_reg[7]_i_1_n_7 ;
  wire \add_ln196_4_reg_1286_reg[7]_i_1_n_8 ;
  wire \add_ln196_4_reg_1286_reg[7]_i_1_n_9 ;
  wire add_ln196_5_fu_861_p2_carry__0_n_10;
  wire add_ln196_5_fu_861_p2_carry__0_n_11;
  wire add_ln196_5_fu_861_p2_carry__0_n_12;
  wire add_ln196_5_fu_861_p2_carry__0_n_5;
  wire add_ln196_5_fu_861_p2_carry__0_n_6;
  wire add_ln196_5_fu_861_p2_carry__0_n_7;
  wire add_ln196_5_fu_861_p2_carry__0_n_8;
  wire add_ln196_5_fu_861_p2_carry__0_n_9;
  wire add_ln196_5_fu_861_p2_carry__1_n_10;
  wire add_ln196_5_fu_861_p2_carry__1_n_11;
  wire add_ln196_5_fu_861_p2_carry__1_n_12;
  wire add_ln196_5_fu_861_p2_carry__1_n_5;
  wire add_ln196_5_fu_861_p2_carry__1_n_6;
  wire add_ln196_5_fu_861_p2_carry__1_n_7;
  wire add_ln196_5_fu_861_p2_carry__1_n_8;
  wire add_ln196_5_fu_861_p2_carry__1_n_9;
  wire add_ln196_5_fu_861_p2_carry__2_i_1_n_5;
  wire add_ln196_5_fu_861_p2_carry__2_n_11;
  wire add_ln196_5_fu_861_p2_carry_n_10;
  wire add_ln196_5_fu_861_p2_carry_n_11;
  wire add_ln196_5_fu_861_p2_carry_n_12;
  wire add_ln196_5_fu_861_p2_carry_n_5;
  wire add_ln196_5_fu_861_p2_carry_n_6;
  wire add_ln196_5_fu_861_p2_carry_n_7;
  wire add_ln196_5_fu_861_p2_carry_n_8;
  wire add_ln196_5_fu_861_p2_carry_n_9;
  wire add_ln196_6_fu_678_p2_n_100;
  wire add_ln196_6_fu_678_p2_n_101;
  wire add_ln196_6_fu_678_p2_n_102;
  wire add_ln196_6_fu_678_p2_n_103;
  wire add_ln196_6_fu_678_p2_n_104;
  wire add_ln196_6_fu_678_p2_n_105;
  wire add_ln196_6_fu_678_p2_n_106;
  wire add_ln196_6_fu_678_p2_n_107;
  wire add_ln196_6_fu_678_p2_n_108;
  wire add_ln196_6_fu_678_p2_n_109;
  wire add_ln196_6_fu_678_p2_n_110;
  wire add_ln196_6_fu_678_p2_n_91;
  wire add_ln196_6_fu_678_p2_n_92;
  wire add_ln196_6_fu_678_p2_n_93;
  wire add_ln196_6_fu_678_p2_n_94;
  wire add_ln196_6_fu_678_p2_n_95;
  wire add_ln196_6_fu_678_p2_n_96;
  wire add_ln196_6_fu_678_p2_n_97;
  wire add_ln196_6_fu_678_p2_n_98;
  wire add_ln196_6_fu_678_p2_n_99;
  wire add_ln196_7_fu_856_p2_n_100;
  wire add_ln196_7_fu_856_p2_n_101;
  wire add_ln196_7_fu_856_p2_n_102;
  wire add_ln196_7_fu_856_p2_n_103;
  wire add_ln196_7_fu_856_p2_n_104;
  wire add_ln196_7_fu_856_p2_n_105;
  wire add_ln196_7_fu_856_p2_n_106;
  wire add_ln196_7_fu_856_p2_n_107;
  wire add_ln196_7_fu_856_p2_n_108;
  wire add_ln196_7_fu_856_p2_n_109;
  wire add_ln196_7_fu_856_p2_n_110;
  wire add_ln196_7_fu_856_p2_n_91;
  wire add_ln196_7_fu_856_p2_n_92;
  wire add_ln196_7_fu_856_p2_n_93;
  wire add_ln196_7_fu_856_p2_n_94;
  wire add_ln196_7_fu_856_p2_n_95;
  wire add_ln196_7_fu_856_p2_n_96;
  wire add_ln196_7_fu_856_p2_n_97;
  wire add_ln196_7_fu_856_p2_n_98;
  wire add_ln196_7_fu_856_p2_n_99;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:1]ap_sig_allocacmp_x_6;
  wire [0:0]ap_sig_allocacmp_x_6__0;
  wire [0:0]empty_n_reg;
  wire empty_n_reg_0;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_ready;
  wire grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg;
  wire icmp_ln134_fu_289_p2;
  wire icmp_ln136_fu_287_p2;
  wire [10:0]icmp_ln136_fu_287_p2_carry_0;
  wire icmp_ln136_fu_287_p2_carry_n_10;
  wire icmp_ln136_fu_287_p2_carry_n_11;
  wire icmp_ln136_fu_287_p2_carry_n_12;
  wire icmp_ln136_fu_287_p2_carry_n_8;
  wire icmp_ln136_fu_287_p2_carry_n_9;
  wire icmp_ln198_1_fu_704_p2_carry_i_10_n_5;
  wire icmp_ln198_1_fu_704_p2_carry_i_11_n_5;
  wire icmp_ln198_1_fu_704_p2_carry_i_12_n_5;
  wire icmp_ln198_1_fu_704_p2_carry_i_13_n_5;
  wire icmp_ln198_1_fu_704_p2_carry_i_14_n_5;
  wire icmp_ln198_1_fu_704_p2_carry_i_2_n_5;
  wire icmp_ln198_1_fu_704_p2_carry_i_3_n_5;
  wire icmp_ln198_1_fu_704_p2_carry_i_4_n_5;
  wire icmp_ln198_1_fu_704_p2_carry_i_5_n_5;
  wire icmp_ln198_1_fu_704_p2_carry_i_6_n_5;
  wire icmp_ln198_1_fu_704_p2_carry_i_7_n_5;
  wire icmp_ln198_1_fu_704_p2_carry_i_9_n_5;
  wire icmp_ln198_1_fu_704_p2_carry_n_10;
  wire icmp_ln198_1_fu_704_p2_carry_n_11;
  wire icmp_ln198_1_fu_704_p2_carry_n_12;
  wire icmp_ln198_1_fu_704_p2_carry_n_6;
  wire icmp_ln198_1_fu_704_p2_carry_n_7;
  wire icmp_ln198_1_fu_704_p2_carry_n_8;
  wire icmp_ln198_1_fu_704_p2_carry_n_9;
  wire icmp_ln198_2_fu_877_p2_carry_i_10_n_5;
  wire icmp_ln198_2_fu_877_p2_carry_i_11_n_5;
  wire icmp_ln198_2_fu_877_p2_carry_i_12_n_5;
  wire icmp_ln198_2_fu_877_p2_carry_i_2_n_5;
  wire icmp_ln198_2_fu_877_p2_carry_i_3_n_5;
  wire icmp_ln198_2_fu_877_p2_carry_i_4_n_5;
  wire icmp_ln198_2_fu_877_p2_carry_i_5_n_5;
  wire icmp_ln198_2_fu_877_p2_carry_i_7_n_5;
  wire icmp_ln198_2_fu_877_p2_carry_i_8_n_5;
  wire icmp_ln198_2_fu_877_p2_carry_i_9_n_5;
  wire icmp_ln198_2_fu_877_p2_carry_n_10;
  wire icmp_ln198_2_fu_877_p2_carry_n_11;
  wire icmp_ln198_2_fu_877_p2_carry_n_12;
  wire icmp_ln198_2_fu_877_p2_carry_n_7;
  wire icmp_ln198_2_fu_877_p2_carry_n_8;
  wire icmp_ln198_2_fu_877_p2_carry_n_9;
  wire icmp_ln198_3_fu_882_p2_carry_i_10_n_5;
  wire icmp_ln198_3_fu_882_p2_carry_i_11_n_5;
  wire icmp_ln198_3_fu_882_p2_carry_i_12_n_5;
  wire icmp_ln198_3_fu_882_p2_carry_i_13_n_5;
  wire icmp_ln198_3_fu_882_p2_carry_i_14_n_5;
  wire icmp_ln198_3_fu_882_p2_carry_i_2_n_5;
  wire icmp_ln198_3_fu_882_p2_carry_i_3_n_5;
  wire icmp_ln198_3_fu_882_p2_carry_i_4_n_5;
  wire icmp_ln198_3_fu_882_p2_carry_i_5_n_5;
  wire icmp_ln198_3_fu_882_p2_carry_i_6_n_5;
  wire icmp_ln198_3_fu_882_p2_carry_i_7_n_5;
  wire icmp_ln198_3_fu_882_p2_carry_i_9_n_5;
  wire icmp_ln198_3_fu_882_p2_carry_n_10;
  wire icmp_ln198_3_fu_882_p2_carry_n_11;
  wire icmp_ln198_3_fu_882_p2_carry_n_12;
  wire icmp_ln198_3_fu_882_p2_carry_n_7;
  wire icmp_ln198_3_fu_882_p2_carry_n_8;
  wire icmp_ln198_3_fu_882_p2_carry_n_9;
  wire icmp_ln198_fu_699_p2_carry_i_10_n_5;
  wire icmp_ln198_fu_699_p2_carry_i_11_n_5;
  wire icmp_ln198_fu_699_p2_carry_i_12_n_5;
  wire icmp_ln198_fu_699_p2_carry_i_2_n_5;
  wire icmp_ln198_fu_699_p2_carry_i_3_n_5;
  wire icmp_ln198_fu_699_p2_carry_i_4_n_5;
  wire icmp_ln198_fu_699_p2_carry_i_5_n_5;
  wire icmp_ln198_fu_699_p2_carry_i_7_n_5;
  wire icmp_ln198_fu_699_p2_carry_i_8_n_5;
  wire icmp_ln198_fu_699_p2_carry_i_9_n_5;
  wire icmp_ln198_fu_699_p2_carry_n_10;
  wire icmp_ln198_fu_699_p2_carry_n_11;
  wire icmp_ln198_fu_699_p2_carry_n_12;
  wire icmp_ln198_fu_699_p2_carry_n_7;
  wire icmp_ln198_fu_699_p2_carry_n_8;
  wire icmp_ln198_fu_699_p2_carry_n_9;
  wire icmp_ln199_1_fu_738_p2_carry_i_10_n_5;
  wire icmp_ln199_1_fu_738_p2_carry_i_11_n_5;
  wire icmp_ln199_1_fu_738_p2_carry_i_12_n_5;
  wire icmp_ln199_1_fu_738_p2_carry_i_13_n_5;
  wire icmp_ln199_1_fu_738_p2_carry_i_14_n_5;
  wire icmp_ln199_1_fu_738_p2_carry_i_2_n_5;
  wire icmp_ln199_1_fu_738_p2_carry_i_3_n_5;
  wire icmp_ln199_1_fu_738_p2_carry_i_4_n_5;
  wire icmp_ln199_1_fu_738_p2_carry_i_5_n_5;
  wire icmp_ln199_1_fu_738_p2_carry_i_6_n_5;
  wire icmp_ln199_1_fu_738_p2_carry_i_7_n_5;
  wire icmp_ln199_1_fu_738_p2_carry_i_9_n_5;
  wire icmp_ln199_1_fu_738_p2_carry_n_10;
  wire icmp_ln199_1_fu_738_p2_carry_n_11;
  wire icmp_ln199_1_fu_738_p2_carry_n_12;
  wire icmp_ln199_1_fu_738_p2_carry_n_7;
  wire icmp_ln199_1_fu_738_p2_carry_n_8;
  wire icmp_ln199_1_fu_738_p2_carry_n_9;
  wire icmp_ln199_2_fu_911_p2_carry_i_10_n_5;
  wire icmp_ln199_2_fu_911_p2_carry_i_11_n_5;
  wire icmp_ln199_2_fu_911_p2_carry_i_12_n_5;
  wire icmp_ln199_2_fu_911_p2_carry_i_2_n_5;
  wire icmp_ln199_2_fu_911_p2_carry_i_3_n_5;
  wire icmp_ln199_2_fu_911_p2_carry_i_4_n_5;
  wire icmp_ln199_2_fu_911_p2_carry_i_5_n_5;
  wire icmp_ln199_2_fu_911_p2_carry_i_7_n_5;
  wire icmp_ln199_2_fu_911_p2_carry_i_8_n_5;
  wire icmp_ln199_2_fu_911_p2_carry_i_9_n_5;
  wire icmp_ln199_2_fu_911_p2_carry_n_10;
  wire icmp_ln199_2_fu_911_p2_carry_n_11;
  wire icmp_ln199_2_fu_911_p2_carry_n_12;
  wire icmp_ln199_2_fu_911_p2_carry_n_7;
  wire icmp_ln199_2_fu_911_p2_carry_n_8;
  wire icmp_ln199_2_fu_911_p2_carry_n_9;
  wire icmp_ln199_3_fu_916_p2_carry_i_10_n_5;
  wire icmp_ln199_3_fu_916_p2_carry_i_11_n_5;
  wire icmp_ln199_3_fu_916_p2_carry_i_12_n_5;
  wire icmp_ln199_3_fu_916_p2_carry_i_13_n_5;
  wire icmp_ln199_3_fu_916_p2_carry_i_14_n_5;
  wire icmp_ln199_3_fu_916_p2_carry_i_2_n_5;
  wire icmp_ln199_3_fu_916_p2_carry_i_3_n_5;
  wire icmp_ln199_3_fu_916_p2_carry_i_4_n_5;
  wire icmp_ln199_3_fu_916_p2_carry_i_5_n_5;
  wire icmp_ln199_3_fu_916_p2_carry_i_6_n_5;
  wire icmp_ln199_3_fu_916_p2_carry_i_7_n_5;
  wire icmp_ln199_3_fu_916_p2_carry_i_9_n_5;
  wire icmp_ln199_3_fu_916_p2_carry_n_10;
  wire icmp_ln199_3_fu_916_p2_carry_n_11;
  wire icmp_ln199_3_fu_916_p2_carry_n_12;
  wire icmp_ln199_3_fu_916_p2_carry_n_7;
  wire icmp_ln199_3_fu_916_p2_carry_n_8;
  wire icmp_ln199_3_fu_916_p2_carry_n_9;
  wire icmp_ln199_fu_733_p2_carry_i_10_n_5;
  wire icmp_ln199_fu_733_p2_carry_i_11_n_5;
  wire icmp_ln199_fu_733_p2_carry_i_12_n_5;
  wire icmp_ln199_fu_733_p2_carry_i_2_n_5;
  wire icmp_ln199_fu_733_p2_carry_i_3_n_5;
  wire icmp_ln199_fu_733_p2_carry_i_4_n_5;
  wire icmp_ln199_fu_733_p2_carry_i_5_n_5;
  wire icmp_ln199_fu_733_p2_carry_i_7_n_5;
  wire icmp_ln199_fu_733_p2_carry_i_8_n_5;
  wire icmp_ln199_fu_733_p2_carry_i_9_n_5;
  wire icmp_ln199_fu_733_p2_carry_n_10;
  wire icmp_ln199_fu_733_p2_carry_n_11;
  wire icmp_ln199_fu_733_p2_carry_n_12;
  wire icmp_ln199_fu_733_p2_carry_n_7;
  wire icmp_ln199_fu_733_p2_carry_n_8;
  wire icmp_ln199_fu_733_p2_carry_n_9;
  wire icmp_ln200_1_fu_758_p2_carry_i_10_n_5;
  wire icmp_ln200_1_fu_758_p2_carry_i_11_n_5;
  wire icmp_ln200_1_fu_758_p2_carry_i_12_n_5;
  wire icmp_ln200_1_fu_758_p2_carry_i_13_n_5;
  wire icmp_ln200_1_fu_758_p2_carry_i_14_n_5;
  wire icmp_ln200_1_fu_758_p2_carry_i_2_n_5;
  wire icmp_ln200_1_fu_758_p2_carry_i_3_n_5;
  wire icmp_ln200_1_fu_758_p2_carry_i_4_n_5;
  wire icmp_ln200_1_fu_758_p2_carry_i_5_n_5;
  wire icmp_ln200_1_fu_758_p2_carry_i_6_n_5;
  wire icmp_ln200_1_fu_758_p2_carry_i_7_n_5;
  wire icmp_ln200_1_fu_758_p2_carry_i_9_n_5;
  wire icmp_ln200_1_fu_758_p2_carry_n_10;
  wire icmp_ln200_1_fu_758_p2_carry_n_11;
  wire icmp_ln200_1_fu_758_p2_carry_n_12;
  wire icmp_ln200_1_fu_758_p2_carry_n_7;
  wire icmp_ln200_1_fu_758_p2_carry_n_8;
  wire icmp_ln200_1_fu_758_p2_carry_n_9;
  wire icmp_ln200_2_fu_945_p2_carry_i_10_n_5;
  wire icmp_ln200_2_fu_945_p2_carry_i_11_n_5;
  wire icmp_ln200_2_fu_945_p2_carry_i_12_n_5;
  wire icmp_ln200_2_fu_945_p2_carry_i_2_n_5;
  wire icmp_ln200_2_fu_945_p2_carry_i_3_n_5;
  wire icmp_ln200_2_fu_945_p2_carry_i_4_n_5;
  wire icmp_ln200_2_fu_945_p2_carry_i_5_n_5;
  wire icmp_ln200_2_fu_945_p2_carry_i_7_n_5;
  wire icmp_ln200_2_fu_945_p2_carry_i_8_n_5;
  wire icmp_ln200_2_fu_945_p2_carry_i_9_n_5;
  wire icmp_ln200_2_fu_945_p2_carry_n_10;
  wire icmp_ln200_2_fu_945_p2_carry_n_11;
  wire icmp_ln200_2_fu_945_p2_carry_n_12;
  wire icmp_ln200_2_fu_945_p2_carry_n_7;
  wire icmp_ln200_2_fu_945_p2_carry_n_8;
  wire icmp_ln200_2_fu_945_p2_carry_n_9;
  wire icmp_ln200_3_fu_950_p2_carry_i_10_n_5;
  wire icmp_ln200_3_fu_950_p2_carry_i_11_n_5;
  wire icmp_ln200_3_fu_950_p2_carry_i_12_n_5;
  wire icmp_ln200_3_fu_950_p2_carry_i_13_n_5;
  wire icmp_ln200_3_fu_950_p2_carry_i_14_n_5;
  wire icmp_ln200_3_fu_950_p2_carry_i_2_n_5;
  wire icmp_ln200_3_fu_950_p2_carry_i_3_n_5;
  wire icmp_ln200_3_fu_950_p2_carry_i_4_n_5;
  wire icmp_ln200_3_fu_950_p2_carry_i_5_n_5;
  wire icmp_ln200_3_fu_950_p2_carry_i_6_n_5;
  wire icmp_ln200_3_fu_950_p2_carry_i_7_n_5;
  wire icmp_ln200_3_fu_950_p2_carry_i_9_n_5;
  wire icmp_ln200_3_fu_950_p2_carry_n_10;
  wire icmp_ln200_3_fu_950_p2_carry_n_11;
  wire icmp_ln200_3_fu_950_p2_carry_n_12;
  wire icmp_ln200_3_fu_950_p2_carry_n_7;
  wire icmp_ln200_3_fu_950_p2_carry_n_8;
  wire icmp_ln200_3_fu_950_p2_carry_n_9;
  wire icmp_ln200_fu_753_p2_carry_i_10_n_5;
  wire icmp_ln200_fu_753_p2_carry_i_11_n_5;
  wire icmp_ln200_fu_753_p2_carry_i_12_n_5;
  wire icmp_ln200_fu_753_p2_carry_i_2_n_5;
  wire icmp_ln200_fu_753_p2_carry_i_3_n_5;
  wire icmp_ln200_fu_753_p2_carry_i_4_n_5;
  wire icmp_ln200_fu_753_p2_carry_i_5_n_5;
  wire icmp_ln200_fu_753_p2_carry_i_7_n_5;
  wire icmp_ln200_fu_753_p2_carry_i_8_n_5;
  wire icmp_ln200_fu_753_p2_carry_i_9_n_5;
  wire icmp_ln200_fu_753_p2_carry_n_10;
  wire icmp_ln200_fu_753_p2_carry_n_11;
  wire icmp_ln200_fu_753_p2_carry_n_12;
  wire icmp_ln200_fu_753_p2_carry_n_7;
  wire icmp_ln200_fu_753_p2_carry_n_8;
  wire icmp_ln200_fu_753_p2_carry_n_9;
  wire [47:0]in;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire mOutPtr16_out_0;
  wire [2:0]\mOutPtr_reg[4] ;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_10;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_11;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_12;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_13;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_14;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_15;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_16;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_17;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_18;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_19;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_20;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_21;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_22;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_23;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_24;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_25;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_26;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_27;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_28;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_29;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_30;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_31;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_32;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_33;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_34;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_35;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_36;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_37;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_38;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_39;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_40;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_41;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_42;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_43;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_44;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_45;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_46;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_47;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_48;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_49;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_5;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_50;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_51;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_53;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_6;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_7;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_8;
  wire mac_muladd_8ns_16s_22s_25_4_1_U163_n_9;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_10;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_11;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_12;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_13;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_14;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_15;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_16;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_17;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_18;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_19;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_20;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_21;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_22;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_23;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_24;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_25;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_26;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_27;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_28;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_29;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_30;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_31;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_32;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_33;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_34;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_35;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_36;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_37;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_38;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_39;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_40;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_41;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_42;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_43;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_44;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_45;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_46;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_47;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_48;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_49;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_5;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_50;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_51;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_53;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_6;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_7;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_8;
  wire mac_muladd_8ns_16s_22s_25_4_1_U164_n_9;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_10;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_11;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_12;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_13;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_14;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_15;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_16;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_17;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_18;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_19;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_20;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_21;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_22;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_23;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_24;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_25;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_26;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_27;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_28;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_29;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_30;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_31;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_32;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_33;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_34;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_35;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_36;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_37;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_38;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_39;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_40;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_41;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_42;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_43;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_44;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_45;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_46;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_47;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_48;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_49;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_5;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_50;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_51;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_53;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_6;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_7;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_8;
  wire mac_muladd_8ns_16s_22s_25_4_1_U165_n_9;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_10;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_11;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_12;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_13;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_14;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_15;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_16;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_17;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_18;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_19;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_20;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_21;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_22;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_23;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_24;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_25;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_26;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_27;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_28;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_29;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_30;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_31;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_32;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_33;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_34;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_35;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_36;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_37;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_38;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_39;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_40;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_41;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_42;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_43;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_44;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_45;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_46;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_47;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_48;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_49;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_5;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_50;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_51;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_53;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_6;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_7;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_8;
  wire mac_muladd_8ns_16s_22s_25_4_1_U166_n_9;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_10;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_11;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_12;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_13;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_14;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_15;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_16;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_17;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_18;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_19;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_20;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_21;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_22;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_23;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_24;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_25;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_26;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_27;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_28;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_29;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_30;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_31;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_32;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_33;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_34;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_35;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_36;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_37;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_38;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_39;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_40;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_41;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_42;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_43;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_44;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_45;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_46;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_47;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_48;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_49;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_5;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_50;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_51;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_53;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_6;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_7;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_8;
  wire mac_muladd_8ns_16s_22s_25_4_1_U167_n_9;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_10;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_11;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_12;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_13;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_14;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_15;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_16;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_17;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_18;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_19;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_20;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_21;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_22;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_23;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_24;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_26;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_27;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_28;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_29;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_30;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_31;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_32;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_33;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_34;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_35;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_36;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_37;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_38;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_39;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_40;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_41;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_42;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_43;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_44;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_45;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_46;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_47;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_48;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_49;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_5;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_50;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_51;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_52;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_54;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_6;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_7;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_8;
  wire mac_muladd_8ns_16s_22s_25_4_1_U168_n_9;
  wire mul_16s_8ns_24_1_1_U152_n_10;
  wire mul_16s_8ns_24_1_1_U152_n_11;
  wire mul_16s_8ns_24_1_1_U152_n_12;
  wire mul_16s_8ns_24_1_1_U152_n_13;
  wire mul_16s_8ns_24_1_1_U152_n_14;
  wire mul_16s_8ns_24_1_1_U152_n_15;
  wire mul_16s_8ns_24_1_1_U152_n_16;
  wire mul_16s_8ns_24_1_1_U152_n_17;
  wire mul_16s_8ns_24_1_1_U152_n_18;
  wire mul_16s_8ns_24_1_1_U152_n_19;
  wire mul_16s_8ns_24_1_1_U152_n_20;
  wire mul_16s_8ns_24_1_1_U152_n_21;
  wire mul_16s_8ns_24_1_1_U152_n_22;
  wire mul_16s_8ns_24_1_1_U152_n_23;
  wire mul_16s_8ns_24_1_1_U152_n_24;
  wire mul_16s_8ns_24_1_1_U152_n_25;
  wire mul_16s_8ns_24_1_1_U152_n_26;
  wire mul_16s_8ns_24_1_1_U152_n_27;
  wire mul_16s_8ns_24_1_1_U152_n_28;
  wire mul_16s_8ns_24_1_1_U152_n_29;
  wire mul_16s_8ns_24_1_1_U152_n_5;
  wire mul_16s_8ns_24_1_1_U152_n_6;
  wire mul_16s_8ns_24_1_1_U152_n_7;
  wire mul_16s_8ns_24_1_1_U152_n_8;
  wire mul_16s_8ns_24_1_1_U152_n_9;
  wire mul_16s_8ns_24_1_1_U154_n_10;
  wire mul_16s_8ns_24_1_1_U154_n_11;
  wire mul_16s_8ns_24_1_1_U154_n_12;
  wire mul_16s_8ns_24_1_1_U154_n_13;
  wire mul_16s_8ns_24_1_1_U154_n_14;
  wire mul_16s_8ns_24_1_1_U154_n_15;
  wire mul_16s_8ns_24_1_1_U154_n_16;
  wire mul_16s_8ns_24_1_1_U154_n_17;
  wire mul_16s_8ns_24_1_1_U154_n_18;
  wire mul_16s_8ns_24_1_1_U154_n_19;
  wire mul_16s_8ns_24_1_1_U154_n_20;
  wire mul_16s_8ns_24_1_1_U154_n_21;
  wire mul_16s_8ns_24_1_1_U154_n_22;
  wire mul_16s_8ns_24_1_1_U154_n_23;
  wire mul_16s_8ns_24_1_1_U154_n_24;
  wire mul_16s_8ns_24_1_1_U154_n_25;
  wire mul_16s_8ns_24_1_1_U154_n_26;
  wire mul_16s_8ns_24_1_1_U154_n_27;
  wire mul_16s_8ns_24_1_1_U154_n_28;
  wire mul_16s_8ns_24_1_1_U154_n_29;
  wire mul_16s_8ns_24_1_1_U154_n_5;
  wire mul_16s_8ns_24_1_1_U154_n_6;
  wire mul_16s_8ns_24_1_1_U154_n_7;
  wire mul_16s_8ns_24_1_1_U154_n_8;
  wire mul_16s_8ns_24_1_1_U154_n_9;
  wire mul_16s_8ns_24_1_1_U156_n_10;
  wire mul_16s_8ns_24_1_1_U156_n_11;
  wire mul_16s_8ns_24_1_1_U156_n_12;
  wire mul_16s_8ns_24_1_1_U156_n_13;
  wire mul_16s_8ns_24_1_1_U156_n_14;
  wire mul_16s_8ns_24_1_1_U156_n_15;
  wire mul_16s_8ns_24_1_1_U156_n_16;
  wire mul_16s_8ns_24_1_1_U156_n_17;
  wire mul_16s_8ns_24_1_1_U156_n_18;
  wire mul_16s_8ns_24_1_1_U156_n_19;
  wire mul_16s_8ns_24_1_1_U156_n_20;
  wire mul_16s_8ns_24_1_1_U156_n_21;
  wire mul_16s_8ns_24_1_1_U156_n_22;
  wire mul_16s_8ns_24_1_1_U156_n_23;
  wire mul_16s_8ns_24_1_1_U156_n_24;
  wire mul_16s_8ns_24_1_1_U156_n_25;
  wire mul_16s_8ns_24_1_1_U156_n_26;
  wire mul_16s_8ns_24_1_1_U156_n_27;
  wire mul_16s_8ns_24_1_1_U156_n_28;
  wire mul_16s_8ns_24_1_1_U156_n_29;
  wire mul_16s_8ns_24_1_1_U156_n_5;
  wire mul_16s_8ns_24_1_1_U156_n_6;
  wire mul_16s_8ns_24_1_1_U156_n_7;
  wire mul_16s_8ns_24_1_1_U156_n_8;
  wire mul_16s_8ns_24_1_1_U156_n_9;
  wire mul_8ns_16s_24_1_1_U151_n_10;
  wire mul_8ns_16s_24_1_1_U151_n_11;
  wire mul_8ns_16s_24_1_1_U151_n_12;
  wire mul_8ns_16s_24_1_1_U151_n_13;
  wire mul_8ns_16s_24_1_1_U151_n_14;
  wire mul_8ns_16s_24_1_1_U151_n_15;
  wire mul_8ns_16s_24_1_1_U151_n_16;
  wire mul_8ns_16s_24_1_1_U151_n_17;
  wire mul_8ns_16s_24_1_1_U151_n_18;
  wire mul_8ns_16s_24_1_1_U151_n_19;
  wire mul_8ns_16s_24_1_1_U151_n_20;
  wire mul_8ns_16s_24_1_1_U151_n_21;
  wire mul_8ns_16s_24_1_1_U151_n_22;
  wire mul_8ns_16s_24_1_1_U151_n_23;
  wire mul_8ns_16s_24_1_1_U151_n_24;
  wire mul_8ns_16s_24_1_1_U151_n_25;
  wire mul_8ns_16s_24_1_1_U151_n_26;
  wire mul_8ns_16s_24_1_1_U151_n_27;
  wire mul_8ns_16s_24_1_1_U151_n_28;
  wire mul_8ns_16s_24_1_1_U151_n_5;
  wire mul_8ns_16s_24_1_1_U151_n_6;
  wire mul_8ns_16s_24_1_1_U151_n_7;
  wire mul_8ns_16s_24_1_1_U151_n_8;
  wire mul_8ns_16s_24_1_1_U151_n_9;
  wire mul_8ns_16s_24_1_1_U153_n_10;
  wire mul_8ns_16s_24_1_1_U153_n_11;
  wire mul_8ns_16s_24_1_1_U153_n_12;
  wire mul_8ns_16s_24_1_1_U153_n_13;
  wire mul_8ns_16s_24_1_1_U153_n_14;
  wire mul_8ns_16s_24_1_1_U153_n_15;
  wire mul_8ns_16s_24_1_1_U153_n_16;
  wire mul_8ns_16s_24_1_1_U153_n_17;
  wire mul_8ns_16s_24_1_1_U153_n_18;
  wire mul_8ns_16s_24_1_1_U153_n_19;
  wire mul_8ns_16s_24_1_1_U153_n_20;
  wire mul_8ns_16s_24_1_1_U153_n_21;
  wire mul_8ns_16s_24_1_1_U153_n_22;
  wire mul_8ns_16s_24_1_1_U153_n_23;
  wire mul_8ns_16s_24_1_1_U153_n_24;
  wire mul_8ns_16s_24_1_1_U153_n_25;
  wire mul_8ns_16s_24_1_1_U153_n_26;
  wire mul_8ns_16s_24_1_1_U153_n_27;
  wire mul_8ns_16s_24_1_1_U153_n_28;
  wire mul_8ns_16s_24_1_1_U153_n_5;
  wire mul_8ns_16s_24_1_1_U153_n_6;
  wire mul_8ns_16s_24_1_1_U153_n_7;
  wire mul_8ns_16s_24_1_1_U153_n_8;
  wire mul_8ns_16s_24_1_1_U153_n_9;
  wire mul_8ns_16s_24_1_1_U155_n_10;
  wire mul_8ns_16s_24_1_1_U155_n_11;
  wire mul_8ns_16s_24_1_1_U155_n_12;
  wire mul_8ns_16s_24_1_1_U155_n_13;
  wire mul_8ns_16s_24_1_1_U155_n_14;
  wire mul_8ns_16s_24_1_1_U155_n_15;
  wire mul_8ns_16s_24_1_1_U155_n_16;
  wire mul_8ns_16s_24_1_1_U155_n_17;
  wire mul_8ns_16s_24_1_1_U155_n_18;
  wire mul_8ns_16s_24_1_1_U155_n_19;
  wire mul_8ns_16s_24_1_1_U155_n_20;
  wire mul_8ns_16s_24_1_1_U155_n_21;
  wire mul_8ns_16s_24_1_1_U155_n_22;
  wire mul_8ns_16s_24_1_1_U155_n_23;
  wire mul_8ns_16s_24_1_1_U155_n_24;
  wire mul_8ns_16s_24_1_1_U155_n_25;
  wire mul_8ns_16s_24_1_1_U155_n_26;
  wire mul_8ns_16s_24_1_1_U155_n_27;
  wire mul_8ns_16s_24_1_1_U155_n_28;
  wire mul_8ns_16s_24_1_1_U155_n_5;
  wire mul_8ns_16s_24_1_1_U155_n_6;
  wire mul_8ns_16s_24_1_1_U155_n_7;
  wire mul_8ns_16s_24_1_1_U155_n_8;
  wire mul_8ns_16s_24_1_1_U155_n_9;
  wire mul_8ns_16s_24_1_1_U157_n_10;
  wire mul_8ns_16s_24_1_1_U157_n_11;
  wire mul_8ns_16s_24_1_1_U157_n_12;
  wire mul_8ns_16s_24_1_1_U157_n_13;
  wire mul_8ns_16s_24_1_1_U157_n_14;
  wire mul_8ns_16s_24_1_1_U157_n_15;
  wire mul_8ns_16s_24_1_1_U157_n_16;
  wire mul_8ns_16s_24_1_1_U157_n_17;
  wire mul_8ns_16s_24_1_1_U157_n_18;
  wire mul_8ns_16s_24_1_1_U157_n_19;
  wire mul_8ns_16s_24_1_1_U157_n_20;
  wire mul_8ns_16s_24_1_1_U157_n_21;
  wire mul_8ns_16s_24_1_1_U157_n_22;
  wire mul_8ns_16s_24_1_1_U157_n_23;
  wire mul_8ns_16s_24_1_1_U157_n_24;
  wire mul_8ns_16s_24_1_1_U157_n_25;
  wire mul_8ns_16s_24_1_1_U157_n_26;
  wire mul_8ns_16s_24_1_1_U157_n_27;
  wire mul_8ns_16s_24_1_1_U157_n_28;
  wire mul_8ns_16s_24_1_1_U157_n_29;
  wire mul_8ns_16s_24_1_1_U157_n_5;
  wire mul_8ns_16s_24_1_1_U157_n_6;
  wire mul_8ns_16s_24_1_1_U157_n_7;
  wire mul_8ns_16s_24_1_1_U157_n_8;
  wire mul_8ns_16s_24_1_1_U157_n_9;
  wire mul_8ns_16s_24_1_1_U158_n_10;
  wire mul_8ns_16s_24_1_1_U158_n_11;
  wire mul_8ns_16s_24_1_1_U158_n_12;
  wire mul_8ns_16s_24_1_1_U158_n_13;
  wire mul_8ns_16s_24_1_1_U158_n_14;
  wire mul_8ns_16s_24_1_1_U158_n_15;
  wire mul_8ns_16s_24_1_1_U158_n_16;
  wire mul_8ns_16s_24_1_1_U158_n_17;
  wire mul_8ns_16s_24_1_1_U158_n_18;
  wire mul_8ns_16s_24_1_1_U158_n_19;
  wire mul_8ns_16s_24_1_1_U158_n_20;
  wire mul_8ns_16s_24_1_1_U158_n_21;
  wire mul_8ns_16s_24_1_1_U158_n_22;
  wire mul_8ns_16s_24_1_1_U158_n_23;
  wire mul_8ns_16s_24_1_1_U158_n_24;
  wire mul_8ns_16s_24_1_1_U158_n_25;
  wire mul_8ns_16s_24_1_1_U158_n_26;
  wire mul_8ns_16s_24_1_1_U158_n_27;
  wire mul_8ns_16s_24_1_1_U158_n_28;
  wire mul_8ns_16s_24_1_1_U158_n_5;
  wire mul_8ns_16s_24_1_1_U158_n_6;
  wire mul_8ns_16s_24_1_1_U158_n_7;
  wire mul_8ns_16s_24_1_1_U158_n_8;
  wire mul_8ns_16s_24_1_1_U158_n_9;
  wire mul_8ns_16s_24_1_1_U159_n_10;
  wire mul_8ns_16s_24_1_1_U159_n_11;
  wire mul_8ns_16s_24_1_1_U159_n_12;
  wire mul_8ns_16s_24_1_1_U159_n_13;
  wire mul_8ns_16s_24_1_1_U159_n_14;
  wire mul_8ns_16s_24_1_1_U159_n_15;
  wire mul_8ns_16s_24_1_1_U159_n_16;
  wire mul_8ns_16s_24_1_1_U159_n_17;
  wire mul_8ns_16s_24_1_1_U159_n_18;
  wire mul_8ns_16s_24_1_1_U159_n_19;
  wire mul_8ns_16s_24_1_1_U159_n_20;
  wire mul_8ns_16s_24_1_1_U159_n_21;
  wire mul_8ns_16s_24_1_1_U159_n_22;
  wire mul_8ns_16s_24_1_1_U159_n_23;
  wire mul_8ns_16s_24_1_1_U159_n_24;
  wire mul_8ns_16s_24_1_1_U159_n_25;
  wire mul_8ns_16s_24_1_1_U159_n_26;
  wire mul_8ns_16s_24_1_1_U159_n_27;
  wire mul_8ns_16s_24_1_1_U159_n_28;
  wire mul_8ns_16s_24_1_1_U159_n_29;
  wire mul_8ns_16s_24_1_1_U159_n_5;
  wire mul_8ns_16s_24_1_1_U159_n_6;
  wire mul_8ns_16s_24_1_1_U159_n_7;
  wire mul_8ns_16s_24_1_1_U159_n_8;
  wire mul_8ns_16s_24_1_1_U159_n_9;
  wire mul_8ns_16s_24_1_1_U160_n_10;
  wire mul_8ns_16s_24_1_1_U160_n_11;
  wire mul_8ns_16s_24_1_1_U160_n_12;
  wire mul_8ns_16s_24_1_1_U160_n_13;
  wire mul_8ns_16s_24_1_1_U160_n_14;
  wire mul_8ns_16s_24_1_1_U160_n_15;
  wire mul_8ns_16s_24_1_1_U160_n_16;
  wire mul_8ns_16s_24_1_1_U160_n_17;
  wire mul_8ns_16s_24_1_1_U160_n_18;
  wire mul_8ns_16s_24_1_1_U160_n_19;
  wire mul_8ns_16s_24_1_1_U160_n_20;
  wire mul_8ns_16s_24_1_1_U160_n_21;
  wire mul_8ns_16s_24_1_1_U160_n_22;
  wire mul_8ns_16s_24_1_1_U160_n_23;
  wire mul_8ns_16s_24_1_1_U160_n_24;
  wire mul_8ns_16s_24_1_1_U160_n_25;
  wire mul_8ns_16s_24_1_1_U160_n_26;
  wire mul_8ns_16s_24_1_1_U160_n_27;
  wire mul_8ns_16s_24_1_1_U160_n_28;
  wire mul_8ns_16s_24_1_1_U160_n_5;
  wire mul_8ns_16s_24_1_1_U160_n_6;
  wire mul_8ns_16s_24_1_1_U160_n_7;
  wire mul_8ns_16s_24_1_1_U160_n_8;
  wire mul_8ns_16s_24_1_1_U160_n_9;
  wire mul_8ns_16s_24_1_1_U161_n_10;
  wire mul_8ns_16s_24_1_1_U161_n_11;
  wire mul_8ns_16s_24_1_1_U161_n_12;
  wire mul_8ns_16s_24_1_1_U161_n_13;
  wire mul_8ns_16s_24_1_1_U161_n_14;
  wire mul_8ns_16s_24_1_1_U161_n_15;
  wire mul_8ns_16s_24_1_1_U161_n_16;
  wire mul_8ns_16s_24_1_1_U161_n_17;
  wire mul_8ns_16s_24_1_1_U161_n_18;
  wire mul_8ns_16s_24_1_1_U161_n_19;
  wire mul_8ns_16s_24_1_1_U161_n_20;
  wire mul_8ns_16s_24_1_1_U161_n_21;
  wire mul_8ns_16s_24_1_1_U161_n_22;
  wire mul_8ns_16s_24_1_1_U161_n_23;
  wire mul_8ns_16s_24_1_1_U161_n_24;
  wire mul_8ns_16s_24_1_1_U161_n_25;
  wire mul_8ns_16s_24_1_1_U161_n_26;
  wire mul_8ns_16s_24_1_1_U161_n_27;
  wire mul_8ns_16s_24_1_1_U161_n_28;
  wire mul_8ns_16s_24_1_1_U161_n_29;
  wire mul_8ns_16s_24_1_1_U161_n_5;
  wire mul_8ns_16s_24_1_1_U161_n_6;
  wire mul_8ns_16s_24_1_1_U161_n_7;
  wire mul_8ns_16s_24_1_1_U161_n_8;
  wire mul_8ns_16s_24_1_1_U161_n_9;
  wire mul_8ns_16s_24_1_1_U162_n_10;
  wire mul_8ns_16s_24_1_1_U162_n_11;
  wire mul_8ns_16s_24_1_1_U162_n_12;
  wire mul_8ns_16s_24_1_1_U162_n_13;
  wire mul_8ns_16s_24_1_1_U162_n_14;
  wire mul_8ns_16s_24_1_1_U162_n_15;
  wire mul_8ns_16s_24_1_1_U162_n_16;
  wire mul_8ns_16s_24_1_1_U162_n_17;
  wire mul_8ns_16s_24_1_1_U162_n_18;
  wire mul_8ns_16s_24_1_1_U162_n_19;
  wire mul_8ns_16s_24_1_1_U162_n_20;
  wire mul_8ns_16s_24_1_1_U162_n_21;
  wire mul_8ns_16s_24_1_1_U162_n_22;
  wire mul_8ns_16s_24_1_1_U162_n_23;
  wire mul_8ns_16s_24_1_1_U162_n_24;
  wire mul_8ns_16s_24_1_1_U162_n_25;
  wire mul_8ns_16s_24_1_1_U162_n_26;
  wire mul_8ns_16s_24_1_1_U162_n_27;
  wire mul_8ns_16s_24_1_1_U162_n_28;
  wire mul_8ns_16s_24_1_1_U162_n_5;
  wire mul_8ns_16s_24_1_1_U162_n_6;
  wire mul_8ns_16s_24_1_1_U162_n_7;
  wire mul_8ns_16s_24_1_1_U162_n_8;
  wire mul_8ns_16s_24_1_1_U162_n_9;
  wire [15:0]out;
  wire p_10_in;
  wire p_11_in;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in;
  wire p_5_in;
  wire p_6_in;
  wire p_7_in;
  wire p_8_in;
  wire p_9_in;
  wire push;
  wire push_1;
  wire stream_csc_empty_n;
  wire stream_csc_full_n;
  wire [47:0]stream_in_hresampled_dout;
  wire stream_in_hresampled_empty_n;
  wire trunc_ln192_1_reg_1229_reg_n_111;
  wire trunc_ln192_1_reg_1229_reg_n_112;
  wire trunc_ln192_1_reg_1229_reg_n_113;
  wire trunc_ln192_1_reg_1229_reg_n_114;
  wire trunc_ln192_1_reg_1229_reg_n_115;
  wire trunc_ln192_1_reg_1229_reg_n_116;
  wire trunc_ln192_1_reg_1229_reg_n_117;
  wire trunc_ln192_1_reg_1229_reg_n_118;
  wire trunc_ln192_1_reg_1229_reg_n_119;
  wire trunc_ln192_1_reg_1229_reg_n_120;
  wire trunc_ln192_1_reg_1229_reg_n_121;
  wire trunc_ln192_1_reg_1229_reg_n_122;
  wire trunc_ln192_1_reg_1229_reg_n_123;
  wire trunc_ln192_1_reg_1229_reg_n_124;
  wire trunc_ln192_1_reg_1229_reg_n_125;
  wire trunc_ln192_1_reg_1229_reg_n_126;
  wire trunc_ln192_1_reg_1229_reg_n_127;
  wire trunc_ln192_1_reg_1229_reg_n_128;
  wire trunc_ln192_1_reg_1229_reg_n_129;
  wire trunc_ln192_1_reg_1229_reg_n_130;
  wire trunc_ln192_1_reg_1229_reg_n_131;
  wire trunc_ln192_1_reg_1229_reg_n_132;
  wire trunc_ln192_1_reg_1229_reg_n_133;
  wire trunc_ln192_1_reg_1229_reg_n_134;
  wire trunc_ln192_1_reg_1229_reg_n_135;
  wire trunc_ln192_1_reg_1229_reg_n_136;
  wire trunc_ln192_1_reg_1229_reg_n_137;
  wire trunc_ln192_1_reg_1229_reg_n_138;
  wire trunc_ln192_1_reg_1229_reg_n_139;
  wire trunc_ln192_1_reg_1229_reg_n_140;
  wire trunc_ln192_1_reg_1229_reg_n_141;
  wire trunc_ln192_1_reg_1229_reg_n_142;
  wire trunc_ln192_1_reg_1229_reg_n_143;
  wire trunc_ln192_1_reg_1229_reg_n_144;
  wire trunc_ln192_1_reg_1229_reg_n_145;
  wire trunc_ln192_1_reg_1229_reg_n_146;
  wire trunc_ln192_1_reg_1229_reg_n_147;
  wire trunc_ln192_1_reg_1229_reg_n_148;
  wire trunc_ln192_1_reg_1229_reg_n_149;
  wire trunc_ln192_1_reg_1229_reg_n_150;
  wire trunc_ln192_1_reg_1229_reg_n_151;
  wire trunc_ln192_1_reg_1229_reg_n_152;
  wire trunc_ln192_1_reg_1229_reg_n_153;
  wire trunc_ln192_1_reg_1229_reg_n_154;
  wire trunc_ln192_1_reg_1229_reg_n_155;
  wire trunc_ln192_1_reg_1229_reg_n_156;
  wire trunc_ln192_1_reg_1229_reg_n_157;
  wire trunc_ln192_1_reg_1229_reg_n_158;
  wire trunc_ln192_3_reg_1271_reg_n_111;
  wire trunc_ln192_3_reg_1271_reg_n_112;
  wire trunc_ln192_3_reg_1271_reg_n_113;
  wire trunc_ln192_3_reg_1271_reg_n_114;
  wire trunc_ln192_3_reg_1271_reg_n_115;
  wire trunc_ln192_3_reg_1271_reg_n_116;
  wire trunc_ln192_3_reg_1271_reg_n_117;
  wire trunc_ln192_3_reg_1271_reg_n_118;
  wire trunc_ln192_3_reg_1271_reg_n_119;
  wire trunc_ln192_3_reg_1271_reg_n_120;
  wire trunc_ln192_3_reg_1271_reg_n_121;
  wire trunc_ln192_3_reg_1271_reg_n_122;
  wire trunc_ln192_3_reg_1271_reg_n_123;
  wire trunc_ln192_3_reg_1271_reg_n_124;
  wire trunc_ln192_3_reg_1271_reg_n_125;
  wire trunc_ln192_3_reg_1271_reg_n_126;
  wire trunc_ln192_3_reg_1271_reg_n_127;
  wire trunc_ln192_3_reg_1271_reg_n_128;
  wire trunc_ln192_3_reg_1271_reg_n_129;
  wire trunc_ln192_3_reg_1271_reg_n_130;
  wire trunc_ln192_3_reg_1271_reg_n_131;
  wire trunc_ln192_3_reg_1271_reg_n_132;
  wire trunc_ln192_3_reg_1271_reg_n_133;
  wire trunc_ln192_3_reg_1271_reg_n_134;
  wire trunc_ln192_3_reg_1271_reg_n_135;
  wire trunc_ln192_3_reg_1271_reg_n_136;
  wire trunc_ln192_3_reg_1271_reg_n_137;
  wire trunc_ln192_3_reg_1271_reg_n_138;
  wire trunc_ln192_3_reg_1271_reg_n_139;
  wire trunc_ln192_3_reg_1271_reg_n_140;
  wire trunc_ln192_3_reg_1271_reg_n_141;
  wire trunc_ln192_3_reg_1271_reg_n_142;
  wire trunc_ln192_3_reg_1271_reg_n_143;
  wire trunc_ln192_3_reg_1271_reg_n_144;
  wire trunc_ln192_3_reg_1271_reg_n_145;
  wire trunc_ln192_3_reg_1271_reg_n_146;
  wire trunc_ln192_3_reg_1271_reg_n_147;
  wire trunc_ln192_3_reg_1271_reg_n_148;
  wire trunc_ln192_3_reg_1271_reg_n_149;
  wire trunc_ln192_3_reg_1271_reg_n_150;
  wire trunc_ln192_3_reg_1271_reg_n_151;
  wire trunc_ln192_3_reg_1271_reg_n_152;
  wire trunc_ln192_3_reg_1271_reg_n_153;
  wire trunc_ln192_3_reg_1271_reg_n_154;
  wire trunc_ln192_3_reg_1271_reg_n_155;
  wire trunc_ln192_3_reg_1271_reg_n_156;
  wire trunc_ln192_3_reg_1271_reg_n_157;
  wire trunc_ln192_3_reg_1271_reg_n_158;
  wire trunc_ln194_1_reg_1245_reg_n_111;
  wire trunc_ln194_1_reg_1245_reg_n_112;
  wire trunc_ln194_1_reg_1245_reg_n_113;
  wire trunc_ln194_1_reg_1245_reg_n_114;
  wire trunc_ln194_1_reg_1245_reg_n_115;
  wire trunc_ln194_1_reg_1245_reg_n_116;
  wire trunc_ln194_1_reg_1245_reg_n_117;
  wire trunc_ln194_1_reg_1245_reg_n_118;
  wire trunc_ln194_1_reg_1245_reg_n_119;
  wire trunc_ln194_1_reg_1245_reg_n_120;
  wire trunc_ln194_1_reg_1245_reg_n_121;
  wire trunc_ln194_1_reg_1245_reg_n_122;
  wire trunc_ln194_1_reg_1245_reg_n_123;
  wire trunc_ln194_1_reg_1245_reg_n_124;
  wire trunc_ln194_1_reg_1245_reg_n_125;
  wire trunc_ln194_1_reg_1245_reg_n_126;
  wire trunc_ln194_1_reg_1245_reg_n_127;
  wire trunc_ln194_1_reg_1245_reg_n_128;
  wire trunc_ln194_1_reg_1245_reg_n_129;
  wire trunc_ln194_1_reg_1245_reg_n_130;
  wire trunc_ln194_1_reg_1245_reg_n_131;
  wire trunc_ln194_1_reg_1245_reg_n_132;
  wire trunc_ln194_1_reg_1245_reg_n_133;
  wire trunc_ln194_1_reg_1245_reg_n_134;
  wire trunc_ln194_1_reg_1245_reg_n_135;
  wire trunc_ln194_1_reg_1245_reg_n_136;
  wire trunc_ln194_1_reg_1245_reg_n_137;
  wire trunc_ln194_1_reg_1245_reg_n_138;
  wire trunc_ln194_1_reg_1245_reg_n_139;
  wire trunc_ln194_1_reg_1245_reg_n_140;
  wire trunc_ln194_1_reg_1245_reg_n_141;
  wire trunc_ln194_1_reg_1245_reg_n_142;
  wire trunc_ln194_1_reg_1245_reg_n_143;
  wire trunc_ln194_1_reg_1245_reg_n_144;
  wire trunc_ln194_1_reg_1245_reg_n_145;
  wire trunc_ln194_1_reg_1245_reg_n_146;
  wire trunc_ln194_1_reg_1245_reg_n_147;
  wire trunc_ln194_1_reg_1245_reg_n_148;
  wire trunc_ln194_1_reg_1245_reg_n_149;
  wire trunc_ln194_1_reg_1245_reg_n_150;
  wire trunc_ln194_1_reg_1245_reg_n_151;
  wire trunc_ln194_1_reg_1245_reg_n_152;
  wire trunc_ln194_1_reg_1245_reg_n_153;
  wire trunc_ln194_1_reg_1245_reg_n_154;
  wire trunc_ln194_1_reg_1245_reg_n_155;
  wire trunc_ln194_1_reg_1245_reg_n_156;
  wire trunc_ln194_1_reg_1245_reg_n_157;
  wire trunc_ln194_1_reg_1245_reg_n_158;
  wire trunc_ln194_3_reg_1281_reg_n_111;
  wire trunc_ln194_3_reg_1281_reg_n_112;
  wire trunc_ln194_3_reg_1281_reg_n_113;
  wire trunc_ln194_3_reg_1281_reg_n_114;
  wire trunc_ln194_3_reg_1281_reg_n_115;
  wire trunc_ln194_3_reg_1281_reg_n_116;
  wire trunc_ln194_3_reg_1281_reg_n_117;
  wire trunc_ln194_3_reg_1281_reg_n_118;
  wire trunc_ln194_3_reg_1281_reg_n_119;
  wire trunc_ln194_3_reg_1281_reg_n_120;
  wire trunc_ln194_3_reg_1281_reg_n_121;
  wire trunc_ln194_3_reg_1281_reg_n_122;
  wire trunc_ln194_3_reg_1281_reg_n_123;
  wire trunc_ln194_3_reg_1281_reg_n_124;
  wire trunc_ln194_3_reg_1281_reg_n_125;
  wire trunc_ln194_3_reg_1281_reg_n_126;
  wire trunc_ln194_3_reg_1281_reg_n_127;
  wire trunc_ln194_3_reg_1281_reg_n_128;
  wire trunc_ln194_3_reg_1281_reg_n_129;
  wire trunc_ln194_3_reg_1281_reg_n_130;
  wire trunc_ln194_3_reg_1281_reg_n_131;
  wire trunc_ln194_3_reg_1281_reg_n_132;
  wire trunc_ln194_3_reg_1281_reg_n_133;
  wire trunc_ln194_3_reg_1281_reg_n_134;
  wire trunc_ln194_3_reg_1281_reg_n_135;
  wire trunc_ln194_3_reg_1281_reg_n_136;
  wire trunc_ln194_3_reg_1281_reg_n_137;
  wire trunc_ln194_3_reg_1281_reg_n_138;
  wire trunc_ln194_3_reg_1281_reg_n_139;
  wire trunc_ln194_3_reg_1281_reg_n_140;
  wire trunc_ln194_3_reg_1281_reg_n_141;
  wire trunc_ln194_3_reg_1281_reg_n_142;
  wire trunc_ln194_3_reg_1281_reg_n_143;
  wire trunc_ln194_3_reg_1281_reg_n_144;
  wire trunc_ln194_3_reg_1281_reg_n_145;
  wire trunc_ln194_3_reg_1281_reg_n_146;
  wire trunc_ln194_3_reg_1281_reg_n_147;
  wire trunc_ln194_3_reg_1281_reg_n_148;
  wire trunc_ln194_3_reg_1281_reg_n_149;
  wire trunc_ln194_3_reg_1281_reg_n_150;
  wire trunc_ln194_3_reg_1281_reg_n_151;
  wire trunc_ln194_3_reg_1281_reg_n_152;
  wire trunc_ln194_3_reg_1281_reg_n_153;
  wire trunc_ln194_3_reg_1281_reg_n_154;
  wire trunc_ln194_3_reg_1281_reg_n_155;
  wire trunc_ln194_3_reg_1281_reg_n_156;
  wire trunc_ln194_3_reg_1281_reg_n_157;
  wire trunc_ln194_3_reg_1281_reg_n_158;
  wire trunc_ln196_1_reg_1261_reg_n_111;
  wire trunc_ln196_1_reg_1261_reg_n_112;
  wire trunc_ln196_1_reg_1261_reg_n_113;
  wire trunc_ln196_1_reg_1261_reg_n_114;
  wire trunc_ln196_1_reg_1261_reg_n_115;
  wire trunc_ln196_1_reg_1261_reg_n_116;
  wire trunc_ln196_1_reg_1261_reg_n_117;
  wire trunc_ln196_1_reg_1261_reg_n_118;
  wire trunc_ln196_1_reg_1261_reg_n_119;
  wire trunc_ln196_1_reg_1261_reg_n_120;
  wire trunc_ln196_1_reg_1261_reg_n_121;
  wire trunc_ln196_1_reg_1261_reg_n_122;
  wire trunc_ln196_1_reg_1261_reg_n_123;
  wire trunc_ln196_1_reg_1261_reg_n_124;
  wire trunc_ln196_1_reg_1261_reg_n_125;
  wire trunc_ln196_1_reg_1261_reg_n_126;
  wire trunc_ln196_1_reg_1261_reg_n_127;
  wire trunc_ln196_1_reg_1261_reg_n_128;
  wire trunc_ln196_1_reg_1261_reg_n_129;
  wire trunc_ln196_1_reg_1261_reg_n_130;
  wire trunc_ln196_1_reg_1261_reg_n_131;
  wire trunc_ln196_1_reg_1261_reg_n_132;
  wire trunc_ln196_1_reg_1261_reg_n_133;
  wire trunc_ln196_1_reg_1261_reg_n_134;
  wire trunc_ln196_1_reg_1261_reg_n_135;
  wire trunc_ln196_1_reg_1261_reg_n_136;
  wire trunc_ln196_1_reg_1261_reg_n_137;
  wire trunc_ln196_1_reg_1261_reg_n_138;
  wire trunc_ln196_1_reg_1261_reg_n_139;
  wire trunc_ln196_1_reg_1261_reg_n_140;
  wire trunc_ln196_1_reg_1261_reg_n_141;
  wire trunc_ln196_1_reg_1261_reg_n_142;
  wire trunc_ln196_1_reg_1261_reg_n_143;
  wire trunc_ln196_1_reg_1261_reg_n_144;
  wire trunc_ln196_1_reg_1261_reg_n_145;
  wire trunc_ln196_1_reg_1261_reg_n_146;
  wire trunc_ln196_1_reg_1261_reg_n_147;
  wire trunc_ln196_1_reg_1261_reg_n_148;
  wire trunc_ln196_1_reg_1261_reg_n_149;
  wire trunc_ln196_1_reg_1261_reg_n_150;
  wire trunc_ln196_1_reg_1261_reg_n_151;
  wire trunc_ln196_1_reg_1261_reg_n_152;
  wire trunc_ln196_1_reg_1261_reg_n_153;
  wire trunc_ln196_1_reg_1261_reg_n_154;
  wire trunc_ln196_1_reg_1261_reg_n_155;
  wire trunc_ln196_1_reg_1261_reg_n_156;
  wire trunc_ln196_1_reg_1261_reg_n_157;
  wire trunc_ln196_1_reg_1261_reg_n_158;
  wire trunc_ln196_3_reg_1291_reg_n_111;
  wire trunc_ln196_3_reg_1291_reg_n_112;
  wire trunc_ln196_3_reg_1291_reg_n_113;
  wire trunc_ln196_3_reg_1291_reg_n_114;
  wire trunc_ln196_3_reg_1291_reg_n_115;
  wire trunc_ln196_3_reg_1291_reg_n_116;
  wire trunc_ln196_3_reg_1291_reg_n_117;
  wire trunc_ln196_3_reg_1291_reg_n_118;
  wire trunc_ln196_3_reg_1291_reg_n_119;
  wire trunc_ln196_3_reg_1291_reg_n_120;
  wire trunc_ln196_3_reg_1291_reg_n_121;
  wire trunc_ln196_3_reg_1291_reg_n_122;
  wire trunc_ln196_3_reg_1291_reg_n_123;
  wire trunc_ln196_3_reg_1291_reg_n_124;
  wire trunc_ln196_3_reg_1291_reg_n_125;
  wire trunc_ln196_3_reg_1291_reg_n_126;
  wire trunc_ln196_3_reg_1291_reg_n_127;
  wire trunc_ln196_3_reg_1291_reg_n_128;
  wire trunc_ln196_3_reg_1291_reg_n_129;
  wire trunc_ln196_3_reg_1291_reg_n_130;
  wire trunc_ln196_3_reg_1291_reg_n_131;
  wire trunc_ln196_3_reg_1291_reg_n_132;
  wire trunc_ln196_3_reg_1291_reg_n_133;
  wire trunc_ln196_3_reg_1291_reg_n_134;
  wire trunc_ln196_3_reg_1291_reg_n_135;
  wire trunc_ln196_3_reg_1291_reg_n_136;
  wire trunc_ln196_3_reg_1291_reg_n_137;
  wire trunc_ln196_3_reg_1291_reg_n_138;
  wire trunc_ln196_3_reg_1291_reg_n_139;
  wire trunc_ln196_3_reg_1291_reg_n_140;
  wire trunc_ln196_3_reg_1291_reg_n_141;
  wire trunc_ln196_3_reg_1291_reg_n_142;
  wire trunc_ln196_3_reg_1291_reg_n_143;
  wire trunc_ln196_3_reg_1291_reg_n_144;
  wire trunc_ln196_3_reg_1291_reg_n_145;
  wire trunc_ln196_3_reg_1291_reg_n_146;
  wire trunc_ln196_3_reg_1291_reg_n_147;
  wire trunc_ln196_3_reg_1291_reg_n_148;
  wire trunc_ln196_3_reg_1291_reg_n_149;
  wire trunc_ln196_3_reg_1291_reg_n_150;
  wire trunc_ln196_3_reg_1291_reg_n_151;
  wire trunc_ln196_3_reg_1291_reg_n_152;
  wire trunc_ln196_3_reg_1291_reg_n_153;
  wire trunc_ln196_3_reg_1291_reg_n_154;
  wire trunc_ln196_3_reg_1291_reg_n_155;
  wire trunc_ln196_3_reg_1291_reg_n_156;
  wire trunc_ln196_3_reg_1291_reg_n_157;
  wire trunc_ln196_3_reg_1291_reg_n_158;
  wire v_csc_core_U0_ap_ready;
  wire v_hcresampler_core_U0_stream_csc_read;
  wire [11:0]x_7_fu_293_p2;
  wire x_7_fu_293_p2_carry__0_n_11;
  wire x_7_fu_293_p2_carry__0_n_12;
  wire x_7_fu_293_p2_carry_n_10;
  wire x_7_fu_293_p2_carry_n_11;
  wire x_7_fu_293_p2_carry_n_12;
  wire x_7_fu_293_p2_carry_n_5;
  wire x_7_fu_293_p2_carry_n_6;
  wire x_7_fu_293_p2_carry_n_7;
  wire x_7_fu_293_p2_carry_n_8;
  wire x_7_fu_293_p2_carry_n_9;
  wire [11:0]x_fu_112_reg;
  wire [7:0]zext_ln134_1_cast_reg_1116_reg;
  wire [7:0]\zext_ln134_1_cast_reg_1116_reg[7]_0 ;
  wire [7:0]zext_ln134_cast_reg_1106;
  wire [7:0]\zext_ln134_cast_reg_1106_reg[7]_0 ;
  wire [7:0]\NLW_add_ln192_1_reg_1224_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_add_ln192_1_reg_1224_reg[24]_i_1_O_UNCONNECTED ;
  wire [7:0]NLW_add_ln192_2_fu_623_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln192_2_fu_623_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_add_ln192_2_fu_623_p2_carry__2_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln192_2_fu_623_p2_carry__2_O_UNCONNECTED;
  wire [7:0]\NLW_add_ln192_4_reg_1266_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_add_ln192_4_reg_1266_reg[24]_i_1_O_UNCONNECTED ;
  wire [7:0]NLW_add_ln192_5_fu_801_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln192_5_fu_801_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_add_ln192_5_fu_801_p2_carry__2_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln192_5_fu_801_p2_carry__2_O_UNCONNECTED;
  wire NLW_add_ln192_6_fu_618_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln192_6_fu_618_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln192_6_fu_618_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln192_6_fu_618_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln192_6_fu_618_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln192_6_fu_618_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln192_6_fu_618_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln192_6_fu_618_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln192_6_fu_618_p2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_add_ln192_6_fu_618_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln192_6_fu_618_p2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_add_ln192_6_fu_618_p2_XOROUT_UNCONNECTED;
  wire NLW_add_ln192_7_fu_796_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln192_7_fu_796_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln192_7_fu_796_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln192_7_fu_796_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln192_7_fu_796_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln192_7_fu_796_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln192_7_fu_796_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln192_7_fu_796_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln192_7_fu_796_p2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_add_ln192_7_fu_796_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln192_7_fu_796_p2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_add_ln192_7_fu_796_p2_XOROUT_UNCONNECTED;
  wire [7:0]\NLW_add_ln194_1_reg_1240_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_add_ln194_1_reg_1240_reg[24]_i_1_O_UNCONNECTED ;
  wire [7:0]NLW_add_ln194_2_fu_653_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln194_2_fu_653_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_add_ln194_2_fu_653_p2_carry__2_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln194_2_fu_653_p2_carry__2_O_UNCONNECTED;
  wire [7:0]\NLW_add_ln194_4_reg_1276_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_add_ln194_4_reg_1276_reg[24]_i_1_O_UNCONNECTED ;
  wire [7:0]NLW_add_ln194_5_fu_831_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln194_5_fu_831_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_add_ln194_5_fu_831_p2_carry__2_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln194_5_fu_831_p2_carry__2_O_UNCONNECTED;
  wire NLW_add_ln194_6_fu_648_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln194_6_fu_648_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln194_6_fu_648_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln194_6_fu_648_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln194_6_fu_648_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln194_6_fu_648_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln194_6_fu_648_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln194_6_fu_648_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln194_6_fu_648_p2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_add_ln194_6_fu_648_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln194_6_fu_648_p2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_add_ln194_6_fu_648_p2_XOROUT_UNCONNECTED;
  wire NLW_add_ln194_7_fu_826_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln194_7_fu_826_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln194_7_fu_826_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln194_7_fu_826_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln194_7_fu_826_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln194_7_fu_826_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln194_7_fu_826_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln194_7_fu_826_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln194_7_fu_826_p2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_add_ln194_7_fu_826_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln194_7_fu_826_p2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_add_ln194_7_fu_826_p2_XOROUT_UNCONNECTED;
  wire [7:0]\NLW_add_ln196_1_reg_1256_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_add_ln196_1_reg_1256_reg[24]_i_1_O_UNCONNECTED ;
  wire [7:0]NLW_add_ln196_2_fu_683_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln196_2_fu_683_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_add_ln196_2_fu_683_p2_carry__2_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln196_2_fu_683_p2_carry__2_O_UNCONNECTED;
  wire [7:0]\NLW_add_ln196_4_reg_1286_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_add_ln196_4_reg_1286_reg[24]_i_1_O_UNCONNECTED ;
  wire [7:0]NLW_add_ln196_5_fu_861_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln196_5_fu_861_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_add_ln196_5_fu_861_p2_carry__2_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln196_5_fu_861_p2_carry__2_O_UNCONNECTED;
  wire NLW_add_ln196_6_fu_678_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln196_6_fu_678_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln196_6_fu_678_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln196_6_fu_678_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln196_6_fu_678_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln196_6_fu_678_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln196_6_fu_678_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln196_6_fu_678_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln196_6_fu_678_p2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_add_ln196_6_fu_678_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln196_6_fu_678_p2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_add_ln196_6_fu_678_p2_XOROUT_UNCONNECTED;
  wire NLW_add_ln196_7_fu_856_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln196_7_fu_856_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln196_7_fu_856_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln196_7_fu_856_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln196_7_fu_856_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln196_7_fu_856_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln196_7_fu_856_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln196_7_fu_856_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln196_7_fu_856_p2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_add_ln196_7_fu_856_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln196_7_fu_856_p2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_add_ln196_7_fu_856_p2_XOROUT_UNCONNECTED;
  wire [7:6]NLW_icmp_ln136_fu_287_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln136_fu_287_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln198_1_fu_704_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln198_1_fu_704_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln198_2_fu_877_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln198_2_fu_877_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln198_3_fu_882_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln198_3_fu_882_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln198_fu_699_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln198_fu_699_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln199_1_fu_738_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln199_1_fu_738_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln199_2_fu_911_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln199_2_fu_911_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln199_3_fu_916_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln199_3_fu_916_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln199_fu_733_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln199_fu_733_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln200_1_fu_758_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln200_1_fu_758_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln200_2_fu_945_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln200_2_fu_945_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln200_3_fu_950_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln200_3_fu_950_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_icmp_ln200_fu_753_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln200_fu_753_p2_carry_O_UNCONNECTED;
  wire NLW_trunc_ln192_1_reg_1229_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_trunc_ln192_1_reg_1229_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_trunc_ln192_1_reg_1229_reg_OVERFLOW_UNCONNECTED;
  wire NLW_trunc_ln192_1_reg_1229_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_trunc_ln192_1_reg_1229_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_trunc_ln192_1_reg_1229_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_trunc_ln192_1_reg_1229_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_trunc_ln192_1_reg_1229_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_trunc_ln192_1_reg_1229_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_trunc_ln192_1_reg_1229_reg_P_UNCONNECTED;
  wire [7:0]NLW_trunc_ln192_1_reg_1229_reg_XOROUT_UNCONNECTED;
  wire NLW_trunc_ln192_3_reg_1271_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_trunc_ln192_3_reg_1271_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_trunc_ln192_3_reg_1271_reg_OVERFLOW_UNCONNECTED;
  wire NLW_trunc_ln192_3_reg_1271_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_trunc_ln192_3_reg_1271_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_trunc_ln192_3_reg_1271_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_trunc_ln192_3_reg_1271_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_trunc_ln192_3_reg_1271_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_trunc_ln192_3_reg_1271_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_trunc_ln192_3_reg_1271_reg_P_UNCONNECTED;
  wire [7:0]NLW_trunc_ln192_3_reg_1271_reg_XOROUT_UNCONNECTED;
  wire NLW_trunc_ln194_1_reg_1245_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_trunc_ln194_1_reg_1245_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_trunc_ln194_1_reg_1245_reg_OVERFLOW_UNCONNECTED;
  wire NLW_trunc_ln194_1_reg_1245_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_trunc_ln194_1_reg_1245_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_trunc_ln194_1_reg_1245_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_trunc_ln194_1_reg_1245_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_trunc_ln194_1_reg_1245_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_trunc_ln194_1_reg_1245_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_trunc_ln194_1_reg_1245_reg_P_UNCONNECTED;
  wire [7:0]NLW_trunc_ln194_1_reg_1245_reg_XOROUT_UNCONNECTED;
  wire NLW_trunc_ln194_3_reg_1281_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_trunc_ln194_3_reg_1281_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_trunc_ln194_3_reg_1281_reg_OVERFLOW_UNCONNECTED;
  wire NLW_trunc_ln194_3_reg_1281_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_trunc_ln194_3_reg_1281_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_trunc_ln194_3_reg_1281_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_trunc_ln194_3_reg_1281_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_trunc_ln194_3_reg_1281_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_trunc_ln194_3_reg_1281_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_trunc_ln194_3_reg_1281_reg_P_UNCONNECTED;
  wire [7:0]NLW_trunc_ln194_3_reg_1281_reg_XOROUT_UNCONNECTED;
  wire NLW_trunc_ln196_1_reg_1261_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_trunc_ln196_1_reg_1261_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_trunc_ln196_1_reg_1261_reg_OVERFLOW_UNCONNECTED;
  wire NLW_trunc_ln196_1_reg_1261_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_trunc_ln196_1_reg_1261_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_trunc_ln196_1_reg_1261_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_trunc_ln196_1_reg_1261_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_trunc_ln196_1_reg_1261_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_trunc_ln196_1_reg_1261_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_trunc_ln196_1_reg_1261_reg_P_UNCONNECTED;
  wire [7:0]NLW_trunc_ln196_1_reg_1261_reg_XOROUT_UNCONNECTED;
  wire NLW_trunc_ln196_3_reg_1291_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_trunc_ln196_3_reg_1291_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_trunc_ln196_3_reg_1291_reg_OVERFLOW_UNCONNECTED;
  wire NLW_trunc_ln196_3_reg_1291_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_trunc_ln196_3_reg_1291_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_trunc_ln196_3_reg_1291_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_trunc_ln196_3_reg_1291_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_trunc_ln196_3_reg_1291_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_trunc_ln196_3_reg_1291_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_trunc_ln196_3_reg_1291_reg_P_UNCONNECTED;
  wire [7:0]NLW_trunc_ln196_3_reg_1291_reg_XOROUT_UNCONNECTED;
  wire [7:2]NLW_x_7_fu_293_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_x_7_fu_293_p2_carry__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hD0000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(stream_in_hresampled_empty_n),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(stream_csc_full_n),
        .I4(\mOutPtr_reg[4] [2]),
        .O(push));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [0]),
        .I1(p_6_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [0]),
        .I3(icmp_ln198_1_fu_704_p2_carry_n_6),
        .I4(add_ln192_6_fu_618_p2_n_98),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [2]),
        .I1(p_7_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [2]),
        .I3(p_1_in),
        .I4(add_ln194_6_fu_648_p2_n_96),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [3]),
        .I1(p_7_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [3]),
        .I3(p_1_in),
        .I4(add_ln194_6_fu_648_p2_n_95),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [4]),
        .I1(p_7_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [4]),
        .I3(p_1_in),
        .I4(add_ln194_6_fu_648_p2_n_94),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [5]),
        .I1(p_7_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [5]),
        .I3(p_1_in),
        .I4(add_ln194_6_fu_648_p2_n_93),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [6]),
        .I1(p_7_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [6]),
        .I3(p_1_in),
        .I4(add_ln194_6_fu_648_p2_n_92),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [7]),
        .I1(p_7_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [7]),
        .I3(p_1_in),
        .I4(add_ln194_6_fu_648_p2_n_91),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [0]),
        .I1(p_8_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [0]),
        .I3(p_2_in),
        .I4(add_ln196_6_fu_678_p2_n_98),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [1]),
        .I1(p_8_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [1]),
        .I3(p_2_in),
        .I4(add_ln196_6_fu_678_p2_n_97),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [2]),
        .I1(p_8_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [2]),
        .I3(p_2_in),
        .I4(add_ln196_6_fu_678_p2_n_96),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [3]),
        .I1(p_8_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [3]),
        .I3(p_2_in),
        .I4(add_ln196_6_fu_678_p2_n_95),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [1]),
        .I1(p_6_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [1]),
        .I3(icmp_ln198_1_fu_704_p2_carry_n_6),
        .I4(add_ln192_6_fu_618_p2_n_97),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [4]),
        .I1(p_8_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [4]),
        .I3(p_2_in),
        .I4(add_ln196_6_fu_678_p2_n_94),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [5]),
        .I1(p_8_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [5]),
        .I3(p_2_in),
        .I4(add_ln196_6_fu_678_p2_n_93),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [6]),
        .I1(p_8_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [6]),
        .I3(p_2_in),
        .I4(add_ln196_6_fu_678_p2_n_92),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [7]),
        .I1(p_8_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [7]),
        .I3(p_2_in),
        .I4(add_ln196_6_fu_678_p2_n_91),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][24]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [0]),
        .I1(p_9_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [0]),
        .I3(p_3_in),
        .I4(add_ln192_7_fu_796_p2_n_98),
        .O(in[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][25]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [1]),
        .I1(p_9_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [1]),
        .I3(p_3_in),
        .I4(add_ln192_7_fu_796_p2_n_97),
        .O(in[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][26]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [2]),
        .I1(p_9_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [2]),
        .I3(p_3_in),
        .I4(add_ln192_7_fu_796_p2_n_96),
        .O(in[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][27]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [3]),
        .I1(p_9_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [3]),
        .I3(p_3_in),
        .I4(add_ln192_7_fu_796_p2_n_95),
        .O(in[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][28]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [4]),
        .I1(p_9_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [4]),
        .I3(p_3_in),
        .I4(add_ln192_7_fu_796_p2_n_94),
        .O(in[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][29]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [5]),
        .I1(p_9_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [5]),
        .I3(p_3_in),
        .I4(add_ln192_7_fu_796_p2_n_93),
        .O(in[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [2]),
        .I1(p_6_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [2]),
        .I3(icmp_ln198_1_fu_704_p2_carry_n_6),
        .I4(add_ln192_6_fu_618_p2_n_96),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][30]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [6]),
        .I1(p_9_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [6]),
        .I3(p_3_in),
        .I4(add_ln192_7_fu_796_p2_n_92),
        .O(in[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][31]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [7]),
        .I1(p_9_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [7]),
        .I3(p_3_in),
        .I4(add_ln192_7_fu_796_p2_n_91),
        .O(in[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][32]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [0]),
        .I1(p_10_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [0]),
        .I3(p_4_in),
        .I4(add_ln194_7_fu_826_p2_n_98),
        .O(in[32]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][33]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [1]),
        .I1(p_10_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [1]),
        .I3(p_4_in),
        .I4(add_ln194_7_fu_826_p2_n_97),
        .O(in[33]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][34]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [2]),
        .I1(p_10_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [2]),
        .I3(p_4_in),
        .I4(add_ln194_7_fu_826_p2_n_96),
        .O(in[34]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][35]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [3]),
        .I1(p_10_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [3]),
        .I3(p_4_in),
        .I4(add_ln194_7_fu_826_p2_n_95),
        .O(in[35]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][36]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [4]),
        .I1(p_10_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [4]),
        .I3(p_4_in),
        .I4(add_ln194_7_fu_826_p2_n_94),
        .O(in[36]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][37]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [5]),
        .I1(p_10_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [5]),
        .I3(p_4_in),
        .I4(add_ln194_7_fu_826_p2_n_93),
        .O(in[37]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][38]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [6]),
        .I1(p_10_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [6]),
        .I3(p_4_in),
        .I4(add_ln194_7_fu_826_p2_n_92),
        .O(in[38]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][39]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [7]),
        .I1(p_10_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [7]),
        .I3(p_4_in),
        .I4(add_ln194_7_fu_826_p2_n_91),
        .O(in[39]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [3]),
        .I1(p_6_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [3]),
        .I3(icmp_ln198_1_fu_704_p2_carry_n_6),
        .I4(add_ln192_6_fu_618_p2_n_95),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][40]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [0]),
        .I1(p_11_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [0]),
        .I3(p_5_in),
        .I4(add_ln196_7_fu_856_p2_n_98),
        .O(in[40]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][41]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [1]),
        .I1(p_11_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [1]),
        .I3(p_5_in),
        .I4(add_ln196_7_fu_856_p2_n_97),
        .O(in[41]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][42]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [2]),
        .I1(p_11_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [2]),
        .I3(p_5_in),
        .I4(add_ln196_7_fu_856_p2_n_96),
        .O(in[42]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][43]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [3]),
        .I1(p_11_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [3]),
        .I3(p_5_in),
        .I4(add_ln196_7_fu_856_p2_n_95),
        .O(in[43]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][44]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [4]),
        .I1(p_11_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [4]),
        .I3(p_5_in),
        .I4(add_ln196_7_fu_856_p2_n_94),
        .O(in[44]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][45]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [5]),
        .I1(p_11_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [5]),
        .I3(p_5_in),
        .I4(add_ln196_7_fu_856_p2_n_93),
        .O(in[45]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][46]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [6]),
        .I1(p_11_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [6]),
        .I3(p_5_in),
        .I4(add_ln196_7_fu_856_p2_n_92),
        .O(in[46]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][47]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [7]),
        .I1(p_11_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [7]),
        .I3(p_5_in),
        .I4(add_ln196_7_fu_856_p2_n_91),
        .O(in[47]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [4]),
        .I1(p_6_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [4]),
        .I3(icmp_ln198_1_fu_704_p2_carry_n_6),
        .I4(add_ln192_6_fu_618_p2_n_94),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [5]),
        .I1(p_6_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [5]),
        .I3(icmp_ln198_1_fu_704_p2_carry_n_6),
        .I4(add_ln192_6_fu_618_p2_n_93),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [6]),
        .I1(p_6_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [6]),
        .I3(icmp_ln198_1_fu_704_p2_carry_n_6),
        .I4(add_ln192_6_fu_618_p2_n_92),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [7]),
        .I1(p_6_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [7]),
        .I3(icmp_ln198_1_fu_704_p2_carry_n_6),
        .I4(add_ln192_6_fu_618_p2_n_91),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [0]),
        .I1(p_7_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [0]),
        .I3(p_1_in),
        .I4(add_ln194_6_fu_648_p2_n_98),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(\zext_ln134_1_cast_reg_1116_reg[7]_0 [1]),
        .I1(p_7_in),
        .I2(\zext_ln134_cast_reg_1106_reg[7]_0 [1]),
        .I3(p_1_in),
        .I4(add_ln194_6_fu_648_p2_n_97),
        .O(in[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[15]_i_2 
       (.I0(mul_16s_8ns_24_1_1_U152_n_13),
        .I1(mul_8ns_16s_24_1_1_U151_n_13),
        .O(\add_ln192_1_reg_1224[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[15]_i_3 
       (.I0(mul_16s_8ns_24_1_1_U152_n_14),
        .I1(mul_8ns_16s_24_1_1_U151_n_14),
        .O(\add_ln192_1_reg_1224[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[15]_i_4 
       (.I0(mul_16s_8ns_24_1_1_U152_n_15),
        .I1(mul_8ns_16s_24_1_1_U151_n_15),
        .O(\add_ln192_1_reg_1224[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[15]_i_5 
       (.I0(mul_16s_8ns_24_1_1_U152_n_16),
        .I1(mul_8ns_16s_24_1_1_U151_n_16),
        .O(\add_ln192_1_reg_1224[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[15]_i_6 
       (.I0(mul_16s_8ns_24_1_1_U152_n_17),
        .I1(mul_8ns_16s_24_1_1_U151_n_17),
        .O(\add_ln192_1_reg_1224[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[15]_i_7 
       (.I0(mul_16s_8ns_24_1_1_U152_n_18),
        .I1(mul_8ns_16s_24_1_1_U151_n_18),
        .O(\add_ln192_1_reg_1224[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[15]_i_8 
       (.I0(mul_16s_8ns_24_1_1_U152_n_19),
        .I1(mul_8ns_16s_24_1_1_U151_n_19),
        .O(\add_ln192_1_reg_1224[15]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[15]_i_9 
       (.I0(mul_16s_8ns_24_1_1_U152_n_20),
        .I1(mul_8ns_16s_24_1_1_U151_n_20),
        .O(\add_ln192_1_reg_1224[15]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[23]_i_10 
       (.I0(mul_16s_8ns_24_1_1_U152_n_12),
        .I1(mul_8ns_16s_24_1_1_U151_n_12),
        .O(\add_ln192_1_reg_1224[23]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln192_1_reg_1224[23]_i_2 
       (.I0(mul_16s_8ns_24_1_1_U152_n_5),
        .O(\add_ln192_1_reg_1224[23]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[23]_i_4 
       (.I0(mul_16s_8ns_24_1_1_U152_n_6),
        .I1(mul_8ns_16s_24_1_1_U151_n_6),
        .O(\add_ln192_1_reg_1224[23]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[23]_i_5 
       (.I0(mul_16s_8ns_24_1_1_U152_n_7),
        .I1(mul_8ns_16s_24_1_1_U151_n_7),
        .O(\add_ln192_1_reg_1224[23]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[23]_i_6 
       (.I0(mul_16s_8ns_24_1_1_U152_n_8),
        .I1(mul_8ns_16s_24_1_1_U151_n_8),
        .O(\add_ln192_1_reg_1224[23]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[23]_i_7 
       (.I0(mul_16s_8ns_24_1_1_U152_n_9),
        .I1(mul_8ns_16s_24_1_1_U151_n_9),
        .O(\add_ln192_1_reg_1224[23]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[23]_i_8 
       (.I0(mul_16s_8ns_24_1_1_U152_n_10),
        .I1(mul_8ns_16s_24_1_1_U151_n_10),
        .O(\add_ln192_1_reg_1224[23]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[23]_i_9 
       (.I0(mul_16s_8ns_24_1_1_U152_n_11),
        .I1(mul_8ns_16s_24_1_1_U151_n_11),
        .O(\add_ln192_1_reg_1224[23]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[7]_i_2 
       (.I0(mul_16s_8ns_24_1_1_U152_n_21),
        .I1(mul_8ns_16s_24_1_1_U151_n_21),
        .O(\add_ln192_1_reg_1224[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[7]_i_3 
       (.I0(mul_16s_8ns_24_1_1_U152_n_22),
        .I1(mul_8ns_16s_24_1_1_U151_n_22),
        .O(\add_ln192_1_reg_1224[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[7]_i_4 
       (.I0(mul_16s_8ns_24_1_1_U152_n_23),
        .I1(mul_8ns_16s_24_1_1_U151_n_23),
        .O(\add_ln192_1_reg_1224[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[7]_i_5 
       (.I0(mul_16s_8ns_24_1_1_U152_n_24),
        .I1(mul_8ns_16s_24_1_1_U151_n_24),
        .O(\add_ln192_1_reg_1224[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[7]_i_6 
       (.I0(mul_16s_8ns_24_1_1_U152_n_25),
        .I1(mul_8ns_16s_24_1_1_U151_n_25),
        .O(\add_ln192_1_reg_1224[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[7]_i_7 
       (.I0(mul_16s_8ns_24_1_1_U152_n_26),
        .I1(mul_8ns_16s_24_1_1_U151_n_26),
        .O(\add_ln192_1_reg_1224[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[7]_i_8 
       (.I0(mul_16s_8ns_24_1_1_U152_n_27),
        .I1(mul_8ns_16s_24_1_1_U151_n_27),
        .O(\add_ln192_1_reg_1224[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_1_reg_1224[7]_i_9 
       (.I0(mul_16s_8ns_24_1_1_U152_n_28),
        .I1(mul_8ns_16s_24_1_1_U151_n_28),
        .O(\add_ln192_1_reg_1224[7]_i_9_n_5 ));
  FDRE \add_ln192_1_reg_1224_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[0]),
        .Q(add_ln192_1_reg_1224[0]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[10]),
        .Q(add_ln192_1_reg_1224[10]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[11]),
        .Q(add_ln192_1_reg_1224[11]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[12]),
        .Q(add_ln192_1_reg_1224[12]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[13]),
        .Q(add_ln192_1_reg_1224[13]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[14]),
        .Q(add_ln192_1_reg_1224[14]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[15]),
        .Q(add_ln192_1_reg_1224[15]),
        .R(1'b0));
  CARRY8 \add_ln192_1_reg_1224_reg[15]_i_1 
       (.CI(\add_ln192_1_reg_1224_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln192_1_reg_1224_reg[15]_i_1_n_5 ,\add_ln192_1_reg_1224_reg[15]_i_1_n_6 ,\add_ln192_1_reg_1224_reg[15]_i_1_n_7 ,\add_ln192_1_reg_1224_reg[15]_i_1_n_8 ,\add_ln192_1_reg_1224_reg[15]_i_1_n_9 ,\add_ln192_1_reg_1224_reg[15]_i_1_n_10 ,\add_ln192_1_reg_1224_reg[15]_i_1_n_11 ,\add_ln192_1_reg_1224_reg[15]_i_1_n_12 }),
        .DI({mul_16s_8ns_24_1_1_U152_n_13,mul_16s_8ns_24_1_1_U152_n_14,mul_16s_8ns_24_1_1_U152_n_15,mul_16s_8ns_24_1_1_U152_n_16,mul_16s_8ns_24_1_1_U152_n_17,mul_16s_8ns_24_1_1_U152_n_18,mul_16s_8ns_24_1_1_U152_n_19,mul_16s_8ns_24_1_1_U152_n_20}),
        .O(add_ln192_1_fu_405_p2[15:8]),
        .S({\add_ln192_1_reg_1224[15]_i_2_n_5 ,\add_ln192_1_reg_1224[15]_i_3_n_5 ,\add_ln192_1_reg_1224[15]_i_4_n_5 ,\add_ln192_1_reg_1224[15]_i_5_n_5 ,\add_ln192_1_reg_1224[15]_i_6_n_5 ,\add_ln192_1_reg_1224[15]_i_7_n_5 ,\add_ln192_1_reg_1224[15]_i_8_n_5 ,\add_ln192_1_reg_1224[15]_i_9_n_5 }));
  FDRE \add_ln192_1_reg_1224_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[16]),
        .Q(add_ln192_1_reg_1224[16]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[17]),
        .Q(add_ln192_1_reg_1224[17]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[18]),
        .Q(add_ln192_1_reg_1224[18]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[19]),
        .Q(add_ln192_1_reg_1224[19]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[1]),
        .Q(add_ln192_1_reg_1224[1]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[20]),
        .Q(add_ln192_1_reg_1224[20]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[21]),
        .Q(add_ln192_1_reg_1224[21]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[22]),
        .Q(add_ln192_1_reg_1224[22]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[23]),
        .Q(add_ln192_1_reg_1224[23]),
        .R(1'b0));
  CARRY8 \add_ln192_1_reg_1224_reg[23]_i_1 
       (.CI(\add_ln192_1_reg_1224_reg[15]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln192_1_reg_1224_reg[23]_i_1_n_5 ,\add_ln192_1_reg_1224_reg[23]_i_1_n_6 ,\add_ln192_1_reg_1224_reg[23]_i_1_n_7 ,\add_ln192_1_reg_1224_reg[23]_i_1_n_8 ,\add_ln192_1_reg_1224_reg[23]_i_1_n_9 ,\add_ln192_1_reg_1224_reg[23]_i_1_n_10 ,\add_ln192_1_reg_1224_reg[23]_i_1_n_11 ,\add_ln192_1_reg_1224_reg[23]_i_1_n_12 }),
        .DI({\add_ln192_1_reg_1224[23]_i_2_n_5 ,mul_16s_8ns_24_1_1_U152_n_6,mul_16s_8ns_24_1_1_U152_n_7,mul_16s_8ns_24_1_1_U152_n_8,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_10,mul_16s_8ns_24_1_1_U152_n_11,mul_16s_8ns_24_1_1_U152_n_12}),
        .O(add_ln192_1_fu_405_p2[23:16]),
        .S({mul_16s_8ns_24_1_1_U152_n_29,\add_ln192_1_reg_1224[23]_i_4_n_5 ,\add_ln192_1_reg_1224[23]_i_5_n_5 ,\add_ln192_1_reg_1224[23]_i_6_n_5 ,\add_ln192_1_reg_1224[23]_i_7_n_5 ,\add_ln192_1_reg_1224[23]_i_8_n_5 ,\add_ln192_1_reg_1224[23]_i_9_n_5 ,\add_ln192_1_reg_1224[23]_i_10_n_5 }));
  FDRE \add_ln192_1_reg_1224_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[24]),
        .Q(add_ln192_1_reg_1224[24]),
        .R(1'b0));
  CARRY8 \add_ln192_1_reg_1224_reg[24]_i_1 
       (.CI(\add_ln192_1_reg_1224_reg[23]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_add_ln192_1_reg_1224_reg[24]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln192_1_reg_1224_reg[24]_i_1_O_UNCONNECTED [7:1],add_ln192_1_fu_405_p2[24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln192_1_reg_1224_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[2]),
        .Q(add_ln192_1_reg_1224[2]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[3]),
        .Q(add_ln192_1_reg_1224[3]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[4]),
        .Q(add_ln192_1_reg_1224[4]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[5]),
        .Q(add_ln192_1_reg_1224[5]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[6]),
        .Q(add_ln192_1_reg_1224[6]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[7]),
        .Q(add_ln192_1_reg_1224[7]),
        .R(1'b0));
  CARRY8 \add_ln192_1_reg_1224_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln192_1_reg_1224_reg[7]_i_1_n_5 ,\add_ln192_1_reg_1224_reg[7]_i_1_n_6 ,\add_ln192_1_reg_1224_reg[7]_i_1_n_7 ,\add_ln192_1_reg_1224_reg[7]_i_1_n_8 ,\add_ln192_1_reg_1224_reg[7]_i_1_n_9 ,\add_ln192_1_reg_1224_reg[7]_i_1_n_10 ,\add_ln192_1_reg_1224_reg[7]_i_1_n_11 ,\add_ln192_1_reg_1224_reg[7]_i_1_n_12 }),
        .DI({mul_16s_8ns_24_1_1_U152_n_21,mul_16s_8ns_24_1_1_U152_n_22,mul_16s_8ns_24_1_1_U152_n_23,mul_16s_8ns_24_1_1_U152_n_24,mul_16s_8ns_24_1_1_U152_n_25,mul_16s_8ns_24_1_1_U152_n_26,mul_16s_8ns_24_1_1_U152_n_27,mul_16s_8ns_24_1_1_U152_n_28}),
        .O(add_ln192_1_fu_405_p2[7:0]),
        .S({\add_ln192_1_reg_1224[7]_i_2_n_5 ,\add_ln192_1_reg_1224[7]_i_3_n_5 ,\add_ln192_1_reg_1224[7]_i_4_n_5 ,\add_ln192_1_reg_1224[7]_i_5_n_5 ,\add_ln192_1_reg_1224[7]_i_6_n_5 ,\add_ln192_1_reg_1224[7]_i_7_n_5 ,\add_ln192_1_reg_1224[7]_i_8_n_5 ,\add_ln192_1_reg_1224[7]_i_9_n_5 }));
  FDRE \add_ln192_1_reg_1224_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[8]),
        .Q(add_ln192_1_reg_1224[8]),
        .R(1'b0));
  FDRE \add_ln192_1_reg_1224_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_1_fu_405_p2[9]),
        .Q(add_ln192_1_reg_1224[9]),
        .R(1'b0));
  CARRY8 add_ln192_2_fu_623_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln192_2_fu_623_p2_carry_n_5,add_ln192_2_fu_623_p2_carry_n_6,add_ln192_2_fu_623_p2_carry_n_7,add_ln192_2_fu_623_p2_carry_n_8,add_ln192_2_fu_623_p2_carry_n_9,add_ln192_2_fu_623_p2_carry_n_10,add_ln192_2_fu_623_p2_carry_n_11,add_ln192_2_fu_623_p2_carry_n_12}),
        .DI(add_ln192_1_reg_1224[7:0]),
        .O(NLW_add_ln192_2_fu_623_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U163_n_28,mac_muladd_8ns_16s_22s_25_4_1_U163_n_29,mac_muladd_8ns_16s_22s_25_4_1_U163_n_30,mac_muladd_8ns_16s_22s_25_4_1_U163_n_31,mac_muladd_8ns_16s_22s_25_4_1_U163_n_32,mac_muladd_8ns_16s_22s_25_4_1_U163_n_33,mac_muladd_8ns_16s_22s_25_4_1_U163_n_34,mac_muladd_8ns_16s_22s_25_4_1_U163_n_35}));
  CARRY8 add_ln192_2_fu_623_p2_carry__0
       (.CI(add_ln192_2_fu_623_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({add_ln192_2_fu_623_p2_carry__0_n_5,add_ln192_2_fu_623_p2_carry__0_n_6,add_ln192_2_fu_623_p2_carry__0_n_7,add_ln192_2_fu_623_p2_carry__0_n_8,add_ln192_2_fu_623_p2_carry__0_n_9,add_ln192_2_fu_623_p2_carry__0_n_10,add_ln192_2_fu_623_p2_carry__0_n_11,add_ln192_2_fu_623_p2_carry__0_n_12}),
        .DI(add_ln192_1_reg_1224[15:8]),
        .O({Rres_fu_629_p4[3:0],NLW_add_ln192_2_fu_623_p2_carry__0_O_UNCONNECTED[3:0]}),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U163_n_36,mac_muladd_8ns_16s_22s_25_4_1_U163_n_37,mac_muladd_8ns_16s_22s_25_4_1_U163_n_38,mac_muladd_8ns_16s_22s_25_4_1_U163_n_39,mac_muladd_8ns_16s_22s_25_4_1_U163_n_40,mac_muladd_8ns_16s_22s_25_4_1_U163_n_41,mac_muladd_8ns_16s_22s_25_4_1_U163_n_42,mac_muladd_8ns_16s_22s_25_4_1_U163_n_43}));
  CARRY8 add_ln192_2_fu_623_p2_carry__1
       (.CI(add_ln192_2_fu_623_p2_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({add_ln192_2_fu_623_p2_carry__1_n_5,add_ln192_2_fu_623_p2_carry__1_n_6,add_ln192_2_fu_623_p2_carry__1_n_7,add_ln192_2_fu_623_p2_carry__1_n_8,add_ln192_2_fu_623_p2_carry__1_n_9,add_ln192_2_fu_623_p2_carry__1_n_10,add_ln192_2_fu_623_p2_carry__1_n_11,add_ln192_2_fu_623_p2_carry__1_n_12}),
        .DI(add_ln192_1_reg_1224[23:16]),
        .O(Rres_fu_629_p4[11:4]),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U163_n_44,mac_muladd_8ns_16s_22s_25_4_1_U163_n_45,mac_muladd_8ns_16s_22s_25_4_1_U163_n_46,mac_muladd_8ns_16s_22s_25_4_1_U163_n_47,mac_muladd_8ns_16s_22s_25_4_1_U163_n_48,mac_muladd_8ns_16s_22s_25_4_1_U163_n_49,mac_muladd_8ns_16s_22s_25_4_1_U163_n_50,mac_muladd_8ns_16s_22s_25_4_1_U163_n_51}));
  CARRY8 add_ln192_2_fu_623_p2_carry__2
       (.CI(add_ln192_2_fu_623_p2_carry__1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln192_2_fu_623_p2_carry__2_CO_UNCONNECTED[7:2],add_ln192_2_fu_623_p2_carry__2_n_11,NLW_add_ln192_2_fu_623_p2_carry__2_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln192_2_fu_623_p2_carry__2_i_1_n_5}),
        .O({NLW_add_ln192_2_fu_623_p2_carry__2_O_UNCONNECTED[7:1],Rres_fu_629_p4[12]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,mac_muladd_8ns_16s_22s_25_4_1_U163_n_25}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln192_2_fu_623_p2_carry__2_i_1
       (.I0(add_ln192_1_reg_1224[24]),
        .O(add_ln192_2_fu_623_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[15]_i_2 
       (.I0(mul_8ns_16s_24_1_1_U157_n_13),
        .I1(mul_8ns_16s_24_1_1_U158_n_13),
        .O(\add_ln192_4_reg_1266[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[15]_i_3 
       (.I0(mul_8ns_16s_24_1_1_U157_n_14),
        .I1(mul_8ns_16s_24_1_1_U158_n_14),
        .O(\add_ln192_4_reg_1266[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[15]_i_4 
       (.I0(mul_8ns_16s_24_1_1_U157_n_15),
        .I1(mul_8ns_16s_24_1_1_U158_n_15),
        .O(\add_ln192_4_reg_1266[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[15]_i_5 
       (.I0(mul_8ns_16s_24_1_1_U157_n_16),
        .I1(mul_8ns_16s_24_1_1_U158_n_16),
        .O(\add_ln192_4_reg_1266[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[15]_i_6 
       (.I0(mul_8ns_16s_24_1_1_U157_n_17),
        .I1(mul_8ns_16s_24_1_1_U158_n_17),
        .O(\add_ln192_4_reg_1266[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[15]_i_7 
       (.I0(mul_8ns_16s_24_1_1_U157_n_18),
        .I1(mul_8ns_16s_24_1_1_U158_n_18),
        .O(\add_ln192_4_reg_1266[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[15]_i_8 
       (.I0(mul_8ns_16s_24_1_1_U157_n_19),
        .I1(mul_8ns_16s_24_1_1_U158_n_19),
        .O(\add_ln192_4_reg_1266[15]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[15]_i_9 
       (.I0(mul_8ns_16s_24_1_1_U157_n_20),
        .I1(mul_8ns_16s_24_1_1_U158_n_20),
        .O(\add_ln192_4_reg_1266[15]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[23]_i_10 
       (.I0(mul_8ns_16s_24_1_1_U157_n_12),
        .I1(mul_8ns_16s_24_1_1_U158_n_12),
        .O(\add_ln192_4_reg_1266[23]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln192_4_reg_1266[23]_i_2 
       (.I0(mul_8ns_16s_24_1_1_U157_n_5),
        .O(\add_ln192_4_reg_1266[23]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[23]_i_4 
       (.I0(mul_8ns_16s_24_1_1_U157_n_6),
        .I1(mul_8ns_16s_24_1_1_U158_n_6),
        .O(\add_ln192_4_reg_1266[23]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[23]_i_5 
       (.I0(mul_8ns_16s_24_1_1_U157_n_7),
        .I1(mul_8ns_16s_24_1_1_U158_n_7),
        .O(\add_ln192_4_reg_1266[23]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[23]_i_6 
       (.I0(mul_8ns_16s_24_1_1_U157_n_8),
        .I1(mul_8ns_16s_24_1_1_U158_n_8),
        .O(\add_ln192_4_reg_1266[23]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[23]_i_7 
       (.I0(mul_8ns_16s_24_1_1_U157_n_9),
        .I1(mul_8ns_16s_24_1_1_U158_n_9),
        .O(\add_ln192_4_reg_1266[23]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[23]_i_8 
       (.I0(mul_8ns_16s_24_1_1_U157_n_10),
        .I1(mul_8ns_16s_24_1_1_U158_n_10),
        .O(\add_ln192_4_reg_1266[23]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[23]_i_9 
       (.I0(mul_8ns_16s_24_1_1_U157_n_11),
        .I1(mul_8ns_16s_24_1_1_U158_n_11),
        .O(\add_ln192_4_reg_1266[23]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[7]_i_2 
       (.I0(mul_8ns_16s_24_1_1_U157_n_21),
        .I1(mul_8ns_16s_24_1_1_U158_n_21),
        .O(\add_ln192_4_reg_1266[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[7]_i_3 
       (.I0(mul_8ns_16s_24_1_1_U157_n_22),
        .I1(mul_8ns_16s_24_1_1_U158_n_22),
        .O(\add_ln192_4_reg_1266[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[7]_i_4 
       (.I0(mul_8ns_16s_24_1_1_U157_n_23),
        .I1(mul_8ns_16s_24_1_1_U158_n_23),
        .O(\add_ln192_4_reg_1266[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[7]_i_5 
       (.I0(mul_8ns_16s_24_1_1_U157_n_24),
        .I1(mul_8ns_16s_24_1_1_U158_n_24),
        .O(\add_ln192_4_reg_1266[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[7]_i_6 
       (.I0(mul_8ns_16s_24_1_1_U157_n_25),
        .I1(mul_8ns_16s_24_1_1_U158_n_25),
        .O(\add_ln192_4_reg_1266[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[7]_i_7 
       (.I0(mul_8ns_16s_24_1_1_U157_n_26),
        .I1(mul_8ns_16s_24_1_1_U158_n_26),
        .O(\add_ln192_4_reg_1266[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[7]_i_8 
       (.I0(mul_8ns_16s_24_1_1_U157_n_27),
        .I1(mul_8ns_16s_24_1_1_U158_n_27),
        .O(\add_ln192_4_reg_1266[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln192_4_reg_1266[7]_i_9 
       (.I0(mul_8ns_16s_24_1_1_U157_n_28),
        .I1(mul_8ns_16s_24_1_1_U158_n_28),
        .O(\add_ln192_4_reg_1266[7]_i_9_n_5 ));
  FDRE \add_ln192_4_reg_1266_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[0]),
        .Q(add_ln192_4_reg_1266[0]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[10]),
        .Q(add_ln192_4_reg_1266[10]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[11]),
        .Q(add_ln192_4_reg_1266[11]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[12]),
        .Q(add_ln192_4_reg_1266[12]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[13]),
        .Q(add_ln192_4_reg_1266[13]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[14]),
        .Q(add_ln192_4_reg_1266[14]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[15]),
        .Q(add_ln192_4_reg_1266[15]),
        .R(1'b0));
  CARRY8 \add_ln192_4_reg_1266_reg[15]_i_1 
       (.CI(\add_ln192_4_reg_1266_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln192_4_reg_1266_reg[15]_i_1_n_5 ,\add_ln192_4_reg_1266_reg[15]_i_1_n_6 ,\add_ln192_4_reg_1266_reg[15]_i_1_n_7 ,\add_ln192_4_reg_1266_reg[15]_i_1_n_8 ,\add_ln192_4_reg_1266_reg[15]_i_1_n_9 ,\add_ln192_4_reg_1266_reg[15]_i_1_n_10 ,\add_ln192_4_reg_1266_reg[15]_i_1_n_11 ,\add_ln192_4_reg_1266_reg[15]_i_1_n_12 }),
        .DI({mul_8ns_16s_24_1_1_U157_n_13,mul_8ns_16s_24_1_1_U157_n_14,mul_8ns_16s_24_1_1_U157_n_15,mul_8ns_16s_24_1_1_U157_n_16,mul_8ns_16s_24_1_1_U157_n_17,mul_8ns_16s_24_1_1_U157_n_18,mul_8ns_16s_24_1_1_U157_n_19,mul_8ns_16s_24_1_1_U157_n_20}),
        .O(add_ln192_4_fu_531_p2[15:8]),
        .S({\add_ln192_4_reg_1266[15]_i_2_n_5 ,\add_ln192_4_reg_1266[15]_i_3_n_5 ,\add_ln192_4_reg_1266[15]_i_4_n_5 ,\add_ln192_4_reg_1266[15]_i_5_n_5 ,\add_ln192_4_reg_1266[15]_i_6_n_5 ,\add_ln192_4_reg_1266[15]_i_7_n_5 ,\add_ln192_4_reg_1266[15]_i_8_n_5 ,\add_ln192_4_reg_1266[15]_i_9_n_5 }));
  FDRE \add_ln192_4_reg_1266_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[16]),
        .Q(add_ln192_4_reg_1266[16]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[17]),
        .Q(add_ln192_4_reg_1266[17]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[18]),
        .Q(add_ln192_4_reg_1266[18]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[19]),
        .Q(add_ln192_4_reg_1266[19]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[1]),
        .Q(add_ln192_4_reg_1266[1]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[20]),
        .Q(add_ln192_4_reg_1266[20]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[21]),
        .Q(add_ln192_4_reg_1266[21]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[22]),
        .Q(add_ln192_4_reg_1266[22]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[23]),
        .Q(add_ln192_4_reg_1266[23]),
        .R(1'b0));
  CARRY8 \add_ln192_4_reg_1266_reg[23]_i_1 
       (.CI(\add_ln192_4_reg_1266_reg[15]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln192_4_reg_1266_reg[23]_i_1_n_5 ,\add_ln192_4_reg_1266_reg[23]_i_1_n_6 ,\add_ln192_4_reg_1266_reg[23]_i_1_n_7 ,\add_ln192_4_reg_1266_reg[23]_i_1_n_8 ,\add_ln192_4_reg_1266_reg[23]_i_1_n_9 ,\add_ln192_4_reg_1266_reg[23]_i_1_n_10 ,\add_ln192_4_reg_1266_reg[23]_i_1_n_11 ,\add_ln192_4_reg_1266_reg[23]_i_1_n_12 }),
        .DI({\add_ln192_4_reg_1266[23]_i_2_n_5 ,mul_8ns_16s_24_1_1_U157_n_6,mul_8ns_16s_24_1_1_U157_n_7,mul_8ns_16s_24_1_1_U157_n_8,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_10,mul_8ns_16s_24_1_1_U157_n_11,mul_8ns_16s_24_1_1_U157_n_12}),
        .O(add_ln192_4_fu_531_p2[23:16]),
        .S({mul_8ns_16s_24_1_1_U157_n_29,\add_ln192_4_reg_1266[23]_i_4_n_5 ,\add_ln192_4_reg_1266[23]_i_5_n_5 ,\add_ln192_4_reg_1266[23]_i_6_n_5 ,\add_ln192_4_reg_1266[23]_i_7_n_5 ,\add_ln192_4_reg_1266[23]_i_8_n_5 ,\add_ln192_4_reg_1266[23]_i_9_n_5 ,\add_ln192_4_reg_1266[23]_i_10_n_5 }));
  FDRE \add_ln192_4_reg_1266_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[24]),
        .Q(add_ln192_4_reg_1266[24]),
        .R(1'b0));
  CARRY8 \add_ln192_4_reg_1266_reg[24]_i_1 
       (.CI(\add_ln192_4_reg_1266_reg[23]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_add_ln192_4_reg_1266_reg[24]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln192_4_reg_1266_reg[24]_i_1_O_UNCONNECTED [7:1],add_ln192_4_fu_531_p2[24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln192_4_reg_1266_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[2]),
        .Q(add_ln192_4_reg_1266[2]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[3]),
        .Q(add_ln192_4_reg_1266[3]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[4]),
        .Q(add_ln192_4_reg_1266[4]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[5]),
        .Q(add_ln192_4_reg_1266[5]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[6]),
        .Q(add_ln192_4_reg_1266[6]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[7]),
        .Q(add_ln192_4_reg_1266[7]),
        .R(1'b0));
  CARRY8 \add_ln192_4_reg_1266_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln192_4_reg_1266_reg[7]_i_1_n_5 ,\add_ln192_4_reg_1266_reg[7]_i_1_n_6 ,\add_ln192_4_reg_1266_reg[7]_i_1_n_7 ,\add_ln192_4_reg_1266_reg[7]_i_1_n_8 ,\add_ln192_4_reg_1266_reg[7]_i_1_n_9 ,\add_ln192_4_reg_1266_reg[7]_i_1_n_10 ,\add_ln192_4_reg_1266_reg[7]_i_1_n_11 ,\add_ln192_4_reg_1266_reg[7]_i_1_n_12 }),
        .DI({mul_8ns_16s_24_1_1_U157_n_21,mul_8ns_16s_24_1_1_U157_n_22,mul_8ns_16s_24_1_1_U157_n_23,mul_8ns_16s_24_1_1_U157_n_24,mul_8ns_16s_24_1_1_U157_n_25,mul_8ns_16s_24_1_1_U157_n_26,mul_8ns_16s_24_1_1_U157_n_27,mul_8ns_16s_24_1_1_U157_n_28}),
        .O(add_ln192_4_fu_531_p2[7:0]),
        .S({\add_ln192_4_reg_1266[7]_i_2_n_5 ,\add_ln192_4_reg_1266[7]_i_3_n_5 ,\add_ln192_4_reg_1266[7]_i_4_n_5 ,\add_ln192_4_reg_1266[7]_i_5_n_5 ,\add_ln192_4_reg_1266[7]_i_6_n_5 ,\add_ln192_4_reg_1266[7]_i_7_n_5 ,\add_ln192_4_reg_1266[7]_i_8_n_5 ,\add_ln192_4_reg_1266[7]_i_9_n_5 }));
  FDRE \add_ln192_4_reg_1266_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[8]),
        .Q(add_ln192_4_reg_1266[8]),
        .R(1'b0));
  FDRE \add_ln192_4_reg_1266_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln192_4_fu_531_p2[9]),
        .Q(add_ln192_4_reg_1266[9]),
        .R(1'b0));
  CARRY8 add_ln192_5_fu_801_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln192_5_fu_801_p2_carry_n_5,add_ln192_5_fu_801_p2_carry_n_6,add_ln192_5_fu_801_p2_carry_n_7,add_ln192_5_fu_801_p2_carry_n_8,add_ln192_5_fu_801_p2_carry_n_9,add_ln192_5_fu_801_p2_carry_n_10,add_ln192_5_fu_801_p2_carry_n_11,add_ln192_5_fu_801_p2_carry_n_12}),
        .DI(add_ln192_4_reg_1266[7:0]),
        .O(NLW_add_ln192_5_fu_801_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U166_n_28,mac_muladd_8ns_16s_22s_25_4_1_U166_n_29,mac_muladd_8ns_16s_22s_25_4_1_U166_n_30,mac_muladd_8ns_16s_22s_25_4_1_U166_n_31,mac_muladd_8ns_16s_22s_25_4_1_U166_n_32,mac_muladd_8ns_16s_22s_25_4_1_U166_n_33,mac_muladd_8ns_16s_22s_25_4_1_U166_n_34,mac_muladd_8ns_16s_22s_25_4_1_U166_n_35}));
  CARRY8 add_ln192_5_fu_801_p2_carry__0
       (.CI(add_ln192_5_fu_801_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({add_ln192_5_fu_801_p2_carry__0_n_5,add_ln192_5_fu_801_p2_carry__0_n_6,add_ln192_5_fu_801_p2_carry__0_n_7,add_ln192_5_fu_801_p2_carry__0_n_8,add_ln192_5_fu_801_p2_carry__0_n_9,add_ln192_5_fu_801_p2_carry__0_n_10,add_ln192_5_fu_801_p2_carry__0_n_11,add_ln192_5_fu_801_p2_carry__0_n_12}),
        .DI(add_ln192_4_reg_1266[15:8]),
        .O({Rres_1_fu_807_p4[3:0],NLW_add_ln192_5_fu_801_p2_carry__0_O_UNCONNECTED[3:0]}),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U166_n_36,mac_muladd_8ns_16s_22s_25_4_1_U166_n_37,mac_muladd_8ns_16s_22s_25_4_1_U166_n_38,mac_muladd_8ns_16s_22s_25_4_1_U166_n_39,mac_muladd_8ns_16s_22s_25_4_1_U166_n_40,mac_muladd_8ns_16s_22s_25_4_1_U166_n_41,mac_muladd_8ns_16s_22s_25_4_1_U166_n_42,mac_muladd_8ns_16s_22s_25_4_1_U166_n_43}));
  CARRY8 add_ln192_5_fu_801_p2_carry__1
       (.CI(add_ln192_5_fu_801_p2_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({add_ln192_5_fu_801_p2_carry__1_n_5,add_ln192_5_fu_801_p2_carry__1_n_6,add_ln192_5_fu_801_p2_carry__1_n_7,add_ln192_5_fu_801_p2_carry__1_n_8,add_ln192_5_fu_801_p2_carry__1_n_9,add_ln192_5_fu_801_p2_carry__1_n_10,add_ln192_5_fu_801_p2_carry__1_n_11,add_ln192_5_fu_801_p2_carry__1_n_12}),
        .DI(add_ln192_4_reg_1266[23:16]),
        .O(Rres_1_fu_807_p4[11:4]),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U166_n_44,mac_muladd_8ns_16s_22s_25_4_1_U166_n_45,mac_muladd_8ns_16s_22s_25_4_1_U166_n_46,mac_muladd_8ns_16s_22s_25_4_1_U166_n_47,mac_muladd_8ns_16s_22s_25_4_1_U166_n_48,mac_muladd_8ns_16s_22s_25_4_1_U166_n_49,mac_muladd_8ns_16s_22s_25_4_1_U166_n_50,mac_muladd_8ns_16s_22s_25_4_1_U166_n_51}));
  CARRY8 add_ln192_5_fu_801_p2_carry__2
       (.CI(add_ln192_5_fu_801_p2_carry__1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln192_5_fu_801_p2_carry__2_CO_UNCONNECTED[7:2],add_ln192_5_fu_801_p2_carry__2_n_11,NLW_add_ln192_5_fu_801_p2_carry__2_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln192_5_fu_801_p2_carry__2_i_1_n_5}),
        .O({NLW_add_ln192_5_fu_801_p2_carry__2_O_UNCONNECTED[7:1],Rres_1_fu_807_p4[12]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,mac_muladd_8ns_16s_22s_25_4_1_U166_n_25}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln192_5_fu_801_p2_carry__2_i_1
       (.I0(add_ln192_4_reg_1266[24]),
        .O(add_ln192_5_fu_801_p2_carry__2_i_1_n_5));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    add_ln192_6_fu_618_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_8ns_16s_22s_25_4_1_U163_n_5,mac_muladd_8ns_16s_22s_25_4_1_U163_n_6}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln192_6_fu_618_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mac_muladd_8ns_16s_22s_25_4_1_U163_n_7,mac_muladd_8ns_16s_22s_25_4_1_U163_n_8,mac_muladd_8ns_16s_22s_25_4_1_U163_n_9,mac_muladd_8ns_16s_22s_25_4_1_U163_n_10,mac_muladd_8ns_16s_22s_25_4_1_U163_n_11,mac_muladd_8ns_16s_22s_25_4_1_U163_n_12,mac_muladd_8ns_16s_22s_25_4_1_U163_n_13,mac_muladd_8ns_16s_22s_25_4_1_U163_n_14,mac_muladd_8ns_16s_22s_25_4_1_U163_n_15,mac_muladd_8ns_16s_22s_25_4_1_U163_n_16,mac_muladd_8ns_16s_22s_25_4_1_U163_n_17,mac_muladd_8ns_16s_22s_25_4_1_U163_n_18,mac_muladd_8ns_16s_22s_25_4_1_U163_n_19,mac_muladd_8ns_16s_22s_25_4_1_U163_n_20,mac_muladd_8ns_16s_22s_25_4_1_U163_n_21,mac_muladd_8ns_16s_22s_25_4_1_U163_n_22,mac_muladd_8ns_16s_22s_25_4_1_U163_n_23,mac_muladd_8ns_16s_22s_25_4_1_U163_n_24}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln192_6_fu_618_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln192_6_fu_618_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln192_6_fu_618_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln192_6_fu_618_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(NLW_add_ln192_6_fu_618_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln192_6_fu_618_p2_P_UNCONNECTED[47:20],add_ln192_6_fu_618_p2_n_91,add_ln192_6_fu_618_p2_n_92,add_ln192_6_fu_618_p2_n_93,add_ln192_6_fu_618_p2_n_94,add_ln192_6_fu_618_p2_n_95,add_ln192_6_fu_618_p2_n_96,add_ln192_6_fu_618_p2_n_97,add_ln192_6_fu_618_p2_n_98,add_ln192_6_fu_618_p2_n_99,add_ln192_6_fu_618_p2_n_100,add_ln192_6_fu_618_p2_n_101,add_ln192_6_fu_618_p2_n_102,add_ln192_6_fu_618_p2_n_103,add_ln192_6_fu_618_p2_n_104,add_ln192_6_fu_618_p2_n_105,add_ln192_6_fu_618_p2_n_106,add_ln192_6_fu_618_p2_n_107,add_ln192_6_fu_618_p2_n_108,add_ln192_6_fu_618_p2_n_109,add_ln192_6_fu_618_p2_n_110}),
        .PATTERNBDETECT(NLW_add_ln192_6_fu_618_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln192_6_fu_618_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({trunc_ln192_1_reg_1229_reg_n_111,trunc_ln192_1_reg_1229_reg_n_112,trunc_ln192_1_reg_1229_reg_n_113,trunc_ln192_1_reg_1229_reg_n_114,trunc_ln192_1_reg_1229_reg_n_115,trunc_ln192_1_reg_1229_reg_n_116,trunc_ln192_1_reg_1229_reg_n_117,trunc_ln192_1_reg_1229_reg_n_118,trunc_ln192_1_reg_1229_reg_n_119,trunc_ln192_1_reg_1229_reg_n_120,trunc_ln192_1_reg_1229_reg_n_121,trunc_ln192_1_reg_1229_reg_n_122,trunc_ln192_1_reg_1229_reg_n_123,trunc_ln192_1_reg_1229_reg_n_124,trunc_ln192_1_reg_1229_reg_n_125,trunc_ln192_1_reg_1229_reg_n_126,trunc_ln192_1_reg_1229_reg_n_127,trunc_ln192_1_reg_1229_reg_n_128,trunc_ln192_1_reg_1229_reg_n_129,trunc_ln192_1_reg_1229_reg_n_130,trunc_ln192_1_reg_1229_reg_n_131,trunc_ln192_1_reg_1229_reg_n_132,trunc_ln192_1_reg_1229_reg_n_133,trunc_ln192_1_reg_1229_reg_n_134,trunc_ln192_1_reg_1229_reg_n_135,trunc_ln192_1_reg_1229_reg_n_136,trunc_ln192_1_reg_1229_reg_n_137,trunc_ln192_1_reg_1229_reg_n_138,trunc_ln192_1_reg_1229_reg_n_139,trunc_ln192_1_reg_1229_reg_n_140,trunc_ln192_1_reg_1229_reg_n_141,trunc_ln192_1_reg_1229_reg_n_142,trunc_ln192_1_reg_1229_reg_n_143,trunc_ln192_1_reg_1229_reg_n_144,trunc_ln192_1_reg_1229_reg_n_145,trunc_ln192_1_reg_1229_reg_n_146,trunc_ln192_1_reg_1229_reg_n_147,trunc_ln192_1_reg_1229_reg_n_148,trunc_ln192_1_reg_1229_reg_n_149,trunc_ln192_1_reg_1229_reg_n_150,trunc_ln192_1_reg_1229_reg_n_151,trunc_ln192_1_reg_1229_reg_n_152,trunc_ln192_1_reg_1229_reg_n_153,trunc_ln192_1_reg_1229_reg_n_154,trunc_ln192_1_reg_1229_reg_n_155,trunc_ln192_1_reg_1229_reg_n_156,trunc_ln192_1_reg_1229_reg_n_157,trunc_ln192_1_reg_1229_reg_n_158}),
        .PCOUT(NLW_add_ln192_6_fu_618_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln192_6_fu_618_p2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_add_ln192_6_fu_618_p2_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    add_ln192_7_fu_796_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_8ns_16s_22s_25_4_1_U166_n_5,mac_muladd_8ns_16s_22s_25_4_1_U166_n_6}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln192_7_fu_796_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mac_muladd_8ns_16s_22s_25_4_1_U166_n_7,mac_muladd_8ns_16s_22s_25_4_1_U166_n_8,mac_muladd_8ns_16s_22s_25_4_1_U166_n_9,mac_muladd_8ns_16s_22s_25_4_1_U166_n_10,mac_muladd_8ns_16s_22s_25_4_1_U166_n_11,mac_muladd_8ns_16s_22s_25_4_1_U166_n_12,mac_muladd_8ns_16s_22s_25_4_1_U166_n_13,mac_muladd_8ns_16s_22s_25_4_1_U166_n_14,mac_muladd_8ns_16s_22s_25_4_1_U166_n_15,mac_muladd_8ns_16s_22s_25_4_1_U166_n_16,mac_muladd_8ns_16s_22s_25_4_1_U166_n_17,mac_muladd_8ns_16s_22s_25_4_1_U166_n_18,mac_muladd_8ns_16s_22s_25_4_1_U166_n_19,mac_muladd_8ns_16s_22s_25_4_1_U166_n_20,mac_muladd_8ns_16s_22s_25_4_1_U166_n_21,mac_muladd_8ns_16s_22s_25_4_1_U166_n_22,mac_muladd_8ns_16s_22s_25_4_1_U166_n_23,mac_muladd_8ns_16s_22s_25_4_1_U166_n_24}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln192_7_fu_796_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln192_7_fu_796_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln192_7_fu_796_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln192_7_fu_796_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(NLW_add_ln192_7_fu_796_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln192_7_fu_796_p2_P_UNCONNECTED[47:20],add_ln192_7_fu_796_p2_n_91,add_ln192_7_fu_796_p2_n_92,add_ln192_7_fu_796_p2_n_93,add_ln192_7_fu_796_p2_n_94,add_ln192_7_fu_796_p2_n_95,add_ln192_7_fu_796_p2_n_96,add_ln192_7_fu_796_p2_n_97,add_ln192_7_fu_796_p2_n_98,add_ln192_7_fu_796_p2_n_99,add_ln192_7_fu_796_p2_n_100,add_ln192_7_fu_796_p2_n_101,add_ln192_7_fu_796_p2_n_102,add_ln192_7_fu_796_p2_n_103,add_ln192_7_fu_796_p2_n_104,add_ln192_7_fu_796_p2_n_105,add_ln192_7_fu_796_p2_n_106,add_ln192_7_fu_796_p2_n_107,add_ln192_7_fu_796_p2_n_108,add_ln192_7_fu_796_p2_n_109,add_ln192_7_fu_796_p2_n_110}),
        .PATTERNBDETECT(NLW_add_ln192_7_fu_796_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln192_7_fu_796_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({trunc_ln192_3_reg_1271_reg_n_111,trunc_ln192_3_reg_1271_reg_n_112,trunc_ln192_3_reg_1271_reg_n_113,trunc_ln192_3_reg_1271_reg_n_114,trunc_ln192_3_reg_1271_reg_n_115,trunc_ln192_3_reg_1271_reg_n_116,trunc_ln192_3_reg_1271_reg_n_117,trunc_ln192_3_reg_1271_reg_n_118,trunc_ln192_3_reg_1271_reg_n_119,trunc_ln192_3_reg_1271_reg_n_120,trunc_ln192_3_reg_1271_reg_n_121,trunc_ln192_3_reg_1271_reg_n_122,trunc_ln192_3_reg_1271_reg_n_123,trunc_ln192_3_reg_1271_reg_n_124,trunc_ln192_3_reg_1271_reg_n_125,trunc_ln192_3_reg_1271_reg_n_126,trunc_ln192_3_reg_1271_reg_n_127,trunc_ln192_3_reg_1271_reg_n_128,trunc_ln192_3_reg_1271_reg_n_129,trunc_ln192_3_reg_1271_reg_n_130,trunc_ln192_3_reg_1271_reg_n_131,trunc_ln192_3_reg_1271_reg_n_132,trunc_ln192_3_reg_1271_reg_n_133,trunc_ln192_3_reg_1271_reg_n_134,trunc_ln192_3_reg_1271_reg_n_135,trunc_ln192_3_reg_1271_reg_n_136,trunc_ln192_3_reg_1271_reg_n_137,trunc_ln192_3_reg_1271_reg_n_138,trunc_ln192_3_reg_1271_reg_n_139,trunc_ln192_3_reg_1271_reg_n_140,trunc_ln192_3_reg_1271_reg_n_141,trunc_ln192_3_reg_1271_reg_n_142,trunc_ln192_3_reg_1271_reg_n_143,trunc_ln192_3_reg_1271_reg_n_144,trunc_ln192_3_reg_1271_reg_n_145,trunc_ln192_3_reg_1271_reg_n_146,trunc_ln192_3_reg_1271_reg_n_147,trunc_ln192_3_reg_1271_reg_n_148,trunc_ln192_3_reg_1271_reg_n_149,trunc_ln192_3_reg_1271_reg_n_150,trunc_ln192_3_reg_1271_reg_n_151,trunc_ln192_3_reg_1271_reg_n_152,trunc_ln192_3_reg_1271_reg_n_153,trunc_ln192_3_reg_1271_reg_n_154,trunc_ln192_3_reg_1271_reg_n_155,trunc_ln192_3_reg_1271_reg_n_156,trunc_ln192_3_reg_1271_reg_n_157,trunc_ln192_3_reg_1271_reg_n_158}),
        .PCOUT(NLW_add_ln192_7_fu_796_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln192_7_fu_796_p2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_add_ln192_7_fu_796_p2_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[15]_i_2 
       (.I0(mul_16s_8ns_24_1_1_U154_n_13),
        .I1(mul_8ns_16s_24_1_1_U153_n_13),
        .O(\add_ln194_1_reg_1240[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[15]_i_3 
       (.I0(mul_16s_8ns_24_1_1_U154_n_14),
        .I1(mul_8ns_16s_24_1_1_U153_n_14),
        .O(\add_ln194_1_reg_1240[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[15]_i_4 
       (.I0(mul_16s_8ns_24_1_1_U154_n_15),
        .I1(mul_8ns_16s_24_1_1_U153_n_15),
        .O(\add_ln194_1_reg_1240[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[15]_i_5 
       (.I0(mul_16s_8ns_24_1_1_U154_n_16),
        .I1(mul_8ns_16s_24_1_1_U153_n_16),
        .O(\add_ln194_1_reg_1240[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[15]_i_6 
       (.I0(mul_16s_8ns_24_1_1_U154_n_17),
        .I1(mul_8ns_16s_24_1_1_U153_n_17),
        .O(\add_ln194_1_reg_1240[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[15]_i_7 
       (.I0(mul_16s_8ns_24_1_1_U154_n_18),
        .I1(mul_8ns_16s_24_1_1_U153_n_18),
        .O(\add_ln194_1_reg_1240[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[15]_i_8 
       (.I0(mul_16s_8ns_24_1_1_U154_n_19),
        .I1(mul_8ns_16s_24_1_1_U153_n_19),
        .O(\add_ln194_1_reg_1240[15]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[15]_i_9 
       (.I0(mul_16s_8ns_24_1_1_U154_n_20),
        .I1(mul_8ns_16s_24_1_1_U153_n_20),
        .O(\add_ln194_1_reg_1240[15]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[23]_i_10 
       (.I0(mul_16s_8ns_24_1_1_U154_n_12),
        .I1(mul_8ns_16s_24_1_1_U153_n_12),
        .O(\add_ln194_1_reg_1240[23]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln194_1_reg_1240[23]_i_2 
       (.I0(mul_16s_8ns_24_1_1_U154_n_5),
        .O(\add_ln194_1_reg_1240[23]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[23]_i_4 
       (.I0(mul_16s_8ns_24_1_1_U154_n_6),
        .I1(mul_8ns_16s_24_1_1_U153_n_6),
        .O(\add_ln194_1_reg_1240[23]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[23]_i_5 
       (.I0(mul_16s_8ns_24_1_1_U154_n_7),
        .I1(mul_8ns_16s_24_1_1_U153_n_7),
        .O(\add_ln194_1_reg_1240[23]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[23]_i_6 
       (.I0(mul_16s_8ns_24_1_1_U154_n_8),
        .I1(mul_8ns_16s_24_1_1_U153_n_8),
        .O(\add_ln194_1_reg_1240[23]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[23]_i_7 
       (.I0(mul_16s_8ns_24_1_1_U154_n_9),
        .I1(mul_8ns_16s_24_1_1_U153_n_9),
        .O(\add_ln194_1_reg_1240[23]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[23]_i_8 
       (.I0(mul_16s_8ns_24_1_1_U154_n_10),
        .I1(mul_8ns_16s_24_1_1_U153_n_10),
        .O(\add_ln194_1_reg_1240[23]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[23]_i_9 
       (.I0(mul_16s_8ns_24_1_1_U154_n_11),
        .I1(mul_8ns_16s_24_1_1_U153_n_11),
        .O(\add_ln194_1_reg_1240[23]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[7]_i_2 
       (.I0(mul_16s_8ns_24_1_1_U154_n_21),
        .I1(mul_8ns_16s_24_1_1_U153_n_21),
        .O(\add_ln194_1_reg_1240[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[7]_i_3 
       (.I0(mul_16s_8ns_24_1_1_U154_n_22),
        .I1(mul_8ns_16s_24_1_1_U153_n_22),
        .O(\add_ln194_1_reg_1240[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[7]_i_4 
       (.I0(mul_16s_8ns_24_1_1_U154_n_23),
        .I1(mul_8ns_16s_24_1_1_U153_n_23),
        .O(\add_ln194_1_reg_1240[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[7]_i_5 
       (.I0(mul_16s_8ns_24_1_1_U154_n_24),
        .I1(mul_8ns_16s_24_1_1_U153_n_24),
        .O(\add_ln194_1_reg_1240[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[7]_i_6 
       (.I0(mul_16s_8ns_24_1_1_U154_n_25),
        .I1(mul_8ns_16s_24_1_1_U153_n_25),
        .O(\add_ln194_1_reg_1240[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[7]_i_7 
       (.I0(mul_16s_8ns_24_1_1_U154_n_26),
        .I1(mul_8ns_16s_24_1_1_U153_n_26),
        .O(\add_ln194_1_reg_1240[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[7]_i_8 
       (.I0(mul_16s_8ns_24_1_1_U154_n_27),
        .I1(mul_8ns_16s_24_1_1_U153_n_27),
        .O(\add_ln194_1_reg_1240[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1240[7]_i_9 
       (.I0(mul_16s_8ns_24_1_1_U154_n_28),
        .I1(mul_8ns_16s_24_1_1_U153_n_28),
        .O(\add_ln194_1_reg_1240[7]_i_9_n_5 ));
  FDRE \add_ln194_1_reg_1240_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[0]),
        .Q(add_ln194_1_reg_1240[0]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[10]),
        .Q(add_ln194_1_reg_1240[10]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[11]),
        .Q(add_ln194_1_reg_1240[11]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[12]),
        .Q(add_ln194_1_reg_1240[12]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[13]),
        .Q(add_ln194_1_reg_1240[13]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[14]),
        .Q(add_ln194_1_reg_1240[14]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[15]),
        .Q(add_ln194_1_reg_1240[15]),
        .R(1'b0));
  CARRY8 \add_ln194_1_reg_1240_reg[15]_i_1 
       (.CI(\add_ln194_1_reg_1240_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln194_1_reg_1240_reg[15]_i_1_n_5 ,\add_ln194_1_reg_1240_reg[15]_i_1_n_6 ,\add_ln194_1_reg_1240_reg[15]_i_1_n_7 ,\add_ln194_1_reg_1240_reg[15]_i_1_n_8 ,\add_ln194_1_reg_1240_reg[15]_i_1_n_9 ,\add_ln194_1_reg_1240_reg[15]_i_1_n_10 ,\add_ln194_1_reg_1240_reg[15]_i_1_n_11 ,\add_ln194_1_reg_1240_reg[15]_i_1_n_12 }),
        .DI({mul_16s_8ns_24_1_1_U154_n_13,mul_16s_8ns_24_1_1_U154_n_14,mul_16s_8ns_24_1_1_U154_n_15,mul_16s_8ns_24_1_1_U154_n_16,mul_16s_8ns_24_1_1_U154_n_17,mul_16s_8ns_24_1_1_U154_n_18,mul_16s_8ns_24_1_1_U154_n_19,mul_16s_8ns_24_1_1_U154_n_20}),
        .O(add_ln194_1_fu_448_p2[15:8]),
        .S({\add_ln194_1_reg_1240[15]_i_2_n_5 ,\add_ln194_1_reg_1240[15]_i_3_n_5 ,\add_ln194_1_reg_1240[15]_i_4_n_5 ,\add_ln194_1_reg_1240[15]_i_5_n_5 ,\add_ln194_1_reg_1240[15]_i_6_n_5 ,\add_ln194_1_reg_1240[15]_i_7_n_5 ,\add_ln194_1_reg_1240[15]_i_8_n_5 ,\add_ln194_1_reg_1240[15]_i_9_n_5 }));
  FDRE \add_ln194_1_reg_1240_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[16]),
        .Q(add_ln194_1_reg_1240[16]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[17]),
        .Q(add_ln194_1_reg_1240[17]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[18]),
        .Q(add_ln194_1_reg_1240[18]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[19]),
        .Q(add_ln194_1_reg_1240[19]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[1]),
        .Q(add_ln194_1_reg_1240[1]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[20]),
        .Q(add_ln194_1_reg_1240[20]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[21]),
        .Q(add_ln194_1_reg_1240[21]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[22]),
        .Q(add_ln194_1_reg_1240[22]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[23]),
        .Q(add_ln194_1_reg_1240[23]),
        .R(1'b0));
  CARRY8 \add_ln194_1_reg_1240_reg[23]_i_1 
       (.CI(\add_ln194_1_reg_1240_reg[15]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln194_1_reg_1240_reg[23]_i_1_n_5 ,\add_ln194_1_reg_1240_reg[23]_i_1_n_6 ,\add_ln194_1_reg_1240_reg[23]_i_1_n_7 ,\add_ln194_1_reg_1240_reg[23]_i_1_n_8 ,\add_ln194_1_reg_1240_reg[23]_i_1_n_9 ,\add_ln194_1_reg_1240_reg[23]_i_1_n_10 ,\add_ln194_1_reg_1240_reg[23]_i_1_n_11 ,\add_ln194_1_reg_1240_reg[23]_i_1_n_12 }),
        .DI({\add_ln194_1_reg_1240[23]_i_2_n_5 ,mul_16s_8ns_24_1_1_U154_n_6,mul_16s_8ns_24_1_1_U154_n_7,mul_16s_8ns_24_1_1_U154_n_8,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_10,mul_16s_8ns_24_1_1_U154_n_11,mul_16s_8ns_24_1_1_U154_n_12}),
        .O(add_ln194_1_fu_448_p2[23:16]),
        .S({mul_16s_8ns_24_1_1_U154_n_29,\add_ln194_1_reg_1240[23]_i_4_n_5 ,\add_ln194_1_reg_1240[23]_i_5_n_5 ,\add_ln194_1_reg_1240[23]_i_6_n_5 ,\add_ln194_1_reg_1240[23]_i_7_n_5 ,\add_ln194_1_reg_1240[23]_i_8_n_5 ,\add_ln194_1_reg_1240[23]_i_9_n_5 ,\add_ln194_1_reg_1240[23]_i_10_n_5 }));
  FDRE \add_ln194_1_reg_1240_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[24]),
        .Q(add_ln194_1_reg_1240[24]),
        .R(1'b0));
  CARRY8 \add_ln194_1_reg_1240_reg[24]_i_1 
       (.CI(\add_ln194_1_reg_1240_reg[23]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_add_ln194_1_reg_1240_reg[24]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln194_1_reg_1240_reg[24]_i_1_O_UNCONNECTED [7:1],add_ln194_1_fu_448_p2[24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln194_1_reg_1240_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[2]),
        .Q(add_ln194_1_reg_1240[2]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[3]),
        .Q(add_ln194_1_reg_1240[3]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[4]),
        .Q(add_ln194_1_reg_1240[4]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[5]),
        .Q(add_ln194_1_reg_1240[5]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[6]),
        .Q(add_ln194_1_reg_1240[6]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[7]),
        .Q(add_ln194_1_reg_1240[7]),
        .R(1'b0));
  CARRY8 \add_ln194_1_reg_1240_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln194_1_reg_1240_reg[7]_i_1_n_5 ,\add_ln194_1_reg_1240_reg[7]_i_1_n_6 ,\add_ln194_1_reg_1240_reg[7]_i_1_n_7 ,\add_ln194_1_reg_1240_reg[7]_i_1_n_8 ,\add_ln194_1_reg_1240_reg[7]_i_1_n_9 ,\add_ln194_1_reg_1240_reg[7]_i_1_n_10 ,\add_ln194_1_reg_1240_reg[7]_i_1_n_11 ,\add_ln194_1_reg_1240_reg[7]_i_1_n_12 }),
        .DI({mul_16s_8ns_24_1_1_U154_n_21,mul_16s_8ns_24_1_1_U154_n_22,mul_16s_8ns_24_1_1_U154_n_23,mul_16s_8ns_24_1_1_U154_n_24,mul_16s_8ns_24_1_1_U154_n_25,mul_16s_8ns_24_1_1_U154_n_26,mul_16s_8ns_24_1_1_U154_n_27,mul_16s_8ns_24_1_1_U154_n_28}),
        .O(add_ln194_1_fu_448_p2[7:0]),
        .S({\add_ln194_1_reg_1240[7]_i_2_n_5 ,\add_ln194_1_reg_1240[7]_i_3_n_5 ,\add_ln194_1_reg_1240[7]_i_4_n_5 ,\add_ln194_1_reg_1240[7]_i_5_n_5 ,\add_ln194_1_reg_1240[7]_i_6_n_5 ,\add_ln194_1_reg_1240[7]_i_7_n_5 ,\add_ln194_1_reg_1240[7]_i_8_n_5 ,\add_ln194_1_reg_1240[7]_i_9_n_5 }));
  FDRE \add_ln194_1_reg_1240_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[8]),
        .Q(add_ln194_1_reg_1240[8]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1240_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_1_fu_448_p2[9]),
        .Q(add_ln194_1_reg_1240[9]),
        .R(1'b0));
  CARRY8 add_ln194_2_fu_653_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln194_2_fu_653_p2_carry_n_5,add_ln194_2_fu_653_p2_carry_n_6,add_ln194_2_fu_653_p2_carry_n_7,add_ln194_2_fu_653_p2_carry_n_8,add_ln194_2_fu_653_p2_carry_n_9,add_ln194_2_fu_653_p2_carry_n_10,add_ln194_2_fu_653_p2_carry_n_11,add_ln194_2_fu_653_p2_carry_n_12}),
        .DI(add_ln194_1_reg_1240[7:0]),
        .O(NLW_add_ln194_2_fu_653_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U164_n_28,mac_muladd_8ns_16s_22s_25_4_1_U164_n_29,mac_muladd_8ns_16s_22s_25_4_1_U164_n_30,mac_muladd_8ns_16s_22s_25_4_1_U164_n_31,mac_muladd_8ns_16s_22s_25_4_1_U164_n_32,mac_muladd_8ns_16s_22s_25_4_1_U164_n_33,mac_muladd_8ns_16s_22s_25_4_1_U164_n_34,mac_muladd_8ns_16s_22s_25_4_1_U164_n_35}));
  CARRY8 add_ln194_2_fu_653_p2_carry__0
       (.CI(add_ln194_2_fu_653_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({add_ln194_2_fu_653_p2_carry__0_n_5,add_ln194_2_fu_653_p2_carry__0_n_6,add_ln194_2_fu_653_p2_carry__0_n_7,add_ln194_2_fu_653_p2_carry__0_n_8,add_ln194_2_fu_653_p2_carry__0_n_9,add_ln194_2_fu_653_p2_carry__0_n_10,add_ln194_2_fu_653_p2_carry__0_n_11,add_ln194_2_fu_653_p2_carry__0_n_12}),
        .DI(add_ln194_1_reg_1240[15:8]),
        .O({Gres_fu_659_p4[3:0],NLW_add_ln194_2_fu_653_p2_carry__0_O_UNCONNECTED[3:0]}),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U164_n_36,mac_muladd_8ns_16s_22s_25_4_1_U164_n_37,mac_muladd_8ns_16s_22s_25_4_1_U164_n_38,mac_muladd_8ns_16s_22s_25_4_1_U164_n_39,mac_muladd_8ns_16s_22s_25_4_1_U164_n_40,mac_muladd_8ns_16s_22s_25_4_1_U164_n_41,mac_muladd_8ns_16s_22s_25_4_1_U164_n_42,mac_muladd_8ns_16s_22s_25_4_1_U164_n_43}));
  CARRY8 add_ln194_2_fu_653_p2_carry__1
       (.CI(add_ln194_2_fu_653_p2_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({add_ln194_2_fu_653_p2_carry__1_n_5,add_ln194_2_fu_653_p2_carry__1_n_6,add_ln194_2_fu_653_p2_carry__1_n_7,add_ln194_2_fu_653_p2_carry__1_n_8,add_ln194_2_fu_653_p2_carry__1_n_9,add_ln194_2_fu_653_p2_carry__1_n_10,add_ln194_2_fu_653_p2_carry__1_n_11,add_ln194_2_fu_653_p2_carry__1_n_12}),
        .DI(add_ln194_1_reg_1240[23:16]),
        .O(Gres_fu_659_p4[11:4]),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U164_n_44,mac_muladd_8ns_16s_22s_25_4_1_U164_n_45,mac_muladd_8ns_16s_22s_25_4_1_U164_n_46,mac_muladd_8ns_16s_22s_25_4_1_U164_n_47,mac_muladd_8ns_16s_22s_25_4_1_U164_n_48,mac_muladd_8ns_16s_22s_25_4_1_U164_n_49,mac_muladd_8ns_16s_22s_25_4_1_U164_n_50,mac_muladd_8ns_16s_22s_25_4_1_U164_n_51}));
  CARRY8 add_ln194_2_fu_653_p2_carry__2
       (.CI(add_ln194_2_fu_653_p2_carry__1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln194_2_fu_653_p2_carry__2_CO_UNCONNECTED[7:2],add_ln194_2_fu_653_p2_carry__2_n_11,NLW_add_ln194_2_fu_653_p2_carry__2_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln194_2_fu_653_p2_carry__2_i_1_n_5}),
        .O({NLW_add_ln194_2_fu_653_p2_carry__2_O_UNCONNECTED[7:1],Gres_fu_659_p4[12]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,mac_muladd_8ns_16s_22s_25_4_1_U164_n_25}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln194_2_fu_653_p2_carry__2_i_1
       (.I0(add_ln194_1_reg_1240[24]),
        .O(add_ln194_2_fu_653_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[15]_i_2 
       (.I0(mul_8ns_16s_24_1_1_U159_n_13),
        .I1(mul_8ns_16s_24_1_1_U160_n_13),
        .O(\add_ln194_4_reg_1276[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[15]_i_3 
       (.I0(mul_8ns_16s_24_1_1_U159_n_14),
        .I1(mul_8ns_16s_24_1_1_U160_n_14),
        .O(\add_ln194_4_reg_1276[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[15]_i_4 
       (.I0(mul_8ns_16s_24_1_1_U159_n_15),
        .I1(mul_8ns_16s_24_1_1_U160_n_15),
        .O(\add_ln194_4_reg_1276[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[15]_i_5 
       (.I0(mul_8ns_16s_24_1_1_U159_n_16),
        .I1(mul_8ns_16s_24_1_1_U160_n_16),
        .O(\add_ln194_4_reg_1276[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[15]_i_6 
       (.I0(mul_8ns_16s_24_1_1_U159_n_17),
        .I1(mul_8ns_16s_24_1_1_U160_n_17),
        .O(\add_ln194_4_reg_1276[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[15]_i_7 
       (.I0(mul_8ns_16s_24_1_1_U159_n_18),
        .I1(mul_8ns_16s_24_1_1_U160_n_18),
        .O(\add_ln194_4_reg_1276[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[15]_i_8 
       (.I0(mul_8ns_16s_24_1_1_U159_n_19),
        .I1(mul_8ns_16s_24_1_1_U160_n_19),
        .O(\add_ln194_4_reg_1276[15]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[15]_i_9 
       (.I0(mul_8ns_16s_24_1_1_U159_n_20),
        .I1(mul_8ns_16s_24_1_1_U160_n_20),
        .O(\add_ln194_4_reg_1276[15]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[23]_i_10 
       (.I0(mul_8ns_16s_24_1_1_U159_n_12),
        .I1(mul_8ns_16s_24_1_1_U160_n_12),
        .O(\add_ln194_4_reg_1276[23]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln194_4_reg_1276[23]_i_2 
       (.I0(mul_8ns_16s_24_1_1_U159_n_5),
        .O(\add_ln194_4_reg_1276[23]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[23]_i_4 
       (.I0(mul_8ns_16s_24_1_1_U159_n_6),
        .I1(mul_8ns_16s_24_1_1_U160_n_6),
        .O(\add_ln194_4_reg_1276[23]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[23]_i_5 
       (.I0(mul_8ns_16s_24_1_1_U159_n_7),
        .I1(mul_8ns_16s_24_1_1_U160_n_7),
        .O(\add_ln194_4_reg_1276[23]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[23]_i_6 
       (.I0(mul_8ns_16s_24_1_1_U159_n_8),
        .I1(mul_8ns_16s_24_1_1_U160_n_8),
        .O(\add_ln194_4_reg_1276[23]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[23]_i_7 
       (.I0(mul_8ns_16s_24_1_1_U159_n_9),
        .I1(mul_8ns_16s_24_1_1_U160_n_9),
        .O(\add_ln194_4_reg_1276[23]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[23]_i_8 
       (.I0(mul_8ns_16s_24_1_1_U159_n_10),
        .I1(mul_8ns_16s_24_1_1_U160_n_10),
        .O(\add_ln194_4_reg_1276[23]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[23]_i_9 
       (.I0(mul_8ns_16s_24_1_1_U159_n_11),
        .I1(mul_8ns_16s_24_1_1_U160_n_11),
        .O(\add_ln194_4_reg_1276[23]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[7]_i_2 
       (.I0(mul_8ns_16s_24_1_1_U159_n_21),
        .I1(mul_8ns_16s_24_1_1_U160_n_21),
        .O(\add_ln194_4_reg_1276[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[7]_i_3 
       (.I0(mul_8ns_16s_24_1_1_U159_n_22),
        .I1(mul_8ns_16s_24_1_1_U160_n_22),
        .O(\add_ln194_4_reg_1276[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[7]_i_4 
       (.I0(mul_8ns_16s_24_1_1_U159_n_23),
        .I1(mul_8ns_16s_24_1_1_U160_n_23),
        .O(\add_ln194_4_reg_1276[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[7]_i_5 
       (.I0(mul_8ns_16s_24_1_1_U159_n_24),
        .I1(mul_8ns_16s_24_1_1_U160_n_24),
        .O(\add_ln194_4_reg_1276[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[7]_i_6 
       (.I0(mul_8ns_16s_24_1_1_U159_n_25),
        .I1(mul_8ns_16s_24_1_1_U160_n_25),
        .O(\add_ln194_4_reg_1276[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[7]_i_7 
       (.I0(mul_8ns_16s_24_1_1_U159_n_26),
        .I1(mul_8ns_16s_24_1_1_U160_n_26),
        .O(\add_ln194_4_reg_1276[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[7]_i_8 
       (.I0(mul_8ns_16s_24_1_1_U159_n_27),
        .I1(mul_8ns_16s_24_1_1_U160_n_27),
        .O(\add_ln194_4_reg_1276[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_4_reg_1276[7]_i_9 
       (.I0(mul_8ns_16s_24_1_1_U159_n_28),
        .I1(mul_8ns_16s_24_1_1_U160_n_28),
        .O(\add_ln194_4_reg_1276[7]_i_9_n_5 ));
  FDRE \add_ln194_4_reg_1276_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[0]),
        .Q(add_ln194_4_reg_1276[0]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[10]),
        .Q(add_ln194_4_reg_1276[10]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[11]),
        .Q(add_ln194_4_reg_1276[11]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[12]),
        .Q(add_ln194_4_reg_1276[12]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[13]),
        .Q(add_ln194_4_reg_1276[13]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[14]),
        .Q(add_ln194_4_reg_1276[14]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[15]),
        .Q(add_ln194_4_reg_1276[15]),
        .R(1'b0));
  CARRY8 \add_ln194_4_reg_1276_reg[15]_i_1 
       (.CI(\add_ln194_4_reg_1276_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln194_4_reg_1276_reg[15]_i_1_n_5 ,\add_ln194_4_reg_1276_reg[15]_i_1_n_6 ,\add_ln194_4_reg_1276_reg[15]_i_1_n_7 ,\add_ln194_4_reg_1276_reg[15]_i_1_n_8 ,\add_ln194_4_reg_1276_reg[15]_i_1_n_9 ,\add_ln194_4_reg_1276_reg[15]_i_1_n_10 ,\add_ln194_4_reg_1276_reg[15]_i_1_n_11 ,\add_ln194_4_reg_1276_reg[15]_i_1_n_12 }),
        .DI({mul_8ns_16s_24_1_1_U159_n_13,mul_8ns_16s_24_1_1_U159_n_14,mul_8ns_16s_24_1_1_U159_n_15,mul_8ns_16s_24_1_1_U159_n_16,mul_8ns_16s_24_1_1_U159_n_17,mul_8ns_16s_24_1_1_U159_n_18,mul_8ns_16s_24_1_1_U159_n_19,mul_8ns_16s_24_1_1_U159_n_20}),
        .O(add_ln194_4_fu_565_p2[15:8]),
        .S({\add_ln194_4_reg_1276[15]_i_2_n_5 ,\add_ln194_4_reg_1276[15]_i_3_n_5 ,\add_ln194_4_reg_1276[15]_i_4_n_5 ,\add_ln194_4_reg_1276[15]_i_5_n_5 ,\add_ln194_4_reg_1276[15]_i_6_n_5 ,\add_ln194_4_reg_1276[15]_i_7_n_5 ,\add_ln194_4_reg_1276[15]_i_8_n_5 ,\add_ln194_4_reg_1276[15]_i_9_n_5 }));
  FDRE \add_ln194_4_reg_1276_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[16]),
        .Q(add_ln194_4_reg_1276[16]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[17]),
        .Q(add_ln194_4_reg_1276[17]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[18]),
        .Q(add_ln194_4_reg_1276[18]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[19]),
        .Q(add_ln194_4_reg_1276[19]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[1]),
        .Q(add_ln194_4_reg_1276[1]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[20]),
        .Q(add_ln194_4_reg_1276[20]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[21]),
        .Q(add_ln194_4_reg_1276[21]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[22]),
        .Q(add_ln194_4_reg_1276[22]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[23]),
        .Q(add_ln194_4_reg_1276[23]),
        .R(1'b0));
  CARRY8 \add_ln194_4_reg_1276_reg[23]_i_1 
       (.CI(\add_ln194_4_reg_1276_reg[15]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln194_4_reg_1276_reg[23]_i_1_n_5 ,\add_ln194_4_reg_1276_reg[23]_i_1_n_6 ,\add_ln194_4_reg_1276_reg[23]_i_1_n_7 ,\add_ln194_4_reg_1276_reg[23]_i_1_n_8 ,\add_ln194_4_reg_1276_reg[23]_i_1_n_9 ,\add_ln194_4_reg_1276_reg[23]_i_1_n_10 ,\add_ln194_4_reg_1276_reg[23]_i_1_n_11 ,\add_ln194_4_reg_1276_reg[23]_i_1_n_12 }),
        .DI({\add_ln194_4_reg_1276[23]_i_2_n_5 ,mul_8ns_16s_24_1_1_U159_n_6,mul_8ns_16s_24_1_1_U159_n_7,mul_8ns_16s_24_1_1_U159_n_8,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_10,mul_8ns_16s_24_1_1_U159_n_11,mul_8ns_16s_24_1_1_U159_n_12}),
        .O(add_ln194_4_fu_565_p2[23:16]),
        .S({mul_8ns_16s_24_1_1_U159_n_29,\add_ln194_4_reg_1276[23]_i_4_n_5 ,\add_ln194_4_reg_1276[23]_i_5_n_5 ,\add_ln194_4_reg_1276[23]_i_6_n_5 ,\add_ln194_4_reg_1276[23]_i_7_n_5 ,\add_ln194_4_reg_1276[23]_i_8_n_5 ,\add_ln194_4_reg_1276[23]_i_9_n_5 ,\add_ln194_4_reg_1276[23]_i_10_n_5 }));
  FDRE \add_ln194_4_reg_1276_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[24]),
        .Q(add_ln194_4_reg_1276[24]),
        .R(1'b0));
  CARRY8 \add_ln194_4_reg_1276_reg[24]_i_1 
       (.CI(\add_ln194_4_reg_1276_reg[23]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_add_ln194_4_reg_1276_reg[24]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln194_4_reg_1276_reg[24]_i_1_O_UNCONNECTED [7:1],add_ln194_4_fu_565_p2[24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln194_4_reg_1276_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[2]),
        .Q(add_ln194_4_reg_1276[2]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[3]),
        .Q(add_ln194_4_reg_1276[3]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[4]),
        .Q(add_ln194_4_reg_1276[4]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[5]),
        .Q(add_ln194_4_reg_1276[5]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[6]),
        .Q(add_ln194_4_reg_1276[6]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[7]),
        .Q(add_ln194_4_reg_1276[7]),
        .R(1'b0));
  CARRY8 \add_ln194_4_reg_1276_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln194_4_reg_1276_reg[7]_i_1_n_5 ,\add_ln194_4_reg_1276_reg[7]_i_1_n_6 ,\add_ln194_4_reg_1276_reg[7]_i_1_n_7 ,\add_ln194_4_reg_1276_reg[7]_i_1_n_8 ,\add_ln194_4_reg_1276_reg[7]_i_1_n_9 ,\add_ln194_4_reg_1276_reg[7]_i_1_n_10 ,\add_ln194_4_reg_1276_reg[7]_i_1_n_11 ,\add_ln194_4_reg_1276_reg[7]_i_1_n_12 }),
        .DI({mul_8ns_16s_24_1_1_U159_n_21,mul_8ns_16s_24_1_1_U159_n_22,mul_8ns_16s_24_1_1_U159_n_23,mul_8ns_16s_24_1_1_U159_n_24,mul_8ns_16s_24_1_1_U159_n_25,mul_8ns_16s_24_1_1_U159_n_26,mul_8ns_16s_24_1_1_U159_n_27,mul_8ns_16s_24_1_1_U159_n_28}),
        .O(add_ln194_4_fu_565_p2[7:0]),
        .S({\add_ln194_4_reg_1276[7]_i_2_n_5 ,\add_ln194_4_reg_1276[7]_i_3_n_5 ,\add_ln194_4_reg_1276[7]_i_4_n_5 ,\add_ln194_4_reg_1276[7]_i_5_n_5 ,\add_ln194_4_reg_1276[7]_i_6_n_5 ,\add_ln194_4_reg_1276[7]_i_7_n_5 ,\add_ln194_4_reg_1276[7]_i_8_n_5 ,\add_ln194_4_reg_1276[7]_i_9_n_5 }));
  FDRE \add_ln194_4_reg_1276_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[8]),
        .Q(add_ln194_4_reg_1276[8]),
        .R(1'b0));
  FDRE \add_ln194_4_reg_1276_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln194_4_fu_565_p2[9]),
        .Q(add_ln194_4_reg_1276[9]),
        .R(1'b0));
  CARRY8 add_ln194_5_fu_831_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln194_5_fu_831_p2_carry_n_5,add_ln194_5_fu_831_p2_carry_n_6,add_ln194_5_fu_831_p2_carry_n_7,add_ln194_5_fu_831_p2_carry_n_8,add_ln194_5_fu_831_p2_carry_n_9,add_ln194_5_fu_831_p2_carry_n_10,add_ln194_5_fu_831_p2_carry_n_11,add_ln194_5_fu_831_p2_carry_n_12}),
        .DI(add_ln194_4_reg_1276[7:0]),
        .O(NLW_add_ln194_5_fu_831_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U167_n_28,mac_muladd_8ns_16s_22s_25_4_1_U167_n_29,mac_muladd_8ns_16s_22s_25_4_1_U167_n_30,mac_muladd_8ns_16s_22s_25_4_1_U167_n_31,mac_muladd_8ns_16s_22s_25_4_1_U167_n_32,mac_muladd_8ns_16s_22s_25_4_1_U167_n_33,mac_muladd_8ns_16s_22s_25_4_1_U167_n_34,mac_muladd_8ns_16s_22s_25_4_1_U167_n_35}));
  CARRY8 add_ln194_5_fu_831_p2_carry__0
       (.CI(add_ln194_5_fu_831_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({add_ln194_5_fu_831_p2_carry__0_n_5,add_ln194_5_fu_831_p2_carry__0_n_6,add_ln194_5_fu_831_p2_carry__0_n_7,add_ln194_5_fu_831_p2_carry__0_n_8,add_ln194_5_fu_831_p2_carry__0_n_9,add_ln194_5_fu_831_p2_carry__0_n_10,add_ln194_5_fu_831_p2_carry__0_n_11,add_ln194_5_fu_831_p2_carry__0_n_12}),
        .DI(add_ln194_4_reg_1276[15:8]),
        .O({Gres_1_fu_837_p4[3:0],NLW_add_ln194_5_fu_831_p2_carry__0_O_UNCONNECTED[3:0]}),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U167_n_36,mac_muladd_8ns_16s_22s_25_4_1_U167_n_37,mac_muladd_8ns_16s_22s_25_4_1_U167_n_38,mac_muladd_8ns_16s_22s_25_4_1_U167_n_39,mac_muladd_8ns_16s_22s_25_4_1_U167_n_40,mac_muladd_8ns_16s_22s_25_4_1_U167_n_41,mac_muladd_8ns_16s_22s_25_4_1_U167_n_42,mac_muladd_8ns_16s_22s_25_4_1_U167_n_43}));
  CARRY8 add_ln194_5_fu_831_p2_carry__1
       (.CI(add_ln194_5_fu_831_p2_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({add_ln194_5_fu_831_p2_carry__1_n_5,add_ln194_5_fu_831_p2_carry__1_n_6,add_ln194_5_fu_831_p2_carry__1_n_7,add_ln194_5_fu_831_p2_carry__1_n_8,add_ln194_5_fu_831_p2_carry__1_n_9,add_ln194_5_fu_831_p2_carry__1_n_10,add_ln194_5_fu_831_p2_carry__1_n_11,add_ln194_5_fu_831_p2_carry__1_n_12}),
        .DI(add_ln194_4_reg_1276[23:16]),
        .O(Gres_1_fu_837_p4[11:4]),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U167_n_44,mac_muladd_8ns_16s_22s_25_4_1_U167_n_45,mac_muladd_8ns_16s_22s_25_4_1_U167_n_46,mac_muladd_8ns_16s_22s_25_4_1_U167_n_47,mac_muladd_8ns_16s_22s_25_4_1_U167_n_48,mac_muladd_8ns_16s_22s_25_4_1_U167_n_49,mac_muladd_8ns_16s_22s_25_4_1_U167_n_50,mac_muladd_8ns_16s_22s_25_4_1_U167_n_51}));
  CARRY8 add_ln194_5_fu_831_p2_carry__2
       (.CI(add_ln194_5_fu_831_p2_carry__1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln194_5_fu_831_p2_carry__2_CO_UNCONNECTED[7:2],add_ln194_5_fu_831_p2_carry__2_n_11,NLW_add_ln194_5_fu_831_p2_carry__2_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln194_5_fu_831_p2_carry__2_i_1_n_5}),
        .O({NLW_add_ln194_5_fu_831_p2_carry__2_O_UNCONNECTED[7:1],Gres_1_fu_837_p4[12]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,mac_muladd_8ns_16s_22s_25_4_1_U167_n_25}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln194_5_fu_831_p2_carry__2_i_1
       (.I0(add_ln194_4_reg_1276[24]),
        .O(add_ln194_5_fu_831_p2_carry__2_i_1_n_5));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    add_ln194_6_fu_648_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_8ns_16s_22s_25_4_1_U164_n_5,mac_muladd_8ns_16s_22s_25_4_1_U164_n_6}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln194_6_fu_648_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mac_muladd_8ns_16s_22s_25_4_1_U164_n_7,mac_muladd_8ns_16s_22s_25_4_1_U164_n_8,mac_muladd_8ns_16s_22s_25_4_1_U164_n_9,mac_muladd_8ns_16s_22s_25_4_1_U164_n_10,mac_muladd_8ns_16s_22s_25_4_1_U164_n_11,mac_muladd_8ns_16s_22s_25_4_1_U164_n_12,mac_muladd_8ns_16s_22s_25_4_1_U164_n_13,mac_muladd_8ns_16s_22s_25_4_1_U164_n_14,mac_muladd_8ns_16s_22s_25_4_1_U164_n_15,mac_muladd_8ns_16s_22s_25_4_1_U164_n_16,mac_muladd_8ns_16s_22s_25_4_1_U164_n_17,mac_muladd_8ns_16s_22s_25_4_1_U164_n_18,mac_muladd_8ns_16s_22s_25_4_1_U164_n_19,mac_muladd_8ns_16s_22s_25_4_1_U164_n_20,mac_muladd_8ns_16s_22s_25_4_1_U164_n_21,mac_muladd_8ns_16s_22s_25_4_1_U164_n_22,mac_muladd_8ns_16s_22s_25_4_1_U164_n_23,mac_muladd_8ns_16s_22s_25_4_1_U164_n_24}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln194_6_fu_648_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln194_6_fu_648_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln194_6_fu_648_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln194_6_fu_648_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(NLW_add_ln194_6_fu_648_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln194_6_fu_648_p2_P_UNCONNECTED[47:20],add_ln194_6_fu_648_p2_n_91,add_ln194_6_fu_648_p2_n_92,add_ln194_6_fu_648_p2_n_93,add_ln194_6_fu_648_p2_n_94,add_ln194_6_fu_648_p2_n_95,add_ln194_6_fu_648_p2_n_96,add_ln194_6_fu_648_p2_n_97,add_ln194_6_fu_648_p2_n_98,add_ln194_6_fu_648_p2_n_99,add_ln194_6_fu_648_p2_n_100,add_ln194_6_fu_648_p2_n_101,add_ln194_6_fu_648_p2_n_102,add_ln194_6_fu_648_p2_n_103,add_ln194_6_fu_648_p2_n_104,add_ln194_6_fu_648_p2_n_105,add_ln194_6_fu_648_p2_n_106,add_ln194_6_fu_648_p2_n_107,add_ln194_6_fu_648_p2_n_108,add_ln194_6_fu_648_p2_n_109,add_ln194_6_fu_648_p2_n_110}),
        .PATTERNBDETECT(NLW_add_ln194_6_fu_648_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln194_6_fu_648_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({trunc_ln194_1_reg_1245_reg_n_111,trunc_ln194_1_reg_1245_reg_n_112,trunc_ln194_1_reg_1245_reg_n_113,trunc_ln194_1_reg_1245_reg_n_114,trunc_ln194_1_reg_1245_reg_n_115,trunc_ln194_1_reg_1245_reg_n_116,trunc_ln194_1_reg_1245_reg_n_117,trunc_ln194_1_reg_1245_reg_n_118,trunc_ln194_1_reg_1245_reg_n_119,trunc_ln194_1_reg_1245_reg_n_120,trunc_ln194_1_reg_1245_reg_n_121,trunc_ln194_1_reg_1245_reg_n_122,trunc_ln194_1_reg_1245_reg_n_123,trunc_ln194_1_reg_1245_reg_n_124,trunc_ln194_1_reg_1245_reg_n_125,trunc_ln194_1_reg_1245_reg_n_126,trunc_ln194_1_reg_1245_reg_n_127,trunc_ln194_1_reg_1245_reg_n_128,trunc_ln194_1_reg_1245_reg_n_129,trunc_ln194_1_reg_1245_reg_n_130,trunc_ln194_1_reg_1245_reg_n_131,trunc_ln194_1_reg_1245_reg_n_132,trunc_ln194_1_reg_1245_reg_n_133,trunc_ln194_1_reg_1245_reg_n_134,trunc_ln194_1_reg_1245_reg_n_135,trunc_ln194_1_reg_1245_reg_n_136,trunc_ln194_1_reg_1245_reg_n_137,trunc_ln194_1_reg_1245_reg_n_138,trunc_ln194_1_reg_1245_reg_n_139,trunc_ln194_1_reg_1245_reg_n_140,trunc_ln194_1_reg_1245_reg_n_141,trunc_ln194_1_reg_1245_reg_n_142,trunc_ln194_1_reg_1245_reg_n_143,trunc_ln194_1_reg_1245_reg_n_144,trunc_ln194_1_reg_1245_reg_n_145,trunc_ln194_1_reg_1245_reg_n_146,trunc_ln194_1_reg_1245_reg_n_147,trunc_ln194_1_reg_1245_reg_n_148,trunc_ln194_1_reg_1245_reg_n_149,trunc_ln194_1_reg_1245_reg_n_150,trunc_ln194_1_reg_1245_reg_n_151,trunc_ln194_1_reg_1245_reg_n_152,trunc_ln194_1_reg_1245_reg_n_153,trunc_ln194_1_reg_1245_reg_n_154,trunc_ln194_1_reg_1245_reg_n_155,trunc_ln194_1_reg_1245_reg_n_156,trunc_ln194_1_reg_1245_reg_n_157,trunc_ln194_1_reg_1245_reg_n_158}),
        .PCOUT(NLW_add_ln194_6_fu_648_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln194_6_fu_648_p2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_add_ln194_6_fu_648_p2_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    add_ln194_7_fu_826_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_8ns_16s_22s_25_4_1_U167_n_5,mac_muladd_8ns_16s_22s_25_4_1_U167_n_6}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln194_7_fu_826_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mac_muladd_8ns_16s_22s_25_4_1_U167_n_7,mac_muladd_8ns_16s_22s_25_4_1_U167_n_8,mac_muladd_8ns_16s_22s_25_4_1_U167_n_9,mac_muladd_8ns_16s_22s_25_4_1_U167_n_10,mac_muladd_8ns_16s_22s_25_4_1_U167_n_11,mac_muladd_8ns_16s_22s_25_4_1_U167_n_12,mac_muladd_8ns_16s_22s_25_4_1_U167_n_13,mac_muladd_8ns_16s_22s_25_4_1_U167_n_14,mac_muladd_8ns_16s_22s_25_4_1_U167_n_15,mac_muladd_8ns_16s_22s_25_4_1_U167_n_16,mac_muladd_8ns_16s_22s_25_4_1_U167_n_17,mac_muladd_8ns_16s_22s_25_4_1_U167_n_18,mac_muladd_8ns_16s_22s_25_4_1_U167_n_19,mac_muladd_8ns_16s_22s_25_4_1_U167_n_20,mac_muladd_8ns_16s_22s_25_4_1_U167_n_21,mac_muladd_8ns_16s_22s_25_4_1_U167_n_22,mac_muladd_8ns_16s_22s_25_4_1_U167_n_23,mac_muladd_8ns_16s_22s_25_4_1_U167_n_24}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln194_7_fu_826_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln194_7_fu_826_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln194_7_fu_826_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln194_7_fu_826_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(NLW_add_ln194_7_fu_826_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln194_7_fu_826_p2_P_UNCONNECTED[47:20],add_ln194_7_fu_826_p2_n_91,add_ln194_7_fu_826_p2_n_92,add_ln194_7_fu_826_p2_n_93,add_ln194_7_fu_826_p2_n_94,add_ln194_7_fu_826_p2_n_95,add_ln194_7_fu_826_p2_n_96,add_ln194_7_fu_826_p2_n_97,add_ln194_7_fu_826_p2_n_98,add_ln194_7_fu_826_p2_n_99,add_ln194_7_fu_826_p2_n_100,add_ln194_7_fu_826_p2_n_101,add_ln194_7_fu_826_p2_n_102,add_ln194_7_fu_826_p2_n_103,add_ln194_7_fu_826_p2_n_104,add_ln194_7_fu_826_p2_n_105,add_ln194_7_fu_826_p2_n_106,add_ln194_7_fu_826_p2_n_107,add_ln194_7_fu_826_p2_n_108,add_ln194_7_fu_826_p2_n_109,add_ln194_7_fu_826_p2_n_110}),
        .PATTERNBDETECT(NLW_add_ln194_7_fu_826_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln194_7_fu_826_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({trunc_ln194_3_reg_1281_reg_n_111,trunc_ln194_3_reg_1281_reg_n_112,trunc_ln194_3_reg_1281_reg_n_113,trunc_ln194_3_reg_1281_reg_n_114,trunc_ln194_3_reg_1281_reg_n_115,trunc_ln194_3_reg_1281_reg_n_116,trunc_ln194_3_reg_1281_reg_n_117,trunc_ln194_3_reg_1281_reg_n_118,trunc_ln194_3_reg_1281_reg_n_119,trunc_ln194_3_reg_1281_reg_n_120,trunc_ln194_3_reg_1281_reg_n_121,trunc_ln194_3_reg_1281_reg_n_122,trunc_ln194_3_reg_1281_reg_n_123,trunc_ln194_3_reg_1281_reg_n_124,trunc_ln194_3_reg_1281_reg_n_125,trunc_ln194_3_reg_1281_reg_n_126,trunc_ln194_3_reg_1281_reg_n_127,trunc_ln194_3_reg_1281_reg_n_128,trunc_ln194_3_reg_1281_reg_n_129,trunc_ln194_3_reg_1281_reg_n_130,trunc_ln194_3_reg_1281_reg_n_131,trunc_ln194_3_reg_1281_reg_n_132,trunc_ln194_3_reg_1281_reg_n_133,trunc_ln194_3_reg_1281_reg_n_134,trunc_ln194_3_reg_1281_reg_n_135,trunc_ln194_3_reg_1281_reg_n_136,trunc_ln194_3_reg_1281_reg_n_137,trunc_ln194_3_reg_1281_reg_n_138,trunc_ln194_3_reg_1281_reg_n_139,trunc_ln194_3_reg_1281_reg_n_140,trunc_ln194_3_reg_1281_reg_n_141,trunc_ln194_3_reg_1281_reg_n_142,trunc_ln194_3_reg_1281_reg_n_143,trunc_ln194_3_reg_1281_reg_n_144,trunc_ln194_3_reg_1281_reg_n_145,trunc_ln194_3_reg_1281_reg_n_146,trunc_ln194_3_reg_1281_reg_n_147,trunc_ln194_3_reg_1281_reg_n_148,trunc_ln194_3_reg_1281_reg_n_149,trunc_ln194_3_reg_1281_reg_n_150,trunc_ln194_3_reg_1281_reg_n_151,trunc_ln194_3_reg_1281_reg_n_152,trunc_ln194_3_reg_1281_reg_n_153,trunc_ln194_3_reg_1281_reg_n_154,trunc_ln194_3_reg_1281_reg_n_155,trunc_ln194_3_reg_1281_reg_n_156,trunc_ln194_3_reg_1281_reg_n_157,trunc_ln194_3_reg_1281_reg_n_158}),
        .PCOUT(NLW_add_ln194_7_fu_826_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln194_7_fu_826_p2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_add_ln194_7_fu_826_p2_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[15]_i_2 
       (.I0(mul_16s_8ns_24_1_1_U156_n_13),
        .I1(mul_8ns_16s_24_1_1_U155_n_13),
        .O(\add_ln196_1_reg_1256[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[15]_i_3 
       (.I0(mul_16s_8ns_24_1_1_U156_n_14),
        .I1(mul_8ns_16s_24_1_1_U155_n_14),
        .O(\add_ln196_1_reg_1256[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[15]_i_4 
       (.I0(mul_16s_8ns_24_1_1_U156_n_15),
        .I1(mul_8ns_16s_24_1_1_U155_n_15),
        .O(\add_ln196_1_reg_1256[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[15]_i_5 
       (.I0(mul_16s_8ns_24_1_1_U156_n_16),
        .I1(mul_8ns_16s_24_1_1_U155_n_16),
        .O(\add_ln196_1_reg_1256[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[15]_i_6 
       (.I0(mul_16s_8ns_24_1_1_U156_n_17),
        .I1(mul_8ns_16s_24_1_1_U155_n_17),
        .O(\add_ln196_1_reg_1256[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[15]_i_7 
       (.I0(mul_16s_8ns_24_1_1_U156_n_18),
        .I1(mul_8ns_16s_24_1_1_U155_n_18),
        .O(\add_ln196_1_reg_1256[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[15]_i_8 
       (.I0(mul_16s_8ns_24_1_1_U156_n_19),
        .I1(mul_8ns_16s_24_1_1_U155_n_19),
        .O(\add_ln196_1_reg_1256[15]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[15]_i_9 
       (.I0(mul_16s_8ns_24_1_1_U156_n_20),
        .I1(mul_8ns_16s_24_1_1_U155_n_20),
        .O(\add_ln196_1_reg_1256[15]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[23]_i_10 
       (.I0(mul_16s_8ns_24_1_1_U156_n_12),
        .I1(mul_8ns_16s_24_1_1_U155_n_12),
        .O(\add_ln196_1_reg_1256[23]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln196_1_reg_1256[23]_i_2 
       (.I0(mul_16s_8ns_24_1_1_U156_n_5),
        .O(\add_ln196_1_reg_1256[23]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[23]_i_4 
       (.I0(mul_16s_8ns_24_1_1_U156_n_6),
        .I1(mul_8ns_16s_24_1_1_U155_n_6),
        .O(\add_ln196_1_reg_1256[23]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[23]_i_5 
       (.I0(mul_16s_8ns_24_1_1_U156_n_7),
        .I1(mul_8ns_16s_24_1_1_U155_n_7),
        .O(\add_ln196_1_reg_1256[23]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[23]_i_6 
       (.I0(mul_16s_8ns_24_1_1_U156_n_8),
        .I1(mul_8ns_16s_24_1_1_U155_n_8),
        .O(\add_ln196_1_reg_1256[23]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[23]_i_7 
       (.I0(mul_16s_8ns_24_1_1_U156_n_9),
        .I1(mul_8ns_16s_24_1_1_U155_n_9),
        .O(\add_ln196_1_reg_1256[23]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[23]_i_8 
       (.I0(mul_16s_8ns_24_1_1_U156_n_10),
        .I1(mul_8ns_16s_24_1_1_U155_n_10),
        .O(\add_ln196_1_reg_1256[23]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[23]_i_9 
       (.I0(mul_16s_8ns_24_1_1_U156_n_11),
        .I1(mul_8ns_16s_24_1_1_U155_n_11),
        .O(\add_ln196_1_reg_1256[23]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[7]_i_2 
       (.I0(mul_16s_8ns_24_1_1_U156_n_21),
        .I1(mul_8ns_16s_24_1_1_U155_n_21),
        .O(\add_ln196_1_reg_1256[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[7]_i_3 
       (.I0(mul_16s_8ns_24_1_1_U156_n_22),
        .I1(mul_8ns_16s_24_1_1_U155_n_22),
        .O(\add_ln196_1_reg_1256[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[7]_i_4 
       (.I0(mul_16s_8ns_24_1_1_U156_n_23),
        .I1(mul_8ns_16s_24_1_1_U155_n_23),
        .O(\add_ln196_1_reg_1256[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[7]_i_5 
       (.I0(mul_16s_8ns_24_1_1_U156_n_24),
        .I1(mul_8ns_16s_24_1_1_U155_n_24),
        .O(\add_ln196_1_reg_1256[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[7]_i_6 
       (.I0(mul_16s_8ns_24_1_1_U156_n_25),
        .I1(mul_8ns_16s_24_1_1_U155_n_25),
        .O(\add_ln196_1_reg_1256[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[7]_i_7 
       (.I0(mul_16s_8ns_24_1_1_U156_n_26),
        .I1(mul_8ns_16s_24_1_1_U155_n_26),
        .O(\add_ln196_1_reg_1256[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[7]_i_8 
       (.I0(mul_16s_8ns_24_1_1_U156_n_27),
        .I1(mul_8ns_16s_24_1_1_U155_n_27),
        .O(\add_ln196_1_reg_1256[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_1_reg_1256[7]_i_9 
       (.I0(mul_16s_8ns_24_1_1_U156_n_28),
        .I1(mul_8ns_16s_24_1_1_U155_n_28),
        .O(\add_ln196_1_reg_1256[7]_i_9_n_5 ));
  FDRE \add_ln196_1_reg_1256_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[0]),
        .Q(add_ln196_1_reg_1256[0]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[10]),
        .Q(add_ln196_1_reg_1256[10]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[11]),
        .Q(add_ln196_1_reg_1256[11]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[12]),
        .Q(add_ln196_1_reg_1256[12]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[13]),
        .Q(add_ln196_1_reg_1256[13]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[14]),
        .Q(add_ln196_1_reg_1256[14]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[15]),
        .Q(add_ln196_1_reg_1256[15]),
        .R(1'b0));
  CARRY8 \add_ln196_1_reg_1256_reg[15]_i_1 
       (.CI(\add_ln196_1_reg_1256_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln196_1_reg_1256_reg[15]_i_1_n_5 ,\add_ln196_1_reg_1256_reg[15]_i_1_n_6 ,\add_ln196_1_reg_1256_reg[15]_i_1_n_7 ,\add_ln196_1_reg_1256_reg[15]_i_1_n_8 ,\add_ln196_1_reg_1256_reg[15]_i_1_n_9 ,\add_ln196_1_reg_1256_reg[15]_i_1_n_10 ,\add_ln196_1_reg_1256_reg[15]_i_1_n_11 ,\add_ln196_1_reg_1256_reg[15]_i_1_n_12 }),
        .DI({mul_16s_8ns_24_1_1_U156_n_13,mul_16s_8ns_24_1_1_U156_n_14,mul_16s_8ns_24_1_1_U156_n_15,mul_16s_8ns_24_1_1_U156_n_16,mul_16s_8ns_24_1_1_U156_n_17,mul_16s_8ns_24_1_1_U156_n_18,mul_16s_8ns_24_1_1_U156_n_19,mul_16s_8ns_24_1_1_U156_n_20}),
        .O(add_ln196_1_fu_491_p2[15:8]),
        .S({\add_ln196_1_reg_1256[15]_i_2_n_5 ,\add_ln196_1_reg_1256[15]_i_3_n_5 ,\add_ln196_1_reg_1256[15]_i_4_n_5 ,\add_ln196_1_reg_1256[15]_i_5_n_5 ,\add_ln196_1_reg_1256[15]_i_6_n_5 ,\add_ln196_1_reg_1256[15]_i_7_n_5 ,\add_ln196_1_reg_1256[15]_i_8_n_5 ,\add_ln196_1_reg_1256[15]_i_9_n_5 }));
  FDRE \add_ln196_1_reg_1256_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[16]),
        .Q(add_ln196_1_reg_1256[16]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[17]),
        .Q(add_ln196_1_reg_1256[17]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[18]),
        .Q(add_ln196_1_reg_1256[18]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[19]),
        .Q(add_ln196_1_reg_1256[19]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[1]),
        .Q(add_ln196_1_reg_1256[1]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[20]),
        .Q(add_ln196_1_reg_1256[20]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[21]),
        .Q(add_ln196_1_reg_1256[21]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[22]),
        .Q(add_ln196_1_reg_1256[22]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[23]),
        .Q(add_ln196_1_reg_1256[23]),
        .R(1'b0));
  CARRY8 \add_ln196_1_reg_1256_reg[23]_i_1 
       (.CI(\add_ln196_1_reg_1256_reg[15]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln196_1_reg_1256_reg[23]_i_1_n_5 ,\add_ln196_1_reg_1256_reg[23]_i_1_n_6 ,\add_ln196_1_reg_1256_reg[23]_i_1_n_7 ,\add_ln196_1_reg_1256_reg[23]_i_1_n_8 ,\add_ln196_1_reg_1256_reg[23]_i_1_n_9 ,\add_ln196_1_reg_1256_reg[23]_i_1_n_10 ,\add_ln196_1_reg_1256_reg[23]_i_1_n_11 ,\add_ln196_1_reg_1256_reg[23]_i_1_n_12 }),
        .DI({\add_ln196_1_reg_1256[23]_i_2_n_5 ,mul_16s_8ns_24_1_1_U156_n_6,mul_16s_8ns_24_1_1_U156_n_7,mul_16s_8ns_24_1_1_U156_n_8,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_10,mul_16s_8ns_24_1_1_U156_n_11,mul_16s_8ns_24_1_1_U156_n_12}),
        .O(add_ln196_1_fu_491_p2[23:16]),
        .S({mul_16s_8ns_24_1_1_U156_n_29,\add_ln196_1_reg_1256[23]_i_4_n_5 ,\add_ln196_1_reg_1256[23]_i_5_n_5 ,\add_ln196_1_reg_1256[23]_i_6_n_5 ,\add_ln196_1_reg_1256[23]_i_7_n_5 ,\add_ln196_1_reg_1256[23]_i_8_n_5 ,\add_ln196_1_reg_1256[23]_i_9_n_5 ,\add_ln196_1_reg_1256[23]_i_10_n_5 }));
  FDRE \add_ln196_1_reg_1256_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[24]),
        .Q(add_ln196_1_reg_1256[24]),
        .R(1'b0));
  CARRY8 \add_ln196_1_reg_1256_reg[24]_i_1 
       (.CI(\add_ln196_1_reg_1256_reg[23]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_add_ln196_1_reg_1256_reg[24]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln196_1_reg_1256_reg[24]_i_1_O_UNCONNECTED [7:1],add_ln196_1_fu_491_p2[24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln196_1_reg_1256_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[2]),
        .Q(add_ln196_1_reg_1256[2]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[3]),
        .Q(add_ln196_1_reg_1256[3]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[4]),
        .Q(add_ln196_1_reg_1256[4]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[5]),
        .Q(add_ln196_1_reg_1256[5]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[6]),
        .Q(add_ln196_1_reg_1256[6]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[7]),
        .Q(add_ln196_1_reg_1256[7]),
        .R(1'b0));
  CARRY8 \add_ln196_1_reg_1256_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln196_1_reg_1256_reg[7]_i_1_n_5 ,\add_ln196_1_reg_1256_reg[7]_i_1_n_6 ,\add_ln196_1_reg_1256_reg[7]_i_1_n_7 ,\add_ln196_1_reg_1256_reg[7]_i_1_n_8 ,\add_ln196_1_reg_1256_reg[7]_i_1_n_9 ,\add_ln196_1_reg_1256_reg[7]_i_1_n_10 ,\add_ln196_1_reg_1256_reg[7]_i_1_n_11 ,\add_ln196_1_reg_1256_reg[7]_i_1_n_12 }),
        .DI({mul_16s_8ns_24_1_1_U156_n_21,mul_16s_8ns_24_1_1_U156_n_22,mul_16s_8ns_24_1_1_U156_n_23,mul_16s_8ns_24_1_1_U156_n_24,mul_16s_8ns_24_1_1_U156_n_25,mul_16s_8ns_24_1_1_U156_n_26,mul_16s_8ns_24_1_1_U156_n_27,mul_16s_8ns_24_1_1_U156_n_28}),
        .O(add_ln196_1_fu_491_p2[7:0]),
        .S({\add_ln196_1_reg_1256[7]_i_2_n_5 ,\add_ln196_1_reg_1256[7]_i_3_n_5 ,\add_ln196_1_reg_1256[7]_i_4_n_5 ,\add_ln196_1_reg_1256[7]_i_5_n_5 ,\add_ln196_1_reg_1256[7]_i_6_n_5 ,\add_ln196_1_reg_1256[7]_i_7_n_5 ,\add_ln196_1_reg_1256[7]_i_8_n_5 ,\add_ln196_1_reg_1256[7]_i_9_n_5 }));
  FDRE \add_ln196_1_reg_1256_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[8]),
        .Q(add_ln196_1_reg_1256[8]),
        .R(1'b0));
  FDRE \add_ln196_1_reg_1256_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_1_fu_491_p2[9]),
        .Q(add_ln196_1_reg_1256[9]),
        .R(1'b0));
  CARRY8 add_ln196_2_fu_683_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln196_2_fu_683_p2_carry_n_5,add_ln196_2_fu_683_p2_carry_n_6,add_ln196_2_fu_683_p2_carry_n_7,add_ln196_2_fu_683_p2_carry_n_8,add_ln196_2_fu_683_p2_carry_n_9,add_ln196_2_fu_683_p2_carry_n_10,add_ln196_2_fu_683_p2_carry_n_11,add_ln196_2_fu_683_p2_carry_n_12}),
        .DI(add_ln196_1_reg_1256[7:0]),
        .O(NLW_add_ln196_2_fu_683_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U165_n_28,mac_muladd_8ns_16s_22s_25_4_1_U165_n_29,mac_muladd_8ns_16s_22s_25_4_1_U165_n_30,mac_muladd_8ns_16s_22s_25_4_1_U165_n_31,mac_muladd_8ns_16s_22s_25_4_1_U165_n_32,mac_muladd_8ns_16s_22s_25_4_1_U165_n_33,mac_muladd_8ns_16s_22s_25_4_1_U165_n_34,mac_muladd_8ns_16s_22s_25_4_1_U165_n_35}));
  CARRY8 add_ln196_2_fu_683_p2_carry__0
       (.CI(add_ln196_2_fu_683_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({add_ln196_2_fu_683_p2_carry__0_n_5,add_ln196_2_fu_683_p2_carry__0_n_6,add_ln196_2_fu_683_p2_carry__0_n_7,add_ln196_2_fu_683_p2_carry__0_n_8,add_ln196_2_fu_683_p2_carry__0_n_9,add_ln196_2_fu_683_p2_carry__0_n_10,add_ln196_2_fu_683_p2_carry__0_n_11,add_ln196_2_fu_683_p2_carry__0_n_12}),
        .DI(add_ln196_1_reg_1256[15:8]),
        .O({Bres_fu_689_p4[3:0],NLW_add_ln196_2_fu_683_p2_carry__0_O_UNCONNECTED[3:0]}),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U165_n_36,mac_muladd_8ns_16s_22s_25_4_1_U165_n_37,mac_muladd_8ns_16s_22s_25_4_1_U165_n_38,mac_muladd_8ns_16s_22s_25_4_1_U165_n_39,mac_muladd_8ns_16s_22s_25_4_1_U165_n_40,mac_muladd_8ns_16s_22s_25_4_1_U165_n_41,mac_muladd_8ns_16s_22s_25_4_1_U165_n_42,mac_muladd_8ns_16s_22s_25_4_1_U165_n_43}));
  CARRY8 add_ln196_2_fu_683_p2_carry__1
       (.CI(add_ln196_2_fu_683_p2_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({add_ln196_2_fu_683_p2_carry__1_n_5,add_ln196_2_fu_683_p2_carry__1_n_6,add_ln196_2_fu_683_p2_carry__1_n_7,add_ln196_2_fu_683_p2_carry__1_n_8,add_ln196_2_fu_683_p2_carry__1_n_9,add_ln196_2_fu_683_p2_carry__1_n_10,add_ln196_2_fu_683_p2_carry__1_n_11,add_ln196_2_fu_683_p2_carry__1_n_12}),
        .DI(add_ln196_1_reg_1256[23:16]),
        .O(Bres_fu_689_p4[11:4]),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U165_n_44,mac_muladd_8ns_16s_22s_25_4_1_U165_n_45,mac_muladd_8ns_16s_22s_25_4_1_U165_n_46,mac_muladd_8ns_16s_22s_25_4_1_U165_n_47,mac_muladd_8ns_16s_22s_25_4_1_U165_n_48,mac_muladd_8ns_16s_22s_25_4_1_U165_n_49,mac_muladd_8ns_16s_22s_25_4_1_U165_n_50,mac_muladd_8ns_16s_22s_25_4_1_U165_n_51}));
  CARRY8 add_ln196_2_fu_683_p2_carry__2
       (.CI(add_ln196_2_fu_683_p2_carry__1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln196_2_fu_683_p2_carry__2_CO_UNCONNECTED[7:2],add_ln196_2_fu_683_p2_carry__2_n_11,NLW_add_ln196_2_fu_683_p2_carry__2_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln196_2_fu_683_p2_carry__2_i_1_n_5}),
        .O({NLW_add_ln196_2_fu_683_p2_carry__2_O_UNCONNECTED[7:1],Bres_fu_689_p4[12]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,mac_muladd_8ns_16s_22s_25_4_1_U165_n_25}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln196_2_fu_683_p2_carry__2_i_1
       (.I0(add_ln196_1_reg_1256[24]),
        .O(add_ln196_2_fu_683_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[15]_i_2 
       (.I0(mul_8ns_16s_24_1_1_U161_n_13),
        .I1(mul_8ns_16s_24_1_1_U162_n_13),
        .O(\add_ln196_4_reg_1286[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[15]_i_3 
       (.I0(mul_8ns_16s_24_1_1_U161_n_14),
        .I1(mul_8ns_16s_24_1_1_U162_n_14),
        .O(\add_ln196_4_reg_1286[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[15]_i_4 
       (.I0(mul_8ns_16s_24_1_1_U161_n_15),
        .I1(mul_8ns_16s_24_1_1_U162_n_15),
        .O(\add_ln196_4_reg_1286[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[15]_i_5 
       (.I0(mul_8ns_16s_24_1_1_U161_n_16),
        .I1(mul_8ns_16s_24_1_1_U162_n_16),
        .O(\add_ln196_4_reg_1286[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[15]_i_6 
       (.I0(mul_8ns_16s_24_1_1_U161_n_17),
        .I1(mul_8ns_16s_24_1_1_U162_n_17),
        .O(\add_ln196_4_reg_1286[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[15]_i_7 
       (.I0(mul_8ns_16s_24_1_1_U161_n_18),
        .I1(mul_8ns_16s_24_1_1_U162_n_18),
        .O(\add_ln196_4_reg_1286[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[15]_i_8 
       (.I0(mul_8ns_16s_24_1_1_U161_n_19),
        .I1(mul_8ns_16s_24_1_1_U162_n_19),
        .O(\add_ln196_4_reg_1286[15]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[15]_i_9 
       (.I0(mul_8ns_16s_24_1_1_U161_n_20),
        .I1(mul_8ns_16s_24_1_1_U162_n_20),
        .O(\add_ln196_4_reg_1286[15]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[23]_i_10 
       (.I0(mul_8ns_16s_24_1_1_U161_n_12),
        .I1(mul_8ns_16s_24_1_1_U162_n_12),
        .O(\add_ln196_4_reg_1286[23]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln196_4_reg_1286[23]_i_2 
       (.I0(mul_8ns_16s_24_1_1_U161_n_5),
        .O(\add_ln196_4_reg_1286[23]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[23]_i_4 
       (.I0(mul_8ns_16s_24_1_1_U161_n_6),
        .I1(mul_8ns_16s_24_1_1_U162_n_6),
        .O(\add_ln196_4_reg_1286[23]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[23]_i_5 
       (.I0(mul_8ns_16s_24_1_1_U161_n_7),
        .I1(mul_8ns_16s_24_1_1_U162_n_7),
        .O(\add_ln196_4_reg_1286[23]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[23]_i_6 
       (.I0(mul_8ns_16s_24_1_1_U161_n_8),
        .I1(mul_8ns_16s_24_1_1_U162_n_8),
        .O(\add_ln196_4_reg_1286[23]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[23]_i_7 
       (.I0(mul_8ns_16s_24_1_1_U161_n_9),
        .I1(mul_8ns_16s_24_1_1_U162_n_9),
        .O(\add_ln196_4_reg_1286[23]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[23]_i_8 
       (.I0(mul_8ns_16s_24_1_1_U161_n_10),
        .I1(mul_8ns_16s_24_1_1_U162_n_10),
        .O(\add_ln196_4_reg_1286[23]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[23]_i_9 
       (.I0(mul_8ns_16s_24_1_1_U161_n_11),
        .I1(mul_8ns_16s_24_1_1_U162_n_11),
        .O(\add_ln196_4_reg_1286[23]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[7]_i_2 
       (.I0(mul_8ns_16s_24_1_1_U161_n_21),
        .I1(mul_8ns_16s_24_1_1_U162_n_21),
        .O(\add_ln196_4_reg_1286[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[7]_i_3 
       (.I0(mul_8ns_16s_24_1_1_U161_n_22),
        .I1(mul_8ns_16s_24_1_1_U162_n_22),
        .O(\add_ln196_4_reg_1286[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[7]_i_4 
       (.I0(mul_8ns_16s_24_1_1_U161_n_23),
        .I1(mul_8ns_16s_24_1_1_U162_n_23),
        .O(\add_ln196_4_reg_1286[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[7]_i_5 
       (.I0(mul_8ns_16s_24_1_1_U161_n_24),
        .I1(mul_8ns_16s_24_1_1_U162_n_24),
        .O(\add_ln196_4_reg_1286[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[7]_i_6 
       (.I0(mul_8ns_16s_24_1_1_U161_n_25),
        .I1(mul_8ns_16s_24_1_1_U162_n_25),
        .O(\add_ln196_4_reg_1286[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[7]_i_7 
       (.I0(mul_8ns_16s_24_1_1_U161_n_26),
        .I1(mul_8ns_16s_24_1_1_U162_n_26),
        .O(\add_ln196_4_reg_1286[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[7]_i_8 
       (.I0(mul_8ns_16s_24_1_1_U161_n_27),
        .I1(mul_8ns_16s_24_1_1_U162_n_27),
        .O(\add_ln196_4_reg_1286[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln196_4_reg_1286[7]_i_9 
       (.I0(mul_8ns_16s_24_1_1_U161_n_28),
        .I1(mul_8ns_16s_24_1_1_U162_n_28),
        .O(\add_ln196_4_reg_1286[7]_i_9_n_5 ));
  FDRE \add_ln196_4_reg_1286_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[0]),
        .Q(add_ln196_4_reg_1286[0]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[10]),
        .Q(add_ln196_4_reg_1286[10]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[11]),
        .Q(add_ln196_4_reg_1286[11]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[12]),
        .Q(add_ln196_4_reg_1286[12]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[13]),
        .Q(add_ln196_4_reg_1286[13]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[14]),
        .Q(add_ln196_4_reg_1286[14]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[15]),
        .Q(add_ln196_4_reg_1286[15]),
        .R(1'b0));
  CARRY8 \add_ln196_4_reg_1286_reg[15]_i_1 
       (.CI(\add_ln196_4_reg_1286_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln196_4_reg_1286_reg[15]_i_1_n_5 ,\add_ln196_4_reg_1286_reg[15]_i_1_n_6 ,\add_ln196_4_reg_1286_reg[15]_i_1_n_7 ,\add_ln196_4_reg_1286_reg[15]_i_1_n_8 ,\add_ln196_4_reg_1286_reg[15]_i_1_n_9 ,\add_ln196_4_reg_1286_reg[15]_i_1_n_10 ,\add_ln196_4_reg_1286_reg[15]_i_1_n_11 ,\add_ln196_4_reg_1286_reg[15]_i_1_n_12 }),
        .DI({mul_8ns_16s_24_1_1_U161_n_13,mul_8ns_16s_24_1_1_U161_n_14,mul_8ns_16s_24_1_1_U161_n_15,mul_8ns_16s_24_1_1_U161_n_16,mul_8ns_16s_24_1_1_U161_n_17,mul_8ns_16s_24_1_1_U161_n_18,mul_8ns_16s_24_1_1_U161_n_19,mul_8ns_16s_24_1_1_U161_n_20}),
        .O(add_ln196_4_fu_599_p2[15:8]),
        .S({\add_ln196_4_reg_1286[15]_i_2_n_5 ,\add_ln196_4_reg_1286[15]_i_3_n_5 ,\add_ln196_4_reg_1286[15]_i_4_n_5 ,\add_ln196_4_reg_1286[15]_i_5_n_5 ,\add_ln196_4_reg_1286[15]_i_6_n_5 ,\add_ln196_4_reg_1286[15]_i_7_n_5 ,\add_ln196_4_reg_1286[15]_i_8_n_5 ,\add_ln196_4_reg_1286[15]_i_9_n_5 }));
  FDRE \add_ln196_4_reg_1286_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[16]),
        .Q(add_ln196_4_reg_1286[16]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[17]),
        .Q(add_ln196_4_reg_1286[17]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[18]),
        .Q(add_ln196_4_reg_1286[18]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[19]),
        .Q(add_ln196_4_reg_1286[19]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[1]),
        .Q(add_ln196_4_reg_1286[1]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[20]),
        .Q(add_ln196_4_reg_1286[20]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[21]),
        .Q(add_ln196_4_reg_1286[21]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[22]),
        .Q(add_ln196_4_reg_1286[22]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[23]),
        .Q(add_ln196_4_reg_1286[23]),
        .R(1'b0));
  CARRY8 \add_ln196_4_reg_1286_reg[23]_i_1 
       (.CI(\add_ln196_4_reg_1286_reg[15]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln196_4_reg_1286_reg[23]_i_1_n_5 ,\add_ln196_4_reg_1286_reg[23]_i_1_n_6 ,\add_ln196_4_reg_1286_reg[23]_i_1_n_7 ,\add_ln196_4_reg_1286_reg[23]_i_1_n_8 ,\add_ln196_4_reg_1286_reg[23]_i_1_n_9 ,\add_ln196_4_reg_1286_reg[23]_i_1_n_10 ,\add_ln196_4_reg_1286_reg[23]_i_1_n_11 ,\add_ln196_4_reg_1286_reg[23]_i_1_n_12 }),
        .DI({\add_ln196_4_reg_1286[23]_i_2_n_5 ,mul_8ns_16s_24_1_1_U161_n_6,mul_8ns_16s_24_1_1_U161_n_7,mul_8ns_16s_24_1_1_U161_n_8,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_10,mul_8ns_16s_24_1_1_U161_n_11,mul_8ns_16s_24_1_1_U161_n_12}),
        .O(add_ln196_4_fu_599_p2[23:16]),
        .S({mul_8ns_16s_24_1_1_U161_n_29,\add_ln196_4_reg_1286[23]_i_4_n_5 ,\add_ln196_4_reg_1286[23]_i_5_n_5 ,\add_ln196_4_reg_1286[23]_i_6_n_5 ,\add_ln196_4_reg_1286[23]_i_7_n_5 ,\add_ln196_4_reg_1286[23]_i_8_n_5 ,\add_ln196_4_reg_1286[23]_i_9_n_5 ,\add_ln196_4_reg_1286[23]_i_10_n_5 }));
  FDRE \add_ln196_4_reg_1286_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[24]),
        .Q(add_ln196_4_reg_1286[24]),
        .R(1'b0));
  CARRY8 \add_ln196_4_reg_1286_reg[24]_i_1 
       (.CI(\add_ln196_4_reg_1286_reg[23]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_add_ln196_4_reg_1286_reg[24]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln196_4_reg_1286_reg[24]_i_1_O_UNCONNECTED [7:1],add_ln196_4_fu_599_p2[24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln196_4_reg_1286_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[2]),
        .Q(add_ln196_4_reg_1286[2]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[3]),
        .Q(add_ln196_4_reg_1286[3]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[4]),
        .Q(add_ln196_4_reg_1286[4]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[5]),
        .Q(add_ln196_4_reg_1286[5]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[6]),
        .Q(add_ln196_4_reg_1286[6]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[7]),
        .Q(add_ln196_4_reg_1286[7]),
        .R(1'b0));
  CARRY8 \add_ln196_4_reg_1286_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln196_4_reg_1286_reg[7]_i_1_n_5 ,\add_ln196_4_reg_1286_reg[7]_i_1_n_6 ,\add_ln196_4_reg_1286_reg[7]_i_1_n_7 ,\add_ln196_4_reg_1286_reg[7]_i_1_n_8 ,\add_ln196_4_reg_1286_reg[7]_i_1_n_9 ,\add_ln196_4_reg_1286_reg[7]_i_1_n_10 ,\add_ln196_4_reg_1286_reg[7]_i_1_n_11 ,\add_ln196_4_reg_1286_reg[7]_i_1_n_12 }),
        .DI({mul_8ns_16s_24_1_1_U161_n_21,mul_8ns_16s_24_1_1_U161_n_22,mul_8ns_16s_24_1_1_U161_n_23,mul_8ns_16s_24_1_1_U161_n_24,mul_8ns_16s_24_1_1_U161_n_25,mul_8ns_16s_24_1_1_U161_n_26,mul_8ns_16s_24_1_1_U161_n_27,mul_8ns_16s_24_1_1_U161_n_28}),
        .O(add_ln196_4_fu_599_p2[7:0]),
        .S({\add_ln196_4_reg_1286[7]_i_2_n_5 ,\add_ln196_4_reg_1286[7]_i_3_n_5 ,\add_ln196_4_reg_1286[7]_i_4_n_5 ,\add_ln196_4_reg_1286[7]_i_5_n_5 ,\add_ln196_4_reg_1286[7]_i_6_n_5 ,\add_ln196_4_reg_1286[7]_i_7_n_5 ,\add_ln196_4_reg_1286[7]_i_8_n_5 ,\add_ln196_4_reg_1286[7]_i_9_n_5 }));
  FDRE \add_ln196_4_reg_1286_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[8]),
        .Q(add_ln196_4_reg_1286[8]),
        .R(1'b0));
  FDRE \add_ln196_4_reg_1286_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln196_4_fu_599_p2[9]),
        .Q(add_ln196_4_reg_1286[9]),
        .R(1'b0));
  CARRY8 add_ln196_5_fu_861_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln196_5_fu_861_p2_carry_n_5,add_ln196_5_fu_861_p2_carry_n_6,add_ln196_5_fu_861_p2_carry_n_7,add_ln196_5_fu_861_p2_carry_n_8,add_ln196_5_fu_861_p2_carry_n_9,add_ln196_5_fu_861_p2_carry_n_10,add_ln196_5_fu_861_p2_carry_n_11,add_ln196_5_fu_861_p2_carry_n_12}),
        .DI(add_ln196_4_reg_1286[7:0]),
        .O(NLW_add_ln196_5_fu_861_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U168_n_29,mac_muladd_8ns_16s_22s_25_4_1_U168_n_30,mac_muladd_8ns_16s_22s_25_4_1_U168_n_31,mac_muladd_8ns_16s_22s_25_4_1_U168_n_32,mac_muladd_8ns_16s_22s_25_4_1_U168_n_33,mac_muladd_8ns_16s_22s_25_4_1_U168_n_34,mac_muladd_8ns_16s_22s_25_4_1_U168_n_35,mac_muladd_8ns_16s_22s_25_4_1_U168_n_36}));
  CARRY8 add_ln196_5_fu_861_p2_carry__0
       (.CI(add_ln196_5_fu_861_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({add_ln196_5_fu_861_p2_carry__0_n_5,add_ln196_5_fu_861_p2_carry__0_n_6,add_ln196_5_fu_861_p2_carry__0_n_7,add_ln196_5_fu_861_p2_carry__0_n_8,add_ln196_5_fu_861_p2_carry__0_n_9,add_ln196_5_fu_861_p2_carry__0_n_10,add_ln196_5_fu_861_p2_carry__0_n_11,add_ln196_5_fu_861_p2_carry__0_n_12}),
        .DI(add_ln196_4_reg_1286[15:8]),
        .O({Bres_1_fu_867_p4[3:0],NLW_add_ln196_5_fu_861_p2_carry__0_O_UNCONNECTED[3:0]}),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U168_n_37,mac_muladd_8ns_16s_22s_25_4_1_U168_n_38,mac_muladd_8ns_16s_22s_25_4_1_U168_n_39,mac_muladd_8ns_16s_22s_25_4_1_U168_n_40,mac_muladd_8ns_16s_22s_25_4_1_U168_n_41,mac_muladd_8ns_16s_22s_25_4_1_U168_n_42,mac_muladd_8ns_16s_22s_25_4_1_U168_n_43,mac_muladd_8ns_16s_22s_25_4_1_U168_n_44}));
  CARRY8 add_ln196_5_fu_861_p2_carry__1
       (.CI(add_ln196_5_fu_861_p2_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({add_ln196_5_fu_861_p2_carry__1_n_5,add_ln196_5_fu_861_p2_carry__1_n_6,add_ln196_5_fu_861_p2_carry__1_n_7,add_ln196_5_fu_861_p2_carry__1_n_8,add_ln196_5_fu_861_p2_carry__1_n_9,add_ln196_5_fu_861_p2_carry__1_n_10,add_ln196_5_fu_861_p2_carry__1_n_11,add_ln196_5_fu_861_p2_carry__1_n_12}),
        .DI(add_ln196_4_reg_1286[23:16]),
        .O(Bres_1_fu_867_p4[11:4]),
        .S({mac_muladd_8ns_16s_22s_25_4_1_U168_n_45,mac_muladd_8ns_16s_22s_25_4_1_U168_n_46,mac_muladd_8ns_16s_22s_25_4_1_U168_n_47,mac_muladd_8ns_16s_22s_25_4_1_U168_n_48,mac_muladd_8ns_16s_22s_25_4_1_U168_n_49,mac_muladd_8ns_16s_22s_25_4_1_U168_n_50,mac_muladd_8ns_16s_22s_25_4_1_U168_n_51,mac_muladd_8ns_16s_22s_25_4_1_U168_n_52}));
  CARRY8 add_ln196_5_fu_861_p2_carry__2
       (.CI(add_ln196_5_fu_861_p2_carry__1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln196_5_fu_861_p2_carry__2_CO_UNCONNECTED[7:2],add_ln196_5_fu_861_p2_carry__2_n_11,NLW_add_ln196_5_fu_861_p2_carry__2_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln196_5_fu_861_p2_carry__2_i_1_n_5}),
        .O({NLW_add_ln196_5_fu_861_p2_carry__2_O_UNCONNECTED[7:1],Bres_1_fu_867_p4[12]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,mac_muladd_8ns_16s_22s_25_4_1_U168_n_26}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln196_5_fu_861_p2_carry__2_i_1
       (.I0(add_ln196_4_reg_1286[24]),
        .O(add_ln196_5_fu_861_p2_carry__2_i_1_n_5));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    add_ln196_6_fu_678_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_8ns_16s_22s_25_4_1_U165_n_5,mac_muladd_8ns_16s_22s_25_4_1_U165_n_6}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln196_6_fu_678_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mac_muladd_8ns_16s_22s_25_4_1_U165_n_7,mac_muladd_8ns_16s_22s_25_4_1_U165_n_8,mac_muladd_8ns_16s_22s_25_4_1_U165_n_9,mac_muladd_8ns_16s_22s_25_4_1_U165_n_10,mac_muladd_8ns_16s_22s_25_4_1_U165_n_11,mac_muladd_8ns_16s_22s_25_4_1_U165_n_12,mac_muladd_8ns_16s_22s_25_4_1_U165_n_13,mac_muladd_8ns_16s_22s_25_4_1_U165_n_14,mac_muladd_8ns_16s_22s_25_4_1_U165_n_15,mac_muladd_8ns_16s_22s_25_4_1_U165_n_16,mac_muladd_8ns_16s_22s_25_4_1_U165_n_17,mac_muladd_8ns_16s_22s_25_4_1_U165_n_18,mac_muladd_8ns_16s_22s_25_4_1_U165_n_19,mac_muladd_8ns_16s_22s_25_4_1_U165_n_20,mac_muladd_8ns_16s_22s_25_4_1_U165_n_21,mac_muladd_8ns_16s_22s_25_4_1_U165_n_22,mac_muladd_8ns_16s_22s_25_4_1_U165_n_23,mac_muladd_8ns_16s_22s_25_4_1_U165_n_24}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln196_6_fu_678_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln196_6_fu_678_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln196_6_fu_678_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln196_6_fu_678_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(NLW_add_ln196_6_fu_678_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln196_6_fu_678_p2_P_UNCONNECTED[47:20],add_ln196_6_fu_678_p2_n_91,add_ln196_6_fu_678_p2_n_92,add_ln196_6_fu_678_p2_n_93,add_ln196_6_fu_678_p2_n_94,add_ln196_6_fu_678_p2_n_95,add_ln196_6_fu_678_p2_n_96,add_ln196_6_fu_678_p2_n_97,add_ln196_6_fu_678_p2_n_98,add_ln196_6_fu_678_p2_n_99,add_ln196_6_fu_678_p2_n_100,add_ln196_6_fu_678_p2_n_101,add_ln196_6_fu_678_p2_n_102,add_ln196_6_fu_678_p2_n_103,add_ln196_6_fu_678_p2_n_104,add_ln196_6_fu_678_p2_n_105,add_ln196_6_fu_678_p2_n_106,add_ln196_6_fu_678_p2_n_107,add_ln196_6_fu_678_p2_n_108,add_ln196_6_fu_678_p2_n_109,add_ln196_6_fu_678_p2_n_110}),
        .PATTERNBDETECT(NLW_add_ln196_6_fu_678_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln196_6_fu_678_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({trunc_ln196_1_reg_1261_reg_n_111,trunc_ln196_1_reg_1261_reg_n_112,trunc_ln196_1_reg_1261_reg_n_113,trunc_ln196_1_reg_1261_reg_n_114,trunc_ln196_1_reg_1261_reg_n_115,trunc_ln196_1_reg_1261_reg_n_116,trunc_ln196_1_reg_1261_reg_n_117,trunc_ln196_1_reg_1261_reg_n_118,trunc_ln196_1_reg_1261_reg_n_119,trunc_ln196_1_reg_1261_reg_n_120,trunc_ln196_1_reg_1261_reg_n_121,trunc_ln196_1_reg_1261_reg_n_122,trunc_ln196_1_reg_1261_reg_n_123,trunc_ln196_1_reg_1261_reg_n_124,trunc_ln196_1_reg_1261_reg_n_125,trunc_ln196_1_reg_1261_reg_n_126,trunc_ln196_1_reg_1261_reg_n_127,trunc_ln196_1_reg_1261_reg_n_128,trunc_ln196_1_reg_1261_reg_n_129,trunc_ln196_1_reg_1261_reg_n_130,trunc_ln196_1_reg_1261_reg_n_131,trunc_ln196_1_reg_1261_reg_n_132,trunc_ln196_1_reg_1261_reg_n_133,trunc_ln196_1_reg_1261_reg_n_134,trunc_ln196_1_reg_1261_reg_n_135,trunc_ln196_1_reg_1261_reg_n_136,trunc_ln196_1_reg_1261_reg_n_137,trunc_ln196_1_reg_1261_reg_n_138,trunc_ln196_1_reg_1261_reg_n_139,trunc_ln196_1_reg_1261_reg_n_140,trunc_ln196_1_reg_1261_reg_n_141,trunc_ln196_1_reg_1261_reg_n_142,trunc_ln196_1_reg_1261_reg_n_143,trunc_ln196_1_reg_1261_reg_n_144,trunc_ln196_1_reg_1261_reg_n_145,trunc_ln196_1_reg_1261_reg_n_146,trunc_ln196_1_reg_1261_reg_n_147,trunc_ln196_1_reg_1261_reg_n_148,trunc_ln196_1_reg_1261_reg_n_149,trunc_ln196_1_reg_1261_reg_n_150,trunc_ln196_1_reg_1261_reg_n_151,trunc_ln196_1_reg_1261_reg_n_152,trunc_ln196_1_reg_1261_reg_n_153,trunc_ln196_1_reg_1261_reg_n_154,trunc_ln196_1_reg_1261_reg_n_155,trunc_ln196_1_reg_1261_reg_n_156,trunc_ln196_1_reg_1261_reg_n_157,trunc_ln196_1_reg_1261_reg_n_158}),
        .PCOUT(NLW_add_ln196_6_fu_678_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln196_6_fu_678_p2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_add_ln196_6_fu_678_p2_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    add_ln196_7_fu_856_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_8ns_16s_22s_25_4_1_U168_n_5,mac_muladd_8ns_16s_22s_25_4_1_U168_n_6}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln196_7_fu_856_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mac_muladd_8ns_16s_22s_25_4_1_U168_n_7,mac_muladd_8ns_16s_22s_25_4_1_U168_n_8,mac_muladd_8ns_16s_22s_25_4_1_U168_n_9,mac_muladd_8ns_16s_22s_25_4_1_U168_n_10,mac_muladd_8ns_16s_22s_25_4_1_U168_n_11,mac_muladd_8ns_16s_22s_25_4_1_U168_n_12,mac_muladd_8ns_16s_22s_25_4_1_U168_n_13,mac_muladd_8ns_16s_22s_25_4_1_U168_n_14,mac_muladd_8ns_16s_22s_25_4_1_U168_n_15,mac_muladd_8ns_16s_22s_25_4_1_U168_n_16,mac_muladd_8ns_16s_22s_25_4_1_U168_n_17,mac_muladd_8ns_16s_22s_25_4_1_U168_n_18,mac_muladd_8ns_16s_22s_25_4_1_U168_n_19,mac_muladd_8ns_16s_22s_25_4_1_U168_n_20,mac_muladd_8ns_16s_22s_25_4_1_U168_n_21,mac_muladd_8ns_16s_22s_25_4_1_U168_n_22,mac_muladd_8ns_16s_22s_25_4_1_U168_n_23,mac_muladd_8ns_16s_22s_25_4_1_U168_n_24}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln196_7_fu_856_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln196_7_fu_856_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln196_7_fu_856_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln196_7_fu_856_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(NLW_add_ln196_7_fu_856_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln196_7_fu_856_p2_P_UNCONNECTED[47:20],add_ln196_7_fu_856_p2_n_91,add_ln196_7_fu_856_p2_n_92,add_ln196_7_fu_856_p2_n_93,add_ln196_7_fu_856_p2_n_94,add_ln196_7_fu_856_p2_n_95,add_ln196_7_fu_856_p2_n_96,add_ln196_7_fu_856_p2_n_97,add_ln196_7_fu_856_p2_n_98,add_ln196_7_fu_856_p2_n_99,add_ln196_7_fu_856_p2_n_100,add_ln196_7_fu_856_p2_n_101,add_ln196_7_fu_856_p2_n_102,add_ln196_7_fu_856_p2_n_103,add_ln196_7_fu_856_p2_n_104,add_ln196_7_fu_856_p2_n_105,add_ln196_7_fu_856_p2_n_106,add_ln196_7_fu_856_p2_n_107,add_ln196_7_fu_856_p2_n_108,add_ln196_7_fu_856_p2_n_109,add_ln196_7_fu_856_p2_n_110}),
        .PATTERNBDETECT(NLW_add_ln196_7_fu_856_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln196_7_fu_856_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({trunc_ln196_3_reg_1291_reg_n_111,trunc_ln196_3_reg_1291_reg_n_112,trunc_ln196_3_reg_1291_reg_n_113,trunc_ln196_3_reg_1291_reg_n_114,trunc_ln196_3_reg_1291_reg_n_115,trunc_ln196_3_reg_1291_reg_n_116,trunc_ln196_3_reg_1291_reg_n_117,trunc_ln196_3_reg_1291_reg_n_118,trunc_ln196_3_reg_1291_reg_n_119,trunc_ln196_3_reg_1291_reg_n_120,trunc_ln196_3_reg_1291_reg_n_121,trunc_ln196_3_reg_1291_reg_n_122,trunc_ln196_3_reg_1291_reg_n_123,trunc_ln196_3_reg_1291_reg_n_124,trunc_ln196_3_reg_1291_reg_n_125,trunc_ln196_3_reg_1291_reg_n_126,trunc_ln196_3_reg_1291_reg_n_127,trunc_ln196_3_reg_1291_reg_n_128,trunc_ln196_3_reg_1291_reg_n_129,trunc_ln196_3_reg_1291_reg_n_130,trunc_ln196_3_reg_1291_reg_n_131,trunc_ln196_3_reg_1291_reg_n_132,trunc_ln196_3_reg_1291_reg_n_133,trunc_ln196_3_reg_1291_reg_n_134,trunc_ln196_3_reg_1291_reg_n_135,trunc_ln196_3_reg_1291_reg_n_136,trunc_ln196_3_reg_1291_reg_n_137,trunc_ln196_3_reg_1291_reg_n_138,trunc_ln196_3_reg_1291_reg_n_139,trunc_ln196_3_reg_1291_reg_n_140,trunc_ln196_3_reg_1291_reg_n_141,trunc_ln196_3_reg_1291_reg_n_142,trunc_ln196_3_reg_1291_reg_n_143,trunc_ln196_3_reg_1291_reg_n_144,trunc_ln196_3_reg_1291_reg_n_145,trunc_ln196_3_reg_1291_reg_n_146,trunc_ln196_3_reg_1291_reg_n_147,trunc_ln196_3_reg_1291_reg_n_148,trunc_ln196_3_reg_1291_reg_n_149,trunc_ln196_3_reg_1291_reg_n_150,trunc_ln196_3_reg_1291_reg_n_151,trunc_ln196_3_reg_1291_reg_n_152,trunc_ln196_3_reg_1291_reg_n_153,trunc_ln196_3_reg_1291_reg_n_154,trunc_ln196_3_reg_1291_reg_n_155,trunc_ln196_3_reg_1291_reg_n_156,trunc_ln196_3_reg_1291_reg_n_157,trunc_ln196_3_reg_1291_reg_n_158}),
        .PCOUT(NLW_add_ln196_7_fu_856_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln196_7_fu_856_p2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_add_ln196_7_fu_856_p2_XOROUT_UNCONNECTED[7:0]));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FF0000)) 
    empty_n_i_1__7
       (.I0(empty_n_reg_0),
        .I1(\mOutPtr_reg[4] [2]),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(stream_in_hresampled_empty_n),
        .I5(push_1),
        .O(\ap_CS_fsm_reg[2] ));
  bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_36 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln136_fu_287_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32}),
        .E(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(x_fu_112_reg),
        .S({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}),
        .SS(flow_control_loop_pipe_sequential_init_U_n_22),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\mOutPtr_reg[4] ),
        .\ap_CS_fsm_reg[1]_1 (SS),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_26),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_x_6(ap_sig_allocacmp_x_6),
        .ap_sig_allocacmp_x_6__0(ap_sig_allocacmp_x_6__0),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_ready(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_ready),
        .grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg(grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg),
        .icmp_ln134_fu_289_p2(icmp_ln134_fu_289_p2),
        .icmp_ln136_fu_287_p2_carry(icmp_ln136_fu_287_p2_carry_0),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready),
        .\x_fu_112_reg[0] (x_7_fu_293_p2[0]));
  LUT6 #(
    .INIT(64'h000000008A000000)) 
    full_n_i_3__3
       (.I0(\mOutPtr_reg[4] [2]),
        .I1(stream_csc_full_n),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(stream_in_hresampled_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(push_1),
        .O(mOutPtr0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln136_fu_287_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln136_fu_287_p2_carry_CO_UNCONNECTED[7:6],icmp_ln136_fu_287_p2,icmp_ln136_fu_287_p2_carry_n_8,icmp_ln136_fu_287_p2_carry_n_9,icmp_ln136_fu_287_p2_carry_n_10,icmp_ln136_fu_287_p2_carry_n_11,icmp_ln136_fu_287_p2_carry_n_12}),
        .DI({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32}),
        .O(NLW_icmp_ln136_fu_287_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln198_1_fu_704_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln198_1_fu_704_p2_carry_CO_UNCONNECTED[7],icmp_ln198_1_fu_704_p2_carry_n_6,icmp_ln198_1_fu_704_p2_carry_n_7,icmp_ln198_1_fu_704_p2_carry_n_8,icmp_ln198_1_fu_704_p2_carry_n_9,icmp_ln198_1_fu_704_p2_carry_n_10,icmp_ln198_1_fu_704_p2_carry_n_11,icmp_ln198_1_fu_704_p2_carry_n_12}),
        .DI({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U163_n_53,icmp_ln198_1_fu_704_p2_carry_i_2_n_5,icmp_ln198_1_fu_704_p2_carry_i_3_n_5,icmp_ln198_1_fu_704_p2_carry_i_4_n_5,icmp_ln198_1_fu_704_p2_carry_i_5_n_5,icmp_ln198_1_fu_704_p2_carry_i_6_n_5,icmp_ln198_1_fu_704_p2_carry_i_7_n_5}),
        .O(NLW_icmp_ln198_1_fu_704_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U163_n_27,icmp_ln198_1_fu_704_p2_carry_i_9_n_5,icmp_ln198_1_fu_704_p2_carry_i_10_n_5,icmp_ln198_1_fu_704_p2_carry_i_11_n_5,icmp_ln198_1_fu_704_p2_carry_i_12_n_5,icmp_ln198_1_fu_704_p2_carry_i_13_n_5,icmp_ln198_1_fu_704_p2_carry_i_14_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln198_1_fu_704_p2_carry_i_10
       (.I0(Rres_fu_629_p4[8]),
        .I1(Rres_fu_629_p4[9]),
        .O(icmp_ln198_1_fu_704_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_1_fu_704_p2_carry_i_11
       (.I0(Rres_fu_629_p4[6]),
        .I1(zext_ln134_cast_reg_1106[6]),
        .I2(Rres_fu_629_p4[7]),
        .I3(zext_ln134_cast_reg_1106[7]),
        .O(icmp_ln198_1_fu_704_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_1_fu_704_p2_carry_i_12
       (.I0(Rres_fu_629_p4[4]),
        .I1(zext_ln134_cast_reg_1106[4]),
        .I2(Rres_fu_629_p4[5]),
        .I3(zext_ln134_cast_reg_1106[5]),
        .O(icmp_ln198_1_fu_704_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_1_fu_704_p2_carry_i_13
       (.I0(Rres_fu_629_p4[2]),
        .I1(zext_ln134_cast_reg_1106[2]),
        .I2(Rres_fu_629_p4[3]),
        .I3(zext_ln134_cast_reg_1106[3]),
        .O(icmp_ln198_1_fu_704_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_1_fu_704_p2_carry_i_14
       (.I0(Rres_fu_629_p4[0]),
        .I1(zext_ln134_cast_reg_1106[0]),
        .I2(Rres_fu_629_p4[1]),
        .I3(zext_ln134_cast_reg_1106[1]),
        .O(icmp_ln198_1_fu_704_p2_carry_i_14_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln198_1_fu_704_p2_carry_i_2
       (.I0(Rres_fu_629_p4[10]),
        .I1(Rres_fu_629_p4[11]),
        .O(icmp_ln198_1_fu_704_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln198_1_fu_704_p2_carry_i_3
       (.I0(Rres_fu_629_p4[8]),
        .I1(Rres_fu_629_p4[9]),
        .O(icmp_ln198_1_fu_704_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_1_fu_704_p2_carry_i_4
       (.I0(Rres_fu_629_p4[6]),
        .I1(zext_ln134_cast_reg_1106[6]),
        .I2(zext_ln134_cast_reg_1106[7]),
        .I3(Rres_fu_629_p4[7]),
        .O(icmp_ln198_1_fu_704_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_1_fu_704_p2_carry_i_5
       (.I0(Rres_fu_629_p4[4]),
        .I1(zext_ln134_cast_reg_1106[4]),
        .I2(zext_ln134_cast_reg_1106[5]),
        .I3(Rres_fu_629_p4[5]),
        .O(icmp_ln198_1_fu_704_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_1_fu_704_p2_carry_i_6
       (.I0(Rres_fu_629_p4[2]),
        .I1(zext_ln134_cast_reg_1106[2]),
        .I2(zext_ln134_cast_reg_1106[3]),
        .I3(Rres_fu_629_p4[3]),
        .O(icmp_ln198_1_fu_704_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_1_fu_704_p2_carry_i_7
       (.I0(Rres_fu_629_p4[0]),
        .I1(zext_ln134_cast_reg_1106[0]),
        .I2(zext_ln134_cast_reg_1106[1]),
        .I3(Rres_fu_629_p4[1]),
        .O(icmp_ln198_1_fu_704_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln198_1_fu_704_p2_carry_i_9
       (.I0(Rres_fu_629_p4[10]),
        .I1(Rres_fu_629_p4[11]),
        .O(icmp_ln198_1_fu_704_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln198_2_fu_877_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln198_2_fu_877_p2_carry_CO_UNCONNECTED[7],p_9_in,icmp_ln198_2_fu_877_p2_carry_n_7,icmp_ln198_2_fu_877_p2_carry_n_8,icmp_ln198_2_fu_877_p2_carry_n_9,icmp_ln198_2_fu_877_p2_carry_n_10,icmp_ln198_2_fu_877_p2_carry_n_11,icmp_ln198_2_fu_877_p2_carry_n_12}),
        .DI({1'b0,Rres_1_fu_807_p4[13],1'b0,1'b0,icmp_ln198_2_fu_877_p2_carry_i_2_n_5,icmp_ln198_2_fu_877_p2_carry_i_3_n_5,icmp_ln198_2_fu_877_p2_carry_i_4_n_5,icmp_ln198_2_fu_877_p2_carry_i_5_n_5}),
        .O(NLW_icmp_ln198_2_fu_877_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U166_n_26,icmp_ln198_2_fu_877_p2_carry_i_7_n_5,icmp_ln198_2_fu_877_p2_carry_i_8_n_5,icmp_ln198_2_fu_877_p2_carry_i_9_n_5,icmp_ln198_2_fu_877_p2_carry_i_10_n_5,icmp_ln198_2_fu_877_p2_carry_i_11_n_5,icmp_ln198_2_fu_877_p2_carry_i_12_n_5}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_2_fu_877_p2_carry_i_10
       (.I0(zext_ln134_1_cast_reg_1116_reg[4]),
        .I1(Rres_1_fu_807_p4[4]),
        .I2(zext_ln134_1_cast_reg_1116_reg[5]),
        .I3(Rres_1_fu_807_p4[5]),
        .O(icmp_ln198_2_fu_877_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_2_fu_877_p2_carry_i_11
       (.I0(zext_ln134_1_cast_reg_1116_reg[2]),
        .I1(Rres_1_fu_807_p4[2]),
        .I2(zext_ln134_1_cast_reg_1116_reg[3]),
        .I3(Rres_1_fu_807_p4[3]),
        .O(icmp_ln198_2_fu_877_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_2_fu_877_p2_carry_i_12
       (.I0(zext_ln134_1_cast_reg_1116_reg[0]),
        .I1(Rres_1_fu_807_p4[0]),
        .I2(zext_ln134_1_cast_reg_1116_reg[1]),
        .I3(Rres_1_fu_807_p4[1]),
        .O(icmp_ln198_2_fu_877_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_2_fu_877_p2_carry_i_2
       (.I0(zext_ln134_1_cast_reg_1116_reg[6]),
        .I1(Rres_1_fu_807_p4[6]),
        .I2(Rres_1_fu_807_p4[7]),
        .I3(zext_ln134_1_cast_reg_1116_reg[7]),
        .O(icmp_ln198_2_fu_877_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_2_fu_877_p2_carry_i_3
       (.I0(zext_ln134_1_cast_reg_1116_reg[4]),
        .I1(Rres_1_fu_807_p4[4]),
        .I2(Rres_1_fu_807_p4[5]),
        .I3(zext_ln134_1_cast_reg_1116_reg[5]),
        .O(icmp_ln198_2_fu_877_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_2_fu_877_p2_carry_i_4
       (.I0(zext_ln134_1_cast_reg_1116_reg[2]),
        .I1(Rres_1_fu_807_p4[2]),
        .I2(Rres_1_fu_807_p4[3]),
        .I3(zext_ln134_1_cast_reg_1116_reg[3]),
        .O(icmp_ln198_2_fu_877_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_2_fu_877_p2_carry_i_5
       (.I0(zext_ln134_1_cast_reg_1116_reg[0]),
        .I1(Rres_1_fu_807_p4[0]),
        .I2(Rres_1_fu_807_p4[1]),
        .I3(zext_ln134_1_cast_reg_1116_reg[1]),
        .O(icmp_ln198_2_fu_877_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln198_2_fu_877_p2_carry_i_7
       (.I0(Rres_1_fu_807_p4[10]),
        .I1(Rres_1_fu_807_p4[11]),
        .O(icmp_ln198_2_fu_877_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln198_2_fu_877_p2_carry_i_8
       (.I0(Rres_1_fu_807_p4[8]),
        .I1(Rres_1_fu_807_p4[9]),
        .O(icmp_ln198_2_fu_877_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_2_fu_877_p2_carry_i_9
       (.I0(zext_ln134_1_cast_reg_1116_reg[6]),
        .I1(Rres_1_fu_807_p4[6]),
        .I2(zext_ln134_1_cast_reg_1116_reg[7]),
        .I3(Rres_1_fu_807_p4[7]),
        .O(icmp_ln198_2_fu_877_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln198_3_fu_882_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln198_3_fu_882_p2_carry_CO_UNCONNECTED[7],p_3_in,icmp_ln198_3_fu_882_p2_carry_n_7,icmp_ln198_3_fu_882_p2_carry_n_8,icmp_ln198_3_fu_882_p2_carry_n_9,icmp_ln198_3_fu_882_p2_carry_n_10,icmp_ln198_3_fu_882_p2_carry_n_11,icmp_ln198_3_fu_882_p2_carry_n_12}),
        .DI({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U166_n_53,icmp_ln198_3_fu_882_p2_carry_i_2_n_5,icmp_ln198_3_fu_882_p2_carry_i_3_n_5,icmp_ln198_3_fu_882_p2_carry_i_4_n_5,icmp_ln198_3_fu_882_p2_carry_i_5_n_5,icmp_ln198_3_fu_882_p2_carry_i_6_n_5,icmp_ln198_3_fu_882_p2_carry_i_7_n_5}),
        .O(NLW_icmp_ln198_3_fu_882_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U166_n_27,icmp_ln198_3_fu_882_p2_carry_i_9_n_5,icmp_ln198_3_fu_882_p2_carry_i_10_n_5,icmp_ln198_3_fu_882_p2_carry_i_11_n_5,icmp_ln198_3_fu_882_p2_carry_i_12_n_5,icmp_ln198_3_fu_882_p2_carry_i_13_n_5,icmp_ln198_3_fu_882_p2_carry_i_14_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln198_3_fu_882_p2_carry_i_10
       (.I0(Rres_1_fu_807_p4[8]),
        .I1(Rres_1_fu_807_p4[9]),
        .O(icmp_ln198_3_fu_882_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_3_fu_882_p2_carry_i_11
       (.I0(Rres_1_fu_807_p4[6]),
        .I1(zext_ln134_cast_reg_1106[6]),
        .I2(Rres_1_fu_807_p4[7]),
        .I3(zext_ln134_cast_reg_1106[7]),
        .O(icmp_ln198_3_fu_882_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_3_fu_882_p2_carry_i_12
       (.I0(Rres_1_fu_807_p4[4]),
        .I1(zext_ln134_cast_reg_1106[4]),
        .I2(Rres_1_fu_807_p4[5]),
        .I3(zext_ln134_cast_reg_1106[5]),
        .O(icmp_ln198_3_fu_882_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_3_fu_882_p2_carry_i_13
       (.I0(Rres_1_fu_807_p4[2]),
        .I1(zext_ln134_cast_reg_1106[2]),
        .I2(Rres_1_fu_807_p4[3]),
        .I3(zext_ln134_cast_reg_1106[3]),
        .O(icmp_ln198_3_fu_882_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_3_fu_882_p2_carry_i_14
       (.I0(Rres_1_fu_807_p4[0]),
        .I1(zext_ln134_cast_reg_1106[0]),
        .I2(Rres_1_fu_807_p4[1]),
        .I3(zext_ln134_cast_reg_1106[1]),
        .O(icmp_ln198_3_fu_882_p2_carry_i_14_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln198_3_fu_882_p2_carry_i_2
       (.I0(Rres_1_fu_807_p4[10]),
        .I1(Rres_1_fu_807_p4[11]),
        .O(icmp_ln198_3_fu_882_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln198_3_fu_882_p2_carry_i_3
       (.I0(Rres_1_fu_807_p4[8]),
        .I1(Rres_1_fu_807_p4[9]),
        .O(icmp_ln198_3_fu_882_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_3_fu_882_p2_carry_i_4
       (.I0(Rres_1_fu_807_p4[6]),
        .I1(zext_ln134_cast_reg_1106[6]),
        .I2(zext_ln134_cast_reg_1106[7]),
        .I3(Rres_1_fu_807_p4[7]),
        .O(icmp_ln198_3_fu_882_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_3_fu_882_p2_carry_i_5
       (.I0(Rres_1_fu_807_p4[4]),
        .I1(zext_ln134_cast_reg_1106[4]),
        .I2(zext_ln134_cast_reg_1106[5]),
        .I3(Rres_1_fu_807_p4[5]),
        .O(icmp_ln198_3_fu_882_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_3_fu_882_p2_carry_i_6
       (.I0(Rres_1_fu_807_p4[2]),
        .I1(zext_ln134_cast_reg_1106[2]),
        .I2(zext_ln134_cast_reg_1106[3]),
        .I3(Rres_1_fu_807_p4[3]),
        .O(icmp_ln198_3_fu_882_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_3_fu_882_p2_carry_i_7
       (.I0(Rres_1_fu_807_p4[0]),
        .I1(zext_ln134_cast_reg_1106[0]),
        .I2(zext_ln134_cast_reg_1106[1]),
        .I3(Rres_1_fu_807_p4[1]),
        .O(icmp_ln198_3_fu_882_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln198_3_fu_882_p2_carry_i_9
       (.I0(Rres_1_fu_807_p4[10]),
        .I1(Rres_1_fu_807_p4[11]),
        .O(icmp_ln198_3_fu_882_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln198_fu_699_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln198_fu_699_p2_carry_CO_UNCONNECTED[7],p_6_in,icmp_ln198_fu_699_p2_carry_n_7,icmp_ln198_fu_699_p2_carry_n_8,icmp_ln198_fu_699_p2_carry_n_9,icmp_ln198_fu_699_p2_carry_n_10,icmp_ln198_fu_699_p2_carry_n_11,icmp_ln198_fu_699_p2_carry_n_12}),
        .DI({1'b0,Rres_fu_629_p4[13],1'b0,1'b0,icmp_ln198_fu_699_p2_carry_i_2_n_5,icmp_ln198_fu_699_p2_carry_i_3_n_5,icmp_ln198_fu_699_p2_carry_i_4_n_5,icmp_ln198_fu_699_p2_carry_i_5_n_5}),
        .O(NLW_icmp_ln198_fu_699_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U163_n_26,icmp_ln198_fu_699_p2_carry_i_7_n_5,icmp_ln198_fu_699_p2_carry_i_8_n_5,icmp_ln198_fu_699_p2_carry_i_9_n_5,icmp_ln198_fu_699_p2_carry_i_10_n_5,icmp_ln198_fu_699_p2_carry_i_11_n_5,icmp_ln198_fu_699_p2_carry_i_12_n_5}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_fu_699_p2_carry_i_10
       (.I0(zext_ln134_1_cast_reg_1116_reg[4]),
        .I1(Rres_fu_629_p4[4]),
        .I2(zext_ln134_1_cast_reg_1116_reg[5]),
        .I3(Rres_fu_629_p4[5]),
        .O(icmp_ln198_fu_699_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_fu_699_p2_carry_i_11
       (.I0(zext_ln134_1_cast_reg_1116_reg[2]),
        .I1(Rres_fu_629_p4[2]),
        .I2(zext_ln134_1_cast_reg_1116_reg[3]),
        .I3(Rres_fu_629_p4[3]),
        .O(icmp_ln198_fu_699_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_fu_699_p2_carry_i_12
       (.I0(zext_ln134_1_cast_reg_1116_reg[0]),
        .I1(Rres_fu_629_p4[0]),
        .I2(zext_ln134_1_cast_reg_1116_reg[1]),
        .I3(Rres_fu_629_p4[1]),
        .O(icmp_ln198_fu_699_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_fu_699_p2_carry_i_2
       (.I0(zext_ln134_1_cast_reg_1116_reg[6]),
        .I1(Rres_fu_629_p4[6]),
        .I2(Rres_fu_629_p4[7]),
        .I3(zext_ln134_1_cast_reg_1116_reg[7]),
        .O(icmp_ln198_fu_699_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_fu_699_p2_carry_i_3
       (.I0(zext_ln134_1_cast_reg_1116_reg[4]),
        .I1(Rres_fu_629_p4[4]),
        .I2(Rres_fu_629_p4[5]),
        .I3(zext_ln134_1_cast_reg_1116_reg[5]),
        .O(icmp_ln198_fu_699_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_fu_699_p2_carry_i_4
       (.I0(zext_ln134_1_cast_reg_1116_reg[2]),
        .I1(Rres_fu_629_p4[2]),
        .I2(Rres_fu_629_p4[3]),
        .I3(zext_ln134_1_cast_reg_1116_reg[3]),
        .O(icmp_ln198_fu_699_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln198_fu_699_p2_carry_i_5
       (.I0(zext_ln134_1_cast_reg_1116_reg[0]),
        .I1(Rres_fu_629_p4[0]),
        .I2(Rres_fu_629_p4[1]),
        .I3(zext_ln134_1_cast_reg_1116_reg[1]),
        .O(icmp_ln198_fu_699_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln198_fu_699_p2_carry_i_7
       (.I0(Rres_fu_629_p4[10]),
        .I1(Rres_fu_629_p4[11]),
        .O(icmp_ln198_fu_699_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln198_fu_699_p2_carry_i_8
       (.I0(Rres_fu_629_p4[8]),
        .I1(Rres_fu_629_p4[9]),
        .O(icmp_ln198_fu_699_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_fu_699_p2_carry_i_9
       (.I0(zext_ln134_1_cast_reg_1116_reg[6]),
        .I1(Rres_fu_629_p4[6]),
        .I2(zext_ln134_1_cast_reg_1116_reg[7]),
        .I3(Rres_fu_629_p4[7]),
        .O(icmp_ln198_fu_699_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln199_1_fu_738_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln199_1_fu_738_p2_carry_CO_UNCONNECTED[7],p_1_in,icmp_ln199_1_fu_738_p2_carry_n_7,icmp_ln199_1_fu_738_p2_carry_n_8,icmp_ln199_1_fu_738_p2_carry_n_9,icmp_ln199_1_fu_738_p2_carry_n_10,icmp_ln199_1_fu_738_p2_carry_n_11,icmp_ln199_1_fu_738_p2_carry_n_12}),
        .DI({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U164_n_53,icmp_ln199_1_fu_738_p2_carry_i_2_n_5,icmp_ln199_1_fu_738_p2_carry_i_3_n_5,icmp_ln199_1_fu_738_p2_carry_i_4_n_5,icmp_ln199_1_fu_738_p2_carry_i_5_n_5,icmp_ln199_1_fu_738_p2_carry_i_6_n_5,icmp_ln199_1_fu_738_p2_carry_i_7_n_5}),
        .O(NLW_icmp_ln199_1_fu_738_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U164_n_27,icmp_ln199_1_fu_738_p2_carry_i_9_n_5,icmp_ln199_1_fu_738_p2_carry_i_10_n_5,icmp_ln199_1_fu_738_p2_carry_i_11_n_5,icmp_ln199_1_fu_738_p2_carry_i_12_n_5,icmp_ln199_1_fu_738_p2_carry_i_13_n_5,icmp_ln199_1_fu_738_p2_carry_i_14_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln199_1_fu_738_p2_carry_i_10
       (.I0(Gres_fu_659_p4[8]),
        .I1(Gres_fu_659_p4[9]),
        .O(icmp_ln199_1_fu_738_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_1_fu_738_p2_carry_i_11
       (.I0(Gres_fu_659_p4[6]),
        .I1(zext_ln134_cast_reg_1106[6]),
        .I2(Gres_fu_659_p4[7]),
        .I3(zext_ln134_cast_reg_1106[7]),
        .O(icmp_ln199_1_fu_738_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_1_fu_738_p2_carry_i_12
       (.I0(Gres_fu_659_p4[4]),
        .I1(zext_ln134_cast_reg_1106[4]),
        .I2(Gres_fu_659_p4[5]),
        .I3(zext_ln134_cast_reg_1106[5]),
        .O(icmp_ln199_1_fu_738_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_1_fu_738_p2_carry_i_13
       (.I0(Gres_fu_659_p4[2]),
        .I1(zext_ln134_cast_reg_1106[2]),
        .I2(Gres_fu_659_p4[3]),
        .I3(zext_ln134_cast_reg_1106[3]),
        .O(icmp_ln199_1_fu_738_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_1_fu_738_p2_carry_i_14
       (.I0(Gres_fu_659_p4[0]),
        .I1(zext_ln134_cast_reg_1106[0]),
        .I2(Gres_fu_659_p4[1]),
        .I3(zext_ln134_cast_reg_1106[1]),
        .O(icmp_ln199_1_fu_738_p2_carry_i_14_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln199_1_fu_738_p2_carry_i_2
       (.I0(Gres_fu_659_p4[10]),
        .I1(Gres_fu_659_p4[11]),
        .O(icmp_ln199_1_fu_738_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln199_1_fu_738_p2_carry_i_3
       (.I0(Gres_fu_659_p4[8]),
        .I1(Gres_fu_659_p4[9]),
        .O(icmp_ln199_1_fu_738_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_1_fu_738_p2_carry_i_4
       (.I0(Gres_fu_659_p4[6]),
        .I1(zext_ln134_cast_reg_1106[6]),
        .I2(zext_ln134_cast_reg_1106[7]),
        .I3(Gres_fu_659_p4[7]),
        .O(icmp_ln199_1_fu_738_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_1_fu_738_p2_carry_i_5
       (.I0(Gres_fu_659_p4[4]),
        .I1(zext_ln134_cast_reg_1106[4]),
        .I2(zext_ln134_cast_reg_1106[5]),
        .I3(Gres_fu_659_p4[5]),
        .O(icmp_ln199_1_fu_738_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_1_fu_738_p2_carry_i_6
       (.I0(Gres_fu_659_p4[2]),
        .I1(zext_ln134_cast_reg_1106[2]),
        .I2(zext_ln134_cast_reg_1106[3]),
        .I3(Gres_fu_659_p4[3]),
        .O(icmp_ln199_1_fu_738_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_1_fu_738_p2_carry_i_7
       (.I0(Gres_fu_659_p4[0]),
        .I1(zext_ln134_cast_reg_1106[0]),
        .I2(zext_ln134_cast_reg_1106[1]),
        .I3(Gres_fu_659_p4[1]),
        .O(icmp_ln199_1_fu_738_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln199_1_fu_738_p2_carry_i_9
       (.I0(Gres_fu_659_p4[10]),
        .I1(Gres_fu_659_p4[11]),
        .O(icmp_ln199_1_fu_738_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln199_2_fu_911_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln199_2_fu_911_p2_carry_CO_UNCONNECTED[7],p_10_in,icmp_ln199_2_fu_911_p2_carry_n_7,icmp_ln199_2_fu_911_p2_carry_n_8,icmp_ln199_2_fu_911_p2_carry_n_9,icmp_ln199_2_fu_911_p2_carry_n_10,icmp_ln199_2_fu_911_p2_carry_n_11,icmp_ln199_2_fu_911_p2_carry_n_12}),
        .DI({1'b0,Gres_1_fu_837_p4[13],1'b0,1'b0,icmp_ln199_2_fu_911_p2_carry_i_2_n_5,icmp_ln199_2_fu_911_p2_carry_i_3_n_5,icmp_ln199_2_fu_911_p2_carry_i_4_n_5,icmp_ln199_2_fu_911_p2_carry_i_5_n_5}),
        .O(NLW_icmp_ln199_2_fu_911_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U167_n_26,icmp_ln199_2_fu_911_p2_carry_i_7_n_5,icmp_ln199_2_fu_911_p2_carry_i_8_n_5,icmp_ln199_2_fu_911_p2_carry_i_9_n_5,icmp_ln199_2_fu_911_p2_carry_i_10_n_5,icmp_ln199_2_fu_911_p2_carry_i_11_n_5,icmp_ln199_2_fu_911_p2_carry_i_12_n_5}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_2_fu_911_p2_carry_i_10
       (.I0(zext_ln134_1_cast_reg_1116_reg[4]),
        .I1(Gres_1_fu_837_p4[4]),
        .I2(zext_ln134_1_cast_reg_1116_reg[5]),
        .I3(Gres_1_fu_837_p4[5]),
        .O(icmp_ln199_2_fu_911_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_2_fu_911_p2_carry_i_11
       (.I0(zext_ln134_1_cast_reg_1116_reg[2]),
        .I1(Gres_1_fu_837_p4[2]),
        .I2(zext_ln134_1_cast_reg_1116_reg[3]),
        .I3(Gres_1_fu_837_p4[3]),
        .O(icmp_ln199_2_fu_911_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_2_fu_911_p2_carry_i_12
       (.I0(zext_ln134_1_cast_reg_1116_reg[0]),
        .I1(Gres_1_fu_837_p4[0]),
        .I2(zext_ln134_1_cast_reg_1116_reg[1]),
        .I3(Gres_1_fu_837_p4[1]),
        .O(icmp_ln199_2_fu_911_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_2_fu_911_p2_carry_i_2
       (.I0(zext_ln134_1_cast_reg_1116_reg[6]),
        .I1(Gres_1_fu_837_p4[6]),
        .I2(Gres_1_fu_837_p4[7]),
        .I3(zext_ln134_1_cast_reg_1116_reg[7]),
        .O(icmp_ln199_2_fu_911_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_2_fu_911_p2_carry_i_3
       (.I0(zext_ln134_1_cast_reg_1116_reg[4]),
        .I1(Gres_1_fu_837_p4[4]),
        .I2(Gres_1_fu_837_p4[5]),
        .I3(zext_ln134_1_cast_reg_1116_reg[5]),
        .O(icmp_ln199_2_fu_911_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_2_fu_911_p2_carry_i_4
       (.I0(zext_ln134_1_cast_reg_1116_reg[2]),
        .I1(Gres_1_fu_837_p4[2]),
        .I2(Gres_1_fu_837_p4[3]),
        .I3(zext_ln134_1_cast_reg_1116_reg[3]),
        .O(icmp_ln199_2_fu_911_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_2_fu_911_p2_carry_i_5
       (.I0(zext_ln134_1_cast_reg_1116_reg[0]),
        .I1(Gres_1_fu_837_p4[0]),
        .I2(Gres_1_fu_837_p4[1]),
        .I3(zext_ln134_1_cast_reg_1116_reg[1]),
        .O(icmp_ln199_2_fu_911_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln199_2_fu_911_p2_carry_i_7
       (.I0(Gres_1_fu_837_p4[10]),
        .I1(Gres_1_fu_837_p4[11]),
        .O(icmp_ln199_2_fu_911_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln199_2_fu_911_p2_carry_i_8
       (.I0(Gres_1_fu_837_p4[8]),
        .I1(Gres_1_fu_837_p4[9]),
        .O(icmp_ln199_2_fu_911_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_2_fu_911_p2_carry_i_9
       (.I0(zext_ln134_1_cast_reg_1116_reg[6]),
        .I1(Gres_1_fu_837_p4[6]),
        .I2(zext_ln134_1_cast_reg_1116_reg[7]),
        .I3(Gres_1_fu_837_p4[7]),
        .O(icmp_ln199_2_fu_911_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln199_3_fu_916_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln199_3_fu_916_p2_carry_CO_UNCONNECTED[7],p_4_in,icmp_ln199_3_fu_916_p2_carry_n_7,icmp_ln199_3_fu_916_p2_carry_n_8,icmp_ln199_3_fu_916_p2_carry_n_9,icmp_ln199_3_fu_916_p2_carry_n_10,icmp_ln199_3_fu_916_p2_carry_n_11,icmp_ln199_3_fu_916_p2_carry_n_12}),
        .DI({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U167_n_53,icmp_ln199_3_fu_916_p2_carry_i_2_n_5,icmp_ln199_3_fu_916_p2_carry_i_3_n_5,icmp_ln199_3_fu_916_p2_carry_i_4_n_5,icmp_ln199_3_fu_916_p2_carry_i_5_n_5,icmp_ln199_3_fu_916_p2_carry_i_6_n_5,icmp_ln199_3_fu_916_p2_carry_i_7_n_5}),
        .O(NLW_icmp_ln199_3_fu_916_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U167_n_27,icmp_ln199_3_fu_916_p2_carry_i_9_n_5,icmp_ln199_3_fu_916_p2_carry_i_10_n_5,icmp_ln199_3_fu_916_p2_carry_i_11_n_5,icmp_ln199_3_fu_916_p2_carry_i_12_n_5,icmp_ln199_3_fu_916_p2_carry_i_13_n_5,icmp_ln199_3_fu_916_p2_carry_i_14_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln199_3_fu_916_p2_carry_i_10
       (.I0(Gres_1_fu_837_p4[8]),
        .I1(Gres_1_fu_837_p4[9]),
        .O(icmp_ln199_3_fu_916_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_3_fu_916_p2_carry_i_11
       (.I0(Gres_1_fu_837_p4[6]),
        .I1(zext_ln134_cast_reg_1106[6]),
        .I2(Gres_1_fu_837_p4[7]),
        .I3(zext_ln134_cast_reg_1106[7]),
        .O(icmp_ln199_3_fu_916_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_3_fu_916_p2_carry_i_12
       (.I0(Gres_1_fu_837_p4[4]),
        .I1(zext_ln134_cast_reg_1106[4]),
        .I2(Gres_1_fu_837_p4[5]),
        .I3(zext_ln134_cast_reg_1106[5]),
        .O(icmp_ln199_3_fu_916_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_3_fu_916_p2_carry_i_13
       (.I0(Gres_1_fu_837_p4[2]),
        .I1(zext_ln134_cast_reg_1106[2]),
        .I2(Gres_1_fu_837_p4[3]),
        .I3(zext_ln134_cast_reg_1106[3]),
        .O(icmp_ln199_3_fu_916_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_3_fu_916_p2_carry_i_14
       (.I0(Gres_1_fu_837_p4[0]),
        .I1(zext_ln134_cast_reg_1106[0]),
        .I2(Gres_1_fu_837_p4[1]),
        .I3(zext_ln134_cast_reg_1106[1]),
        .O(icmp_ln199_3_fu_916_p2_carry_i_14_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln199_3_fu_916_p2_carry_i_2
       (.I0(Gres_1_fu_837_p4[10]),
        .I1(Gres_1_fu_837_p4[11]),
        .O(icmp_ln199_3_fu_916_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln199_3_fu_916_p2_carry_i_3
       (.I0(Gres_1_fu_837_p4[8]),
        .I1(Gres_1_fu_837_p4[9]),
        .O(icmp_ln199_3_fu_916_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_3_fu_916_p2_carry_i_4
       (.I0(Gres_1_fu_837_p4[6]),
        .I1(zext_ln134_cast_reg_1106[6]),
        .I2(zext_ln134_cast_reg_1106[7]),
        .I3(Gres_1_fu_837_p4[7]),
        .O(icmp_ln199_3_fu_916_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_3_fu_916_p2_carry_i_5
       (.I0(Gres_1_fu_837_p4[4]),
        .I1(zext_ln134_cast_reg_1106[4]),
        .I2(zext_ln134_cast_reg_1106[5]),
        .I3(Gres_1_fu_837_p4[5]),
        .O(icmp_ln199_3_fu_916_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_3_fu_916_p2_carry_i_6
       (.I0(Gres_1_fu_837_p4[2]),
        .I1(zext_ln134_cast_reg_1106[2]),
        .I2(zext_ln134_cast_reg_1106[3]),
        .I3(Gres_1_fu_837_p4[3]),
        .O(icmp_ln199_3_fu_916_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_3_fu_916_p2_carry_i_7
       (.I0(Gres_1_fu_837_p4[0]),
        .I1(zext_ln134_cast_reg_1106[0]),
        .I2(zext_ln134_cast_reg_1106[1]),
        .I3(Gres_1_fu_837_p4[1]),
        .O(icmp_ln199_3_fu_916_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln199_3_fu_916_p2_carry_i_9
       (.I0(Gres_1_fu_837_p4[10]),
        .I1(Gres_1_fu_837_p4[11]),
        .O(icmp_ln199_3_fu_916_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln199_fu_733_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln199_fu_733_p2_carry_CO_UNCONNECTED[7],p_7_in,icmp_ln199_fu_733_p2_carry_n_7,icmp_ln199_fu_733_p2_carry_n_8,icmp_ln199_fu_733_p2_carry_n_9,icmp_ln199_fu_733_p2_carry_n_10,icmp_ln199_fu_733_p2_carry_n_11,icmp_ln199_fu_733_p2_carry_n_12}),
        .DI({1'b0,Gres_fu_659_p4[13],1'b0,1'b0,icmp_ln199_fu_733_p2_carry_i_2_n_5,icmp_ln199_fu_733_p2_carry_i_3_n_5,icmp_ln199_fu_733_p2_carry_i_4_n_5,icmp_ln199_fu_733_p2_carry_i_5_n_5}),
        .O(NLW_icmp_ln199_fu_733_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U164_n_26,icmp_ln199_fu_733_p2_carry_i_7_n_5,icmp_ln199_fu_733_p2_carry_i_8_n_5,icmp_ln199_fu_733_p2_carry_i_9_n_5,icmp_ln199_fu_733_p2_carry_i_10_n_5,icmp_ln199_fu_733_p2_carry_i_11_n_5,icmp_ln199_fu_733_p2_carry_i_12_n_5}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_fu_733_p2_carry_i_10
       (.I0(zext_ln134_1_cast_reg_1116_reg[4]),
        .I1(Gres_fu_659_p4[4]),
        .I2(zext_ln134_1_cast_reg_1116_reg[5]),
        .I3(Gres_fu_659_p4[5]),
        .O(icmp_ln199_fu_733_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_fu_733_p2_carry_i_11
       (.I0(zext_ln134_1_cast_reg_1116_reg[2]),
        .I1(Gres_fu_659_p4[2]),
        .I2(zext_ln134_1_cast_reg_1116_reg[3]),
        .I3(Gres_fu_659_p4[3]),
        .O(icmp_ln199_fu_733_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_fu_733_p2_carry_i_12
       (.I0(zext_ln134_1_cast_reg_1116_reg[0]),
        .I1(Gres_fu_659_p4[0]),
        .I2(zext_ln134_1_cast_reg_1116_reg[1]),
        .I3(Gres_fu_659_p4[1]),
        .O(icmp_ln199_fu_733_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_fu_733_p2_carry_i_2
       (.I0(zext_ln134_1_cast_reg_1116_reg[6]),
        .I1(Gres_fu_659_p4[6]),
        .I2(Gres_fu_659_p4[7]),
        .I3(zext_ln134_1_cast_reg_1116_reg[7]),
        .O(icmp_ln199_fu_733_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_fu_733_p2_carry_i_3
       (.I0(zext_ln134_1_cast_reg_1116_reg[4]),
        .I1(Gres_fu_659_p4[4]),
        .I2(Gres_fu_659_p4[5]),
        .I3(zext_ln134_1_cast_reg_1116_reg[5]),
        .O(icmp_ln199_fu_733_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_fu_733_p2_carry_i_4
       (.I0(zext_ln134_1_cast_reg_1116_reg[2]),
        .I1(Gres_fu_659_p4[2]),
        .I2(Gres_fu_659_p4[3]),
        .I3(zext_ln134_1_cast_reg_1116_reg[3]),
        .O(icmp_ln199_fu_733_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln199_fu_733_p2_carry_i_5
       (.I0(zext_ln134_1_cast_reg_1116_reg[0]),
        .I1(Gres_fu_659_p4[0]),
        .I2(Gres_fu_659_p4[1]),
        .I3(zext_ln134_1_cast_reg_1116_reg[1]),
        .O(icmp_ln199_fu_733_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln199_fu_733_p2_carry_i_7
       (.I0(Gres_fu_659_p4[10]),
        .I1(Gres_fu_659_p4[11]),
        .O(icmp_ln199_fu_733_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln199_fu_733_p2_carry_i_8
       (.I0(Gres_fu_659_p4[8]),
        .I1(Gres_fu_659_p4[9]),
        .O(icmp_ln199_fu_733_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln199_fu_733_p2_carry_i_9
       (.I0(zext_ln134_1_cast_reg_1116_reg[6]),
        .I1(Gres_fu_659_p4[6]),
        .I2(zext_ln134_1_cast_reg_1116_reg[7]),
        .I3(Gres_fu_659_p4[7]),
        .O(icmp_ln199_fu_733_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln200_1_fu_758_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln200_1_fu_758_p2_carry_CO_UNCONNECTED[7],p_2_in,icmp_ln200_1_fu_758_p2_carry_n_7,icmp_ln200_1_fu_758_p2_carry_n_8,icmp_ln200_1_fu_758_p2_carry_n_9,icmp_ln200_1_fu_758_p2_carry_n_10,icmp_ln200_1_fu_758_p2_carry_n_11,icmp_ln200_1_fu_758_p2_carry_n_12}),
        .DI({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U165_n_53,icmp_ln200_1_fu_758_p2_carry_i_2_n_5,icmp_ln200_1_fu_758_p2_carry_i_3_n_5,icmp_ln200_1_fu_758_p2_carry_i_4_n_5,icmp_ln200_1_fu_758_p2_carry_i_5_n_5,icmp_ln200_1_fu_758_p2_carry_i_6_n_5,icmp_ln200_1_fu_758_p2_carry_i_7_n_5}),
        .O(NLW_icmp_ln200_1_fu_758_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U165_n_27,icmp_ln200_1_fu_758_p2_carry_i_9_n_5,icmp_ln200_1_fu_758_p2_carry_i_10_n_5,icmp_ln200_1_fu_758_p2_carry_i_11_n_5,icmp_ln200_1_fu_758_p2_carry_i_12_n_5,icmp_ln200_1_fu_758_p2_carry_i_13_n_5,icmp_ln200_1_fu_758_p2_carry_i_14_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln200_1_fu_758_p2_carry_i_10
       (.I0(Bres_fu_689_p4[8]),
        .I1(Bres_fu_689_p4[9]),
        .O(icmp_ln200_1_fu_758_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_1_fu_758_p2_carry_i_11
       (.I0(Bres_fu_689_p4[6]),
        .I1(zext_ln134_cast_reg_1106[6]),
        .I2(Bres_fu_689_p4[7]),
        .I3(zext_ln134_cast_reg_1106[7]),
        .O(icmp_ln200_1_fu_758_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_1_fu_758_p2_carry_i_12
       (.I0(Bres_fu_689_p4[4]),
        .I1(zext_ln134_cast_reg_1106[4]),
        .I2(Bres_fu_689_p4[5]),
        .I3(zext_ln134_cast_reg_1106[5]),
        .O(icmp_ln200_1_fu_758_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_1_fu_758_p2_carry_i_13
       (.I0(Bres_fu_689_p4[2]),
        .I1(zext_ln134_cast_reg_1106[2]),
        .I2(Bres_fu_689_p4[3]),
        .I3(zext_ln134_cast_reg_1106[3]),
        .O(icmp_ln200_1_fu_758_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_1_fu_758_p2_carry_i_14
       (.I0(Bres_fu_689_p4[0]),
        .I1(zext_ln134_cast_reg_1106[0]),
        .I2(Bres_fu_689_p4[1]),
        .I3(zext_ln134_cast_reg_1106[1]),
        .O(icmp_ln200_1_fu_758_p2_carry_i_14_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln200_1_fu_758_p2_carry_i_2
       (.I0(Bres_fu_689_p4[10]),
        .I1(Bres_fu_689_p4[11]),
        .O(icmp_ln200_1_fu_758_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln200_1_fu_758_p2_carry_i_3
       (.I0(Bres_fu_689_p4[8]),
        .I1(Bres_fu_689_p4[9]),
        .O(icmp_ln200_1_fu_758_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_1_fu_758_p2_carry_i_4
       (.I0(Bres_fu_689_p4[6]),
        .I1(zext_ln134_cast_reg_1106[6]),
        .I2(zext_ln134_cast_reg_1106[7]),
        .I3(Bres_fu_689_p4[7]),
        .O(icmp_ln200_1_fu_758_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_1_fu_758_p2_carry_i_5
       (.I0(Bres_fu_689_p4[4]),
        .I1(zext_ln134_cast_reg_1106[4]),
        .I2(zext_ln134_cast_reg_1106[5]),
        .I3(Bres_fu_689_p4[5]),
        .O(icmp_ln200_1_fu_758_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_1_fu_758_p2_carry_i_6
       (.I0(Bres_fu_689_p4[2]),
        .I1(zext_ln134_cast_reg_1106[2]),
        .I2(zext_ln134_cast_reg_1106[3]),
        .I3(Bres_fu_689_p4[3]),
        .O(icmp_ln200_1_fu_758_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_1_fu_758_p2_carry_i_7
       (.I0(Bres_fu_689_p4[0]),
        .I1(zext_ln134_cast_reg_1106[0]),
        .I2(zext_ln134_cast_reg_1106[1]),
        .I3(Bres_fu_689_p4[1]),
        .O(icmp_ln200_1_fu_758_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln200_1_fu_758_p2_carry_i_9
       (.I0(Bres_fu_689_p4[10]),
        .I1(Bres_fu_689_p4[11]),
        .O(icmp_ln200_1_fu_758_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln200_2_fu_945_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln200_2_fu_945_p2_carry_CO_UNCONNECTED[7],p_11_in,icmp_ln200_2_fu_945_p2_carry_n_7,icmp_ln200_2_fu_945_p2_carry_n_8,icmp_ln200_2_fu_945_p2_carry_n_9,icmp_ln200_2_fu_945_p2_carry_n_10,icmp_ln200_2_fu_945_p2_carry_n_11,icmp_ln200_2_fu_945_p2_carry_n_12}),
        .DI({1'b0,Bres_1_fu_867_p4[13],1'b0,1'b0,icmp_ln200_2_fu_945_p2_carry_i_2_n_5,icmp_ln200_2_fu_945_p2_carry_i_3_n_5,icmp_ln200_2_fu_945_p2_carry_i_4_n_5,icmp_ln200_2_fu_945_p2_carry_i_5_n_5}),
        .O(NLW_icmp_ln200_2_fu_945_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U168_n_27,icmp_ln200_2_fu_945_p2_carry_i_7_n_5,icmp_ln200_2_fu_945_p2_carry_i_8_n_5,icmp_ln200_2_fu_945_p2_carry_i_9_n_5,icmp_ln200_2_fu_945_p2_carry_i_10_n_5,icmp_ln200_2_fu_945_p2_carry_i_11_n_5,icmp_ln200_2_fu_945_p2_carry_i_12_n_5}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_2_fu_945_p2_carry_i_10
       (.I0(zext_ln134_1_cast_reg_1116_reg[4]),
        .I1(Bres_1_fu_867_p4[4]),
        .I2(zext_ln134_1_cast_reg_1116_reg[5]),
        .I3(Bres_1_fu_867_p4[5]),
        .O(icmp_ln200_2_fu_945_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_2_fu_945_p2_carry_i_11
       (.I0(zext_ln134_1_cast_reg_1116_reg[2]),
        .I1(Bres_1_fu_867_p4[2]),
        .I2(zext_ln134_1_cast_reg_1116_reg[3]),
        .I3(Bres_1_fu_867_p4[3]),
        .O(icmp_ln200_2_fu_945_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_2_fu_945_p2_carry_i_12
       (.I0(zext_ln134_1_cast_reg_1116_reg[0]),
        .I1(Bres_1_fu_867_p4[0]),
        .I2(zext_ln134_1_cast_reg_1116_reg[1]),
        .I3(Bres_1_fu_867_p4[1]),
        .O(icmp_ln200_2_fu_945_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_2_fu_945_p2_carry_i_2
       (.I0(zext_ln134_1_cast_reg_1116_reg[6]),
        .I1(Bres_1_fu_867_p4[6]),
        .I2(Bres_1_fu_867_p4[7]),
        .I3(zext_ln134_1_cast_reg_1116_reg[7]),
        .O(icmp_ln200_2_fu_945_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_2_fu_945_p2_carry_i_3
       (.I0(zext_ln134_1_cast_reg_1116_reg[4]),
        .I1(Bres_1_fu_867_p4[4]),
        .I2(Bres_1_fu_867_p4[5]),
        .I3(zext_ln134_1_cast_reg_1116_reg[5]),
        .O(icmp_ln200_2_fu_945_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_2_fu_945_p2_carry_i_4
       (.I0(zext_ln134_1_cast_reg_1116_reg[2]),
        .I1(Bres_1_fu_867_p4[2]),
        .I2(Bres_1_fu_867_p4[3]),
        .I3(zext_ln134_1_cast_reg_1116_reg[3]),
        .O(icmp_ln200_2_fu_945_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_2_fu_945_p2_carry_i_5
       (.I0(zext_ln134_1_cast_reg_1116_reg[0]),
        .I1(Bres_1_fu_867_p4[0]),
        .I2(Bres_1_fu_867_p4[1]),
        .I3(zext_ln134_1_cast_reg_1116_reg[1]),
        .O(icmp_ln200_2_fu_945_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln200_2_fu_945_p2_carry_i_7
       (.I0(Bres_1_fu_867_p4[10]),
        .I1(Bres_1_fu_867_p4[11]),
        .O(icmp_ln200_2_fu_945_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln200_2_fu_945_p2_carry_i_8
       (.I0(Bres_1_fu_867_p4[8]),
        .I1(Bres_1_fu_867_p4[9]),
        .O(icmp_ln200_2_fu_945_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_2_fu_945_p2_carry_i_9
       (.I0(zext_ln134_1_cast_reg_1116_reg[6]),
        .I1(Bres_1_fu_867_p4[6]),
        .I2(zext_ln134_1_cast_reg_1116_reg[7]),
        .I3(Bres_1_fu_867_p4[7]),
        .O(icmp_ln200_2_fu_945_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln200_3_fu_950_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln200_3_fu_950_p2_carry_CO_UNCONNECTED[7],p_5_in,icmp_ln200_3_fu_950_p2_carry_n_7,icmp_ln200_3_fu_950_p2_carry_n_8,icmp_ln200_3_fu_950_p2_carry_n_9,icmp_ln200_3_fu_950_p2_carry_n_10,icmp_ln200_3_fu_950_p2_carry_n_11,icmp_ln200_3_fu_950_p2_carry_n_12}),
        .DI({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U168_n_54,icmp_ln200_3_fu_950_p2_carry_i_2_n_5,icmp_ln200_3_fu_950_p2_carry_i_3_n_5,icmp_ln200_3_fu_950_p2_carry_i_4_n_5,icmp_ln200_3_fu_950_p2_carry_i_5_n_5,icmp_ln200_3_fu_950_p2_carry_i_6_n_5,icmp_ln200_3_fu_950_p2_carry_i_7_n_5}),
        .O(NLW_icmp_ln200_3_fu_950_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U168_n_28,icmp_ln200_3_fu_950_p2_carry_i_9_n_5,icmp_ln200_3_fu_950_p2_carry_i_10_n_5,icmp_ln200_3_fu_950_p2_carry_i_11_n_5,icmp_ln200_3_fu_950_p2_carry_i_12_n_5,icmp_ln200_3_fu_950_p2_carry_i_13_n_5,icmp_ln200_3_fu_950_p2_carry_i_14_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln200_3_fu_950_p2_carry_i_10
       (.I0(Bres_1_fu_867_p4[8]),
        .I1(Bres_1_fu_867_p4[9]),
        .O(icmp_ln200_3_fu_950_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_3_fu_950_p2_carry_i_11
       (.I0(Bres_1_fu_867_p4[6]),
        .I1(zext_ln134_cast_reg_1106[6]),
        .I2(Bres_1_fu_867_p4[7]),
        .I3(zext_ln134_cast_reg_1106[7]),
        .O(icmp_ln200_3_fu_950_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_3_fu_950_p2_carry_i_12
       (.I0(Bres_1_fu_867_p4[4]),
        .I1(zext_ln134_cast_reg_1106[4]),
        .I2(Bres_1_fu_867_p4[5]),
        .I3(zext_ln134_cast_reg_1106[5]),
        .O(icmp_ln200_3_fu_950_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_3_fu_950_p2_carry_i_13
       (.I0(Bres_1_fu_867_p4[2]),
        .I1(zext_ln134_cast_reg_1106[2]),
        .I2(Bres_1_fu_867_p4[3]),
        .I3(zext_ln134_cast_reg_1106[3]),
        .O(icmp_ln200_3_fu_950_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_3_fu_950_p2_carry_i_14
       (.I0(Bres_1_fu_867_p4[0]),
        .I1(zext_ln134_cast_reg_1106[0]),
        .I2(Bres_1_fu_867_p4[1]),
        .I3(zext_ln134_cast_reg_1106[1]),
        .O(icmp_ln200_3_fu_950_p2_carry_i_14_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln200_3_fu_950_p2_carry_i_2
       (.I0(Bres_1_fu_867_p4[10]),
        .I1(Bres_1_fu_867_p4[11]),
        .O(icmp_ln200_3_fu_950_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln200_3_fu_950_p2_carry_i_3
       (.I0(Bres_1_fu_867_p4[8]),
        .I1(Bres_1_fu_867_p4[9]),
        .O(icmp_ln200_3_fu_950_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_3_fu_950_p2_carry_i_4
       (.I0(Bres_1_fu_867_p4[6]),
        .I1(zext_ln134_cast_reg_1106[6]),
        .I2(zext_ln134_cast_reg_1106[7]),
        .I3(Bres_1_fu_867_p4[7]),
        .O(icmp_ln200_3_fu_950_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_3_fu_950_p2_carry_i_5
       (.I0(Bres_1_fu_867_p4[4]),
        .I1(zext_ln134_cast_reg_1106[4]),
        .I2(zext_ln134_cast_reg_1106[5]),
        .I3(Bres_1_fu_867_p4[5]),
        .O(icmp_ln200_3_fu_950_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_3_fu_950_p2_carry_i_6
       (.I0(Bres_1_fu_867_p4[2]),
        .I1(zext_ln134_cast_reg_1106[2]),
        .I2(zext_ln134_cast_reg_1106[3]),
        .I3(Bres_1_fu_867_p4[3]),
        .O(icmp_ln200_3_fu_950_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_3_fu_950_p2_carry_i_7
       (.I0(Bres_1_fu_867_p4[0]),
        .I1(zext_ln134_cast_reg_1106[0]),
        .I2(zext_ln134_cast_reg_1106[1]),
        .I3(Bres_1_fu_867_p4[1]),
        .O(icmp_ln200_3_fu_950_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln200_3_fu_950_p2_carry_i_9
       (.I0(Bres_1_fu_867_p4[10]),
        .I1(Bres_1_fu_867_p4[11]),
        .O(icmp_ln200_3_fu_950_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln200_fu_753_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln200_fu_753_p2_carry_CO_UNCONNECTED[7],p_8_in,icmp_ln200_fu_753_p2_carry_n_7,icmp_ln200_fu_753_p2_carry_n_8,icmp_ln200_fu_753_p2_carry_n_9,icmp_ln200_fu_753_p2_carry_n_10,icmp_ln200_fu_753_p2_carry_n_11,icmp_ln200_fu_753_p2_carry_n_12}),
        .DI({1'b0,Bres_fu_689_p4[13],1'b0,1'b0,icmp_ln200_fu_753_p2_carry_i_2_n_5,icmp_ln200_fu_753_p2_carry_i_3_n_5,icmp_ln200_fu_753_p2_carry_i_4_n_5,icmp_ln200_fu_753_p2_carry_i_5_n_5}),
        .O(NLW_icmp_ln200_fu_753_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,mac_muladd_8ns_16s_22s_25_4_1_U165_n_26,icmp_ln200_fu_753_p2_carry_i_7_n_5,icmp_ln200_fu_753_p2_carry_i_8_n_5,icmp_ln200_fu_753_p2_carry_i_9_n_5,icmp_ln200_fu_753_p2_carry_i_10_n_5,icmp_ln200_fu_753_p2_carry_i_11_n_5,icmp_ln200_fu_753_p2_carry_i_12_n_5}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_fu_753_p2_carry_i_10
       (.I0(zext_ln134_1_cast_reg_1116_reg[4]),
        .I1(Bres_fu_689_p4[4]),
        .I2(zext_ln134_1_cast_reg_1116_reg[5]),
        .I3(Bres_fu_689_p4[5]),
        .O(icmp_ln200_fu_753_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_fu_753_p2_carry_i_11
       (.I0(zext_ln134_1_cast_reg_1116_reg[2]),
        .I1(Bres_fu_689_p4[2]),
        .I2(zext_ln134_1_cast_reg_1116_reg[3]),
        .I3(Bres_fu_689_p4[3]),
        .O(icmp_ln200_fu_753_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_fu_753_p2_carry_i_12
       (.I0(zext_ln134_1_cast_reg_1116_reg[0]),
        .I1(Bres_fu_689_p4[0]),
        .I2(zext_ln134_1_cast_reg_1116_reg[1]),
        .I3(Bres_fu_689_p4[1]),
        .O(icmp_ln200_fu_753_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_fu_753_p2_carry_i_2
       (.I0(zext_ln134_1_cast_reg_1116_reg[6]),
        .I1(Bres_fu_689_p4[6]),
        .I2(Bres_fu_689_p4[7]),
        .I3(zext_ln134_1_cast_reg_1116_reg[7]),
        .O(icmp_ln200_fu_753_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_fu_753_p2_carry_i_3
       (.I0(zext_ln134_1_cast_reg_1116_reg[4]),
        .I1(Bres_fu_689_p4[4]),
        .I2(Bres_fu_689_p4[5]),
        .I3(zext_ln134_1_cast_reg_1116_reg[5]),
        .O(icmp_ln200_fu_753_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_fu_753_p2_carry_i_4
       (.I0(zext_ln134_1_cast_reg_1116_reg[2]),
        .I1(Bres_fu_689_p4[2]),
        .I2(Bres_fu_689_p4[3]),
        .I3(zext_ln134_1_cast_reg_1116_reg[3]),
        .O(icmp_ln200_fu_753_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln200_fu_753_p2_carry_i_5
       (.I0(zext_ln134_1_cast_reg_1116_reg[0]),
        .I1(Bres_fu_689_p4[0]),
        .I2(Bres_fu_689_p4[1]),
        .I3(zext_ln134_1_cast_reg_1116_reg[1]),
        .O(icmp_ln200_fu_753_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln200_fu_753_p2_carry_i_7
       (.I0(Bres_fu_689_p4[10]),
        .I1(Bres_fu_689_p4[11]),
        .O(icmp_ln200_fu_753_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln200_fu_753_p2_carry_i_8
       (.I0(Bres_fu_689_p4[8]),
        .I1(Bres_fu_689_p4[9]),
        .O(icmp_ln200_fu_753_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln200_fu_753_p2_carry_i_9
       (.I0(zext_ln134_1_cast_reg_1116_reg[6]),
        .I1(Bres_fu_689_p4[6]),
        .I2(zext_ln134_1_cast_reg_1116_reg[7]),
        .I3(Bres_fu_689_p4[7]),
        .O(icmp_ln200_fu_753_p2_carry_i_9_n_5));
  LUT6 #(
    .INIT(64'h6A6AAA6AAAAAAAAA)) 
    \mOutPtr[4]_i_1__1 
       (.I0(push_1),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(stream_in_hresampled_empty_n),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(stream_csc_full_n),
        .I5(\mOutPtr_reg[4] [2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[4]_i_1__2 
       (.I0(push),
        .I1(stream_csc_empty_n),
        .I2(v_hcresampler_core_U0_stream_csc_read),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h2A22AAAAAAAAAAAA)) 
    \mOutPtr[4]_i_3__1 
       (.I0(push_1),
        .I1(\mOutPtr_reg[4] [2]),
        .I2(stream_csc_full_n),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(stream_in_hresampled_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(mOutPtr16_out));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mOutPtr[4]_i_3__2 
       (.I0(push),
        .I1(v_hcresampler_core_U0_stream_csc_read),
        .I2(stream_csc_empty_n),
        .O(mOutPtr16_out_0));
  bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1 mac_muladd_8ns_16s_22s_25_4_1_U163
       (.CEB1(ap_block_pp0_stage0_subdone),
        .CO(add_ln192_2_fu_623_p2_carry__2_n_11),
        .DI(Rres_fu_629_p4[13]),
        .K12_read(K12_read),
        .O(Rres_fu_629_p4[12]),
        .P({mac_muladd_8ns_16s_22s_25_4_1_U163_n_5,mac_muladd_8ns_16s_22s_25_4_1_U163_n_6,mac_muladd_8ns_16s_22s_25_4_1_U163_n_7,mac_muladd_8ns_16s_22s_25_4_1_U163_n_8,mac_muladd_8ns_16s_22s_25_4_1_U163_n_9,mac_muladd_8ns_16s_22s_25_4_1_U163_n_10,mac_muladd_8ns_16s_22s_25_4_1_U163_n_11,mac_muladd_8ns_16s_22s_25_4_1_U163_n_12,mac_muladd_8ns_16s_22s_25_4_1_U163_n_13,mac_muladd_8ns_16s_22s_25_4_1_U163_n_14,mac_muladd_8ns_16s_22s_25_4_1_U163_n_15,mac_muladd_8ns_16s_22s_25_4_1_U163_n_16,mac_muladd_8ns_16s_22s_25_4_1_U163_n_17,mac_muladd_8ns_16s_22s_25_4_1_U163_n_18,mac_muladd_8ns_16s_22s_25_4_1_U163_n_19,mac_muladd_8ns_16s_22s_25_4_1_U163_n_20,mac_muladd_8ns_16s_22s_25_4_1_U163_n_21,mac_muladd_8ns_16s_22s_25_4_1_U163_n_22,mac_muladd_8ns_16s_22s_25_4_1_U163_n_23,mac_muladd_8ns_16s_22s_25_4_1_U163_n_24}),
        .Q(Q),
        .S(mac_muladd_8ns_16s_22s_25_4_1_U163_n_25),
        .\add_ln192_1_reg_1224_reg[15] ({mac_muladd_8ns_16s_22s_25_4_1_U163_n_36,mac_muladd_8ns_16s_22s_25_4_1_U163_n_37,mac_muladd_8ns_16s_22s_25_4_1_U163_n_38,mac_muladd_8ns_16s_22s_25_4_1_U163_n_39,mac_muladd_8ns_16s_22s_25_4_1_U163_n_40,mac_muladd_8ns_16s_22s_25_4_1_U163_n_41,mac_muladd_8ns_16s_22s_25_4_1_U163_n_42,mac_muladd_8ns_16s_22s_25_4_1_U163_n_43}),
        .\add_ln192_1_reg_1224_reg[23] ({mac_muladd_8ns_16s_22s_25_4_1_U163_n_44,mac_muladd_8ns_16s_22s_25_4_1_U163_n_45,mac_muladd_8ns_16s_22s_25_4_1_U163_n_46,mac_muladd_8ns_16s_22s_25_4_1_U163_n_47,mac_muladd_8ns_16s_22s_25_4_1_U163_n_48,mac_muladd_8ns_16s_22s_25_4_1_U163_n_49,mac_muladd_8ns_16s_22s_25_4_1_U163_n_50,mac_muladd_8ns_16s_22s_25_4_1_U163_n_51}),
        .\add_ln192_1_reg_1224_reg[7] ({mac_muladd_8ns_16s_22s_25_4_1_U163_n_28,mac_muladd_8ns_16s_22s_25_4_1_U163_n_29,mac_muladd_8ns_16s_22s_25_4_1_U163_n_30,mac_muladd_8ns_16s_22s_25_4_1_U163_n_31,mac_muladd_8ns_16s_22s_25_4_1_U163_n_32,mac_muladd_8ns_16s_22s_25_4_1_U163_n_33,mac_muladd_8ns_16s_22s_25_4_1_U163_n_34,mac_muladd_8ns_16s_22s_25_4_1_U163_n_35}),
        .add_ln192_2_fu_623_p2_carry__2(mac_muladd_8ns_16s_22s_25_4_1_U163_n_26),
        .add_ln192_2_fu_623_p2_carry__2_0(mac_muladd_8ns_16s_22s_25_4_1_U163_n_27),
        .add_ln192_2_fu_623_p2_carry__2_1(mac_muladd_8ns_16s_22s_25_4_1_U163_n_53),
        .add_ln192_2_fu_623_p2_carry__2_2(add_ln192_1_reg_1224),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[15:8]));
  bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_37 mac_muladd_8ns_16s_22s_25_4_1_U164
       (.CEB1(ap_block_pp0_stage0_subdone),
        .CO(add_ln194_2_fu_653_p2_carry__2_n_11),
        .DI(Gres_fu_659_p4[13]),
        .DSP_ALU_INST(DSP_ALU_INST_2),
        .K22_read(K22_read),
        .O(Gres_fu_659_p4[12]),
        .P({mac_muladd_8ns_16s_22s_25_4_1_U164_n_5,mac_muladd_8ns_16s_22s_25_4_1_U164_n_6,mac_muladd_8ns_16s_22s_25_4_1_U164_n_7,mac_muladd_8ns_16s_22s_25_4_1_U164_n_8,mac_muladd_8ns_16s_22s_25_4_1_U164_n_9,mac_muladd_8ns_16s_22s_25_4_1_U164_n_10,mac_muladd_8ns_16s_22s_25_4_1_U164_n_11,mac_muladd_8ns_16s_22s_25_4_1_U164_n_12,mac_muladd_8ns_16s_22s_25_4_1_U164_n_13,mac_muladd_8ns_16s_22s_25_4_1_U164_n_14,mac_muladd_8ns_16s_22s_25_4_1_U164_n_15,mac_muladd_8ns_16s_22s_25_4_1_U164_n_16,mac_muladd_8ns_16s_22s_25_4_1_U164_n_17,mac_muladd_8ns_16s_22s_25_4_1_U164_n_18,mac_muladd_8ns_16s_22s_25_4_1_U164_n_19,mac_muladd_8ns_16s_22s_25_4_1_U164_n_20,mac_muladd_8ns_16s_22s_25_4_1_U164_n_21,mac_muladd_8ns_16s_22s_25_4_1_U164_n_22,mac_muladd_8ns_16s_22s_25_4_1_U164_n_23,mac_muladd_8ns_16s_22s_25_4_1_U164_n_24}),
        .Q(add_ln194_1_reg_1240),
        .S(mac_muladd_8ns_16s_22s_25_4_1_U164_n_25),
        .\add_ln194_1_reg_1240_reg[15] ({mac_muladd_8ns_16s_22s_25_4_1_U164_n_36,mac_muladd_8ns_16s_22s_25_4_1_U164_n_37,mac_muladd_8ns_16s_22s_25_4_1_U164_n_38,mac_muladd_8ns_16s_22s_25_4_1_U164_n_39,mac_muladd_8ns_16s_22s_25_4_1_U164_n_40,mac_muladd_8ns_16s_22s_25_4_1_U164_n_41,mac_muladd_8ns_16s_22s_25_4_1_U164_n_42,mac_muladd_8ns_16s_22s_25_4_1_U164_n_43}),
        .\add_ln194_1_reg_1240_reg[23] ({mac_muladd_8ns_16s_22s_25_4_1_U164_n_44,mac_muladd_8ns_16s_22s_25_4_1_U164_n_45,mac_muladd_8ns_16s_22s_25_4_1_U164_n_46,mac_muladd_8ns_16s_22s_25_4_1_U164_n_47,mac_muladd_8ns_16s_22s_25_4_1_U164_n_48,mac_muladd_8ns_16s_22s_25_4_1_U164_n_49,mac_muladd_8ns_16s_22s_25_4_1_U164_n_50,mac_muladd_8ns_16s_22s_25_4_1_U164_n_51}),
        .\add_ln194_1_reg_1240_reg[7] ({mac_muladd_8ns_16s_22s_25_4_1_U164_n_28,mac_muladd_8ns_16s_22s_25_4_1_U164_n_29,mac_muladd_8ns_16s_22s_25_4_1_U164_n_30,mac_muladd_8ns_16s_22s_25_4_1_U164_n_31,mac_muladd_8ns_16s_22s_25_4_1_U164_n_32,mac_muladd_8ns_16s_22s_25_4_1_U164_n_33,mac_muladd_8ns_16s_22s_25_4_1_U164_n_34,mac_muladd_8ns_16s_22s_25_4_1_U164_n_35}),
        .add_ln194_2_fu_653_p2_carry__2(mac_muladd_8ns_16s_22s_25_4_1_U164_n_26),
        .add_ln194_2_fu_653_p2_carry__2_0(mac_muladd_8ns_16s_22s_25_4_1_U164_n_27),
        .add_ln194_2_fu_653_p2_carry__2_1(mac_muladd_8ns_16s_22s_25_4_1_U164_n_53),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[15:8]));
  bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_38 mac_muladd_8ns_16s_22s_25_4_1_U165
       (.CEB1(ap_block_pp0_stage0_subdone),
        .CO(add_ln196_2_fu_683_p2_carry__2_n_11),
        .DI(Bres_fu_689_p4[13]),
        .DSP_ALU_INST(DSP_ALU_INST_5),
        .K32_read(K32_read),
        .O(Bres_fu_689_p4[12]),
        .P({mac_muladd_8ns_16s_22s_25_4_1_U165_n_5,mac_muladd_8ns_16s_22s_25_4_1_U165_n_6,mac_muladd_8ns_16s_22s_25_4_1_U165_n_7,mac_muladd_8ns_16s_22s_25_4_1_U165_n_8,mac_muladd_8ns_16s_22s_25_4_1_U165_n_9,mac_muladd_8ns_16s_22s_25_4_1_U165_n_10,mac_muladd_8ns_16s_22s_25_4_1_U165_n_11,mac_muladd_8ns_16s_22s_25_4_1_U165_n_12,mac_muladd_8ns_16s_22s_25_4_1_U165_n_13,mac_muladd_8ns_16s_22s_25_4_1_U165_n_14,mac_muladd_8ns_16s_22s_25_4_1_U165_n_15,mac_muladd_8ns_16s_22s_25_4_1_U165_n_16,mac_muladd_8ns_16s_22s_25_4_1_U165_n_17,mac_muladd_8ns_16s_22s_25_4_1_U165_n_18,mac_muladd_8ns_16s_22s_25_4_1_U165_n_19,mac_muladd_8ns_16s_22s_25_4_1_U165_n_20,mac_muladd_8ns_16s_22s_25_4_1_U165_n_21,mac_muladd_8ns_16s_22s_25_4_1_U165_n_22,mac_muladd_8ns_16s_22s_25_4_1_U165_n_23,mac_muladd_8ns_16s_22s_25_4_1_U165_n_24}),
        .Q(add_ln196_1_reg_1256),
        .S(mac_muladd_8ns_16s_22s_25_4_1_U165_n_25),
        .\add_ln196_1_reg_1256_reg[15] ({mac_muladd_8ns_16s_22s_25_4_1_U165_n_36,mac_muladd_8ns_16s_22s_25_4_1_U165_n_37,mac_muladd_8ns_16s_22s_25_4_1_U165_n_38,mac_muladd_8ns_16s_22s_25_4_1_U165_n_39,mac_muladd_8ns_16s_22s_25_4_1_U165_n_40,mac_muladd_8ns_16s_22s_25_4_1_U165_n_41,mac_muladd_8ns_16s_22s_25_4_1_U165_n_42,mac_muladd_8ns_16s_22s_25_4_1_U165_n_43}),
        .\add_ln196_1_reg_1256_reg[23] ({mac_muladd_8ns_16s_22s_25_4_1_U165_n_44,mac_muladd_8ns_16s_22s_25_4_1_U165_n_45,mac_muladd_8ns_16s_22s_25_4_1_U165_n_46,mac_muladd_8ns_16s_22s_25_4_1_U165_n_47,mac_muladd_8ns_16s_22s_25_4_1_U165_n_48,mac_muladd_8ns_16s_22s_25_4_1_U165_n_49,mac_muladd_8ns_16s_22s_25_4_1_U165_n_50,mac_muladd_8ns_16s_22s_25_4_1_U165_n_51}),
        .\add_ln196_1_reg_1256_reg[7] ({mac_muladd_8ns_16s_22s_25_4_1_U165_n_28,mac_muladd_8ns_16s_22s_25_4_1_U165_n_29,mac_muladd_8ns_16s_22s_25_4_1_U165_n_30,mac_muladd_8ns_16s_22s_25_4_1_U165_n_31,mac_muladd_8ns_16s_22s_25_4_1_U165_n_32,mac_muladd_8ns_16s_22s_25_4_1_U165_n_33,mac_muladd_8ns_16s_22s_25_4_1_U165_n_34,mac_muladd_8ns_16s_22s_25_4_1_U165_n_35}),
        .add_ln196_2_fu_683_p2_carry__2(mac_muladd_8ns_16s_22s_25_4_1_U165_n_26),
        .add_ln196_2_fu_683_p2_carry__2_0(mac_muladd_8ns_16s_22s_25_4_1_U165_n_27),
        .add_ln196_2_fu_683_p2_carry__2_1(mac_muladd_8ns_16s_22s_25_4_1_U165_n_53),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[15:8]));
  bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_39 mac_muladd_8ns_16s_22s_25_4_1_U166
       (.CEB1(ap_block_pp0_stage0_subdone),
        .CO(add_ln192_5_fu_801_p2_carry__2_n_11),
        .DI(Rres_1_fu_807_p4[13]),
        .O(Rres_1_fu_807_p4[12]),
        .P({mac_muladd_8ns_16s_22s_25_4_1_U166_n_5,mac_muladd_8ns_16s_22s_25_4_1_U166_n_6,mac_muladd_8ns_16s_22s_25_4_1_U166_n_7,mac_muladd_8ns_16s_22s_25_4_1_U166_n_8,mac_muladd_8ns_16s_22s_25_4_1_U166_n_9,mac_muladd_8ns_16s_22s_25_4_1_U166_n_10,mac_muladd_8ns_16s_22s_25_4_1_U166_n_11,mac_muladd_8ns_16s_22s_25_4_1_U166_n_12,mac_muladd_8ns_16s_22s_25_4_1_U166_n_13,mac_muladd_8ns_16s_22s_25_4_1_U166_n_14,mac_muladd_8ns_16s_22s_25_4_1_U166_n_15,mac_muladd_8ns_16s_22s_25_4_1_U166_n_16,mac_muladd_8ns_16s_22s_25_4_1_U166_n_17,mac_muladd_8ns_16s_22s_25_4_1_U166_n_18,mac_muladd_8ns_16s_22s_25_4_1_U166_n_19,mac_muladd_8ns_16s_22s_25_4_1_U166_n_20,mac_muladd_8ns_16s_22s_25_4_1_U166_n_21,mac_muladd_8ns_16s_22s_25_4_1_U166_n_22,mac_muladd_8ns_16s_22s_25_4_1_U166_n_23,mac_muladd_8ns_16s_22s_25_4_1_U166_n_24}),
        .Q(Q),
        .S(mac_muladd_8ns_16s_22s_25_4_1_U166_n_25),
        .\add_ln192_4_reg_1266_reg[15] ({mac_muladd_8ns_16s_22s_25_4_1_U166_n_36,mac_muladd_8ns_16s_22s_25_4_1_U166_n_37,mac_muladd_8ns_16s_22s_25_4_1_U166_n_38,mac_muladd_8ns_16s_22s_25_4_1_U166_n_39,mac_muladd_8ns_16s_22s_25_4_1_U166_n_40,mac_muladd_8ns_16s_22s_25_4_1_U166_n_41,mac_muladd_8ns_16s_22s_25_4_1_U166_n_42,mac_muladd_8ns_16s_22s_25_4_1_U166_n_43}),
        .\add_ln192_4_reg_1266_reg[23] ({mac_muladd_8ns_16s_22s_25_4_1_U166_n_44,mac_muladd_8ns_16s_22s_25_4_1_U166_n_45,mac_muladd_8ns_16s_22s_25_4_1_U166_n_46,mac_muladd_8ns_16s_22s_25_4_1_U166_n_47,mac_muladd_8ns_16s_22s_25_4_1_U166_n_48,mac_muladd_8ns_16s_22s_25_4_1_U166_n_49,mac_muladd_8ns_16s_22s_25_4_1_U166_n_50,mac_muladd_8ns_16s_22s_25_4_1_U166_n_51}),
        .\add_ln192_4_reg_1266_reg[7] ({mac_muladd_8ns_16s_22s_25_4_1_U166_n_28,mac_muladd_8ns_16s_22s_25_4_1_U166_n_29,mac_muladd_8ns_16s_22s_25_4_1_U166_n_30,mac_muladd_8ns_16s_22s_25_4_1_U166_n_31,mac_muladd_8ns_16s_22s_25_4_1_U166_n_32,mac_muladd_8ns_16s_22s_25_4_1_U166_n_33,mac_muladd_8ns_16s_22s_25_4_1_U166_n_34,mac_muladd_8ns_16s_22s_25_4_1_U166_n_35}),
        .add_ln192_5_fu_801_p2_carry__2(mac_muladd_8ns_16s_22s_25_4_1_U166_n_26),
        .add_ln192_5_fu_801_p2_carry__2_0(mac_muladd_8ns_16s_22s_25_4_1_U166_n_27),
        .add_ln192_5_fu_801_p2_carry__2_1(mac_muladd_8ns_16s_22s_25_4_1_U166_n_53),
        .add_ln192_5_fu_801_p2_carry__2_2(add_ln192_4_reg_1266),
        .ap_clk(ap_clk),
        .out(out),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[31:24]));
  bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_40 mac_muladd_8ns_16s_22s_25_4_1_U167
       (.CEB1(ap_block_pp0_stage0_subdone),
        .CO(add_ln194_5_fu_831_p2_carry__2_n_11),
        .DI(Gres_1_fu_837_p4[13]),
        .DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_ALU_INST_0(DSP_ALU_INST_2),
        .O(Gres_1_fu_837_p4[12]),
        .P({mac_muladd_8ns_16s_22s_25_4_1_U167_n_5,mac_muladd_8ns_16s_22s_25_4_1_U167_n_6,mac_muladd_8ns_16s_22s_25_4_1_U167_n_7,mac_muladd_8ns_16s_22s_25_4_1_U167_n_8,mac_muladd_8ns_16s_22s_25_4_1_U167_n_9,mac_muladd_8ns_16s_22s_25_4_1_U167_n_10,mac_muladd_8ns_16s_22s_25_4_1_U167_n_11,mac_muladd_8ns_16s_22s_25_4_1_U167_n_12,mac_muladd_8ns_16s_22s_25_4_1_U167_n_13,mac_muladd_8ns_16s_22s_25_4_1_U167_n_14,mac_muladd_8ns_16s_22s_25_4_1_U167_n_15,mac_muladd_8ns_16s_22s_25_4_1_U167_n_16,mac_muladd_8ns_16s_22s_25_4_1_U167_n_17,mac_muladd_8ns_16s_22s_25_4_1_U167_n_18,mac_muladd_8ns_16s_22s_25_4_1_U167_n_19,mac_muladd_8ns_16s_22s_25_4_1_U167_n_20,mac_muladd_8ns_16s_22s_25_4_1_U167_n_21,mac_muladd_8ns_16s_22s_25_4_1_U167_n_22,mac_muladd_8ns_16s_22s_25_4_1_U167_n_23,mac_muladd_8ns_16s_22s_25_4_1_U167_n_24}),
        .Q(add_ln194_4_reg_1276),
        .S(mac_muladd_8ns_16s_22s_25_4_1_U167_n_25),
        .\add_ln194_4_reg_1276_reg[15] ({mac_muladd_8ns_16s_22s_25_4_1_U167_n_36,mac_muladd_8ns_16s_22s_25_4_1_U167_n_37,mac_muladd_8ns_16s_22s_25_4_1_U167_n_38,mac_muladd_8ns_16s_22s_25_4_1_U167_n_39,mac_muladd_8ns_16s_22s_25_4_1_U167_n_40,mac_muladd_8ns_16s_22s_25_4_1_U167_n_41,mac_muladd_8ns_16s_22s_25_4_1_U167_n_42,mac_muladd_8ns_16s_22s_25_4_1_U167_n_43}),
        .\add_ln194_4_reg_1276_reg[23] ({mac_muladd_8ns_16s_22s_25_4_1_U167_n_44,mac_muladd_8ns_16s_22s_25_4_1_U167_n_45,mac_muladd_8ns_16s_22s_25_4_1_U167_n_46,mac_muladd_8ns_16s_22s_25_4_1_U167_n_47,mac_muladd_8ns_16s_22s_25_4_1_U167_n_48,mac_muladd_8ns_16s_22s_25_4_1_U167_n_49,mac_muladd_8ns_16s_22s_25_4_1_U167_n_50,mac_muladd_8ns_16s_22s_25_4_1_U167_n_51}),
        .\add_ln194_4_reg_1276_reg[7] ({mac_muladd_8ns_16s_22s_25_4_1_U167_n_28,mac_muladd_8ns_16s_22s_25_4_1_U167_n_29,mac_muladd_8ns_16s_22s_25_4_1_U167_n_30,mac_muladd_8ns_16s_22s_25_4_1_U167_n_31,mac_muladd_8ns_16s_22s_25_4_1_U167_n_32,mac_muladd_8ns_16s_22s_25_4_1_U167_n_33,mac_muladd_8ns_16s_22s_25_4_1_U167_n_34,mac_muladd_8ns_16s_22s_25_4_1_U167_n_35}),
        .add_ln194_5_fu_831_p2_carry__2(mac_muladd_8ns_16s_22s_25_4_1_U167_n_26),
        .add_ln194_5_fu_831_p2_carry__2_0(mac_muladd_8ns_16s_22s_25_4_1_U167_n_27),
        .add_ln194_5_fu_831_p2_carry__2_1(mac_muladd_8ns_16s_22s_25_4_1_U167_n_53),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[31:24]));
  bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_41 mac_muladd_8ns_16s_22s_25_4_1_U168
       (.CEB1(ap_block_pp0_stage0_subdone),
        .CO(add_ln196_5_fu_861_p2_carry__2_n_11),
        .DI(Bres_1_fu_867_p4[13]),
        .DSP_ALU_INST(DSP_ALU_INST_3),
        .DSP_ALU_INST_0(DSP_ALU_INST_5),
        .O(Bres_1_fu_867_p4[12]),
        .P({mac_muladd_8ns_16s_22s_25_4_1_U168_n_5,mac_muladd_8ns_16s_22s_25_4_1_U168_n_6,mac_muladd_8ns_16s_22s_25_4_1_U168_n_7,mac_muladd_8ns_16s_22s_25_4_1_U168_n_8,mac_muladd_8ns_16s_22s_25_4_1_U168_n_9,mac_muladd_8ns_16s_22s_25_4_1_U168_n_10,mac_muladd_8ns_16s_22s_25_4_1_U168_n_11,mac_muladd_8ns_16s_22s_25_4_1_U168_n_12,mac_muladd_8ns_16s_22s_25_4_1_U168_n_13,mac_muladd_8ns_16s_22s_25_4_1_U168_n_14,mac_muladd_8ns_16s_22s_25_4_1_U168_n_15,mac_muladd_8ns_16s_22s_25_4_1_U168_n_16,mac_muladd_8ns_16s_22s_25_4_1_U168_n_17,mac_muladd_8ns_16s_22s_25_4_1_U168_n_18,mac_muladd_8ns_16s_22s_25_4_1_U168_n_19,mac_muladd_8ns_16s_22s_25_4_1_U168_n_20,mac_muladd_8ns_16s_22s_25_4_1_U168_n_21,mac_muladd_8ns_16s_22s_25_4_1_U168_n_22,mac_muladd_8ns_16s_22s_25_4_1_U168_n_23,mac_muladd_8ns_16s_22s_25_4_1_U168_n_24}),
        .Q(add_ln196_4_reg_1286),
        .S(mac_muladd_8ns_16s_22s_25_4_1_U168_n_26),
        .\add_ln196_4_reg_1286_reg[15] ({mac_muladd_8ns_16s_22s_25_4_1_U168_n_37,mac_muladd_8ns_16s_22s_25_4_1_U168_n_38,mac_muladd_8ns_16s_22s_25_4_1_U168_n_39,mac_muladd_8ns_16s_22s_25_4_1_U168_n_40,mac_muladd_8ns_16s_22s_25_4_1_U168_n_41,mac_muladd_8ns_16s_22s_25_4_1_U168_n_42,mac_muladd_8ns_16s_22s_25_4_1_U168_n_43,mac_muladd_8ns_16s_22s_25_4_1_U168_n_44}),
        .\add_ln196_4_reg_1286_reg[23] ({mac_muladd_8ns_16s_22s_25_4_1_U168_n_45,mac_muladd_8ns_16s_22s_25_4_1_U168_n_46,mac_muladd_8ns_16s_22s_25_4_1_U168_n_47,mac_muladd_8ns_16s_22s_25_4_1_U168_n_48,mac_muladd_8ns_16s_22s_25_4_1_U168_n_49,mac_muladd_8ns_16s_22s_25_4_1_U168_n_50,mac_muladd_8ns_16s_22s_25_4_1_U168_n_51,mac_muladd_8ns_16s_22s_25_4_1_U168_n_52}),
        .\add_ln196_4_reg_1286_reg[7] ({mac_muladd_8ns_16s_22s_25_4_1_U168_n_29,mac_muladd_8ns_16s_22s_25_4_1_U168_n_30,mac_muladd_8ns_16s_22s_25_4_1_U168_n_31,mac_muladd_8ns_16s_22s_25_4_1_U168_n_32,mac_muladd_8ns_16s_22s_25_4_1_U168_n_33,mac_muladd_8ns_16s_22s_25_4_1_U168_n_34,mac_muladd_8ns_16s_22s_25_4_1_U168_n_35,mac_muladd_8ns_16s_22s_25_4_1_U168_n_36}),
        .add_ln196_5_fu_861_p2_carry__2(mac_muladd_8ns_16s_22s_25_4_1_U168_n_27),
        .add_ln196_5_fu_861_p2_carry__2_0(mac_muladd_8ns_16s_22s_25_4_1_U168_n_28),
        .add_ln196_5_fu_861_p2_carry__2_1(mac_muladd_8ns_16s_22s_25_4_1_U168_n_54),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .stream_csc_full_n(stream_csc_full_n),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[31:24]),
        .stream_in_hresampled_empty_n(stream_in_hresampled_empty_n));
  bd_2d50_csc_0_mul_16s_8ns_24_1_1 mul_16s_8ns_24_1_1_U152
       (.CEB1(ap_block_pp0_stage0_subdone),
        .P({mul_16s_8ns_24_1_1_U152_n_5,mul_16s_8ns_24_1_1_U152_n_6,mul_16s_8ns_24_1_1_U152_n_7,mul_16s_8ns_24_1_1_U152_n_8,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_10,mul_16s_8ns_24_1_1_U152_n_11,mul_16s_8ns_24_1_1_U152_n_12,mul_16s_8ns_24_1_1_U152_n_13,mul_16s_8ns_24_1_1_U152_n_14,mul_16s_8ns_24_1_1_U152_n_15,mul_16s_8ns_24_1_1_U152_n_16,mul_16s_8ns_24_1_1_U152_n_17,mul_16s_8ns_24_1_1_U152_n_18,mul_16s_8ns_24_1_1_U152_n_19,mul_16s_8ns_24_1_1_U152_n_20,mul_16s_8ns_24_1_1_U152_n_21,mul_16s_8ns_24_1_1_U152_n_22,mul_16s_8ns_24_1_1_U152_n_23,mul_16s_8ns_24_1_1_U152_n_24,mul_16s_8ns_24_1_1_U152_n_25,mul_16s_8ns_24_1_1_U152_n_26,mul_16s_8ns_24_1_1_U152_n_27,mul_16s_8ns_24_1_1_U152_n_28}),
        .S(mul_16s_8ns_24_1_1_U152_n_29),
        .\add_ln192_1_reg_1224_reg[23] (mul_8ns_16s_24_1_1_U151_n_5),
        .ap_clk(ap_clk),
        .out(out),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[7:0]));
  bd_2d50_csc_0_mul_16s_8ns_24_1_1_42 mul_16s_8ns_24_1_1_U154
       (.CEB1(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(DSP_ALU_INST_0),
        .P({mul_16s_8ns_24_1_1_U154_n_5,mul_16s_8ns_24_1_1_U154_n_6,mul_16s_8ns_24_1_1_U154_n_7,mul_16s_8ns_24_1_1_U154_n_8,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_10,mul_16s_8ns_24_1_1_U154_n_11,mul_16s_8ns_24_1_1_U154_n_12,mul_16s_8ns_24_1_1_U154_n_13,mul_16s_8ns_24_1_1_U154_n_14,mul_16s_8ns_24_1_1_U154_n_15,mul_16s_8ns_24_1_1_U154_n_16,mul_16s_8ns_24_1_1_U154_n_17,mul_16s_8ns_24_1_1_U154_n_18,mul_16s_8ns_24_1_1_U154_n_19,mul_16s_8ns_24_1_1_U154_n_20,mul_16s_8ns_24_1_1_U154_n_21,mul_16s_8ns_24_1_1_U154_n_22,mul_16s_8ns_24_1_1_U154_n_23,mul_16s_8ns_24_1_1_U154_n_24,mul_16s_8ns_24_1_1_U154_n_25,mul_16s_8ns_24_1_1_U154_n_26,mul_16s_8ns_24_1_1_U154_n_27,mul_16s_8ns_24_1_1_U154_n_28}),
        .S(mul_16s_8ns_24_1_1_U154_n_29),
        .\add_ln194_1_reg_1240_reg[23] (mul_8ns_16s_24_1_1_U153_n_5),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[7:0]));
  bd_2d50_csc_0_mul_16s_8ns_24_1_1_43 mul_16s_8ns_24_1_1_U156
       (.CEB1(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(DSP_ALU_INST_3),
        .P({mul_16s_8ns_24_1_1_U156_n_5,mul_16s_8ns_24_1_1_U156_n_6,mul_16s_8ns_24_1_1_U156_n_7,mul_16s_8ns_24_1_1_U156_n_8,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_10,mul_16s_8ns_24_1_1_U156_n_11,mul_16s_8ns_24_1_1_U156_n_12,mul_16s_8ns_24_1_1_U156_n_13,mul_16s_8ns_24_1_1_U156_n_14,mul_16s_8ns_24_1_1_U156_n_15,mul_16s_8ns_24_1_1_U156_n_16,mul_16s_8ns_24_1_1_U156_n_17,mul_16s_8ns_24_1_1_U156_n_18,mul_16s_8ns_24_1_1_U156_n_19,mul_16s_8ns_24_1_1_U156_n_20,mul_16s_8ns_24_1_1_U156_n_21,mul_16s_8ns_24_1_1_U156_n_22,mul_16s_8ns_24_1_1_U156_n_23,mul_16s_8ns_24_1_1_U156_n_24,mul_16s_8ns_24_1_1_U156_n_25,mul_16s_8ns_24_1_1_U156_n_26,mul_16s_8ns_24_1_1_U156_n_27,mul_16s_8ns_24_1_1_U156_n_28}),
        .S(mul_16s_8ns_24_1_1_U156_n_29),
        .\add_ln196_1_reg_1256_reg[23] (mul_8ns_16s_24_1_1_U155_n_5),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[7:0]));
  bd_2d50_csc_0_mul_8ns_16s_24_1_1 mul_8ns_16s_24_1_1_U151
       (.CEB1(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P({mul_8ns_16s_24_1_1_U151_n_5,mul_8ns_16s_24_1_1_U151_n_6,mul_8ns_16s_24_1_1_U151_n_7,mul_8ns_16s_24_1_1_U151_n_8,mul_8ns_16s_24_1_1_U151_n_9,mul_8ns_16s_24_1_1_U151_n_10,mul_8ns_16s_24_1_1_U151_n_11,mul_8ns_16s_24_1_1_U151_n_12,mul_8ns_16s_24_1_1_U151_n_13,mul_8ns_16s_24_1_1_U151_n_14,mul_8ns_16s_24_1_1_U151_n_15,mul_8ns_16s_24_1_1_U151_n_16,mul_8ns_16s_24_1_1_U151_n_17,mul_8ns_16s_24_1_1_U151_n_18,mul_8ns_16s_24_1_1_U151_n_19,mul_8ns_16s_24_1_1_U151_n_20,mul_8ns_16s_24_1_1_U151_n_21,mul_8ns_16s_24_1_1_U151_n_22,mul_8ns_16s_24_1_1_U151_n_23,mul_8ns_16s_24_1_1_U151_n_24,mul_8ns_16s_24_1_1_U151_n_25,mul_8ns_16s_24_1_1_U151_n_26,mul_8ns_16s_24_1_1_U151_n_27,mul_8ns_16s_24_1_1_U151_n_28}),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[23:16]));
  bd_2d50_csc_0_mul_8ns_16s_24_1_1_44 mul_8ns_16s_24_1_1_U153
       (.CEB1(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(DSP_ALU_INST_1),
        .P({mul_8ns_16s_24_1_1_U153_n_5,mul_8ns_16s_24_1_1_U153_n_6,mul_8ns_16s_24_1_1_U153_n_7,mul_8ns_16s_24_1_1_U153_n_8,mul_8ns_16s_24_1_1_U153_n_9,mul_8ns_16s_24_1_1_U153_n_10,mul_8ns_16s_24_1_1_U153_n_11,mul_8ns_16s_24_1_1_U153_n_12,mul_8ns_16s_24_1_1_U153_n_13,mul_8ns_16s_24_1_1_U153_n_14,mul_8ns_16s_24_1_1_U153_n_15,mul_8ns_16s_24_1_1_U153_n_16,mul_8ns_16s_24_1_1_U153_n_17,mul_8ns_16s_24_1_1_U153_n_18,mul_8ns_16s_24_1_1_U153_n_19,mul_8ns_16s_24_1_1_U153_n_20,mul_8ns_16s_24_1_1_U153_n_21,mul_8ns_16s_24_1_1_U153_n_22,mul_8ns_16s_24_1_1_U153_n_23,mul_8ns_16s_24_1_1_U153_n_24,mul_8ns_16s_24_1_1_U153_n_25,mul_8ns_16s_24_1_1_U153_n_26,mul_8ns_16s_24_1_1_U153_n_27,mul_8ns_16s_24_1_1_U153_n_28}),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[23:16]));
  bd_2d50_csc_0_mul_8ns_16s_24_1_1_45 mul_8ns_16s_24_1_1_U155
       (.CEB1(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(DSP_ALU_INST_4),
        .P({mul_8ns_16s_24_1_1_U155_n_5,mul_8ns_16s_24_1_1_U155_n_6,mul_8ns_16s_24_1_1_U155_n_7,mul_8ns_16s_24_1_1_U155_n_8,mul_8ns_16s_24_1_1_U155_n_9,mul_8ns_16s_24_1_1_U155_n_10,mul_8ns_16s_24_1_1_U155_n_11,mul_8ns_16s_24_1_1_U155_n_12,mul_8ns_16s_24_1_1_U155_n_13,mul_8ns_16s_24_1_1_U155_n_14,mul_8ns_16s_24_1_1_U155_n_15,mul_8ns_16s_24_1_1_U155_n_16,mul_8ns_16s_24_1_1_U155_n_17,mul_8ns_16s_24_1_1_U155_n_18,mul_8ns_16s_24_1_1_U155_n_19,mul_8ns_16s_24_1_1_U155_n_20,mul_8ns_16s_24_1_1_U155_n_21,mul_8ns_16s_24_1_1_U155_n_22,mul_8ns_16s_24_1_1_U155_n_23,mul_8ns_16s_24_1_1_U155_n_24,mul_8ns_16s_24_1_1_U155_n_25,mul_8ns_16s_24_1_1_U155_n_26,mul_8ns_16s_24_1_1_U155_n_27,mul_8ns_16s_24_1_1_U155_n_28}),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[23:16]));
  bd_2d50_csc_0_mul_8ns_16s_24_1_1_46 mul_8ns_16s_24_1_1_U157
       (.CEB1(ap_block_pp0_stage0_subdone),
        .K12_read(K12_read),
        .P({mul_8ns_16s_24_1_1_U157_n_5,mul_8ns_16s_24_1_1_U157_n_6,mul_8ns_16s_24_1_1_U157_n_7,mul_8ns_16s_24_1_1_U157_n_8,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_10,mul_8ns_16s_24_1_1_U157_n_11,mul_8ns_16s_24_1_1_U157_n_12,mul_8ns_16s_24_1_1_U157_n_13,mul_8ns_16s_24_1_1_U157_n_14,mul_8ns_16s_24_1_1_U157_n_15,mul_8ns_16s_24_1_1_U157_n_16,mul_8ns_16s_24_1_1_U157_n_17,mul_8ns_16s_24_1_1_U157_n_18,mul_8ns_16s_24_1_1_U157_n_19,mul_8ns_16s_24_1_1_U157_n_20,mul_8ns_16s_24_1_1_U157_n_21,mul_8ns_16s_24_1_1_U157_n_22,mul_8ns_16s_24_1_1_U157_n_23,mul_8ns_16s_24_1_1_U157_n_24,mul_8ns_16s_24_1_1_U157_n_25,mul_8ns_16s_24_1_1_U157_n_26,mul_8ns_16s_24_1_1_U157_n_27,mul_8ns_16s_24_1_1_U157_n_28}),
        .S(mul_8ns_16s_24_1_1_U157_n_29),
        .\add_ln192_4_reg_1266_reg[23] (mul_8ns_16s_24_1_1_U158_n_5),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[39:32]));
  bd_2d50_csc_0_mul_8ns_16s_24_1_1_47 mul_8ns_16s_24_1_1_U158
       (.CEB1(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P({mul_8ns_16s_24_1_1_U158_n_5,mul_8ns_16s_24_1_1_U158_n_6,mul_8ns_16s_24_1_1_U158_n_7,mul_8ns_16s_24_1_1_U158_n_8,mul_8ns_16s_24_1_1_U158_n_9,mul_8ns_16s_24_1_1_U158_n_10,mul_8ns_16s_24_1_1_U158_n_11,mul_8ns_16s_24_1_1_U158_n_12,mul_8ns_16s_24_1_1_U158_n_13,mul_8ns_16s_24_1_1_U158_n_14,mul_8ns_16s_24_1_1_U158_n_15,mul_8ns_16s_24_1_1_U158_n_16,mul_8ns_16s_24_1_1_U158_n_17,mul_8ns_16s_24_1_1_U158_n_18,mul_8ns_16s_24_1_1_U158_n_19,mul_8ns_16s_24_1_1_U158_n_20,mul_8ns_16s_24_1_1_U158_n_21,mul_8ns_16s_24_1_1_U158_n_22,mul_8ns_16s_24_1_1_U158_n_23,mul_8ns_16s_24_1_1_U158_n_24,mul_8ns_16s_24_1_1_U158_n_25,mul_8ns_16s_24_1_1_U158_n_26,mul_8ns_16s_24_1_1_U158_n_27,mul_8ns_16s_24_1_1_U158_n_28}),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[47:40]));
  bd_2d50_csc_0_mul_8ns_16s_24_1_1_48 mul_8ns_16s_24_1_1_U159
       (.CEB1(ap_block_pp0_stage0_subdone),
        .K22_read(K22_read),
        .P({mul_8ns_16s_24_1_1_U159_n_5,mul_8ns_16s_24_1_1_U159_n_6,mul_8ns_16s_24_1_1_U159_n_7,mul_8ns_16s_24_1_1_U159_n_8,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_10,mul_8ns_16s_24_1_1_U159_n_11,mul_8ns_16s_24_1_1_U159_n_12,mul_8ns_16s_24_1_1_U159_n_13,mul_8ns_16s_24_1_1_U159_n_14,mul_8ns_16s_24_1_1_U159_n_15,mul_8ns_16s_24_1_1_U159_n_16,mul_8ns_16s_24_1_1_U159_n_17,mul_8ns_16s_24_1_1_U159_n_18,mul_8ns_16s_24_1_1_U159_n_19,mul_8ns_16s_24_1_1_U159_n_20,mul_8ns_16s_24_1_1_U159_n_21,mul_8ns_16s_24_1_1_U159_n_22,mul_8ns_16s_24_1_1_U159_n_23,mul_8ns_16s_24_1_1_U159_n_24,mul_8ns_16s_24_1_1_U159_n_25,mul_8ns_16s_24_1_1_U159_n_26,mul_8ns_16s_24_1_1_U159_n_27,mul_8ns_16s_24_1_1_U159_n_28}),
        .S(mul_8ns_16s_24_1_1_U159_n_29),
        .\add_ln194_4_reg_1276_reg[23] (mul_8ns_16s_24_1_1_U160_n_5),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[39:32]));
  bd_2d50_csc_0_mul_8ns_16s_24_1_1_49 mul_8ns_16s_24_1_1_U160
       (.CEB1(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(DSP_ALU_INST_1),
        .P({mul_8ns_16s_24_1_1_U160_n_5,mul_8ns_16s_24_1_1_U160_n_6,mul_8ns_16s_24_1_1_U160_n_7,mul_8ns_16s_24_1_1_U160_n_8,mul_8ns_16s_24_1_1_U160_n_9,mul_8ns_16s_24_1_1_U160_n_10,mul_8ns_16s_24_1_1_U160_n_11,mul_8ns_16s_24_1_1_U160_n_12,mul_8ns_16s_24_1_1_U160_n_13,mul_8ns_16s_24_1_1_U160_n_14,mul_8ns_16s_24_1_1_U160_n_15,mul_8ns_16s_24_1_1_U160_n_16,mul_8ns_16s_24_1_1_U160_n_17,mul_8ns_16s_24_1_1_U160_n_18,mul_8ns_16s_24_1_1_U160_n_19,mul_8ns_16s_24_1_1_U160_n_20,mul_8ns_16s_24_1_1_U160_n_21,mul_8ns_16s_24_1_1_U160_n_22,mul_8ns_16s_24_1_1_U160_n_23,mul_8ns_16s_24_1_1_U160_n_24,mul_8ns_16s_24_1_1_U160_n_25,mul_8ns_16s_24_1_1_U160_n_26,mul_8ns_16s_24_1_1_U160_n_27,mul_8ns_16s_24_1_1_U160_n_28}),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[47:40]));
  bd_2d50_csc_0_mul_8ns_16s_24_1_1_50 mul_8ns_16s_24_1_1_U161
       (.CEB1(ap_block_pp0_stage0_subdone),
        .K32_read(K32_read),
        .P({mul_8ns_16s_24_1_1_U161_n_5,mul_8ns_16s_24_1_1_U161_n_6,mul_8ns_16s_24_1_1_U161_n_7,mul_8ns_16s_24_1_1_U161_n_8,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_10,mul_8ns_16s_24_1_1_U161_n_11,mul_8ns_16s_24_1_1_U161_n_12,mul_8ns_16s_24_1_1_U161_n_13,mul_8ns_16s_24_1_1_U161_n_14,mul_8ns_16s_24_1_1_U161_n_15,mul_8ns_16s_24_1_1_U161_n_16,mul_8ns_16s_24_1_1_U161_n_17,mul_8ns_16s_24_1_1_U161_n_18,mul_8ns_16s_24_1_1_U161_n_19,mul_8ns_16s_24_1_1_U161_n_20,mul_8ns_16s_24_1_1_U161_n_21,mul_8ns_16s_24_1_1_U161_n_22,mul_8ns_16s_24_1_1_U161_n_23,mul_8ns_16s_24_1_1_U161_n_24,mul_8ns_16s_24_1_1_U161_n_25,mul_8ns_16s_24_1_1_U161_n_26,mul_8ns_16s_24_1_1_U161_n_27,mul_8ns_16s_24_1_1_U161_n_28}),
        .S(mul_8ns_16s_24_1_1_U161_n_29),
        .\add_ln196_4_reg_1286_reg[23] (mul_8ns_16s_24_1_1_U162_n_5),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[39:32]));
  bd_2d50_csc_0_mul_8ns_16s_24_1_1_51 mul_8ns_16s_24_1_1_U162
       (.CEB1(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(DSP_ALU_INST_4),
        .P({mul_8ns_16s_24_1_1_U162_n_5,mul_8ns_16s_24_1_1_U162_n_6,mul_8ns_16s_24_1_1_U162_n_7,mul_8ns_16s_24_1_1_U162_n_8,mul_8ns_16s_24_1_1_U162_n_9,mul_8ns_16s_24_1_1_U162_n_10,mul_8ns_16s_24_1_1_U162_n_11,mul_8ns_16s_24_1_1_U162_n_12,mul_8ns_16s_24_1_1_U162_n_13,mul_8ns_16s_24_1_1_U162_n_14,mul_8ns_16s_24_1_1_U162_n_15,mul_8ns_16s_24_1_1_U162_n_16,mul_8ns_16s_24_1_1_U162_n_17,mul_8ns_16s_24_1_1_U162_n_18,mul_8ns_16s_24_1_1_U162_n_19,mul_8ns_16s_24_1_1_U162_n_20,mul_8ns_16s_24_1_1_U162_n_21,mul_8ns_16s_24_1_1_U162_n_22,mul_8ns_16s_24_1_1_U162_n_23,mul_8ns_16s_24_1_1_U162_n_24,mul_8ns_16s_24_1_1_U162_n_25,mul_8ns_16s_24_1_1_U162_n_26,mul_8ns_16s_24_1_1_U162_n_27,mul_8ns_16s_24_1_1_U162_n_28}),
        .ap_clk(ap_clk),
        .stream_in_hresampled_dout(stream_in_hresampled_dout[47:40]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    trunc_ln192_1_reg_1229_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_trunc_ln192_1_reg_1229_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout[23:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_trunc_ln192_1_reg_1229_reg_BCOUT_UNCONNECTED[17:0]),
        .C({mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_9,mul_16s_8ns_24_1_1_U152_n_10,mul_16s_8ns_24_1_1_U152_n_11,mul_16s_8ns_24_1_1_U152_n_12,mul_16s_8ns_24_1_1_U152_n_13,mul_16s_8ns_24_1_1_U152_n_14,mul_16s_8ns_24_1_1_U152_n_15,mul_16s_8ns_24_1_1_U152_n_16,mul_16s_8ns_24_1_1_U152_n_17,mul_16s_8ns_24_1_1_U152_n_18,mul_16s_8ns_24_1_1_U152_n_19,mul_16s_8ns_24_1_1_U152_n_20,mul_16s_8ns_24_1_1_U152_n_21,mul_16s_8ns_24_1_1_U152_n_22,mul_16s_8ns_24_1_1_U152_n_23,mul_16s_8ns_24_1_1_U152_n_24,mul_16s_8ns_24_1_1_U152_n_25,mul_16s_8ns_24_1_1_U152_n_26,mul_16s_8ns_24_1_1_U152_n_27,mul_16s_8ns_24_1_1_U152_n_28}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_trunc_ln192_1_reg_1229_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_trunc_ln192_1_reg_1229_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_trunc_ln192_1_reg_1229_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_trunc_ln192_1_reg_1229_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_trunc_ln192_1_reg_1229_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_trunc_ln192_1_reg_1229_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_trunc_ln192_1_reg_1229_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({trunc_ln192_1_reg_1229_reg_n_111,trunc_ln192_1_reg_1229_reg_n_112,trunc_ln192_1_reg_1229_reg_n_113,trunc_ln192_1_reg_1229_reg_n_114,trunc_ln192_1_reg_1229_reg_n_115,trunc_ln192_1_reg_1229_reg_n_116,trunc_ln192_1_reg_1229_reg_n_117,trunc_ln192_1_reg_1229_reg_n_118,trunc_ln192_1_reg_1229_reg_n_119,trunc_ln192_1_reg_1229_reg_n_120,trunc_ln192_1_reg_1229_reg_n_121,trunc_ln192_1_reg_1229_reg_n_122,trunc_ln192_1_reg_1229_reg_n_123,trunc_ln192_1_reg_1229_reg_n_124,trunc_ln192_1_reg_1229_reg_n_125,trunc_ln192_1_reg_1229_reg_n_126,trunc_ln192_1_reg_1229_reg_n_127,trunc_ln192_1_reg_1229_reg_n_128,trunc_ln192_1_reg_1229_reg_n_129,trunc_ln192_1_reg_1229_reg_n_130,trunc_ln192_1_reg_1229_reg_n_131,trunc_ln192_1_reg_1229_reg_n_132,trunc_ln192_1_reg_1229_reg_n_133,trunc_ln192_1_reg_1229_reg_n_134,trunc_ln192_1_reg_1229_reg_n_135,trunc_ln192_1_reg_1229_reg_n_136,trunc_ln192_1_reg_1229_reg_n_137,trunc_ln192_1_reg_1229_reg_n_138,trunc_ln192_1_reg_1229_reg_n_139,trunc_ln192_1_reg_1229_reg_n_140,trunc_ln192_1_reg_1229_reg_n_141,trunc_ln192_1_reg_1229_reg_n_142,trunc_ln192_1_reg_1229_reg_n_143,trunc_ln192_1_reg_1229_reg_n_144,trunc_ln192_1_reg_1229_reg_n_145,trunc_ln192_1_reg_1229_reg_n_146,trunc_ln192_1_reg_1229_reg_n_147,trunc_ln192_1_reg_1229_reg_n_148,trunc_ln192_1_reg_1229_reg_n_149,trunc_ln192_1_reg_1229_reg_n_150,trunc_ln192_1_reg_1229_reg_n_151,trunc_ln192_1_reg_1229_reg_n_152,trunc_ln192_1_reg_1229_reg_n_153,trunc_ln192_1_reg_1229_reg_n_154,trunc_ln192_1_reg_1229_reg_n_155,trunc_ln192_1_reg_1229_reg_n_156,trunc_ln192_1_reg_1229_reg_n_157,trunc_ln192_1_reg_1229_reg_n_158}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_trunc_ln192_1_reg_1229_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_trunc_ln192_1_reg_1229_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    trunc_ln192_3_reg_1271_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_trunc_ln192_3_reg_1271_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout[47:40]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_trunc_ln192_3_reg_1271_reg_BCOUT_UNCONNECTED[17:0]),
        .C({mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_9,mul_8ns_16s_24_1_1_U157_n_10,mul_8ns_16s_24_1_1_U157_n_11,mul_8ns_16s_24_1_1_U157_n_12,mul_8ns_16s_24_1_1_U157_n_13,mul_8ns_16s_24_1_1_U157_n_14,mul_8ns_16s_24_1_1_U157_n_15,mul_8ns_16s_24_1_1_U157_n_16,mul_8ns_16s_24_1_1_U157_n_17,mul_8ns_16s_24_1_1_U157_n_18,mul_8ns_16s_24_1_1_U157_n_19,mul_8ns_16s_24_1_1_U157_n_20,mul_8ns_16s_24_1_1_U157_n_21,mul_8ns_16s_24_1_1_U157_n_22,mul_8ns_16s_24_1_1_U157_n_23,mul_8ns_16s_24_1_1_U157_n_24,mul_8ns_16s_24_1_1_U157_n_25,mul_8ns_16s_24_1_1_U157_n_26,mul_8ns_16s_24_1_1_U157_n_27,mul_8ns_16s_24_1_1_U157_n_28}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_trunc_ln192_3_reg_1271_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_trunc_ln192_3_reg_1271_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_trunc_ln192_3_reg_1271_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_trunc_ln192_3_reg_1271_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_trunc_ln192_3_reg_1271_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_trunc_ln192_3_reg_1271_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_trunc_ln192_3_reg_1271_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({trunc_ln192_3_reg_1271_reg_n_111,trunc_ln192_3_reg_1271_reg_n_112,trunc_ln192_3_reg_1271_reg_n_113,trunc_ln192_3_reg_1271_reg_n_114,trunc_ln192_3_reg_1271_reg_n_115,trunc_ln192_3_reg_1271_reg_n_116,trunc_ln192_3_reg_1271_reg_n_117,trunc_ln192_3_reg_1271_reg_n_118,trunc_ln192_3_reg_1271_reg_n_119,trunc_ln192_3_reg_1271_reg_n_120,trunc_ln192_3_reg_1271_reg_n_121,trunc_ln192_3_reg_1271_reg_n_122,trunc_ln192_3_reg_1271_reg_n_123,trunc_ln192_3_reg_1271_reg_n_124,trunc_ln192_3_reg_1271_reg_n_125,trunc_ln192_3_reg_1271_reg_n_126,trunc_ln192_3_reg_1271_reg_n_127,trunc_ln192_3_reg_1271_reg_n_128,trunc_ln192_3_reg_1271_reg_n_129,trunc_ln192_3_reg_1271_reg_n_130,trunc_ln192_3_reg_1271_reg_n_131,trunc_ln192_3_reg_1271_reg_n_132,trunc_ln192_3_reg_1271_reg_n_133,trunc_ln192_3_reg_1271_reg_n_134,trunc_ln192_3_reg_1271_reg_n_135,trunc_ln192_3_reg_1271_reg_n_136,trunc_ln192_3_reg_1271_reg_n_137,trunc_ln192_3_reg_1271_reg_n_138,trunc_ln192_3_reg_1271_reg_n_139,trunc_ln192_3_reg_1271_reg_n_140,trunc_ln192_3_reg_1271_reg_n_141,trunc_ln192_3_reg_1271_reg_n_142,trunc_ln192_3_reg_1271_reg_n_143,trunc_ln192_3_reg_1271_reg_n_144,trunc_ln192_3_reg_1271_reg_n_145,trunc_ln192_3_reg_1271_reg_n_146,trunc_ln192_3_reg_1271_reg_n_147,trunc_ln192_3_reg_1271_reg_n_148,trunc_ln192_3_reg_1271_reg_n_149,trunc_ln192_3_reg_1271_reg_n_150,trunc_ln192_3_reg_1271_reg_n_151,trunc_ln192_3_reg_1271_reg_n_152,trunc_ln192_3_reg_1271_reg_n_153,trunc_ln192_3_reg_1271_reg_n_154,trunc_ln192_3_reg_1271_reg_n_155,trunc_ln192_3_reg_1271_reg_n_156,trunc_ln192_3_reg_1271_reg_n_157,trunc_ln192_3_reg_1271_reg_n_158}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_trunc_ln192_3_reg_1271_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_trunc_ln192_3_reg_1271_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    trunc_ln194_1_reg_1245_reg
       (.A({DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_trunc_ln194_1_reg_1245_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout[23:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_trunc_ln194_1_reg_1245_reg_BCOUT_UNCONNECTED[17:0]),
        .C({mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_9,mul_16s_8ns_24_1_1_U154_n_10,mul_16s_8ns_24_1_1_U154_n_11,mul_16s_8ns_24_1_1_U154_n_12,mul_16s_8ns_24_1_1_U154_n_13,mul_16s_8ns_24_1_1_U154_n_14,mul_16s_8ns_24_1_1_U154_n_15,mul_16s_8ns_24_1_1_U154_n_16,mul_16s_8ns_24_1_1_U154_n_17,mul_16s_8ns_24_1_1_U154_n_18,mul_16s_8ns_24_1_1_U154_n_19,mul_16s_8ns_24_1_1_U154_n_20,mul_16s_8ns_24_1_1_U154_n_21,mul_16s_8ns_24_1_1_U154_n_22,mul_16s_8ns_24_1_1_U154_n_23,mul_16s_8ns_24_1_1_U154_n_24,mul_16s_8ns_24_1_1_U154_n_25,mul_16s_8ns_24_1_1_U154_n_26,mul_16s_8ns_24_1_1_U154_n_27,mul_16s_8ns_24_1_1_U154_n_28}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_trunc_ln194_1_reg_1245_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_trunc_ln194_1_reg_1245_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_trunc_ln194_1_reg_1245_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_trunc_ln194_1_reg_1245_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_trunc_ln194_1_reg_1245_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_trunc_ln194_1_reg_1245_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_trunc_ln194_1_reg_1245_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({trunc_ln194_1_reg_1245_reg_n_111,trunc_ln194_1_reg_1245_reg_n_112,trunc_ln194_1_reg_1245_reg_n_113,trunc_ln194_1_reg_1245_reg_n_114,trunc_ln194_1_reg_1245_reg_n_115,trunc_ln194_1_reg_1245_reg_n_116,trunc_ln194_1_reg_1245_reg_n_117,trunc_ln194_1_reg_1245_reg_n_118,trunc_ln194_1_reg_1245_reg_n_119,trunc_ln194_1_reg_1245_reg_n_120,trunc_ln194_1_reg_1245_reg_n_121,trunc_ln194_1_reg_1245_reg_n_122,trunc_ln194_1_reg_1245_reg_n_123,trunc_ln194_1_reg_1245_reg_n_124,trunc_ln194_1_reg_1245_reg_n_125,trunc_ln194_1_reg_1245_reg_n_126,trunc_ln194_1_reg_1245_reg_n_127,trunc_ln194_1_reg_1245_reg_n_128,trunc_ln194_1_reg_1245_reg_n_129,trunc_ln194_1_reg_1245_reg_n_130,trunc_ln194_1_reg_1245_reg_n_131,trunc_ln194_1_reg_1245_reg_n_132,trunc_ln194_1_reg_1245_reg_n_133,trunc_ln194_1_reg_1245_reg_n_134,trunc_ln194_1_reg_1245_reg_n_135,trunc_ln194_1_reg_1245_reg_n_136,trunc_ln194_1_reg_1245_reg_n_137,trunc_ln194_1_reg_1245_reg_n_138,trunc_ln194_1_reg_1245_reg_n_139,trunc_ln194_1_reg_1245_reg_n_140,trunc_ln194_1_reg_1245_reg_n_141,trunc_ln194_1_reg_1245_reg_n_142,trunc_ln194_1_reg_1245_reg_n_143,trunc_ln194_1_reg_1245_reg_n_144,trunc_ln194_1_reg_1245_reg_n_145,trunc_ln194_1_reg_1245_reg_n_146,trunc_ln194_1_reg_1245_reg_n_147,trunc_ln194_1_reg_1245_reg_n_148,trunc_ln194_1_reg_1245_reg_n_149,trunc_ln194_1_reg_1245_reg_n_150,trunc_ln194_1_reg_1245_reg_n_151,trunc_ln194_1_reg_1245_reg_n_152,trunc_ln194_1_reg_1245_reg_n_153,trunc_ln194_1_reg_1245_reg_n_154,trunc_ln194_1_reg_1245_reg_n_155,trunc_ln194_1_reg_1245_reg_n_156,trunc_ln194_1_reg_1245_reg_n_157,trunc_ln194_1_reg_1245_reg_n_158}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_trunc_ln194_1_reg_1245_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_trunc_ln194_1_reg_1245_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    trunc_ln194_3_reg_1281_reg
       (.A({DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1[15],DSP_ALU_INST_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_trunc_ln194_3_reg_1281_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout[47:40]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_trunc_ln194_3_reg_1281_reg_BCOUT_UNCONNECTED[17:0]),
        .C({mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_9,mul_8ns_16s_24_1_1_U159_n_10,mul_8ns_16s_24_1_1_U159_n_11,mul_8ns_16s_24_1_1_U159_n_12,mul_8ns_16s_24_1_1_U159_n_13,mul_8ns_16s_24_1_1_U159_n_14,mul_8ns_16s_24_1_1_U159_n_15,mul_8ns_16s_24_1_1_U159_n_16,mul_8ns_16s_24_1_1_U159_n_17,mul_8ns_16s_24_1_1_U159_n_18,mul_8ns_16s_24_1_1_U159_n_19,mul_8ns_16s_24_1_1_U159_n_20,mul_8ns_16s_24_1_1_U159_n_21,mul_8ns_16s_24_1_1_U159_n_22,mul_8ns_16s_24_1_1_U159_n_23,mul_8ns_16s_24_1_1_U159_n_24,mul_8ns_16s_24_1_1_U159_n_25,mul_8ns_16s_24_1_1_U159_n_26,mul_8ns_16s_24_1_1_U159_n_27,mul_8ns_16s_24_1_1_U159_n_28}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_trunc_ln194_3_reg_1281_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_trunc_ln194_3_reg_1281_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_trunc_ln194_3_reg_1281_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_trunc_ln194_3_reg_1281_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_trunc_ln194_3_reg_1281_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_trunc_ln194_3_reg_1281_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_trunc_ln194_3_reg_1281_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({trunc_ln194_3_reg_1281_reg_n_111,trunc_ln194_3_reg_1281_reg_n_112,trunc_ln194_3_reg_1281_reg_n_113,trunc_ln194_3_reg_1281_reg_n_114,trunc_ln194_3_reg_1281_reg_n_115,trunc_ln194_3_reg_1281_reg_n_116,trunc_ln194_3_reg_1281_reg_n_117,trunc_ln194_3_reg_1281_reg_n_118,trunc_ln194_3_reg_1281_reg_n_119,trunc_ln194_3_reg_1281_reg_n_120,trunc_ln194_3_reg_1281_reg_n_121,trunc_ln194_3_reg_1281_reg_n_122,trunc_ln194_3_reg_1281_reg_n_123,trunc_ln194_3_reg_1281_reg_n_124,trunc_ln194_3_reg_1281_reg_n_125,trunc_ln194_3_reg_1281_reg_n_126,trunc_ln194_3_reg_1281_reg_n_127,trunc_ln194_3_reg_1281_reg_n_128,trunc_ln194_3_reg_1281_reg_n_129,trunc_ln194_3_reg_1281_reg_n_130,trunc_ln194_3_reg_1281_reg_n_131,trunc_ln194_3_reg_1281_reg_n_132,trunc_ln194_3_reg_1281_reg_n_133,trunc_ln194_3_reg_1281_reg_n_134,trunc_ln194_3_reg_1281_reg_n_135,trunc_ln194_3_reg_1281_reg_n_136,trunc_ln194_3_reg_1281_reg_n_137,trunc_ln194_3_reg_1281_reg_n_138,trunc_ln194_3_reg_1281_reg_n_139,trunc_ln194_3_reg_1281_reg_n_140,trunc_ln194_3_reg_1281_reg_n_141,trunc_ln194_3_reg_1281_reg_n_142,trunc_ln194_3_reg_1281_reg_n_143,trunc_ln194_3_reg_1281_reg_n_144,trunc_ln194_3_reg_1281_reg_n_145,trunc_ln194_3_reg_1281_reg_n_146,trunc_ln194_3_reg_1281_reg_n_147,trunc_ln194_3_reg_1281_reg_n_148,trunc_ln194_3_reg_1281_reg_n_149,trunc_ln194_3_reg_1281_reg_n_150,trunc_ln194_3_reg_1281_reg_n_151,trunc_ln194_3_reg_1281_reg_n_152,trunc_ln194_3_reg_1281_reg_n_153,trunc_ln194_3_reg_1281_reg_n_154,trunc_ln194_3_reg_1281_reg_n_155,trunc_ln194_3_reg_1281_reg_n_156,trunc_ln194_3_reg_1281_reg_n_157,trunc_ln194_3_reg_1281_reg_n_158}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_trunc_ln194_3_reg_1281_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_trunc_ln194_3_reg_1281_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    trunc_ln196_1_reg_1261_reg
       (.A({DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_trunc_ln196_1_reg_1261_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout[23:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_trunc_ln196_1_reg_1261_reg_BCOUT_UNCONNECTED[17:0]),
        .C({mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_9,mul_16s_8ns_24_1_1_U156_n_10,mul_16s_8ns_24_1_1_U156_n_11,mul_16s_8ns_24_1_1_U156_n_12,mul_16s_8ns_24_1_1_U156_n_13,mul_16s_8ns_24_1_1_U156_n_14,mul_16s_8ns_24_1_1_U156_n_15,mul_16s_8ns_24_1_1_U156_n_16,mul_16s_8ns_24_1_1_U156_n_17,mul_16s_8ns_24_1_1_U156_n_18,mul_16s_8ns_24_1_1_U156_n_19,mul_16s_8ns_24_1_1_U156_n_20,mul_16s_8ns_24_1_1_U156_n_21,mul_16s_8ns_24_1_1_U156_n_22,mul_16s_8ns_24_1_1_U156_n_23,mul_16s_8ns_24_1_1_U156_n_24,mul_16s_8ns_24_1_1_U156_n_25,mul_16s_8ns_24_1_1_U156_n_26,mul_16s_8ns_24_1_1_U156_n_27,mul_16s_8ns_24_1_1_U156_n_28}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_trunc_ln196_1_reg_1261_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_trunc_ln196_1_reg_1261_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_trunc_ln196_1_reg_1261_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_trunc_ln196_1_reg_1261_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_trunc_ln196_1_reg_1261_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_trunc_ln196_1_reg_1261_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_trunc_ln196_1_reg_1261_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({trunc_ln196_1_reg_1261_reg_n_111,trunc_ln196_1_reg_1261_reg_n_112,trunc_ln196_1_reg_1261_reg_n_113,trunc_ln196_1_reg_1261_reg_n_114,trunc_ln196_1_reg_1261_reg_n_115,trunc_ln196_1_reg_1261_reg_n_116,trunc_ln196_1_reg_1261_reg_n_117,trunc_ln196_1_reg_1261_reg_n_118,trunc_ln196_1_reg_1261_reg_n_119,trunc_ln196_1_reg_1261_reg_n_120,trunc_ln196_1_reg_1261_reg_n_121,trunc_ln196_1_reg_1261_reg_n_122,trunc_ln196_1_reg_1261_reg_n_123,trunc_ln196_1_reg_1261_reg_n_124,trunc_ln196_1_reg_1261_reg_n_125,trunc_ln196_1_reg_1261_reg_n_126,trunc_ln196_1_reg_1261_reg_n_127,trunc_ln196_1_reg_1261_reg_n_128,trunc_ln196_1_reg_1261_reg_n_129,trunc_ln196_1_reg_1261_reg_n_130,trunc_ln196_1_reg_1261_reg_n_131,trunc_ln196_1_reg_1261_reg_n_132,trunc_ln196_1_reg_1261_reg_n_133,trunc_ln196_1_reg_1261_reg_n_134,trunc_ln196_1_reg_1261_reg_n_135,trunc_ln196_1_reg_1261_reg_n_136,trunc_ln196_1_reg_1261_reg_n_137,trunc_ln196_1_reg_1261_reg_n_138,trunc_ln196_1_reg_1261_reg_n_139,trunc_ln196_1_reg_1261_reg_n_140,trunc_ln196_1_reg_1261_reg_n_141,trunc_ln196_1_reg_1261_reg_n_142,trunc_ln196_1_reg_1261_reg_n_143,trunc_ln196_1_reg_1261_reg_n_144,trunc_ln196_1_reg_1261_reg_n_145,trunc_ln196_1_reg_1261_reg_n_146,trunc_ln196_1_reg_1261_reg_n_147,trunc_ln196_1_reg_1261_reg_n_148,trunc_ln196_1_reg_1261_reg_n_149,trunc_ln196_1_reg_1261_reg_n_150,trunc_ln196_1_reg_1261_reg_n_151,trunc_ln196_1_reg_1261_reg_n_152,trunc_ln196_1_reg_1261_reg_n_153,trunc_ln196_1_reg_1261_reg_n_154,trunc_ln196_1_reg_1261_reg_n_155,trunc_ln196_1_reg_1261_reg_n_156,trunc_ln196_1_reg_1261_reg_n_157,trunc_ln196_1_reg_1261_reg_n_158}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_trunc_ln196_1_reg_1261_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_trunc_ln196_1_reg_1261_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    trunc_ln196_3_reg_1291_reg
       (.A({DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4[15],DSP_ALU_INST_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_trunc_ln196_3_reg_1291_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_hresampled_dout[47:40]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_trunc_ln196_3_reg_1291_reg_BCOUT_UNCONNECTED[17:0]),
        .C({mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_9,mul_8ns_16s_24_1_1_U161_n_10,mul_8ns_16s_24_1_1_U161_n_11,mul_8ns_16s_24_1_1_U161_n_12,mul_8ns_16s_24_1_1_U161_n_13,mul_8ns_16s_24_1_1_U161_n_14,mul_8ns_16s_24_1_1_U161_n_15,mul_8ns_16s_24_1_1_U161_n_16,mul_8ns_16s_24_1_1_U161_n_17,mul_8ns_16s_24_1_1_U161_n_18,mul_8ns_16s_24_1_1_U161_n_19,mul_8ns_16s_24_1_1_U161_n_20,mul_8ns_16s_24_1_1_U161_n_21,mul_8ns_16s_24_1_1_U161_n_22,mul_8ns_16s_24_1_1_U161_n_23,mul_8ns_16s_24_1_1_U161_n_24,mul_8ns_16s_24_1_1_U161_n_25,mul_8ns_16s_24_1_1_U161_n_26,mul_8ns_16s_24_1_1_U161_n_27,mul_8ns_16s_24_1_1_U161_n_28}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_trunc_ln196_3_reg_1291_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_trunc_ln196_3_reg_1291_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_trunc_ln196_3_reg_1291_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_trunc_ln196_3_reg_1291_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_trunc_ln196_3_reg_1291_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_trunc_ln196_3_reg_1291_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_trunc_ln196_3_reg_1291_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({trunc_ln196_3_reg_1291_reg_n_111,trunc_ln196_3_reg_1291_reg_n_112,trunc_ln196_3_reg_1291_reg_n_113,trunc_ln196_3_reg_1291_reg_n_114,trunc_ln196_3_reg_1291_reg_n_115,trunc_ln196_3_reg_1291_reg_n_116,trunc_ln196_3_reg_1291_reg_n_117,trunc_ln196_3_reg_1291_reg_n_118,trunc_ln196_3_reg_1291_reg_n_119,trunc_ln196_3_reg_1291_reg_n_120,trunc_ln196_3_reg_1291_reg_n_121,trunc_ln196_3_reg_1291_reg_n_122,trunc_ln196_3_reg_1291_reg_n_123,trunc_ln196_3_reg_1291_reg_n_124,trunc_ln196_3_reg_1291_reg_n_125,trunc_ln196_3_reg_1291_reg_n_126,trunc_ln196_3_reg_1291_reg_n_127,trunc_ln196_3_reg_1291_reg_n_128,trunc_ln196_3_reg_1291_reg_n_129,trunc_ln196_3_reg_1291_reg_n_130,trunc_ln196_3_reg_1291_reg_n_131,trunc_ln196_3_reg_1291_reg_n_132,trunc_ln196_3_reg_1291_reg_n_133,trunc_ln196_3_reg_1291_reg_n_134,trunc_ln196_3_reg_1291_reg_n_135,trunc_ln196_3_reg_1291_reg_n_136,trunc_ln196_3_reg_1291_reg_n_137,trunc_ln196_3_reg_1291_reg_n_138,trunc_ln196_3_reg_1291_reg_n_139,trunc_ln196_3_reg_1291_reg_n_140,trunc_ln196_3_reg_1291_reg_n_141,trunc_ln196_3_reg_1291_reg_n_142,trunc_ln196_3_reg_1291_reg_n_143,trunc_ln196_3_reg_1291_reg_n_144,trunc_ln196_3_reg_1291_reg_n_145,trunc_ln196_3_reg_1291_reg_n_146,trunc_ln196_3_reg_1291_reg_n_147,trunc_ln196_3_reg_1291_reg_n_148,trunc_ln196_3_reg_1291_reg_n_149,trunc_ln196_3_reg_1291_reg_n_150,trunc_ln196_3_reg_1291_reg_n_151,trunc_ln196_3_reg_1291_reg_n_152,trunc_ln196_3_reg_1291_reg_n_153,trunc_ln196_3_reg_1291_reg_n_154,trunc_ln196_3_reg_1291_reg_n_155,trunc_ln196_3_reg_1291_reg_n_156,trunc_ln196_3_reg_1291_reg_n_157,trunc_ln196_3_reg_1291_reg_n_158}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_trunc_ln196_3_reg_1291_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_trunc_ln196_3_reg_1291_reg_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 x_7_fu_293_p2_carry
       (.CI(ap_sig_allocacmp_x_6__0),
        .CI_TOP(1'b0),
        .CO({x_7_fu_293_p2_carry_n_5,x_7_fu_293_p2_carry_n_6,x_7_fu_293_p2_carry_n_7,x_7_fu_293_p2_carry_n_8,x_7_fu_293_p2_carry_n_9,x_7_fu_293_p2_carry_n_10,x_7_fu_293_p2_carry_n_11,x_7_fu_293_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(x_7_fu_293_p2[8:1]),
        .S(ap_sig_allocacmp_x_6[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 x_7_fu_293_p2_carry__0
       (.CI(x_7_fu_293_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_x_7_fu_293_p2_carry__0_CO_UNCONNECTED[7:2],x_7_fu_293_p2_carry__0_n_11,x_7_fu_293_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_7_fu_293_p2_carry__0_O_UNCONNECTED[7:3],x_7_fu_293_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,ap_sig_allocacmp_x_6[11:9]}));
  FDSE #(
    .INIT(1'b0)) 
    \x_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_24),
        .D(x_7_fu_293_p2[0]),
        .Q(x_fu_112_reg[0]),
        .S(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_112_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_24),
        .D(x_7_fu_293_p2[10]),
        .Q(x_fu_112_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_112_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_24),
        .D(x_7_fu_293_p2[11]),
        .Q(x_fu_112_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_24),
        .D(x_7_fu_293_p2[1]),
        .Q(x_fu_112_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_24),
        .D(x_7_fu_293_p2[2]),
        .Q(x_fu_112_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_24),
        .D(x_7_fu_293_p2[3]),
        .Q(x_fu_112_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_24),
        .D(x_7_fu_293_p2[4]),
        .Q(x_fu_112_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_24),
        .D(x_7_fu_293_p2[5]),
        .Q(x_fu_112_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_24),
        .D(x_7_fu_293_p2[6]),
        .Q(x_fu_112_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_24),
        .D(x_7_fu_293_p2[7]),
        .Q(x_fu_112_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_24),
        .D(x_7_fu_293_p2[8]),
        .Q(x_fu_112_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_24),
        .D(x_7_fu_293_p2[9]),
        .Q(x_fu_112_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE \zext_ln134_1_cast_reg_1116_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln134_1_cast_reg_1116_reg[7]_0 [0]),
        .Q(zext_ln134_1_cast_reg_1116_reg[0]),
        .R(1'b0));
  FDRE \zext_ln134_1_cast_reg_1116_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln134_1_cast_reg_1116_reg[7]_0 [1]),
        .Q(zext_ln134_1_cast_reg_1116_reg[1]),
        .R(1'b0));
  FDRE \zext_ln134_1_cast_reg_1116_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln134_1_cast_reg_1116_reg[7]_0 [2]),
        .Q(zext_ln134_1_cast_reg_1116_reg[2]),
        .R(1'b0));
  FDRE \zext_ln134_1_cast_reg_1116_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln134_1_cast_reg_1116_reg[7]_0 [3]),
        .Q(zext_ln134_1_cast_reg_1116_reg[3]),
        .R(1'b0));
  FDRE \zext_ln134_1_cast_reg_1116_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln134_1_cast_reg_1116_reg[7]_0 [4]),
        .Q(zext_ln134_1_cast_reg_1116_reg[4]),
        .R(1'b0));
  FDRE \zext_ln134_1_cast_reg_1116_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln134_1_cast_reg_1116_reg[7]_0 [5]),
        .Q(zext_ln134_1_cast_reg_1116_reg[5]),
        .R(1'b0));
  FDRE \zext_ln134_1_cast_reg_1116_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln134_1_cast_reg_1116_reg[7]_0 [6]),
        .Q(zext_ln134_1_cast_reg_1116_reg[6]),
        .R(1'b0));
  FDRE \zext_ln134_1_cast_reg_1116_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln134_1_cast_reg_1116_reg[7]_0 [7]),
        .Q(zext_ln134_1_cast_reg_1116_reg[7]),
        .R(1'b0));
  FDRE \zext_ln134_cast_reg_1106_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln134_cast_reg_1106_reg[7]_0 [0]),
        .Q(zext_ln134_cast_reg_1106[0]),
        .R(1'b0));
  FDRE \zext_ln134_cast_reg_1106_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln134_cast_reg_1106_reg[7]_0 [1]),
        .Q(zext_ln134_cast_reg_1106[1]),
        .R(1'b0));
  FDRE \zext_ln134_cast_reg_1106_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln134_cast_reg_1106_reg[7]_0 [2]),
        .Q(zext_ln134_cast_reg_1106[2]),
        .R(1'b0));
  FDRE \zext_ln134_cast_reg_1106_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln134_cast_reg_1106_reg[7]_0 [3]),
        .Q(zext_ln134_cast_reg_1106[3]),
        .R(1'b0));
  FDRE \zext_ln134_cast_reg_1106_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln134_cast_reg_1106_reg[7]_0 [4]),
        .Q(zext_ln134_cast_reg_1106[4]),
        .R(1'b0));
  FDRE \zext_ln134_cast_reg_1106_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln134_cast_reg_1106_reg[7]_0 [5]),
        .Q(zext_ln134_cast_reg_1106[5]),
        .R(1'b0));
  FDRE \zext_ln134_cast_reg_1106_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln134_cast_reg_1106_reg[7]_0 [6]),
        .Q(zext_ln134_cast_reg_1106[6]),
        .R(1'b0));
  FDRE \zext_ln134_cast_reg_1106_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln134_cast_reg_1106_reg[7]_0 [7]),
        .Q(zext_ln134_cast_reg_1106[7]),
        .R(1'b0));
endmodule

module bd_2d50_csc_0_v_hcresampler_core
   (E,
    in,
    empty_n_reg,
    push,
    mOutPtr16_out,
    mOutPtr0__0,
    pop__0,
    Q,
    ap_clk,
    v_hcresampler_core_U0_HwReg_width_c19_write,
    zext_ln765_fu_280_p1,
    ap_rst_n_inv,
    cmp36674_i_fu_290_p2,
    ap_rst_n,
    stream_out_hresampled_full_n,
    stream_csc_empty_n,
    out,
    bPassThru_422_or_420_Out_loc_channel_dout,
    stream_out_hresampled_empty_n,
    v_vcresampler_core_U0_stream_out_hresampled_read,
    bPassThru_422_or_420_Out_loc_channel_full_n,
    empty_n_reg_0,
    ap_done_reg,
    empty_n_reg_1,
    v_hcresampler_core_U0_ap_start,
    D,
    \lshr_ln_reg_605_reg[10]_0 ,
    \loopHeight_reg_600_reg[11]_0 );
  output [0:0]E;
  output [47:0]in;
  output [0:0]empty_n_reg;
  output push;
  output mOutPtr16_out;
  output mOutPtr0__0;
  output pop__0;
  output [0:0]Q;
  input ap_clk;
  input v_hcresampler_core_U0_HwReg_width_c19_write;
  input zext_ln765_fu_280_p1;
  input ap_rst_n_inv;
  input cmp36674_i_fu_290_p2;
  input ap_rst_n;
  input stream_out_hresampled_full_n;
  input stream_csc_empty_n;
  input [47:0]out;
  input bPassThru_422_or_420_Out_loc_channel_dout;
  input stream_out_hresampled_empty_n;
  input v_vcresampler_core_U0_stream_out_hresampled_read;
  input bPassThru_422_or_420_Out_loc_channel_full_n;
  input empty_n_reg_0;
  input ap_done_reg;
  input empty_n_reg_1;
  input v_hcresampler_core_U0_ap_start;
  input [11:0]D;
  input [10:0]\lshr_ln_reg_605_reg[10]_0 ;
  input [11:0]\loopHeight_reg_600_reg[11]_0 ;

  wire [11:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm[2]_i_2__2_n_5 ;
  wire \ap_CS_fsm[2]_i_3__2_n_5 ;
  wire \ap_CS_fsm[2]_i_4__1_n_5 ;
  wire \ap_CS_fsm[2]_i_5__1_n_5 ;
  wire \ap_CS_fsm[2]_i_6__1_n_5 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire bPassThru_422_or_420_Out_loc_channel_full_n;
  wire cmp36674_i_fu_290_p2;
  wire cmp36674_i_reg_620;
  wire [0:0]empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_n_218;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o;
  wire [47:0]in;
  wire [7:0]inpix_0_0_0_0_0_load694_lcssa750_i_fu_72;
  wire [7:0]inpix_0_1_0_0_0_load696_lcssa753_i_fu_76;
  wire [7:0]inpix_0_2_0_0_0_load698_lcssa756_i_fu_80;
  wire [7:0]inpix_0_3_0_0_0_load700_lcssa759_i_fu_84;
  wire [7:0]inpix_0_4_0_0_0_load702_lcssa762_i_fu_88;
  wire [7:0]inpix_0_5_0_0_0_load704_lcssa765_i_fu_92;
  wire [11:0]loopHeight_reg_600;
  wire [11:0]\loopHeight_reg_600_reg[11]_0 ;
  wire [11:0]loopWidth_reg_615;
  wire [10:0]lshr_ln_reg_605;
  wire [10:0]\lshr_ln_reg_605_reg[10]_0 ;
  wire mOutPtr0__0;
  wire mOutPtr16_out;
  wire [7:0]mpix_cb_4_fu_132;
  wire [7:0]mpix_cb_fu_128;
  wire [7:0]mpix_cb_fu_178;
  wire [7:0]mpix_cr_4_fu_140;
  wire [7:0]mpix_cr_fu_136;
  wire [7:0]mpix_cr_fu_182;
  wire [47:0]out;
  wire p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120;
  wire \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[0] ;
  wire \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[1] ;
  wire \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[2] ;
  wire \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[3] ;
  wire \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[4] ;
  wire \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[5] ;
  wire \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[6] ;
  wire \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[7] ;
  wire [7:0]p_0_0_0_0_0492_2719_lcssa785_i_fu_104;
  wire [7:0]p_0_0_0_0_0492_3727_lcssa791_i_fu_112;
  wire [7:0]p_0_0_0_0_0500706_lcssa768_i_fu_96;
  wire [7:0]p_0_0_0_0_0_1_3740_lcssa800_i_fu_124;
  wire [7:0]p_0_0_0_0_0_2723_lcssa788_i_fu_108;
  wire [7:0]p_0_0_0_0_0_3731_lcssa794_i_fu_116;
  wire [7:0]p_0_3_0_0_0708_lcssa771_i_fu_100;
  wire [7:0]pixbuf_y_14_fu_148;
  wire pixbuf_y_14_fu_1480;
  wire [7:0]pixbuf_y_15_fu_152;
  wire [7:0]pixbuf_y_15_load_reg_631;
  wire [7:0]pixbuf_y_16_fu_156;
  wire pixbuf_y_16_fu_1560;
  wire [7:0]pixbuf_y_16_load_reg_636;
  wire [7:0]pixbuf_y_17_fu_160;
  wire [7:0]pixbuf_y_18_fu_164;
  wire [7:0]pixbuf_y_1_fu_190;
  wire [7:0]pixbuf_y_2_fu_194;
  wire [7:0]pixbuf_y_3_fu_198;
  wire [7:0]pixbuf_y_fu_144;
  wire [7:0]pixbuf_y_fu_186;
  wire pop__0;
  wire push;
  wire stream_csc_empty_n;
  wire stream_out_hresampled_empty_n;
  wire stream_out_hresampled_full_n;
  wire v_hcresampler_core_U0_HwReg_width_c19_write;
  wire v_hcresampler_core_U0_ap_start;
  wire v_vcresampler_core_U0_stream_out_hresampled_read;
  wire xor_ln765_reg_610;
  wire [11:0]y_4_fu_68_reg;
  wire \y_4_fu_68_reg[11]_i_1_n_11 ;
  wire \y_4_fu_68_reg[11]_i_1_n_12 ;
  wire \y_4_fu_68_reg[8]_i_1_n_10 ;
  wire \y_4_fu_68_reg[8]_i_1_n_11 ;
  wire \y_4_fu_68_reg[8]_i_1_n_12 ;
  wire \y_4_fu_68_reg[8]_i_1_n_5 ;
  wire \y_4_fu_68_reg[8]_i_1_n_6 ;
  wire \y_4_fu_68_reg[8]_i_1_n_7 ;
  wire \y_4_fu_68_reg[8]_i_1_n_8 ;
  wire \y_4_fu_68_reg[8]_i_1_n_9 ;
  wire [11:0]y_5_fu_309_p2;
  wire zext_ln765_fu_280_p1;
  wire [7:2]\NLW_y_4_fu_68_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_y_4_fu_68_reg[11]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__2_n_5 ),
        .I2(v_hcresampler_core_U0_HwReg_width_c19_write),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_CS_fsm_state5),
        .I1(v_hcresampler_core_U0_HwReg_width_c19_write),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__2_n_5 ),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(\ap_CS_fsm[2]_i_3__2_n_5 ),
        .I1(\ap_CS_fsm[2]_i_4__1_n_5 ),
        .I2(\ap_CS_fsm[2]_i_5__1_n_5 ),
        .I3(\ap_CS_fsm[2]_i_6__1_n_5 ),
        .O(\ap_CS_fsm[2]_i_2__2_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_3__2 
       (.I0(y_4_fu_68_reg[8]),
        .I1(loopHeight_reg_600[8]),
        .I2(y_4_fu_68_reg[7]),
        .I3(loopHeight_reg_600[7]),
        .I4(loopHeight_reg_600[6]),
        .I5(y_4_fu_68_reg[6]),
        .O(\ap_CS_fsm[2]_i_3__2_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(loopHeight_reg_600[9]),
        .I1(y_4_fu_68_reg[9]),
        .I2(y_4_fu_68_reg[10]),
        .I3(loopHeight_reg_600[10]),
        .I4(y_4_fu_68_reg[11]),
        .I5(loopHeight_reg_600[11]),
        .O(\ap_CS_fsm[2]_i_4__1_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(loopHeight_reg_600[0]),
        .I1(y_4_fu_68_reg[0]),
        .I2(y_4_fu_68_reg[2]),
        .I3(loopHeight_reg_600[2]),
        .I4(y_4_fu_68_reg[1]),
        .I5(loopHeight_reg_600[1]),
        .O(\ap_CS_fsm[2]_i_5__1_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_6__1 
       (.I0(y_4_fu_68_reg[4]),
        .I1(loopHeight_reg_600[4]),
        .I2(y_4_fu_68_reg[5]),
        .I3(loopHeight_reg_600[5]),
        .I4(loopHeight_reg_600[3]),
        .I5(y_4_fu_68_reg[3]),
        .O(\ap_CS_fsm[2]_i_6__1_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  FDRE \cmp36674_i_reg_620_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(cmp36674_i_fu_290_p2),
        .Q(cmp36674_i_reg_620),
        .R(1'b0));
  bd_2d50_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2 grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218
       (.D(ap_NS_fsm[4:3]),
        .E(pixbuf_y_14_fu_1480),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .add_ln891_1_fu_729_p2_carry__0_0(p_0_0_0_0_0492_3727_lcssa791_i_fu_112),
        .add_ln894_1_fu_778_p2_carry__0_0(p_0_0_0_0_0_3731_lcssa794_i_fu_116),
        .\ap_CS_fsm_reg[2] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_n_218),
        .\ap_CS_fsm_reg[3] (E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_422_or_420_Out_loc_channel_dout(bPassThru_422_or_420_Out_loc_channel_dout),
        .\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o),
        .\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o),
        .empty_n_reg(empty_n_reg),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .\icmp_ln769_reg_1043_pp0_iter1_reg_reg[0]_0 (pixbuf_y_16_fu_1560),
        .\icmp_ln769_reg_1043_reg[0]_0 (loopWidth_reg_615),
        .\icmp_ln777_reg_1047_reg[0]_0 (lshr_ln_reg_605),
        .in(in),
        .\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o),
        .\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 (inpix_0_0_0_0_0_load694_lcssa750_i_fu_72),
        .\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o),
        .\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 (inpix_0_1_0_0_0_load696_lcssa753_i_fu_76),
        .\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o),
        .\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 (inpix_0_2_0_0_0_load698_lcssa756_i_fu_80),
        .\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o),
        .\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 (inpix_0_3_0_0_0_load700_lcssa759_i_fu_84),
        .\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o),
        .\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 (inpix_0_4_0_0_0_load702_lcssa762_i_fu_88),
        .\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o),
        .\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 (inpix_0_5_0_0_0_load704_lcssa765_i_fu_92),
        .mOutPtr16_out(mOutPtr16_out),
        .\mpix_cb_fu_128_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o),
        .\mpix_cb_fu_128_reg[7]_0 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o),
        .\mpix_cb_fu_178_reg[7]_0 (mpix_cb_fu_178),
        .\mpix_cb_fu_178_reg[7]_1 (mpix_cb_4_fu_132),
        .\mpix_cr_fu_136_reg[7] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o),
        .\mpix_cr_fu_136_reg[7]_0 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o),
        .\mpix_cr_fu_182_reg[7]_0 (mpix_cr_fu_182),
        .\mpix_cr_fu_182_reg[7]_1 (mpix_cr_4_fu_140),
        .out(out),
        .\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0 ({\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[7] ,\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[6] ,\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[5] ,\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[4] ,\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[3] ,\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[2] ,\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[1] ,\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[0] }),
        .\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] (mpix_cb_fu_128),
        .\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 (p_0_0_0_0_0492_2719_lcssa785_i_fu_104),
        .\p_0_0_0_0_0500705_i_fu_170_reg[7]_0 (p_0_0_0_0_0500706_lcssa768_i_fu_96),
        .\p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0 (p_0_0_0_0_0_1_3740_lcssa800_i_fu_124),
        .\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] (mpix_cr_fu_136),
        .\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 (p_0_0_0_0_0_2723_lcssa788_i_fu_108),
        .\p_0_3_0_0_0707_i_fu_174_reg[7]_0 (p_0_3_0_0_0708_lcssa771_i_fu_100),
        .\pixbuf_y_14_fu_148_reg[7] (pixbuf_y_14_fu_148),
        .\pixbuf_y_1_fu_190_reg[7]_0 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o),
        .\pixbuf_y_1_fu_190_reg[7]_1 (pixbuf_y_1_fu_190),
        .\pixbuf_y_1_fu_190_reg[7]_2 (pixbuf_y_16_load_reg_636),
        .\pixbuf_y_2_fu_194_reg[7]_0 (pixbuf_y_2_fu_194),
        .\pixbuf_y_2_fu_194_reg[7]_1 (pixbuf_y_17_fu_160),
        .\pixbuf_y_3_fu_198_reg[7]_0 (pixbuf_y_3_fu_198),
        .\pixbuf_y_3_fu_198_reg[7]_1 (pixbuf_y_18_fu_164),
        .\pixbuf_y_fu_144_reg[7] (pixbuf_y_fu_144),
        .\pixbuf_y_fu_186_reg[7]_0 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o),
        .\pixbuf_y_fu_186_reg[7]_1 (pixbuf_y_fu_186),
        .\pixbuf_y_fu_186_reg[7]_2 (pixbuf_y_15_load_reg_631),
        .push(push),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n),
        .v_vcresampler_core_U0_stream_out_hresampled_read(v_vcresampler_core_U0_stream_out_hresampled_read),
        .xor_ln765_reg_610(xor_ln765_reg_610));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_n_218),
        .Q(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o[0]),
        .Q(inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[0]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o[1]),
        .Q(inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[1]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o[2]),
        .Q(inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[2]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o[3]),
        .Q(inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[3]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o[4]),
        .Q(inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[4]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o[5]),
        .Q(inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[5]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o[6]),
        .Q(inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[6]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o[7]),
        .Q(inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[7]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o[0]),
        .Q(inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[0]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o[1]),
        .Q(inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[1]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o[2]),
        .Q(inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[2]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o[3]),
        .Q(inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[3]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o[4]),
        .Q(inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[4]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o[5]),
        .Q(inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[5]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o[6]),
        .Q(inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[6]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o[7]),
        .Q(inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[7]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o[0]),
        .Q(inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[0]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o[1]),
        .Q(inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[1]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o[2]),
        .Q(inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[2]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o[3]),
        .Q(inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[3]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o[4]),
        .Q(inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[4]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o[5]),
        .Q(inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[5]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o[6]),
        .Q(inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[6]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o[7]),
        .Q(inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[7]),
        .R(1'b0));
  FDRE \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o[0]),
        .Q(inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[0]),
        .R(1'b0));
  FDRE \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o[1]),
        .Q(inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[1]),
        .R(1'b0));
  FDRE \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o[2]),
        .Q(inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[2]),
        .R(1'b0));
  FDRE \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o[3]),
        .Q(inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[3]),
        .R(1'b0));
  FDRE \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o[4]),
        .Q(inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[4]),
        .R(1'b0));
  FDRE \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o[5]),
        .Q(inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[5]),
        .R(1'b0));
  FDRE \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o[6]),
        .Q(inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[6]),
        .R(1'b0));
  FDRE \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o[7]),
        .Q(inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[7]),
        .R(1'b0));
  FDRE \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o[0]),
        .Q(inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[0]),
        .R(1'b0));
  FDRE \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o[1]),
        .Q(inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[1]),
        .R(1'b0));
  FDRE \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o[2]),
        .Q(inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[2]),
        .R(1'b0));
  FDRE \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o[3]),
        .Q(inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[3]),
        .R(1'b0));
  FDRE \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o[4]),
        .Q(inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[4]),
        .R(1'b0));
  FDRE \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o[5]),
        .Q(inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[5]),
        .R(1'b0));
  FDRE \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o[6]),
        .Q(inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[6]),
        .R(1'b0));
  FDRE \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o[7]),
        .Q(inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[7]),
        .R(1'b0));
  FDRE \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o[0]),
        .Q(inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[0]),
        .R(1'b0));
  FDRE \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o[1]),
        .Q(inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[1]),
        .R(1'b0));
  FDRE \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o[2]),
        .Q(inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[2]),
        .R(1'b0));
  FDRE \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o[3]),
        .Q(inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[3]),
        .R(1'b0));
  FDRE \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o[4]),
        .Q(inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[4]),
        .R(1'b0));
  FDRE \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o[5]),
        .Q(inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[5]),
        .R(1'b0));
  FDRE \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o[6]),
        .Q(inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[6]),
        .R(1'b0));
  FDRE \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o[7]),
        .Q(inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_600_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_600_reg[11]_0 [0]),
        .Q(loopHeight_reg_600[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_600_reg[10] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_600_reg[11]_0 [10]),
        .Q(loopHeight_reg_600[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_600_reg[11] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_600_reg[11]_0 [11]),
        .Q(loopHeight_reg_600[11]),
        .R(1'b0));
  FDRE \loopHeight_reg_600_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_600_reg[11]_0 [1]),
        .Q(loopHeight_reg_600[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_600_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_600_reg[11]_0 [2]),
        .Q(loopHeight_reg_600[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_600_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_600_reg[11]_0 [3]),
        .Q(loopHeight_reg_600[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_600_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_600_reg[11]_0 [4]),
        .Q(loopHeight_reg_600[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_600_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_600_reg[11]_0 [5]),
        .Q(loopHeight_reg_600[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_600_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_600_reg[11]_0 [6]),
        .Q(loopHeight_reg_600[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_600_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_600_reg[11]_0 [7]),
        .Q(loopHeight_reg_600[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_600_reg[8] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_600_reg[11]_0 [8]),
        .Q(loopHeight_reg_600[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_600_reg[9] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\loopHeight_reg_600_reg[11]_0 [9]),
        .Q(loopHeight_reg_600[9]),
        .R(1'b0));
  FDRE \loopWidth_reg_615_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[0]),
        .Q(loopWidth_reg_615[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_615_reg[10] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[10]),
        .Q(loopWidth_reg_615[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_615_reg[11] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[11]),
        .Q(loopWidth_reg_615[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_615_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[1]),
        .Q(loopWidth_reg_615[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_615_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[2]),
        .Q(loopWidth_reg_615[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_615_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[3]),
        .Q(loopWidth_reg_615[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_615_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[4]),
        .Q(loopWidth_reg_615[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_615_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[5]),
        .Q(loopWidth_reg_615[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_615_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[6]),
        .Q(loopWidth_reg_615[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_615_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[7]),
        .Q(loopWidth_reg_615[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_615_reg[8] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[8]),
        .Q(loopWidth_reg_615[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_615_reg[9] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(D[9]),
        .Q(loopWidth_reg_615[9]),
        .R(1'b0));
  FDRE \lshr_ln_reg_605_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\lshr_ln_reg_605_reg[10]_0 [0]),
        .Q(lshr_ln_reg_605[0]),
        .R(1'b0));
  FDRE \lshr_ln_reg_605_reg[10] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\lshr_ln_reg_605_reg[10]_0 [10]),
        .Q(lshr_ln_reg_605[10]),
        .R(1'b0));
  FDRE \lshr_ln_reg_605_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\lshr_ln_reg_605_reg[10]_0 [1]),
        .Q(lshr_ln_reg_605[1]),
        .R(1'b0));
  FDRE \lshr_ln_reg_605_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\lshr_ln_reg_605_reg[10]_0 [2]),
        .Q(lshr_ln_reg_605[2]),
        .R(1'b0));
  FDRE \lshr_ln_reg_605_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\lshr_ln_reg_605_reg[10]_0 [3]),
        .Q(lshr_ln_reg_605[3]),
        .R(1'b0));
  FDRE \lshr_ln_reg_605_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\lshr_ln_reg_605_reg[10]_0 [4]),
        .Q(lshr_ln_reg_605[4]),
        .R(1'b0));
  FDRE \lshr_ln_reg_605_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\lshr_ln_reg_605_reg[10]_0 [5]),
        .Q(lshr_ln_reg_605[5]),
        .R(1'b0));
  FDRE \lshr_ln_reg_605_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\lshr_ln_reg_605_reg[10]_0 [6]),
        .Q(lshr_ln_reg_605[6]),
        .R(1'b0));
  FDRE \lshr_ln_reg_605_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\lshr_ln_reg_605_reg[10]_0 [7]),
        .Q(lshr_ln_reg_605[7]),
        .R(1'b0));
  FDRE \lshr_ln_reg_605_reg[8] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\lshr_ln_reg_605_reg[10]_0 [8]),
        .Q(lshr_ln_reg_605[8]),
        .R(1'b0));
  FDRE \lshr_ln_reg_605_reg[9] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(\lshr_ln_reg_605_reg[10]_0 [9]),
        .Q(lshr_ln_reg_605[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA222A)) 
    \mOutPtr[3]_i_4 
       (.I0(pop__0),
        .I1(bPassThru_422_or_420_Out_loc_channel_full_n),
        .I2(empty_n_reg_0),
        .I3(ap_done_reg),
        .I4(empty_n_reg_1),
        .O(mOutPtr0__0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \mOutPtr[3]_i_5 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__2_n_5 ),
        .I2(v_hcresampler_core_U0_ap_start),
        .O(pop__0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_4_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cb_fu_178[0]),
        .Q(mpix_cb_4_fu_132[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_4_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cb_fu_178[1]),
        .Q(mpix_cb_4_fu_132[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_4_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cb_fu_178[2]),
        .Q(mpix_cb_4_fu_132[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_4_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cb_fu_178[3]),
        .Q(mpix_cb_4_fu_132[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_4_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cb_fu_178[4]),
        .Q(mpix_cb_4_fu_132[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_4_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cb_fu_178[5]),
        .Q(mpix_cb_4_fu_132[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_4_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cb_fu_178[6]),
        .Q(mpix_cb_4_fu_132[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_4_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cb_fu_178[7]),
        .Q(mpix_cb_4_fu_132[7]),
        .R(1'b0));
  FDRE \mpix_cb_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o[0]),
        .Q(mpix_cb_fu_128[0]),
        .R(1'b0));
  FDRE \mpix_cb_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o[1]),
        .Q(mpix_cb_fu_128[1]),
        .R(1'b0));
  FDRE \mpix_cb_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o[2]),
        .Q(mpix_cb_fu_128[2]),
        .R(1'b0));
  FDRE \mpix_cb_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o[3]),
        .Q(mpix_cb_fu_128[3]),
        .R(1'b0));
  FDRE \mpix_cb_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o[4]),
        .Q(mpix_cb_fu_128[4]),
        .R(1'b0));
  FDRE \mpix_cb_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o[5]),
        .Q(mpix_cb_fu_128[5]),
        .R(1'b0));
  FDRE \mpix_cb_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o[6]),
        .Q(mpix_cb_fu_128[6]),
        .R(1'b0));
  FDRE \mpix_cb_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o[7]),
        .Q(mpix_cb_fu_128[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_4_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cr_fu_182[0]),
        .Q(mpix_cr_4_fu_140[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_4_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cr_fu_182[1]),
        .Q(mpix_cr_4_fu_140[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_4_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cr_fu_182[2]),
        .Q(mpix_cr_4_fu_140[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_4_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cr_fu_182[3]),
        .Q(mpix_cr_4_fu_140[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_4_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cr_fu_182[4]),
        .Q(mpix_cr_4_fu_140[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_4_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cr_fu_182[5]),
        .Q(mpix_cr_4_fu_140[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_4_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cr_fu_182[6]),
        .Q(mpix_cr_4_fu_140[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_4_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cr_fu_182[7]),
        .Q(mpix_cr_4_fu_140[7]),
        .R(1'b0));
  FDRE \mpix_cr_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o[0]),
        .Q(mpix_cr_fu_136[0]),
        .R(1'b0));
  FDRE \mpix_cr_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o[1]),
        .Q(mpix_cr_fu_136[1]),
        .R(1'b0));
  FDRE \mpix_cr_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o[2]),
        .Q(mpix_cr_fu_136[2]),
        .R(1'b0));
  FDRE \mpix_cr_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o[3]),
        .Q(mpix_cr_fu_136[3]),
        .R(1'b0));
  FDRE \mpix_cr_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o[4]),
        .Q(mpix_cr_fu_136[4]),
        .R(1'b0));
  FDRE \mpix_cr_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o[5]),
        .Q(mpix_cr_fu_136[5]),
        .R(1'b0));
  FDRE \mpix_cr_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o[6]),
        .Q(mpix_cr_fu_136[6]),
        .R(1'b0));
  FDRE \mpix_cr_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o[7]),
        .Q(mpix_cr_fu_136[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(mpix_cb_fu_178[0]),
        .Q(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(mpix_cb_fu_178[1]),
        .Q(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(mpix_cb_fu_178[2]),
        .Q(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(mpix_cb_fu_178[3]),
        .Q(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(mpix_cb_fu_178[4]),
        .Q(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(mpix_cb_fu_178[5]),
        .Q(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(mpix_cb_fu_178[6]),
        .Q(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(mpix_cb_fu_178[7]),
        .Q(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o[0]),
        .Q(p_0_0_0_0_0492_2719_lcssa785_i_fu_104[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o[1]),
        .Q(p_0_0_0_0_0492_2719_lcssa785_i_fu_104[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o[2]),
        .Q(p_0_0_0_0_0492_2719_lcssa785_i_fu_104[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o[3]),
        .Q(p_0_0_0_0_0492_2719_lcssa785_i_fu_104[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o[4]),
        .Q(p_0_0_0_0_0492_2719_lcssa785_i_fu_104[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o[5]),
        .Q(p_0_0_0_0_0492_2719_lcssa785_i_fu_104[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o[6]),
        .Q(p_0_0_0_0_0492_2719_lcssa785_i_fu_104[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o[7]),
        .Q(p_0_0_0_0_0492_2719_lcssa785_i_fu_104[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_3727_lcssa791_i_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o[0]),
        .Q(p_0_0_0_0_0492_3727_lcssa791_i_fu_112[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_3727_lcssa791_i_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o[1]),
        .Q(p_0_0_0_0_0492_3727_lcssa791_i_fu_112[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_3727_lcssa791_i_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o[2]),
        .Q(p_0_0_0_0_0492_3727_lcssa791_i_fu_112[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_3727_lcssa791_i_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o[3]),
        .Q(p_0_0_0_0_0492_3727_lcssa791_i_fu_112[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_3727_lcssa791_i_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o[4]),
        .Q(p_0_0_0_0_0492_3727_lcssa791_i_fu_112[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_3727_lcssa791_i_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o[5]),
        .Q(p_0_0_0_0_0492_3727_lcssa791_i_fu_112[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_3727_lcssa791_i_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o[6]),
        .Q(p_0_0_0_0_0492_3727_lcssa791_i_fu_112[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_3727_lcssa791_i_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o[7]),
        .Q(p_0_0_0_0_0492_3727_lcssa791_i_fu_112[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_0_0_0_0500706_lcssa768_i_fu_96[7]_i_1 
       (.I0(cmp36674_i_reg_620),
        .I1(ap_CS_fsm_state5),
        .O(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(pixbuf_y_2_fu_194[0]),
        .Q(p_0_0_0_0_0500706_lcssa768_i_fu_96[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(pixbuf_y_2_fu_194[1]),
        .Q(p_0_0_0_0_0500706_lcssa768_i_fu_96[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(pixbuf_y_2_fu_194[2]),
        .Q(p_0_0_0_0_0500706_lcssa768_i_fu_96[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(pixbuf_y_2_fu_194[3]),
        .Q(p_0_0_0_0_0500706_lcssa768_i_fu_96[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(pixbuf_y_2_fu_194[4]),
        .Q(p_0_0_0_0_0500706_lcssa768_i_fu_96[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(pixbuf_y_2_fu_194[5]),
        .Q(p_0_0_0_0_0500706_lcssa768_i_fu_96[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(pixbuf_y_2_fu_194[6]),
        .Q(p_0_0_0_0_0500706_lcssa768_i_fu_96[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(pixbuf_y_2_fu_194[7]),
        .Q(p_0_0_0_0_0500706_lcssa768_i_fu_96[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(mpix_cr_fu_182[0]),
        .Q(p_0_0_0_0_0_1_3740_lcssa800_i_fu_124[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(mpix_cr_fu_182[1]),
        .Q(p_0_0_0_0_0_1_3740_lcssa800_i_fu_124[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(mpix_cr_fu_182[2]),
        .Q(p_0_0_0_0_0_1_3740_lcssa800_i_fu_124[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(mpix_cr_fu_182[3]),
        .Q(p_0_0_0_0_0_1_3740_lcssa800_i_fu_124[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(mpix_cr_fu_182[4]),
        .Q(p_0_0_0_0_0_1_3740_lcssa800_i_fu_124[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(mpix_cr_fu_182[5]),
        .Q(p_0_0_0_0_0_1_3740_lcssa800_i_fu_124[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(mpix_cr_fu_182[6]),
        .Q(p_0_0_0_0_0_1_3740_lcssa800_i_fu_124[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(mpix_cr_fu_182[7]),
        .Q(p_0_0_0_0_0_1_3740_lcssa800_i_fu_124[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o[0]),
        .Q(p_0_0_0_0_0_2723_lcssa788_i_fu_108[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o[1]),
        .Q(p_0_0_0_0_0_2723_lcssa788_i_fu_108[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o[2]),
        .Q(p_0_0_0_0_0_2723_lcssa788_i_fu_108[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o[3]),
        .Q(p_0_0_0_0_0_2723_lcssa788_i_fu_108[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o[4]),
        .Q(p_0_0_0_0_0_2723_lcssa788_i_fu_108[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o[5]),
        .Q(p_0_0_0_0_0_2723_lcssa788_i_fu_108[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o[6]),
        .Q(p_0_0_0_0_0_2723_lcssa788_i_fu_108[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o[7]),
        .Q(p_0_0_0_0_0_2723_lcssa788_i_fu_108[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_3731_lcssa794_i_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o[0]),
        .Q(p_0_0_0_0_0_3731_lcssa794_i_fu_116[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_3731_lcssa794_i_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o[1]),
        .Q(p_0_0_0_0_0_3731_lcssa794_i_fu_116[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_3731_lcssa794_i_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o[2]),
        .Q(p_0_0_0_0_0_3731_lcssa794_i_fu_116[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_3731_lcssa794_i_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o[3]),
        .Q(p_0_0_0_0_0_3731_lcssa794_i_fu_116[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_3731_lcssa794_i_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o[4]),
        .Q(p_0_0_0_0_0_3731_lcssa794_i_fu_116[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_3731_lcssa794_i_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o[5]),
        .Q(p_0_0_0_0_0_3731_lcssa794_i_fu_116[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_3731_lcssa794_i_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o[6]),
        .Q(p_0_0_0_0_0_3731_lcssa794_i_fu_116[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_3731_lcssa794_i_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o[7]),
        .Q(p_0_0_0_0_0_3731_lcssa794_i_fu_116[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(pixbuf_y_3_fu_198[0]),
        .Q(p_0_3_0_0_0708_lcssa771_i_fu_100[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(pixbuf_y_3_fu_198[1]),
        .Q(p_0_3_0_0_0708_lcssa771_i_fu_100[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(pixbuf_y_3_fu_198[2]),
        .Q(p_0_3_0_0_0708_lcssa771_i_fu_100[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(pixbuf_y_3_fu_198[3]),
        .Q(p_0_3_0_0_0708_lcssa771_i_fu_100[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(pixbuf_y_3_fu_198[4]),
        .Q(p_0_3_0_0_0708_lcssa771_i_fu_100[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(pixbuf_y_3_fu_198[5]),
        .Q(p_0_3_0_0_0708_lcssa771_i_fu_100[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(pixbuf_y_3_fu_198[6]),
        .Q(p_0_3_0_0_0708_lcssa771_i_fu_100[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120),
        .D(pixbuf_y_3_fu_198[7]),
        .Q(p_0_3_0_0_0708_lcssa771_i_fu_100[7]),
        .R(1'b0));
  FDRE \pixbuf_y_14_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o[0]),
        .Q(pixbuf_y_14_fu_148[0]),
        .R(1'b0));
  FDRE \pixbuf_y_14_fu_148_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o[1]),
        .Q(pixbuf_y_14_fu_148[1]),
        .R(1'b0));
  FDRE \pixbuf_y_14_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o[2]),
        .Q(pixbuf_y_14_fu_148[2]),
        .R(1'b0));
  FDRE \pixbuf_y_14_fu_148_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o[3]),
        .Q(pixbuf_y_14_fu_148[3]),
        .R(1'b0));
  FDRE \pixbuf_y_14_fu_148_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o[4]),
        .Q(pixbuf_y_14_fu_148[4]),
        .R(1'b0));
  FDRE \pixbuf_y_14_fu_148_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o[5]),
        .Q(pixbuf_y_14_fu_148[5]),
        .R(1'b0));
  FDRE \pixbuf_y_14_fu_148_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o[6]),
        .Q(pixbuf_y_14_fu_148[6]),
        .R(1'b0));
  FDRE \pixbuf_y_14_fu_148_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o[7]),
        .Q(pixbuf_y_14_fu_148[7]),
        .R(1'b0));
  FDRE \pixbuf_y_15_fu_152_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1560),
        .D(pixbuf_y_fu_186[0]),
        .Q(pixbuf_y_15_fu_152[0]),
        .R(1'b0));
  FDRE \pixbuf_y_15_fu_152_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1560),
        .D(pixbuf_y_fu_186[1]),
        .Q(pixbuf_y_15_fu_152[1]),
        .R(1'b0));
  FDRE \pixbuf_y_15_fu_152_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1560),
        .D(pixbuf_y_fu_186[2]),
        .Q(pixbuf_y_15_fu_152[2]),
        .R(1'b0));
  FDRE \pixbuf_y_15_fu_152_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1560),
        .D(pixbuf_y_fu_186[3]),
        .Q(pixbuf_y_15_fu_152[3]),
        .R(1'b0));
  FDRE \pixbuf_y_15_fu_152_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1560),
        .D(pixbuf_y_fu_186[4]),
        .Q(pixbuf_y_15_fu_152[4]),
        .R(1'b0));
  FDRE \pixbuf_y_15_fu_152_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1560),
        .D(pixbuf_y_fu_186[5]),
        .Q(pixbuf_y_15_fu_152[5]),
        .R(1'b0));
  FDRE \pixbuf_y_15_fu_152_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1560),
        .D(pixbuf_y_fu_186[6]),
        .Q(pixbuf_y_15_fu_152[6]),
        .R(1'b0));
  FDRE \pixbuf_y_15_fu_152_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1560),
        .D(pixbuf_y_fu_186[7]),
        .Q(pixbuf_y_15_fu_152[7]),
        .R(1'b0));
  FDRE \pixbuf_y_15_load_reg_631_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_15_fu_152[0]),
        .Q(pixbuf_y_15_load_reg_631[0]),
        .R(1'b0));
  FDRE \pixbuf_y_15_load_reg_631_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_15_fu_152[1]),
        .Q(pixbuf_y_15_load_reg_631[1]),
        .R(1'b0));
  FDRE \pixbuf_y_15_load_reg_631_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_15_fu_152[2]),
        .Q(pixbuf_y_15_load_reg_631[2]),
        .R(1'b0));
  FDRE \pixbuf_y_15_load_reg_631_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_15_fu_152[3]),
        .Q(pixbuf_y_15_load_reg_631[3]),
        .R(1'b0));
  FDRE \pixbuf_y_15_load_reg_631_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_15_fu_152[4]),
        .Q(pixbuf_y_15_load_reg_631[4]),
        .R(1'b0));
  FDRE \pixbuf_y_15_load_reg_631_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_15_fu_152[5]),
        .Q(pixbuf_y_15_load_reg_631[5]),
        .R(1'b0));
  FDRE \pixbuf_y_15_load_reg_631_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_15_fu_152[6]),
        .Q(pixbuf_y_15_load_reg_631[6]),
        .R(1'b0));
  FDRE \pixbuf_y_15_load_reg_631_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_15_fu_152[7]),
        .Q(pixbuf_y_15_load_reg_631[7]),
        .R(1'b0));
  FDRE \pixbuf_y_16_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1560),
        .D(pixbuf_y_1_fu_190[0]),
        .Q(pixbuf_y_16_fu_156[0]),
        .R(1'b0));
  FDRE \pixbuf_y_16_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1560),
        .D(pixbuf_y_1_fu_190[1]),
        .Q(pixbuf_y_16_fu_156[1]),
        .R(1'b0));
  FDRE \pixbuf_y_16_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1560),
        .D(pixbuf_y_1_fu_190[2]),
        .Q(pixbuf_y_16_fu_156[2]),
        .R(1'b0));
  FDRE \pixbuf_y_16_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1560),
        .D(pixbuf_y_1_fu_190[3]),
        .Q(pixbuf_y_16_fu_156[3]),
        .R(1'b0));
  FDRE \pixbuf_y_16_fu_156_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1560),
        .D(pixbuf_y_1_fu_190[4]),
        .Q(pixbuf_y_16_fu_156[4]),
        .R(1'b0));
  FDRE \pixbuf_y_16_fu_156_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1560),
        .D(pixbuf_y_1_fu_190[5]),
        .Q(pixbuf_y_16_fu_156[5]),
        .R(1'b0));
  FDRE \pixbuf_y_16_fu_156_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1560),
        .D(pixbuf_y_1_fu_190[6]),
        .Q(pixbuf_y_16_fu_156[6]),
        .R(1'b0));
  FDRE \pixbuf_y_16_fu_156_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_16_fu_1560),
        .D(pixbuf_y_1_fu_190[7]),
        .Q(pixbuf_y_16_fu_156[7]),
        .R(1'b0));
  FDRE \pixbuf_y_16_load_reg_636_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_16_fu_156[0]),
        .Q(pixbuf_y_16_load_reg_636[0]),
        .R(1'b0));
  FDRE \pixbuf_y_16_load_reg_636_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_16_fu_156[1]),
        .Q(pixbuf_y_16_load_reg_636[1]),
        .R(1'b0));
  FDRE \pixbuf_y_16_load_reg_636_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_16_fu_156[2]),
        .Q(pixbuf_y_16_load_reg_636[2]),
        .R(1'b0));
  FDRE \pixbuf_y_16_load_reg_636_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_16_fu_156[3]),
        .Q(pixbuf_y_16_load_reg_636[3]),
        .R(1'b0));
  FDRE \pixbuf_y_16_load_reg_636_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_16_fu_156[4]),
        .Q(pixbuf_y_16_load_reg_636[4]),
        .R(1'b0));
  FDRE \pixbuf_y_16_load_reg_636_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_16_fu_156[5]),
        .Q(pixbuf_y_16_load_reg_636[5]),
        .R(1'b0));
  FDRE \pixbuf_y_16_load_reg_636_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_16_fu_156[6]),
        .Q(pixbuf_y_16_load_reg_636[6]),
        .R(1'b0));
  FDRE \pixbuf_y_16_load_reg_636_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_16_fu_156[7]),
        .Q(pixbuf_y_16_load_reg_636[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_17_fu_160_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_2_fu_194[0]),
        .Q(pixbuf_y_17_fu_160[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_17_fu_160_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_2_fu_194[1]),
        .Q(pixbuf_y_17_fu_160[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_17_fu_160_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_2_fu_194[2]),
        .Q(pixbuf_y_17_fu_160[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_17_fu_160_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_2_fu_194[3]),
        .Q(pixbuf_y_17_fu_160[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_17_fu_160_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_2_fu_194[4]),
        .Q(pixbuf_y_17_fu_160[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_17_fu_160_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_2_fu_194[5]),
        .Q(pixbuf_y_17_fu_160[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_17_fu_160_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_2_fu_194[6]),
        .Q(pixbuf_y_17_fu_160[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_17_fu_160_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_2_fu_194[7]),
        .Q(pixbuf_y_17_fu_160[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_18_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_3_fu_198[0]),
        .Q(pixbuf_y_18_fu_164[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_18_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_3_fu_198[1]),
        .Q(pixbuf_y_18_fu_164[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_18_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_3_fu_198[2]),
        .Q(pixbuf_y_18_fu_164[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_18_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_3_fu_198[3]),
        .Q(pixbuf_y_18_fu_164[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_18_fu_164_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_3_fu_198[4]),
        .Q(pixbuf_y_18_fu_164[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_18_fu_164_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_3_fu_198[5]),
        .Q(pixbuf_y_18_fu_164[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_18_fu_164_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_3_fu_198[6]),
        .Q(pixbuf_y_18_fu_164[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_18_fu_164_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_3_fu_198[7]),
        .Q(pixbuf_y_18_fu_164[7]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o[0]),
        .Q(pixbuf_y_fu_144[0]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o[1]),
        .Q(pixbuf_y_fu_144[1]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o[2]),
        .Q(pixbuf_y_fu_144[2]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o[3]),
        .Q(pixbuf_y_fu_144[3]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o[4]),
        .Q(pixbuf_y_fu_144[4]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o[5]),
        .Q(pixbuf_y_fu_144[5]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o[6]),
        .Q(pixbuf_y_fu_144[6]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_14_fu_1480),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o[7]),
        .Q(pixbuf_y_fu_144[7]),
        .R(1'b0));
  FDRE \xor_ln765_reg_610_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_HwReg_width_c19_write),
        .D(zext_ln765_fu_280_p1),
        .Q(xor_ln765_reg_610),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_4_fu_68[0]_i_1 
       (.I0(y_4_fu_68_reg[0]),
        .O(y_5_fu_309_p2[0]));
  FDRE #(
    .INIT(1'b0)) 
    \y_4_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_5_fu_309_p2[0]),
        .Q(y_4_fu_68_reg[0]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_4_fu_68_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_5_fu_309_p2[10]),
        .Q(y_4_fu_68_reg[10]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_4_fu_68_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_5_fu_309_p2[11]),
        .Q(y_4_fu_68_reg[11]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_4_fu_68_reg[11]_i_1 
       (.CI(\y_4_fu_68_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y_4_fu_68_reg[11]_i_1_CO_UNCONNECTED [7:2],\y_4_fu_68_reg[11]_i_1_n_11 ,\y_4_fu_68_reg[11]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_4_fu_68_reg[11]_i_1_O_UNCONNECTED [7:3],y_5_fu_309_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,y_4_fu_68_reg[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \y_4_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_5_fu_309_p2[1]),
        .Q(y_4_fu_68_reg[1]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_4_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_5_fu_309_p2[2]),
        .Q(y_4_fu_68_reg[2]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_4_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_5_fu_309_p2[3]),
        .Q(y_4_fu_68_reg[3]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_4_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_5_fu_309_p2[4]),
        .Q(y_4_fu_68_reg[4]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_4_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_5_fu_309_p2[5]),
        .Q(y_4_fu_68_reg[5]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_4_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_5_fu_309_p2[6]),
        .Q(y_4_fu_68_reg[6]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_4_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_5_fu_309_p2[7]),
        .Q(y_4_fu_68_reg[7]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_4_fu_68_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_5_fu_309_p2[8]),
        .Q(y_4_fu_68_reg[8]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_4_fu_68_reg[8]_i_1 
       (.CI(y_4_fu_68_reg[0]),
        .CI_TOP(1'b0),
        .CO({\y_4_fu_68_reg[8]_i_1_n_5 ,\y_4_fu_68_reg[8]_i_1_n_6 ,\y_4_fu_68_reg[8]_i_1_n_7 ,\y_4_fu_68_reg[8]_i_1_n_8 ,\y_4_fu_68_reg[8]_i_1_n_9 ,\y_4_fu_68_reg[8]_i_1_n_10 ,\y_4_fu_68_reg[8]_i_1_n_11 ,\y_4_fu_68_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_5_fu_309_p2[8:1]),
        .S(y_4_fu_68_reg[8:1]));
  FDRE #(
    .INIT(1'b0)) 
    \y_4_fu_68_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_5_fu_309_p2[9]),
        .Q(y_4_fu_68_reg[9]),
        .R(v_hcresampler_core_U0_HwReg_width_c19_write));
endmodule

module bd_2d50_csc_0_v_hcresampler_core_2
   (v_hcresampler_core_2_U0_stream_in_vresampled_read,
    in,
    mOutPtr0__9,
    pop__0,
    push,
    Q,
    ap_clk,
    v_hcresampler_core_2_U0_HwReg_height_read,
    select_ln767_fu_272_p3,
    ap_rst_n_inv,
    cmp36674_i_fu_286_p2,
    ap_rst_n,
    stream_in_hresampled_full_n,
    stream_in_vresampled_empty_n,
    out,
    DI,
    bPassThru_422_or_420_In_loc_channel_full_n,
    empty_n_reg,
    ap_done_reg,
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
    v_hcresampler_core_2_U0_ap_start,
    D,
    \lshr_ln_reg_591_reg[10]_0 ,
    \loopHeight_reg_586_reg[11]_0 );
  output v_hcresampler_core_2_U0_stream_in_vresampled_read;
  output [47:0]in;
  output mOutPtr0__9;
  output pop__0;
  output push;
  output [0:0]Q;
  input ap_clk;
  input v_hcresampler_core_2_U0_HwReg_height_read;
  input [0:0]select_ln767_fu_272_p3;
  input ap_rst_n_inv;
  input cmp36674_i_fu_286_p2;
  input ap_rst_n;
  input stream_in_hresampled_full_n;
  input stream_in_vresampled_empty_n;
  input [47:0]out;
  input [0:0]DI;
  input bPassThru_422_or_420_In_loc_channel_full_n;
  input empty_n_reg;
  input ap_done_reg;
  input ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  input v_hcresampler_core_2_U0_ap_start;
  input [11:0]D;
  input [10:0]\lshr_ln_reg_591_reg[10]_0 ;
  input [11:0]\loopHeight_reg_586_reg[11]_0 ;

  wire [11:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire \ap_CS_fsm[2]_i_2__0_n_5 ;
  wire \ap_CS_fsm[2]_i_3__0_n_5 ;
  wire \ap_CS_fsm[2]_i_4__0_n_5 ;
  wire \ap_CS_fsm[2]_i_5__0_n_5 ;
  wire \ap_CS_fsm[2]_i_6__0_n_5 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel;
  wire bPassThru_422_or_420_In_loc_channel_full_n;
  wire cmp36674_i_fu_286_p2;
  wire cmp36674_i_reg_606;
  wire empty_n_reg;
  wire grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o;
  wire grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_n_202;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o;
  wire [7:0]grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o;
  wire [47:0]in;
  wire [7:0]inpix_0_0_0_0_0_load694_lcssa750_i_fu_74;
  wire [7:0]inpix_0_1_0_0_0_load696_lcssa753_i_fu_78;
  wire [7:0]inpix_0_2_0_0_0_load698_lcssa756_i_fu_82;
  wire [7:0]inpix_0_3_0_0_0_load700_lcssa759_i_fu_86;
  wire [7:0]inpix_0_4_0_0_0_load702_lcssa762_i_fu_90;
  wire [7:0]inpix_0_5_0_0_0_load704_lcssa765_i_fu_94;
  wire [11:0]loopHeight_reg_586;
  wire [11:0]\loopHeight_reg_586_reg[11]_0 ;
  wire [11:0]loopWidth_reg_601;
  wire [10:0]lshr_ln_reg_591;
  wire [10:0]\lshr_ln_reg_591_reg[10]_0 ;
  wire mOutPtr0__9;
  wire [7:0]mpix_cb_1_fu_166;
  wire [7:0]mpix_cb_fu_130;
  wire [7:0]mpix_cr_1_fu_170;
  wire [7:0]mpix_cr_fu_134;
  wire [47:0]out;
  wire p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122;
  wire \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[0] ;
  wire \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[1] ;
  wire \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[2] ;
  wire \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[3] ;
  wire \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[4] ;
  wire \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[5] ;
  wire \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[6] ;
  wire \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[7] ;
  wire [7:0]p_0_0_0_0_0492_2719_lcssa785_i_fu_106;
  wire [7:0]p_0_0_0_0_0492_3727_lcssa791_i_fu_114;
  wire [7:0]p_0_0_0_0_0500706_lcssa768_i_fu_98;
  wire [7:0]p_0_0_0_0_0_1_3740_lcssa800_i_fu_126;
  wire [7:0]p_0_0_0_0_0_2723_lcssa788_i_fu_110;
  wire [7:0]p_0_0_0_0_0_3731_lcssa794_i_fu_118;
  wire [7:0]p_0_3_0_0_0708_lcssa771_i_fu_102;
  wire [7:0]pixbuf_y_10_fu_186;
  wire [7:0]pixbuf_y_1_fu_142;
  wire pixbuf_y_1_fu_1420;
  wire [7:0]pixbuf_y_2_fu_146;
  wire [7:0]pixbuf_y_2_load_reg_617;
  wire [7:0]pixbuf_y_3_fu_150;
  wire pixbuf_y_3_fu_1500;
  wire [7:0]pixbuf_y_3_load_reg_622;
  wire [7:0]pixbuf_y_4_fu_154;
  wire [7:0]pixbuf_y_5_fu_158;
  wire [7:0]pixbuf_y_8_fu_178;
  wire [7:0]pixbuf_y_9_fu_182;
  wire [7:0]pixbuf_y_fu_138;
  wire [7:0]pixbuf_y_fu_174;
  wire pop__0;
  wire push;
  wire [0:0]select_ln767_fu_272_p3;
  wire stream_in_hresampled_full_n;
  wire stream_in_vresampled_empty_n;
  wire v_hcresampler_core_2_U0_HwReg_height_read;
  wire v_hcresampler_core_2_U0_ap_start;
  wire v_hcresampler_core_2_U0_stream_in_vresampled_read;
  wire xor_ln765_reg_596;
  wire [11:0]y_2_fu_70_reg;
  wire \y_2_fu_70_reg[11]_i_1_n_11 ;
  wire \y_2_fu_70_reg[11]_i_1_n_12 ;
  wire \y_2_fu_70_reg[8]_i_1_n_10 ;
  wire \y_2_fu_70_reg[8]_i_1_n_11 ;
  wire \y_2_fu_70_reg[8]_i_1_n_12 ;
  wire \y_2_fu_70_reg[8]_i_1_n_5 ;
  wire \y_2_fu_70_reg[8]_i_1_n_6 ;
  wire \y_2_fu_70_reg[8]_i_1_n_7 ;
  wire \y_2_fu_70_reg[8]_i_1_n_8 ;
  wire \y_2_fu_70_reg[8]_i_1_n_9 ;
  wire [11:0]y_3_fu_305_p2;
  wire [7:2]\NLW_y_2_fu_70_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_y_2_fu_70_reg[11]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .I2(v_hcresampler_core_2_U0_HwReg_height_read),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state5),
        .I1(v_hcresampler_core_2_U0_HwReg_height_read),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\ap_CS_fsm[2]_i_3__0_n_5 ),
        .I1(\ap_CS_fsm[2]_i_4__0_n_5 ),
        .I2(\ap_CS_fsm[2]_i_5__0_n_5 ),
        .I3(\ap_CS_fsm[2]_i_6__0_n_5 ),
        .O(\ap_CS_fsm[2]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(y_2_fu_70_reg[8]),
        .I1(loopHeight_reg_586[8]),
        .I2(y_2_fu_70_reg[7]),
        .I3(loopHeight_reg_586[7]),
        .I4(loopHeight_reg_586[6]),
        .I5(y_2_fu_70_reg[6]),
        .O(\ap_CS_fsm[2]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(loopHeight_reg_586[9]),
        .I1(y_2_fu_70_reg[9]),
        .I2(y_2_fu_70_reg[11]),
        .I3(loopHeight_reg_586[11]),
        .I4(y_2_fu_70_reg[10]),
        .I5(loopHeight_reg_586[10]),
        .O(\ap_CS_fsm[2]_i_4__0_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(loopHeight_reg_586[0]),
        .I1(y_2_fu_70_reg[0]),
        .I2(y_2_fu_70_reg[2]),
        .I3(loopHeight_reg_586[2]),
        .I4(y_2_fu_70_reg[1]),
        .I5(loopHeight_reg_586[1]),
        .O(\ap_CS_fsm[2]_i_5__0_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(y_2_fu_70_reg[4]),
        .I1(loopHeight_reg_586[4]),
        .I2(y_2_fu_70_reg[5]),
        .I3(loopHeight_reg_586[5]),
        .I4(loopHeight_reg_586[3]),
        .I5(y_2_fu_70_reg[3]),
        .O(\ap_CS_fsm[2]_i_6__0_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  FDRE \cmp36674_i_reg_606_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(cmp36674_i_fu_286_p2),
        .Q(cmp36674_i_reg_606),
        .R(1'b0));
  bd_2d50_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2 grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212
       (.D(ap_NS_fsm[4:3]),
        .DI(DI),
        .E(pixbuf_y_3_fu_1500),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[2] (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_n_202),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o),
        .ap_enable_reg_pp0_iter1_reg_1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o),
        .ap_enable_reg_pp0_iter1_reg_2(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o),
        .ap_enable_reg_pp0_iter1_reg_3(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o),
        .ap_enable_reg_pp0_iter1_reg_4(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o),
        .ap_enable_reg_pp0_iter1_reg_5(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(pixbuf_y_1_fu_1420),
        .empty_n_reg_0(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .\icmp_ln769_reg_927_reg[0]_0 (loopWidth_reg_601),
        .\icmp_ln777_reg_931_reg[0]_0 (lshr_ln_reg_591),
        .in(in),
        .\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] (inpix_0_0_0_0_0_load694_lcssa750_i_fu_74),
        .\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] (inpix_0_1_0_0_0_load696_lcssa753_i_fu_78),
        .\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] (inpix_0_2_0_0_0_load698_lcssa756_i_fu_82),
        .\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] (inpix_0_3_0_0_0_load700_lcssa759_i_fu_86),
        .\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] (inpix_0_4_0_0_0_load702_lcssa762_i_fu_90),
        .\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] (inpix_0_5_0_0_0_load704_lcssa765_i_fu_94),
        .\mpix_cb_1_fu_166_reg[7]_0 (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o),
        .\mpix_cb_1_fu_166_reg[7]_1 (mpix_cb_1_fu_166),
        .\mpix_cb_1_fu_166_reg[7]_2 (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o),
        .\mpix_cb_1_fu_166_reg[7]_3 (mpix_cb_fu_130),
        .\mpix_cr_1_fu_170_reg[7]_0 (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o),
        .\mpix_cr_1_fu_170_reg[7]_1 (mpix_cr_1_fu_170),
        .\mpix_cr_1_fu_170_reg[7]_2 (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o),
        .\mpix_cr_1_fu_170_reg[7]_3 (mpix_cr_fu_134),
        .out(out),
        .\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0 ({\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[7] ,\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[6] ,\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[5] ,\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[4] ,\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[3] ,\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[2] ,\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[1] ,\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[0] }),
        .\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] (p_0_0_0_0_0492_3727_lcssa791_i_fu_114),
        .\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 (p_0_0_0_0_0492_2719_lcssa785_i_fu_106),
        .\p_0_0_0_0_0500705_i_fu_158_reg[7]_0 (p_0_0_0_0_0500706_lcssa768_i_fu_98),
        .\p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0 (p_0_0_0_0_0_1_3740_lcssa800_i_fu_126),
        .\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] (p_0_0_0_0_0_3731_lcssa794_i_fu_118),
        .\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 (p_0_0_0_0_0_2723_lcssa788_i_fu_110),
        .\p_0_3_0_0_0707_i_fu_162_reg[7]_0 (p_0_3_0_0_0708_lcssa771_i_fu_102),
        .\pixbuf_y_10_fu_186_reg[7]_0 (pixbuf_y_10_fu_186),
        .\pixbuf_y_10_fu_186_reg[7]_1 (pixbuf_y_5_fu_158),
        .\pixbuf_y_1_fu_142_reg[7] (pixbuf_y_1_fu_142),
        .\pixbuf_y_8_fu_178_reg[7]_0 (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o),
        .\pixbuf_y_8_fu_178_reg[7]_1 (pixbuf_y_8_fu_178),
        .\pixbuf_y_8_fu_178_reg[7]_2 (pixbuf_y_3_load_reg_622),
        .\pixbuf_y_9_fu_182_reg[7]_0 (pixbuf_y_9_fu_182),
        .\pixbuf_y_9_fu_182_reg[7]_1 (pixbuf_y_4_fu_154),
        .\pixbuf_y_fu_138_reg[7] (pixbuf_y_fu_138),
        .\pixbuf_y_fu_174_reg[7]_0 (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o),
        .\pixbuf_y_fu_174_reg[7]_1 (pixbuf_y_fu_174),
        .\pixbuf_y_fu_174_reg[7]_2 (pixbuf_y_2_load_reg_617),
        .push(push),
        .stream_in_hresampled_full_n(stream_in_hresampled_full_n),
        .stream_in_vresampled_empty_n(stream_in_vresampled_empty_n),
        .xor_ln765_reg_596(xor_ln765_reg_596));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_n_202),
        .Q(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o[0]),
        .Q(inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[0]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o[1]),
        .Q(inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[1]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o[2]),
        .Q(inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[2]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o[3]),
        .Q(inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[3]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o[4]),
        .Q(inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[4]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o[5]),
        .Q(inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[5]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o[6]),
        .Q(inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[6]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o[7]),
        .Q(inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[7]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o[0]),
        .Q(inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[0]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o[1]),
        .Q(inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[1]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o[2]),
        .Q(inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[2]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o[3]),
        .Q(inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[3]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o[4]),
        .Q(inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[4]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o[5]),
        .Q(inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[5]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o[6]),
        .Q(inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[6]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o[7]),
        .Q(inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[7]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o[0]),
        .Q(inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[0]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o[1]),
        .Q(inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[1]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o[2]),
        .Q(inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[2]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o[3]),
        .Q(inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[3]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o[4]),
        .Q(inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[4]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o[5]),
        .Q(inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[5]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o[6]),
        .Q(inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[6]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o[7]),
        .Q(inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[7]),
        .R(1'b0));
  FDRE \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o[0]),
        .Q(inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[0]),
        .R(1'b0));
  FDRE \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o[1]),
        .Q(inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[1]),
        .R(1'b0));
  FDRE \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o[2]),
        .Q(inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[2]),
        .R(1'b0));
  FDRE \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o[3]),
        .Q(inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[3]),
        .R(1'b0));
  FDRE \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o[4]),
        .Q(inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[4]),
        .R(1'b0));
  FDRE \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o[5]),
        .Q(inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[5]),
        .R(1'b0));
  FDRE \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o[6]),
        .Q(inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[6]),
        .R(1'b0));
  FDRE \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o[7]),
        .Q(inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[7]),
        .R(1'b0));
  FDRE \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o[0]),
        .Q(inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[0]),
        .R(1'b0));
  FDRE \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o[1]),
        .Q(inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[1]),
        .R(1'b0));
  FDRE \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o[2]),
        .Q(inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[2]),
        .R(1'b0));
  FDRE \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o[3]),
        .Q(inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[3]),
        .R(1'b0));
  FDRE \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o[4]),
        .Q(inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[4]),
        .R(1'b0));
  FDRE \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o[5]),
        .Q(inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[5]),
        .R(1'b0));
  FDRE \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o[6]),
        .Q(inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[6]),
        .R(1'b0));
  FDRE \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o[7]),
        .Q(inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[7]),
        .R(1'b0));
  FDRE \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o[0]),
        .Q(inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[0]),
        .R(1'b0));
  FDRE \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o[1]),
        .Q(inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[1]),
        .R(1'b0));
  FDRE \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o[2]),
        .Q(inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[2]),
        .R(1'b0));
  FDRE \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o[3]),
        .Q(inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[3]),
        .R(1'b0));
  FDRE \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o[4]),
        .Q(inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[4]),
        .R(1'b0));
  FDRE \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o[5]),
        .Q(inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[5]),
        .R(1'b0));
  FDRE \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o[6]),
        .Q(inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[6]),
        .R(1'b0));
  FDRE \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o[7]),
        .Q(inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_586_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_586_reg[11]_0 [0]),
        .Q(loopHeight_reg_586[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_586_reg[10] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_586_reg[11]_0 [10]),
        .Q(loopHeight_reg_586[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_586_reg[11] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_586_reg[11]_0 [11]),
        .Q(loopHeight_reg_586[11]),
        .R(1'b0));
  FDRE \loopHeight_reg_586_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_586_reg[11]_0 [1]),
        .Q(loopHeight_reg_586[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_586_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_586_reg[11]_0 [2]),
        .Q(loopHeight_reg_586[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_586_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_586_reg[11]_0 [3]),
        .Q(loopHeight_reg_586[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_586_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_586_reg[11]_0 [4]),
        .Q(loopHeight_reg_586[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_586_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_586_reg[11]_0 [5]),
        .Q(loopHeight_reg_586[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_586_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_586_reg[11]_0 [6]),
        .Q(loopHeight_reg_586[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_586_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_586_reg[11]_0 [7]),
        .Q(loopHeight_reg_586[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_586_reg[8] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_586_reg[11]_0 [8]),
        .Q(loopHeight_reg_586[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_586_reg[9] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\loopHeight_reg_586_reg[11]_0 [9]),
        .Q(loopHeight_reg_586[9]),
        .R(1'b0));
  FDRE \loopWidth_reg_601_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[0]),
        .Q(loopWidth_reg_601[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_601_reg[10] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[10]),
        .Q(loopWidth_reg_601[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_601_reg[11] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[11]),
        .Q(loopWidth_reg_601[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_601_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[1]),
        .Q(loopWidth_reg_601[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_601_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[2]),
        .Q(loopWidth_reg_601[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_601_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[3]),
        .Q(loopWidth_reg_601[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_601_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[4]),
        .Q(loopWidth_reg_601[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_601_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[5]),
        .Q(loopWidth_reg_601[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_601_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[6]),
        .Q(loopWidth_reg_601[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_601_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[7]),
        .Q(loopWidth_reg_601[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_601_reg[8] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[8]),
        .Q(loopWidth_reg_601[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_601_reg[9] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(D[9]),
        .Q(loopWidth_reg_601[9]),
        .R(1'b0));
  FDRE \lshr_ln_reg_591_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\lshr_ln_reg_591_reg[10]_0 [0]),
        .Q(lshr_ln_reg_591[0]),
        .R(1'b0));
  FDRE \lshr_ln_reg_591_reg[10] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\lshr_ln_reg_591_reg[10]_0 [10]),
        .Q(lshr_ln_reg_591[10]),
        .R(1'b0));
  FDRE \lshr_ln_reg_591_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\lshr_ln_reg_591_reg[10]_0 [1]),
        .Q(lshr_ln_reg_591[1]),
        .R(1'b0));
  FDRE \lshr_ln_reg_591_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\lshr_ln_reg_591_reg[10]_0 [2]),
        .Q(lshr_ln_reg_591[2]),
        .R(1'b0));
  FDRE \lshr_ln_reg_591_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\lshr_ln_reg_591_reg[10]_0 [3]),
        .Q(lshr_ln_reg_591[3]),
        .R(1'b0));
  FDRE \lshr_ln_reg_591_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\lshr_ln_reg_591_reg[10]_0 [4]),
        .Q(lshr_ln_reg_591[4]),
        .R(1'b0));
  FDRE \lshr_ln_reg_591_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\lshr_ln_reg_591_reg[10]_0 [5]),
        .Q(lshr_ln_reg_591[5]),
        .R(1'b0));
  FDRE \lshr_ln_reg_591_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\lshr_ln_reg_591_reg[10]_0 [6]),
        .Q(lshr_ln_reg_591[6]),
        .R(1'b0));
  FDRE \lshr_ln_reg_591_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\lshr_ln_reg_591_reg[10]_0 [7]),
        .Q(lshr_ln_reg_591[7]),
        .R(1'b0));
  FDRE \lshr_ln_reg_591_reg[8] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\lshr_ln_reg_591_reg[10]_0 [8]),
        .Q(lshr_ln_reg_591[8]),
        .R(1'b0));
  FDRE \lshr_ln_reg_591_reg[9] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(\lshr_ln_reg_591_reg[10]_0 [9]),
        .Q(lshr_ln_reg_591[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA222A)) 
    \mOutPtr[2]_i_4__3 
       (.I0(pop__0),
        .I1(bPassThru_422_or_420_In_loc_channel_full_n),
        .I2(empty_n_reg),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel),
        .O(mOutPtr0__9));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \mOutPtr[2]_i_5__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .I2(v_hcresampler_core_2_U0_ap_start),
        .O(pop__0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cb_1_fu_166[0]),
        .Q(mpix_cb_fu_130[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cb_1_fu_166[1]),
        .Q(mpix_cb_fu_130[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cb_1_fu_166[2]),
        .Q(mpix_cb_fu_130[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cb_1_fu_166[3]),
        .Q(mpix_cb_fu_130[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cb_1_fu_166[4]),
        .Q(mpix_cb_fu_130[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cb_1_fu_166[5]),
        .Q(mpix_cb_fu_130[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cb_1_fu_166[6]),
        .Q(mpix_cb_fu_130[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cb_1_fu_166[7]),
        .Q(mpix_cb_fu_130[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cr_1_fu_170[0]),
        .Q(mpix_cr_fu_134[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cr_1_fu_170[1]),
        .Q(mpix_cr_fu_134[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cr_1_fu_170[2]),
        .Q(mpix_cr_fu_134[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cr_1_fu_170[3]),
        .Q(mpix_cr_fu_134[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cr_1_fu_170[4]),
        .Q(mpix_cr_fu_134[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cr_1_fu_170[5]),
        .Q(mpix_cr_fu_134[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cr_1_fu_170[6]),
        .Q(mpix_cr_fu_134[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mpix_cr_1_fu_170[7]),
        .Q(mpix_cr_fu_134[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122[7]_i_1 
       (.I0(cmp36674_i_reg_606),
        .I1(ap_CS_fsm_state5),
        .O(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(mpix_cb_1_fu_166[0]),
        .Q(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(mpix_cb_1_fu_166[1]),
        .Q(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(mpix_cb_1_fu_166[2]),
        .Q(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(mpix_cb_1_fu_166[3]),
        .Q(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(mpix_cb_1_fu_166[4]),
        .Q(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(mpix_cb_1_fu_166[5]),
        .Q(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(mpix_cb_1_fu_166[6]),
        .Q(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(mpix_cb_1_fu_166[7]),
        .Q(\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o[0]),
        .Q(p_0_0_0_0_0492_2719_lcssa785_i_fu_106[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o[1]),
        .Q(p_0_0_0_0_0492_2719_lcssa785_i_fu_106[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o[2]),
        .Q(p_0_0_0_0_0492_2719_lcssa785_i_fu_106[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o[3]),
        .Q(p_0_0_0_0_0492_2719_lcssa785_i_fu_106[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o[4]),
        .Q(p_0_0_0_0_0492_2719_lcssa785_i_fu_106[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o[5]),
        .Q(p_0_0_0_0_0492_2719_lcssa785_i_fu_106[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o[6]),
        .Q(p_0_0_0_0_0492_2719_lcssa785_i_fu_106[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o[7]),
        .Q(p_0_0_0_0_0492_2719_lcssa785_i_fu_106[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_3727_lcssa791_i_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o[0]),
        .Q(p_0_0_0_0_0492_3727_lcssa791_i_fu_114[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_3727_lcssa791_i_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o[1]),
        .Q(p_0_0_0_0_0492_3727_lcssa791_i_fu_114[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_3727_lcssa791_i_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o[2]),
        .Q(p_0_0_0_0_0492_3727_lcssa791_i_fu_114[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_3727_lcssa791_i_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o[3]),
        .Q(p_0_0_0_0_0492_3727_lcssa791_i_fu_114[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_3727_lcssa791_i_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o[4]),
        .Q(p_0_0_0_0_0492_3727_lcssa791_i_fu_114[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_3727_lcssa791_i_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o[5]),
        .Q(p_0_0_0_0_0492_3727_lcssa791_i_fu_114[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_3727_lcssa791_i_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o[6]),
        .Q(p_0_0_0_0_0492_3727_lcssa791_i_fu_114[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0492_3727_lcssa791_i_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o[7]),
        .Q(p_0_0_0_0_0492_3727_lcssa791_i_fu_114[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(pixbuf_y_9_fu_182[0]),
        .Q(p_0_0_0_0_0500706_lcssa768_i_fu_98[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(pixbuf_y_9_fu_182[1]),
        .Q(p_0_0_0_0_0500706_lcssa768_i_fu_98[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(pixbuf_y_9_fu_182[2]),
        .Q(p_0_0_0_0_0500706_lcssa768_i_fu_98[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(pixbuf_y_9_fu_182[3]),
        .Q(p_0_0_0_0_0500706_lcssa768_i_fu_98[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(pixbuf_y_9_fu_182[4]),
        .Q(p_0_0_0_0_0500706_lcssa768_i_fu_98[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(pixbuf_y_9_fu_182[5]),
        .Q(p_0_0_0_0_0500706_lcssa768_i_fu_98[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(pixbuf_y_9_fu_182[6]),
        .Q(p_0_0_0_0_0500706_lcssa768_i_fu_98[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(pixbuf_y_9_fu_182[7]),
        .Q(p_0_0_0_0_0500706_lcssa768_i_fu_98[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(mpix_cr_1_fu_170[0]),
        .Q(p_0_0_0_0_0_1_3740_lcssa800_i_fu_126[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(mpix_cr_1_fu_170[1]),
        .Q(p_0_0_0_0_0_1_3740_lcssa800_i_fu_126[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(mpix_cr_1_fu_170[2]),
        .Q(p_0_0_0_0_0_1_3740_lcssa800_i_fu_126[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(mpix_cr_1_fu_170[3]),
        .Q(p_0_0_0_0_0_1_3740_lcssa800_i_fu_126[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(mpix_cr_1_fu_170[4]),
        .Q(p_0_0_0_0_0_1_3740_lcssa800_i_fu_126[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(mpix_cr_1_fu_170[5]),
        .Q(p_0_0_0_0_0_1_3740_lcssa800_i_fu_126[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(mpix_cr_1_fu_170[6]),
        .Q(p_0_0_0_0_0_1_3740_lcssa800_i_fu_126[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(mpix_cr_1_fu_170[7]),
        .Q(p_0_0_0_0_0_1_3740_lcssa800_i_fu_126[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o[0]),
        .Q(p_0_0_0_0_0_2723_lcssa788_i_fu_110[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o[1]),
        .Q(p_0_0_0_0_0_2723_lcssa788_i_fu_110[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o[2]),
        .Q(p_0_0_0_0_0_2723_lcssa788_i_fu_110[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o[3]),
        .Q(p_0_0_0_0_0_2723_lcssa788_i_fu_110[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o[4]),
        .Q(p_0_0_0_0_0_2723_lcssa788_i_fu_110[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o[5]),
        .Q(p_0_0_0_0_0_2723_lcssa788_i_fu_110[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o[6]),
        .Q(p_0_0_0_0_0_2723_lcssa788_i_fu_110[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o[7]),
        .Q(p_0_0_0_0_0_2723_lcssa788_i_fu_110[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_3731_lcssa794_i_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o[0]),
        .Q(p_0_0_0_0_0_3731_lcssa794_i_fu_118[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_3731_lcssa794_i_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o[1]),
        .Q(p_0_0_0_0_0_3731_lcssa794_i_fu_118[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_3731_lcssa794_i_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o[2]),
        .Q(p_0_0_0_0_0_3731_lcssa794_i_fu_118[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_3731_lcssa794_i_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o[3]),
        .Q(p_0_0_0_0_0_3731_lcssa794_i_fu_118[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_3731_lcssa794_i_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o[4]),
        .Q(p_0_0_0_0_0_3731_lcssa794_i_fu_118[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_3731_lcssa794_i_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o[5]),
        .Q(p_0_0_0_0_0_3731_lcssa794_i_fu_118[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_3731_lcssa794_i_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o[6]),
        .Q(p_0_0_0_0_0_3731_lcssa794_i_fu_118[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0_3731_lcssa794_i_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o[7]),
        .Q(p_0_0_0_0_0_3731_lcssa794_i_fu_118[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(pixbuf_y_10_fu_186[0]),
        .Q(p_0_3_0_0_0708_lcssa771_i_fu_102[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(pixbuf_y_10_fu_186[1]),
        .Q(p_0_3_0_0_0708_lcssa771_i_fu_102[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(pixbuf_y_10_fu_186[2]),
        .Q(p_0_3_0_0_0708_lcssa771_i_fu_102[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(pixbuf_y_10_fu_186[3]),
        .Q(p_0_3_0_0_0708_lcssa771_i_fu_102[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(pixbuf_y_10_fu_186[4]),
        .Q(p_0_3_0_0_0708_lcssa771_i_fu_102[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(pixbuf_y_10_fu_186[5]),
        .Q(p_0_3_0_0_0708_lcssa771_i_fu_102[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(pixbuf_y_10_fu_186[6]),
        .Q(p_0_3_0_0_0708_lcssa771_i_fu_102[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122),
        .D(pixbuf_y_10_fu_186[7]),
        .Q(p_0_3_0_0_0708_lcssa771_i_fu_102[7]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o[0]),
        .Q(pixbuf_y_1_fu_142[0]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o[1]),
        .Q(pixbuf_y_1_fu_142[1]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o[2]),
        .Q(pixbuf_y_1_fu_142[2]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o[3]),
        .Q(pixbuf_y_1_fu_142[3]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o[4]),
        .Q(pixbuf_y_1_fu_142[4]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o[5]),
        .Q(pixbuf_y_1_fu_142[5]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o[6]),
        .Q(pixbuf_y_1_fu_142[6]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o[7]),
        .Q(pixbuf_y_1_fu_142[7]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1500),
        .D(pixbuf_y_fu_174[0]),
        .Q(pixbuf_y_2_fu_146[0]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1500),
        .D(pixbuf_y_fu_174[1]),
        .Q(pixbuf_y_2_fu_146[1]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1500),
        .D(pixbuf_y_fu_174[2]),
        .Q(pixbuf_y_2_fu_146[2]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1500),
        .D(pixbuf_y_fu_174[3]),
        .Q(pixbuf_y_2_fu_146[3]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1500),
        .D(pixbuf_y_fu_174[4]),
        .Q(pixbuf_y_2_fu_146[4]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1500),
        .D(pixbuf_y_fu_174[5]),
        .Q(pixbuf_y_2_fu_146[5]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1500),
        .D(pixbuf_y_fu_174[6]),
        .Q(pixbuf_y_2_fu_146[6]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1500),
        .D(pixbuf_y_fu_174[7]),
        .Q(pixbuf_y_2_fu_146[7]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_617_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_2_fu_146[0]),
        .Q(pixbuf_y_2_load_reg_617[0]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_617_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_2_fu_146[1]),
        .Q(pixbuf_y_2_load_reg_617[1]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_617_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_2_fu_146[2]),
        .Q(pixbuf_y_2_load_reg_617[2]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_617_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_2_fu_146[3]),
        .Q(pixbuf_y_2_load_reg_617[3]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_617_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_2_fu_146[4]),
        .Q(pixbuf_y_2_load_reg_617[4]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_617_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_2_fu_146[5]),
        .Q(pixbuf_y_2_load_reg_617[5]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_617_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_2_fu_146[6]),
        .Q(pixbuf_y_2_load_reg_617[6]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_617_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_2_fu_146[7]),
        .Q(pixbuf_y_2_load_reg_617[7]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1500),
        .D(pixbuf_y_8_fu_178[0]),
        .Q(pixbuf_y_3_fu_150[0]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1500),
        .D(pixbuf_y_8_fu_178[1]),
        .Q(pixbuf_y_3_fu_150[1]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1500),
        .D(pixbuf_y_8_fu_178[2]),
        .Q(pixbuf_y_3_fu_150[2]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1500),
        .D(pixbuf_y_8_fu_178[3]),
        .Q(pixbuf_y_3_fu_150[3]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_150_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1500),
        .D(pixbuf_y_8_fu_178[4]),
        .Q(pixbuf_y_3_fu_150[4]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_150_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1500),
        .D(pixbuf_y_8_fu_178[5]),
        .Q(pixbuf_y_3_fu_150[5]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_150_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1500),
        .D(pixbuf_y_8_fu_178[6]),
        .Q(pixbuf_y_3_fu_150[6]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_150_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1500),
        .D(pixbuf_y_8_fu_178[7]),
        .Q(pixbuf_y_3_fu_150[7]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_622_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_3_fu_150[0]),
        .Q(pixbuf_y_3_load_reg_622[0]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_622_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_3_fu_150[1]),
        .Q(pixbuf_y_3_load_reg_622[1]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_622_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_3_fu_150[2]),
        .Q(pixbuf_y_3_load_reg_622[2]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_622_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_3_fu_150[3]),
        .Q(pixbuf_y_3_load_reg_622[3]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_622_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_3_fu_150[4]),
        .Q(pixbuf_y_3_load_reg_622[4]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_622_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_3_fu_150[5]),
        .Q(pixbuf_y_3_load_reg_622[5]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_622_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_3_fu_150[6]),
        .Q(pixbuf_y_3_load_reg_622[6]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_622_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(pixbuf_y_3_fu_150[7]),
        .Q(pixbuf_y_3_load_reg_622[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_9_fu_182[0]),
        .Q(pixbuf_y_4_fu_154[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_9_fu_182[1]),
        .Q(pixbuf_y_4_fu_154[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_9_fu_182[2]),
        .Q(pixbuf_y_4_fu_154[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_9_fu_182[3]),
        .Q(pixbuf_y_4_fu_154[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_9_fu_182[4]),
        .Q(pixbuf_y_4_fu_154[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_9_fu_182[5]),
        .Q(pixbuf_y_4_fu_154[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_9_fu_182[6]),
        .Q(pixbuf_y_4_fu_154[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_9_fu_182[7]),
        .Q(pixbuf_y_4_fu_154[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_5_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_10_fu_186[0]),
        .Q(pixbuf_y_5_fu_158[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_5_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_10_fu_186[1]),
        .Q(pixbuf_y_5_fu_158[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_5_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_10_fu_186[2]),
        .Q(pixbuf_y_5_fu_158[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_5_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_10_fu_186[3]),
        .Q(pixbuf_y_5_fu_158[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_5_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_10_fu_186[4]),
        .Q(pixbuf_y_5_fu_158[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_5_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_10_fu_186[5]),
        .Q(pixbuf_y_5_fu_158[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_5_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_10_fu_186[6]),
        .Q(pixbuf_y_5_fu_158[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_5_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(pixbuf_y_10_fu_186[7]),
        .Q(pixbuf_y_5_fu_158[7]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o[0]),
        .Q(pixbuf_y_fu_138[0]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o[1]),
        .Q(pixbuf_y_fu_138[1]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o[2]),
        .Q(pixbuf_y_fu_138[2]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o[3]),
        .Q(pixbuf_y_fu_138[3]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o[4]),
        .Q(pixbuf_y_fu_138[4]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o[5]),
        .Q(pixbuf_y_fu_138[5]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o[6]),
        .Q(pixbuf_y_fu_138[6]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_1_fu_1420),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o[7]),
        .Q(pixbuf_y_fu_138[7]),
        .R(1'b0));
  FDRE \xor_ln765_reg_596_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_2_U0_HwReg_height_read),
        .D(select_ln767_fu_272_p3),
        .Q(xor_ln765_reg_596),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_fu_70[0]_i_1 
       (.I0(y_2_fu_70_reg[0]),
        .O(y_3_fu_305_p2[0]));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_3_fu_305_p2[0]),
        .Q(y_2_fu_70_reg[0]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_3_fu_305_p2[10]),
        .Q(y_2_fu_70_reg[10]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_70_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_3_fu_305_p2[11]),
        .Q(y_2_fu_70_reg[11]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_2_fu_70_reg[11]_i_1 
       (.CI(\y_2_fu_70_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y_2_fu_70_reg[11]_i_1_CO_UNCONNECTED [7:2],\y_2_fu_70_reg[11]_i_1_n_11 ,\y_2_fu_70_reg[11]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_2_fu_70_reg[11]_i_1_O_UNCONNECTED [7:3],y_3_fu_305_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,y_2_fu_70_reg[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_3_fu_305_p2[1]),
        .Q(y_2_fu_70_reg[1]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_3_fu_305_p2[2]),
        .Q(y_2_fu_70_reg[2]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_3_fu_305_p2[3]),
        .Q(y_2_fu_70_reg[3]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_3_fu_305_p2[4]),
        .Q(y_2_fu_70_reg[4]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_3_fu_305_p2[5]),
        .Q(y_2_fu_70_reg[5]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_3_fu_305_p2[6]),
        .Q(y_2_fu_70_reg[6]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_3_fu_305_p2[7]),
        .Q(y_2_fu_70_reg[7]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_3_fu_305_p2[8]),
        .Q(y_2_fu_70_reg[8]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_2_fu_70_reg[8]_i_1 
       (.CI(y_2_fu_70_reg[0]),
        .CI_TOP(1'b0),
        .CO({\y_2_fu_70_reg[8]_i_1_n_5 ,\y_2_fu_70_reg[8]_i_1_n_6 ,\y_2_fu_70_reg[8]_i_1_n_7 ,\y_2_fu_70_reg[8]_i_1_n_8 ,\y_2_fu_70_reg[8]_i_1_n_9 ,\y_2_fu_70_reg[8]_i_1_n_10 ,\y_2_fu_70_reg[8]_i_1_n_11 ,\y_2_fu_70_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_3_fu_305_p2[8:1]),
        .S(y_2_fu_70_reg[8:1]));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_3_fu_305_p2[9]),
        .Q(y_2_fu_70_reg[9]),
        .R(v_hcresampler_core_2_U0_HwReg_height_read));
endmodule

module bd_2d50_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2
   (D,
    E,
    empty_n_reg,
    empty_n_reg_0,
    \pixbuf_y_8_fu_178_reg[7]_0 ,
    \pixbuf_y_8_fu_178_reg[7]_1 ,
    \pixbuf_y_fu_174_reg[7]_0 ,
    \pixbuf_y_fu_174_reg[7]_1 ,
    \mpix_cr_1_fu_170_reg[7]_0 ,
    \mpix_cr_1_fu_170_reg[7]_1 ,
    \mpix_cr_1_fu_170_reg[7]_2 ,
    \mpix_cb_1_fu_166_reg[7]_0 ,
    \mpix_cb_1_fu_166_reg[7]_1 ,
    \mpix_cb_1_fu_166_reg[7]_2 ,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_enable_reg_pp0_iter1_reg_2,
    ap_enable_reg_pp0_iter1_reg_3,
    ap_enable_reg_pp0_iter1_reg_4,
    ap_enable_reg_pp0_iter1_reg_5,
    \pixbuf_y_10_fu_186_reg[7]_0 ,
    \pixbuf_y_9_fu_182_reg[7]_0 ,
    in,
    \ap_CS_fsm_reg[2] ,
    push,
    ap_clk,
    ap_rst_n_inv,
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
    ap_rst_n,
    Q,
    stream_in_hresampled_full_n,
    stream_in_vresampled_empty_n,
    \pixbuf_y_1_fu_142_reg[7] ,
    \pixbuf_y_fu_138_reg[7] ,
    \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] ,
    \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 ,
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] ,
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 ,
    out,
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] ,
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] ,
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] ,
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] ,
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] ,
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] ,
    \pixbuf_y_8_fu_178_reg[7]_2 ,
    \pixbuf_y_10_fu_186_reg[7]_1 ,
    \p_0_3_0_0_0707_i_fu_162_reg[7]_0 ,
    \pixbuf_y_fu_174_reg[7]_2 ,
    \pixbuf_y_9_fu_182_reg[7]_1 ,
    \p_0_0_0_0_0500705_i_fu_158_reg[7]_0 ,
    \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0 ,
    \mpix_cr_1_fu_170_reg[7]_3 ,
    \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0 ,
    \mpix_cb_1_fu_166_reg[7]_3 ,
    \icmp_ln769_reg_927_reg[0]_0 ,
    \icmp_ln777_reg_931_reg[0]_0 ,
    DI,
    xor_ln765_reg_596);
  output [1:0]D;
  output [0:0]E;
  output [0:0]empty_n_reg;
  output [0:0]empty_n_reg_0;
  output [7:0]\pixbuf_y_8_fu_178_reg[7]_0 ;
  output [7:0]\pixbuf_y_8_fu_178_reg[7]_1 ;
  output [7:0]\pixbuf_y_fu_174_reg[7]_0 ;
  output [7:0]\pixbuf_y_fu_174_reg[7]_1 ;
  output [7:0]\mpix_cr_1_fu_170_reg[7]_0 ;
  output [7:0]\mpix_cr_1_fu_170_reg[7]_1 ;
  output [7:0]\mpix_cr_1_fu_170_reg[7]_2 ;
  output [7:0]\mpix_cb_1_fu_166_reg[7]_0 ;
  output [7:0]\mpix_cb_1_fu_166_reg[7]_1 ;
  output [7:0]\mpix_cb_1_fu_166_reg[7]_2 ;
  output [7:0]ap_enable_reg_pp0_iter1_reg_0;
  output [7:0]ap_enable_reg_pp0_iter1_reg_1;
  output [7:0]ap_enable_reg_pp0_iter1_reg_2;
  output [7:0]ap_enable_reg_pp0_iter1_reg_3;
  output [7:0]ap_enable_reg_pp0_iter1_reg_4;
  output [7:0]ap_enable_reg_pp0_iter1_reg_5;
  output [7:0]\pixbuf_y_10_fu_186_reg[7]_0 ;
  output [7:0]\pixbuf_y_9_fu_182_reg[7]_0 ;
  output [47:0]in;
  output \ap_CS_fsm_reg[2] ;
  output push;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg;
  input ap_rst_n;
  input [1:0]Q;
  input stream_in_hresampled_full_n;
  input stream_in_vresampled_empty_n;
  input [7:0]\pixbuf_y_1_fu_142_reg[7] ;
  input [7:0]\pixbuf_y_fu_138_reg[7] ;
  input [7:0]\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] ;
  input [7:0]\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 ;
  input [7:0]\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] ;
  input [7:0]\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 ;
  input [47:0]out;
  input [7:0]\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] ;
  input [7:0]\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] ;
  input [7:0]\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] ;
  input [7:0]\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] ;
  input [7:0]\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] ;
  input [7:0]\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] ;
  input [7:0]\pixbuf_y_8_fu_178_reg[7]_2 ;
  input [7:0]\pixbuf_y_10_fu_186_reg[7]_1 ;
  input [7:0]\p_0_3_0_0_0707_i_fu_162_reg[7]_0 ;
  input [7:0]\pixbuf_y_fu_174_reg[7]_2 ;
  input [7:0]\pixbuf_y_9_fu_182_reg[7]_1 ;
  input [7:0]\p_0_0_0_0_0500705_i_fu_158_reg[7]_0 ;
  input [7:0]\p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0 ;
  input [7:0]\mpix_cr_1_fu_170_reg[7]_3 ;
  input [7:0]\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0 ;
  input [7:0]\mpix_cb_1_fu_166_reg[7]_3 ;
  input [11:0]\icmp_ln769_reg_927_reg[0]_0 ;
  input [10:0]\icmp_ln777_reg_931_reg[0]_0 ;
  input [0:0]DI;
  input xor_ln765_reg_596;

  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG_reg[15][32]_srl16_i_2__1_n_5 ;
  wire \SRL_SIG_reg[15][32]_srl16_i_3__0_n_5 ;
  wire \SRL_SIG_reg[15][32]_srl16_i_4__0_n_5 ;
  wire \SRL_SIG_reg[15][33]_srl16_i_2__0_n_5 ;
  wire \SRL_SIG_reg[15][33]_srl16_i_3__0_n_5 ;
  wire \SRL_SIG_reg[15][33]_srl16_i_4__0_n_5 ;
  wire \SRL_SIG_reg[15][34]_srl16_i_2__0_n_5 ;
  wire \SRL_SIG_reg[15][34]_srl16_i_3__0_n_5 ;
  wire \SRL_SIG_reg[15][34]_srl16_i_4__0_n_5 ;
  wire \SRL_SIG_reg[15][35]_srl16_i_2__0_n_5 ;
  wire \SRL_SIG_reg[15][35]_srl16_i_3__0_n_5 ;
  wire \SRL_SIG_reg[15][35]_srl16_i_4__0_n_5 ;
  wire \SRL_SIG_reg[15][36]_srl16_i_2__0_n_5 ;
  wire \SRL_SIG_reg[15][36]_srl16_i_3__0_n_5 ;
  wire \SRL_SIG_reg[15][36]_srl16_i_4__0_n_5 ;
  wire \SRL_SIG_reg[15][37]_srl16_i_2__0_n_5 ;
  wire \SRL_SIG_reg[15][37]_srl16_i_3__0_n_5 ;
  wire \SRL_SIG_reg[15][37]_srl16_i_4__0_n_5 ;
  wire \SRL_SIG_reg[15][38]_srl16_i_2__0_n_5 ;
  wire \SRL_SIG_reg[15][38]_srl16_i_3__0_n_5 ;
  wire \SRL_SIG_reg[15][38]_srl16_i_4__0_n_5 ;
  wire \SRL_SIG_reg[15][39]_srl16_i_2__0_n_5 ;
  wire \SRL_SIG_reg[15][39]_srl16_i_3__0_n_5 ;
  wire \SRL_SIG_reg[15][39]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][40]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][40]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][40]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][41]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][41]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][41]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][42]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][42]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][42]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][43]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][43]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][43]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][44]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][44]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][44]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][45]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][45]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][45]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][46]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][46]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][46]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][47]_srl16_i_2_n_5 ;
  wire \SRL_SIG_reg[15][47]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][47]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ;
  wire [11:0]add_ln769_fu_391_p2;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [7:0]ap_enable_reg_pp0_iter1_reg_0;
  wire [7:0]ap_enable_reg_pp0_iter1_reg_1;
  wire [7:0]ap_enable_reg_pp0_iter1_reg_2;
  wire [7:0]ap_enable_reg_pp0_iter1_reg_3;
  wire [7:0]ap_enable_reg_pp0_iter1_reg_4;
  wire [7:0]ap_enable_reg_pp0_iter1_reg_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cmp151_i_reg_935_pp0_iter1_reg;
  wire \cmp151_i_reg_935_reg_n_5_[0] ;
  wire [0:0]empty_n_reg;
  wire [0:0]empty_n_reg_0;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_ready;
  wire grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg;
  wire icmp_ln769_fu_385_p2;
  wire icmp_ln769_fu_385_p2_carry_n_10;
  wire icmp_ln769_fu_385_p2_carry_n_11;
  wire icmp_ln769_fu_385_p2_carry_n_12;
  wire icmp_ln769_fu_385_p2_carry_n_8;
  wire icmp_ln769_fu_385_p2_carry_n_9;
  wire icmp_ln769_reg_927;
  wire icmp_ln769_reg_927_pp0_iter1_reg;
  wire [11:0]\icmp_ln769_reg_927_reg[0]_0 ;
  wire icmp_ln777_fu_407_p2;
  wire icmp_ln777_fu_407_p2_carry_n_10;
  wire icmp_ln777_fu_407_p2_carry_n_11;
  wire icmp_ln777_fu_407_p2_carry_n_12;
  wire icmp_ln777_fu_407_p2_carry_n_8;
  wire icmp_ln777_fu_407_p2_carry_n_9;
  wire icmp_ln777_reg_931;
  wire [10:0]\icmp_ln777_reg_931_reg[0]_0 ;
  wire [47:0]in;
  wire [7:0]\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] ;
  wire [7:0]\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] ;
  wire [7:0]\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] ;
  wire [7:0]\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] ;
  wire [7:0]\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] ;
  wire [7:0]\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] ;
  wire mpix_cb_1_fu_166;
  wire \mpix_cb_1_fu_166[7]_i_3_n_5 ;
  wire [7:0]\mpix_cb_1_fu_166_reg[7]_0 ;
  wire [7:0]\mpix_cb_1_fu_166_reg[7]_1 ;
  wire [7:0]\mpix_cb_1_fu_166_reg[7]_2 ;
  wire [7:0]\mpix_cb_1_fu_166_reg[7]_3 ;
  wire [7:0]\mpix_cr_1_fu_170_reg[7]_0 ;
  wire [7:0]\mpix_cr_1_fu_170_reg[7]_1 ;
  wire [7:0]\mpix_cr_1_fu_170_reg[7]_2 ;
  wire [7:0]\mpix_cr_1_fu_170_reg[7]_3 ;
  wire [47:0]out;
  wire [7:0]p_0_0_0_0_0492_1_3735_i_fu_146;
  wire p_0_0_0_0_0492_1_3735_i_fu_146_0;
  wire [7:0]\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] ;
  wire [7:0]\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 ;
  wire [7:0]p_0_0_0_0_0500705_i_fu_158;
  wire [7:0]\p_0_0_0_0_0500705_i_fu_158_reg[7]_0 ;
  wire [7:0]p_0_0_0_0_0_1_3739_i_fu_150;
  wire [7:0]\p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] ;
  wire [7:0]\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 ;
  wire [7:0]p_0_3_0_0_0707_i_fu_162;
  wire [7:0]\p_0_3_0_0_0707_i_fu_162_reg[7]_0 ;
  wire p_0_in;
  wire [7:0]\pixbuf_y_10_fu_186_reg[7]_0 ;
  wire [7:0]\pixbuf_y_10_fu_186_reg[7]_1 ;
  wire [7:0]\pixbuf_y_1_fu_142_reg[7] ;
  wire [7:0]\pixbuf_y_8_fu_178_reg[7]_0 ;
  wire [7:0]\pixbuf_y_8_fu_178_reg[7]_1 ;
  wire [7:0]\pixbuf_y_8_fu_178_reg[7]_2 ;
  wire [7:0]\pixbuf_y_9_fu_182_reg[7]_0 ;
  wire [7:0]\pixbuf_y_9_fu_182_reg[7]_1 ;
  wire [7:0]\pixbuf_y_fu_138_reg[7] ;
  wire [7:0]\pixbuf_y_fu_174_reg[7]_0 ;
  wire [7:0]\pixbuf_y_fu_174_reg[7]_1 ;
  wire [7:0]\pixbuf_y_fu_174_reg[7]_2 ;
  wire push;
  wire stream_in_hresampled_full_n;
  wire stream_in_vresampled_empty_n;
  wire tmp_5_reg_945;
  wire \tmp_5_reg_945[0]_i_23_n_5 ;
  wire \tmp_5_reg_945[0]_i_25_n_5 ;
  wire tmp_5_reg_945_pp0_iter1_reg;
  wire x_fu_154;
  wire \x_fu_154_reg_n_5_[0] ;
  wire \x_fu_154_reg_n_5_[10] ;
  wire \x_fu_154_reg_n_5_[11] ;
  wire \x_fu_154_reg_n_5_[1] ;
  wire \x_fu_154_reg_n_5_[2] ;
  wire \x_fu_154_reg_n_5_[3] ;
  wire \x_fu_154_reg_n_5_[4] ;
  wire \x_fu_154_reg_n_5_[5] ;
  wire \x_fu_154_reg_n_5_[6] ;
  wire \x_fu_154_reg_n_5_[7] ;
  wire \x_fu_154_reg_n_5_[8] ;
  wire \x_fu_154_reg_n_5_[9] ;
  wire xor_ln765_reg_596;
  wire [7:6]NLW_icmp_ln769_fu_385_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln769_fu_385_p2_carry_O_UNCONNECTED;
  wire [7:6]NLW_icmp_ln777_fu_407_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln777_fu_407_p2_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0B00000000000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__4 
       (.I0(stream_in_vresampled_empty_n),
        .I1(flow_control_loop_pipe_sequential_init_U_n_13),
        .I2(tmp_5_reg_945_pp0_iter1_reg),
        .I3(stream_in_hresampled_full_n),
        .I4(\mpix_cb_1_fu_166[7]_i_3_n_5 ),
        .I5(Q[1]),
        .O(push));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__1 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] [0]),
        .I1(DI),
        .I2(icmp_ln769_reg_927_pp0_iter1_reg),
        .I3(tmp_5_reg_945_pp0_iter1_reg),
        .I4(\pixbuf_y_fu_138_reg[7] [0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__1 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] [2]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\mpix_cb_1_fu_166_reg[7]_1 [2]),
        .I3(cmp151_i_reg_935_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [2]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__1 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] [3]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\mpix_cb_1_fu_166_reg[7]_1 [3]),
        .I3(cmp151_i_reg_935_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [3]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__1 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] [4]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [4]),
        .I3(cmp151_i_reg_935_pp0_iter1_reg),
        .I4(\mpix_cb_1_fu_166_reg[7]_1 [4]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__1 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] [5]),
        .I1(\mpix_cb_1_fu_166_reg[7]_1 [5]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [5]),
        .I4(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__1 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] [6]),
        .I1(\mpix_cb_1_fu_166_reg[7]_1 [6]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [6]),
        .I4(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__1 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [7]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [7]),
        .I3(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I4(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] [7]),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__1 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] [0]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\mpix_cr_1_fu_170_reg[7]_1 [0]),
        .I3(cmp151_i_reg_935_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [0]),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__1 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] [1]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\mpix_cr_1_fu_170_reg[7]_1 [1]),
        .I3(cmp151_i_reg_935_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [1]),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__1 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] [2]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\mpix_cr_1_fu_170_reg[7]_1 [2]),
        .I3(cmp151_i_reg_935_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [2]),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__1 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] [3]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\mpix_cr_1_fu_170_reg[7]_1 [3]),
        .I3(cmp151_i_reg_935_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [3]),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__1 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] [1]),
        .I1(DI),
        .I2(icmp_ln769_reg_927_pp0_iter1_reg),
        .I3(tmp_5_reg_945_pp0_iter1_reg),
        .I4(\pixbuf_y_fu_138_reg[7] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__1 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] [4]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [4]),
        .I3(cmp151_i_reg_935_pp0_iter1_reg),
        .I4(\mpix_cr_1_fu_170_reg[7]_1 [4]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__1 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] [5]),
        .I1(\mpix_cr_1_fu_170_reg[7]_1 [5]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [5]),
        .I4(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__1 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] [6]),
        .I1(\mpix_cr_1_fu_170_reg[7]_1 [6]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [6]),
        .I4(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__1 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [7]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [7]),
        .I3(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I4(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] [7]),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][24]_srl16_i_1__1 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] [0]),
        .I1(DI),
        .I2(icmp_ln769_reg_927_pp0_iter1_reg),
        .I3(tmp_5_reg_945_pp0_iter1_reg),
        .I4(\pixbuf_y_1_fu_142_reg[7] [0]),
        .O(in[24]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][25]_srl16_i_1__1 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] [1]),
        .I1(DI),
        .I2(icmp_ln769_reg_927_pp0_iter1_reg),
        .I3(tmp_5_reg_945_pp0_iter1_reg),
        .I4(\pixbuf_y_1_fu_142_reg[7] [1]),
        .O(in[25]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][26]_srl16_i_1__1 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] [2]),
        .I1(DI),
        .I2(icmp_ln769_reg_927_pp0_iter1_reg),
        .I3(tmp_5_reg_945_pp0_iter1_reg),
        .I4(\pixbuf_y_1_fu_142_reg[7] [2]),
        .O(in[26]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][27]_srl16_i_1__1 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] [3]),
        .I1(DI),
        .I2(icmp_ln769_reg_927_pp0_iter1_reg),
        .I3(tmp_5_reg_945_pp0_iter1_reg),
        .I4(\pixbuf_y_1_fu_142_reg[7] [3]),
        .O(in[27]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][28]_srl16_i_1__1 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] [4]),
        .I1(DI),
        .I2(icmp_ln769_reg_927_pp0_iter1_reg),
        .I3(tmp_5_reg_945_pp0_iter1_reg),
        .I4(\pixbuf_y_1_fu_142_reg[7] [4]),
        .O(in[28]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][29]_srl16_i_1__1 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] [5]),
        .I1(DI),
        .I2(icmp_ln769_reg_927_pp0_iter1_reg),
        .I3(tmp_5_reg_945_pp0_iter1_reg),
        .I4(\pixbuf_y_1_fu_142_reg[7] [5]),
        .O(in[29]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__1 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] [2]),
        .I1(DI),
        .I2(icmp_ln769_reg_927_pp0_iter1_reg),
        .I3(tmp_5_reg_945_pp0_iter1_reg),
        .I4(\pixbuf_y_fu_138_reg[7] [2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][30]_srl16_i_1__1 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] [6]),
        .I1(DI),
        .I2(icmp_ln769_reg_927_pp0_iter1_reg),
        .I3(tmp_5_reg_945_pp0_iter1_reg),
        .I4(\pixbuf_y_1_fu_142_reg[7] [6]),
        .O(in[30]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][31]_srl16_i_1__1 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] [7]),
        .I1(DI),
        .I2(icmp_ln769_reg_927_pp0_iter1_reg),
        .I3(tmp_5_reg_945_pp0_iter1_reg),
        .I4(\pixbuf_y_1_fu_142_reg[7] [7]),
        .O(in[31]));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \SRL_SIG_reg[15][32]_srl16_i_1__1 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] [0]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\SRL_SIG_reg[15][32]_srl16_i_2__1_n_5 ),
        .I3(\SRL_SIG_reg[15][32]_srl16_i_3__0_n_5 ),
        .I4(\SRL_SIG_reg[15][32]_srl16_i_4__0_n_5 ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'hFE0E)) 
    \SRL_SIG_reg[15][32]_srl16_i_2__1 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [0]),
        .I1(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [0]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\mpix_cb_1_fu_166_reg[7]_1 [0]),
        .O(\SRL_SIG_reg[15][32]_srl16_i_2__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][32]_srl16_i_3__0 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [1]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [1]),
        .O(\SRL_SIG_reg[15][32]_srl16_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][32]_srl16_i_4__0 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [1]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [1]),
        .O(\SRL_SIG_reg[15][32]_srl16_i_4__0_n_5 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \SRL_SIG_reg[15][33]_srl16_i_1__1 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] [1]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\SRL_SIG_reg[15][33]_srl16_i_2__0_n_5 ),
        .I3(\SRL_SIG_reg[15][33]_srl16_i_3__0_n_5 ),
        .I4(\SRL_SIG_reg[15][33]_srl16_i_4__0_n_5 ),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hFE0EF808)) 
    \SRL_SIG_reg[15][33]_srl16_i_2__0 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [1]),
        .I1(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [1]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\mpix_cb_1_fu_166_reg[7]_1 [1]),
        .I4(\SRL_SIG_reg[15][32]_srl16_i_2__1_n_5 ),
        .O(\SRL_SIG_reg[15][33]_srl16_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][33]_srl16_i_3__0 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [2]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [2]),
        .O(\SRL_SIG_reg[15][33]_srl16_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][33]_srl16_i_4__0 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [2]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [2]),
        .O(\SRL_SIG_reg[15][33]_srl16_i_4__0_n_5 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \SRL_SIG_reg[15][34]_srl16_i_1__1 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] [2]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\SRL_SIG_reg[15][34]_srl16_i_2__0_n_5 ),
        .I3(\SRL_SIG_reg[15][34]_srl16_i_3__0_n_5 ),
        .I4(\SRL_SIG_reg[15][34]_srl16_i_4__0_n_5 ),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hFE0EF808)) 
    \SRL_SIG_reg[15][34]_srl16_i_2__0 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [2]),
        .I1(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [2]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\mpix_cb_1_fu_166_reg[7]_1 [2]),
        .I4(\SRL_SIG_reg[15][33]_srl16_i_2__0_n_5 ),
        .O(\SRL_SIG_reg[15][34]_srl16_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][34]_srl16_i_3__0 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [3]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [3]),
        .O(\SRL_SIG_reg[15][34]_srl16_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][34]_srl16_i_4__0 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [3]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [3]),
        .O(\SRL_SIG_reg[15][34]_srl16_i_4__0_n_5 ));
  LUT5 #(
    .INIT(32'h8BB8B88B)) 
    \SRL_SIG_reg[15][35]_srl16_i_1__1 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] [3]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\SRL_SIG_reg[15][35]_srl16_i_2__0_n_5 ),
        .I3(\SRL_SIG_reg[15][35]_srl16_i_3__0_n_5 ),
        .I4(\SRL_SIG_reg[15][35]_srl16_i_4__0_n_5 ),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hFE0EF808)) 
    \SRL_SIG_reg[15][35]_srl16_i_2__0 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [3]),
        .I1(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [3]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\mpix_cb_1_fu_166_reg[7]_1 [3]),
        .I4(\SRL_SIG_reg[15][34]_srl16_i_2__0_n_5 ),
        .O(\SRL_SIG_reg[15][35]_srl16_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \SRL_SIG_reg[15][35]_srl16_i_3__0 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [4]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [4]),
        .O(\SRL_SIG_reg[15][35]_srl16_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][35]_srl16_i_4__0 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [4]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [4]),
        .O(\SRL_SIG_reg[15][35]_srl16_i_4__0_n_5 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \SRL_SIG_reg[15][36]_srl16_i_1__1 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] [4]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\SRL_SIG_reg[15][36]_srl16_i_2__0_n_5 ),
        .I3(\SRL_SIG_reg[15][36]_srl16_i_3__0_n_5 ),
        .I4(\SRL_SIG_reg[15][36]_srl16_i_4__0_n_5 ),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h3035353F)) 
    \SRL_SIG_reg[15][36]_srl16_i_2__0 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [4]),
        .I1(\mpix_cb_1_fu_166_reg[7]_1 [4]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [4]),
        .I4(\SRL_SIG_reg[15][35]_srl16_i_2__0_n_5 ),
        .O(\SRL_SIG_reg[15][36]_srl16_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \SRL_SIG_reg[15][36]_srl16_i_3__0 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [5]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [5]),
        .O(\SRL_SIG_reg[15][36]_srl16_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][36]_srl16_i_4__0 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [5]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [5]),
        .O(\SRL_SIG_reg[15][36]_srl16_i_4__0_n_5 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \SRL_SIG_reg[15][37]_srl16_i_1__1 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] [5]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\SRL_SIG_reg[15][37]_srl16_i_2__0_n_5 ),
        .I3(\SRL_SIG_reg[15][37]_srl16_i_3__0_n_5 ),
        .I4(\SRL_SIG_reg[15][37]_srl16_i_4__0_n_5 ),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h0F220FBB)) 
    \SRL_SIG_reg[15][37]_srl16_i_2__0 
       (.I0(\SRL_SIG_reg[15][36]_srl16_i_2__0_n_5 ),
        .I1(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [5]),
        .I2(\mpix_cb_1_fu_166_reg[7]_1 [5]),
        .I3(cmp151_i_reg_935_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [5]),
        .O(\SRL_SIG_reg[15][37]_srl16_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \SRL_SIG_reg[15][37]_srl16_i_3__0 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [6]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [6]),
        .O(\SRL_SIG_reg[15][37]_srl16_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][37]_srl16_i_4__0 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [6]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [6]),
        .O(\SRL_SIG_reg[15][37]_srl16_i_4__0_n_5 ));
  LUT6 #(
    .INIT(64'h8888BB8BBBBB88B8)) 
    \SRL_SIG_reg[15][38]_srl16_i_1__1 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] [6]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\SRL_SIG_reg[15][38]_srl16_i_2__0_n_5 ),
        .I3(\SRL_SIG_reg[15][37]_srl16_i_2__0_n_5 ),
        .I4(\SRL_SIG_reg[15][38]_srl16_i_3__0_n_5 ),
        .I5(\SRL_SIG_reg[15][38]_srl16_i_4__0_n_5 ),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'hCFCA)) 
    \SRL_SIG_reg[15][38]_srl16_i_2__0 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [6]),
        .I1(\mpix_cb_1_fu_166_reg[7]_1 [6]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [6]),
        .O(\SRL_SIG_reg[15][38]_srl16_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \SRL_SIG_reg[15][38]_srl16_i_3__0 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [6]),
        .I1(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [6]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\mpix_cb_1_fu_166_reg[7]_1 [6]),
        .O(\SRL_SIG_reg[15][38]_srl16_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \SRL_SIG_reg[15][38]_srl16_i_4__0 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [7]),
        .I1(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [7]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .O(\SRL_SIG_reg[15][38]_srl16_i_4__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF73700000)) 
    \SRL_SIG_reg[15][39]_srl16_i_1__1 
       (.I0(\SRL_SIG_reg[15][37]_srl16_i_3__0_n_5 ),
        .I1(\SRL_SIG_reg[15][37]_srl16_i_2__0_n_5 ),
        .I2(\SRL_SIG_reg[15][37]_srl16_i_4__0_n_5 ),
        .I3(\SRL_SIG_reg[15][39]_srl16_i_2__0_n_5 ),
        .I4(\SRL_SIG_reg[15][39]_srl16_i_3__0_n_5 ),
        .I5(\SRL_SIG_reg[15][39]_srl16_i_4_n_5 ),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][39]_srl16_i_2__0 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [6]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .O(\SRL_SIG_reg[15][39]_srl16_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h0A0A0F0C)) 
    \SRL_SIG_reg[15][39]_srl16_i_3__0 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [7]),
        .I1(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [7]),
        .I2(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I3(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [7]),
        .I4(cmp151_i_reg_935_pp0_iter1_reg),
        .O(\SRL_SIG_reg[15][39]_srl16_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'hAAAACFC0AAAAC0C0)) 
    \SRL_SIG_reg[15][39]_srl16_i_4 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] [7]),
        .I1(\mpix_cb_1_fu_166_reg[7]_1 [7]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [7]),
        .I4(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [7]),
        .O(\SRL_SIG_reg[15][39]_srl16_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__1 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] [3]),
        .I1(DI),
        .I2(icmp_ln769_reg_927_pp0_iter1_reg),
        .I3(tmp_5_reg_945_pp0_iter1_reg),
        .I4(\pixbuf_y_fu_138_reg[7] [3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \SRL_SIG_reg[15][40]_srl16_i_1__1 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] [0]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\SRL_SIG_reg[15][40]_srl16_i_2_n_5 ),
        .I3(\SRL_SIG_reg[15][40]_srl16_i_3_n_5 ),
        .I4(\SRL_SIG_reg[15][40]_srl16_i_4_n_5 ),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hFE0E)) 
    \SRL_SIG_reg[15][40]_srl16_i_2 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [0]),
        .I1(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [0]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\mpix_cr_1_fu_170_reg[7]_1 [0]),
        .O(\SRL_SIG_reg[15][40]_srl16_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][40]_srl16_i_3 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [1]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [1]),
        .O(\SRL_SIG_reg[15][40]_srl16_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][40]_srl16_i_4 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [1]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [1]),
        .O(\SRL_SIG_reg[15][40]_srl16_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \SRL_SIG_reg[15][41]_srl16_i_1__1 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] [1]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\SRL_SIG_reg[15][41]_srl16_i_2_n_5 ),
        .I3(\SRL_SIG_reg[15][41]_srl16_i_3_n_5 ),
        .I4(\SRL_SIG_reg[15][41]_srl16_i_4_n_5 ),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'hFE0EF808)) 
    \SRL_SIG_reg[15][41]_srl16_i_2 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [1]),
        .I1(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [1]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\mpix_cr_1_fu_170_reg[7]_1 [1]),
        .I4(\SRL_SIG_reg[15][40]_srl16_i_2_n_5 ),
        .O(\SRL_SIG_reg[15][41]_srl16_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][41]_srl16_i_3 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [2]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [2]),
        .O(\SRL_SIG_reg[15][41]_srl16_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][41]_srl16_i_4 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [2]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [2]),
        .O(\SRL_SIG_reg[15][41]_srl16_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \SRL_SIG_reg[15][42]_srl16_i_1__1 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] [2]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\SRL_SIG_reg[15][42]_srl16_i_2_n_5 ),
        .I3(\SRL_SIG_reg[15][42]_srl16_i_3_n_5 ),
        .I4(\SRL_SIG_reg[15][42]_srl16_i_4_n_5 ),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hFE0EF808)) 
    \SRL_SIG_reg[15][42]_srl16_i_2 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [2]),
        .I1(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [2]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\mpix_cr_1_fu_170_reg[7]_1 [2]),
        .I4(\SRL_SIG_reg[15][41]_srl16_i_2_n_5 ),
        .O(\SRL_SIG_reg[15][42]_srl16_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][42]_srl16_i_3 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [3]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [3]),
        .O(\SRL_SIG_reg[15][42]_srl16_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][42]_srl16_i_4 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [3]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [3]),
        .O(\SRL_SIG_reg[15][42]_srl16_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h8BB8B88B)) 
    \SRL_SIG_reg[15][43]_srl16_i_1__1 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] [3]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\SRL_SIG_reg[15][43]_srl16_i_2_n_5 ),
        .I3(\SRL_SIG_reg[15][43]_srl16_i_3_n_5 ),
        .I4(\SRL_SIG_reg[15][43]_srl16_i_4_n_5 ),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hFE0EF808)) 
    \SRL_SIG_reg[15][43]_srl16_i_2 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [3]),
        .I1(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [3]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\mpix_cr_1_fu_170_reg[7]_1 [3]),
        .I4(\SRL_SIG_reg[15][42]_srl16_i_2_n_5 ),
        .O(\SRL_SIG_reg[15][43]_srl16_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \SRL_SIG_reg[15][43]_srl16_i_3 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [4]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [4]),
        .O(\SRL_SIG_reg[15][43]_srl16_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][43]_srl16_i_4 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [4]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [4]),
        .O(\SRL_SIG_reg[15][43]_srl16_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \SRL_SIG_reg[15][44]_srl16_i_1__1 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] [4]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\SRL_SIG_reg[15][44]_srl16_i_2_n_5 ),
        .I3(\SRL_SIG_reg[15][44]_srl16_i_3_n_5 ),
        .I4(\SRL_SIG_reg[15][44]_srl16_i_4_n_5 ),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h3035353F)) 
    \SRL_SIG_reg[15][44]_srl16_i_2 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [4]),
        .I1(\mpix_cr_1_fu_170_reg[7]_1 [4]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [4]),
        .I4(\SRL_SIG_reg[15][43]_srl16_i_2_n_5 ),
        .O(\SRL_SIG_reg[15][44]_srl16_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \SRL_SIG_reg[15][44]_srl16_i_3 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [5]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [5]),
        .O(\SRL_SIG_reg[15][44]_srl16_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][44]_srl16_i_4 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [5]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [5]),
        .O(\SRL_SIG_reg[15][44]_srl16_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \SRL_SIG_reg[15][45]_srl16_i_1__1 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] [5]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\SRL_SIG_reg[15][45]_srl16_i_2_n_5 ),
        .I3(\SRL_SIG_reg[15][45]_srl16_i_3_n_5 ),
        .I4(\SRL_SIG_reg[15][45]_srl16_i_4_n_5 ),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h0F220FBB)) 
    \SRL_SIG_reg[15][45]_srl16_i_2 
       (.I0(\SRL_SIG_reg[15][44]_srl16_i_2_n_5 ),
        .I1(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [5]),
        .I2(\mpix_cr_1_fu_170_reg[7]_1 [5]),
        .I3(cmp151_i_reg_935_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [5]),
        .O(\SRL_SIG_reg[15][45]_srl16_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \SRL_SIG_reg[15][45]_srl16_i_3 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [6]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [6]),
        .O(\SRL_SIG_reg[15][45]_srl16_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][45]_srl16_i_4 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [6]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [6]),
        .O(\SRL_SIG_reg[15][45]_srl16_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h8888BB8BBBBB88B8)) 
    \SRL_SIG_reg[15][46]_srl16_i_1__1 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] [6]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\SRL_SIG_reg[15][46]_srl16_i_2_n_5 ),
        .I3(\SRL_SIG_reg[15][45]_srl16_i_2_n_5 ),
        .I4(\SRL_SIG_reg[15][46]_srl16_i_3_n_5 ),
        .I5(\SRL_SIG_reg[15][46]_srl16_i_4_n_5 ),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'hCFCA)) 
    \SRL_SIG_reg[15][46]_srl16_i_2 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [6]),
        .I1(\mpix_cr_1_fu_170_reg[7]_1 [6]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [6]),
        .O(\SRL_SIG_reg[15][46]_srl16_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \SRL_SIG_reg[15][46]_srl16_i_3 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [6]),
        .I1(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [6]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\mpix_cr_1_fu_170_reg[7]_1 [6]),
        .O(\SRL_SIG_reg[15][46]_srl16_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \SRL_SIG_reg[15][46]_srl16_i_4 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [7]),
        .I1(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [7]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .O(\SRL_SIG_reg[15][46]_srl16_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF73700000)) 
    \SRL_SIG_reg[15][47]_srl16_i_1__1 
       (.I0(\SRL_SIG_reg[15][45]_srl16_i_3_n_5 ),
        .I1(\SRL_SIG_reg[15][45]_srl16_i_2_n_5 ),
        .I2(\SRL_SIG_reg[15][45]_srl16_i_4_n_5 ),
        .I3(\SRL_SIG_reg[15][47]_srl16_i_2_n_5 ),
        .I4(\SRL_SIG_reg[15][47]_srl16_i_3_n_5 ),
        .I5(\SRL_SIG_reg[15][47]_srl16_i_4_n_5 ),
        .O(in[47]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][47]_srl16_i_2 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [6]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .O(\SRL_SIG_reg[15][47]_srl16_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h0A0A0F0C)) 
    \SRL_SIG_reg[15][47]_srl16_i_3 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [7]),
        .I1(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [7]),
        .I2(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I3(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [7]),
        .I4(cmp151_i_reg_935_pp0_iter1_reg),
        .O(\SRL_SIG_reg[15][47]_srl16_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAAAACFC0AAAAC0C0)) 
    \SRL_SIG_reg[15][47]_srl16_i_4 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] [7]),
        .I1(\mpix_cr_1_fu_170_reg[7]_1 [7]),
        .I2(cmp151_i_reg_935_pp0_iter1_reg),
        .I3(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [7]),
        .I4(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [7]),
        .O(\SRL_SIG_reg[15][47]_srl16_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__1 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] [4]),
        .I1(DI),
        .I2(icmp_ln769_reg_927_pp0_iter1_reg),
        .I3(tmp_5_reg_945_pp0_iter1_reg),
        .I4(\pixbuf_y_fu_138_reg[7] [4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__1 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] [5]),
        .I1(DI),
        .I2(icmp_ln769_reg_927_pp0_iter1_reg),
        .I3(tmp_5_reg_945_pp0_iter1_reg),
        .I4(\pixbuf_y_fu_138_reg[7] [5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__1 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] [6]),
        .I1(DI),
        .I2(icmp_ln769_reg_927_pp0_iter1_reg),
        .I3(tmp_5_reg_945_pp0_iter1_reg),
        .I4(\pixbuf_y_fu_138_reg[7] [6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__1 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] [7]),
        .I1(DI),
        .I2(icmp_ln769_reg_927_pp0_iter1_reg),
        .I3(tmp_5_reg_945_pp0_iter1_reg),
        .I4(\pixbuf_y_fu_138_reg[7] [7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__1 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] [0]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\mpix_cb_1_fu_166_reg[7]_1 [0]),
        .I3(cmp151_i_reg_935_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [0]),
        .O(in[8]));
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG_reg[15][8]_srl16_i_2__0 
       (.I0(DI),
        .I1(icmp_ln769_reg_927_pp0_iter1_reg),
        .I2(tmp_5_reg_945_pp0_iter1_reg),
        .O(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__1 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] [1]),
        .I1(\SRL_SIG_reg[15][8]_srl16_i_2__0_n_5 ),
        .I2(\mpix_cb_1_fu_166_reg[7]_1 [1]),
        .I3(cmp151_i_reg_935_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [1]),
        .O(in[9]));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  FDRE \cmp151_i_reg_935_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\cmp151_i_reg_935_reg_n_5_[0] ),
        .Q(cmp151_i_reg_935_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp151_i_reg_935_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(\cmp151_i_reg_935_reg_n_5_[0] ),
        .R(1'b0));
  bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_35 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln769_fu_385_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99,flow_control_loop_pipe_sequential_init_U_n_100}),
        .E(x_fu_154),
        .O(p_0_in),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_11),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_13),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int(ap_loop_init_int),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp151_i_reg_935_reg[0] (flow_control_loop_pipe_sequential_init_U_n_6),
        .\cmp151_i_reg_935_reg[0]_0 (\cmp151_i_reg_935_reg_n_5_[0] ),
        .full_n_reg(mpix_cb_1_fu_166),
        .full_n_reg_0(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_ready(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_ready),
        .grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .icmp_ln769_reg_927(icmp_ln769_reg_927),
        .icmp_ln769_reg_927_pp0_iter1_reg(icmp_ln769_reg_927_pp0_iter1_reg),
        .\icmp_ln769_reg_927_reg[0] (\icmp_ln769_reg_927_reg[0]_0 ),
        .icmp_ln777_reg_931(icmp_ln777_reg_931),
        .\icmp_ln777_reg_931_reg[0] (\icmp_ln777_reg_931_reg[0]_0 ),
        .\lshr_ln_reg_591_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112}),
        .\mpix_cb_1_fu_166_reg[7] (\mpix_cb_1_fu_166_reg[7]_3 ),
        .\mpix_cb_fu_130_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94}),
        .\mpix_cr_1_fu_170_reg[7] (\mpix_cr_1_fu_170_reg[7]_3 ),
        .\mpix_cr_fu_134_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78}),
        .out({out[39:24],out[15:0]}),
        .\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7] (\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0 ),
        .\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0 (\mpix_cb_1_fu_166_reg[7]_1 ),
        .\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86}),
        .\p_0_0_0_0_0500705_i_fu_158_reg[7] (\p_0_0_0_0_0500705_i_fu_158_reg[7]_0 ),
        .\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62}),
        .\p_0_0_0_0_0_1_3739_i_fu_150_reg[7] (\p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0 ),
        .\p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0 (\mpix_cr_1_fu_170_reg[7]_1 ),
        .\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70}),
        .\p_0_3_0_0_0707_i_fu_162_reg[0] (\mpix_cb_1_fu_166[7]_i_3_n_5 ),
        .\p_0_3_0_0_0707_i_fu_162_reg[7] (\p_0_3_0_0_0707_i_fu_162_reg[7]_0 ),
        .\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .\pixbuf_y_10_fu_186_reg[7] (\pixbuf_y_10_fu_186_reg[7]_1 ),
        .\pixbuf_y_10_fu_186_reg[7]_0 (p_0_3_0_0_0707_i_fu_162),
        .\pixbuf_y_2_load_reg_617_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46}),
        .\pixbuf_y_3_load_reg_622_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22}),
        .\pixbuf_y_4_fu_154_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54}),
        .\pixbuf_y_5_fu_158_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}),
        .\pixbuf_y_8_fu_178_reg[7] (\pixbuf_y_8_fu_178_reg[7]_2 ),
        .\pixbuf_y_8_fu_178_reg[7]_0 (\pixbuf_y_10_fu_186_reg[7]_0 ),
        .\pixbuf_y_9_fu_182_reg[7] (\pixbuf_y_9_fu_182_reg[7]_1 ),
        .\pixbuf_y_9_fu_182_reg[7]_0 (p_0_0_0_0_0500705_i_fu_158),
        .\pixbuf_y_fu_174_reg[7] (\pixbuf_y_fu_174_reg[7]_2 ),
        .\pixbuf_y_fu_174_reg[7]_0 (\pixbuf_y_9_fu_182_reg[7]_0 ),
        .stream_in_hresampled_full_n(stream_in_hresampled_full_n),
        .stream_in_vresampled_empty_n(stream_in_vresampled_empty_n),
        .tmp_5_reg_945_pp0_iter1_reg(tmp_5_reg_945_pp0_iter1_reg),
        .\tmp_5_reg_945_reg[0] ({\x_fu_154_reg_n_5_[11] ,\x_fu_154_reg_n_5_[10] ,\x_fu_154_reg_n_5_[9] ,\x_fu_154_reg_n_5_[8] ,\x_fu_154_reg_n_5_[7] ,\x_fu_154_reg_n_5_[6] ,\x_fu_154_reg_n_5_[5] ,\x_fu_154_reg_n_5_[4] ,\x_fu_154_reg_n_5_[3] ,\x_fu_154_reg_n_5_[2] ,\x_fu_154_reg_n_5_[1] ,\x_fu_154_reg_n_5_[0] }),
        .\tmp_5_reg_945_reg[0]_0 ({\tmp_5_reg_945[0]_i_23_n_5 ,\tmp_5_reg_945[0]_i_25_n_5 }),
        .\x_fu_154_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118}),
        .\x_fu_154_reg[11]_0 (add_ln769_fu_391_p2),
        .xor_ln765_reg_596(xor_ln765_reg_596));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln769_fu_385_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln769_fu_385_p2_carry_CO_UNCONNECTED[7:6],icmp_ln769_fu_385_p2,icmp_ln769_fu_385_p2_carry_n_8,icmp_ln769_fu_385_p2_carry_n_9,icmp_ln769_fu_385_p2_carry_n_10,icmp_ln769_fu_385_p2_carry_n_11,icmp_ln769_fu_385_p2_carry_n_12}),
        .DI({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99,flow_control_loop_pipe_sequential_init_U_n_100}),
        .O(NLW_icmp_ln769_fu_385_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106}));
  FDRE \icmp_ln769_reg_927_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln769_reg_927),
        .Q(icmp_ln769_reg_927_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln769_reg_927_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln769_fu_385_p2),
        .Q(icmp_ln769_reg_927),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln777_fu_407_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln777_fu_407_p2_carry_CO_UNCONNECTED[7:6],icmp_ln777_fu_407_p2,icmp_ln777_fu_407_p2_carry_n_8,icmp_ln777_fu_407_p2_carry_n_9,icmp_ln777_fu_407_p2_carry_n_10,icmp_ln777_fu_407_p2_carry_n_11,icmp_ln777_fu_407_p2_carry_n_12}),
        .DI({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112}),
        .O(NLW_icmp_ln777_fu_407_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118}));
  FDRE \icmp_ln777_reg_931_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln777_fu_407_p2),
        .Q(icmp_ln777_reg_931),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[0]_i_1 
       (.I0(out[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] [0]),
        .O(ap_enable_reg_pp0_iter1_reg_5[0]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[1]_i_1 
       (.I0(out[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] [1]),
        .O(ap_enable_reg_pp0_iter1_reg_5[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[2]_i_1 
       (.I0(out[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] [2]),
        .O(ap_enable_reg_pp0_iter1_reg_5[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[3]_i_1 
       (.I0(out[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] [3]),
        .O(ap_enable_reg_pp0_iter1_reg_5[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[4]_i_1 
       (.I0(out[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] [4]),
        .O(ap_enable_reg_pp0_iter1_reg_5[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[5]_i_1 
       (.I0(out[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] [5]),
        .O(ap_enable_reg_pp0_iter1_reg_5[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[6]_i_1 
       (.I0(out[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] [6]),
        .O(ap_enable_reg_pp0_iter1_reg_5[6]));
  LUT6 #(
    .INIT(64'h8880888800000000)) 
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[7]_i_1 
       (.I0(stream_in_vresampled_empty_n),
        .I1(flow_control_loop_pipe_sequential_init_U_n_13),
        .I2(tmp_5_reg_945_pp0_iter1_reg),
        .I3(stream_in_hresampled_full_n),
        .I4(\mpix_cb_1_fu_166[7]_i_3_n_5 ),
        .I5(Q[1]),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[7]_i_2 
       (.I0(out[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7] [7]),
        .O(ap_enable_reg_pp0_iter1_reg_5[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[0]_i_1 
       (.I0(out[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] [0]),
        .O(ap_enable_reg_pp0_iter1_reg_4[0]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[1]_i_1 
       (.I0(out[9]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] [1]),
        .O(ap_enable_reg_pp0_iter1_reg_4[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[2]_i_1 
       (.I0(out[10]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] [2]),
        .O(ap_enable_reg_pp0_iter1_reg_4[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[3]_i_1 
       (.I0(out[11]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] [3]),
        .O(ap_enable_reg_pp0_iter1_reg_4[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[4]_i_1 
       (.I0(out[12]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] [4]),
        .O(ap_enable_reg_pp0_iter1_reg_4[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[5]_i_1 
       (.I0(out[13]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] [5]),
        .O(ap_enable_reg_pp0_iter1_reg_4[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[6]_i_1 
       (.I0(out[14]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] [6]),
        .O(ap_enable_reg_pp0_iter1_reg_4[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[7]_i_1 
       (.I0(out[15]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7] [7]),
        .O(ap_enable_reg_pp0_iter1_reg_4[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[0]_i_1 
       (.I0(out[16]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] [0]),
        .O(ap_enable_reg_pp0_iter1_reg_3[0]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[1]_i_1 
       (.I0(out[17]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] [1]),
        .O(ap_enable_reg_pp0_iter1_reg_3[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[2]_i_1 
       (.I0(out[18]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] [2]),
        .O(ap_enable_reg_pp0_iter1_reg_3[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[3]_i_1 
       (.I0(out[19]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] [3]),
        .O(ap_enable_reg_pp0_iter1_reg_3[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[4]_i_1 
       (.I0(out[20]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] [4]),
        .O(ap_enable_reg_pp0_iter1_reg_3[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[5]_i_1 
       (.I0(out[21]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] [5]),
        .O(ap_enable_reg_pp0_iter1_reg_3[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[6]_i_1 
       (.I0(out[22]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] [6]),
        .O(ap_enable_reg_pp0_iter1_reg_3[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[7]_i_1 
       (.I0(out[23]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7] [7]),
        .O(ap_enable_reg_pp0_iter1_reg_3[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[0]_i_1 
       (.I0(out[24]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] [0]),
        .O(ap_enable_reg_pp0_iter1_reg_2[0]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[1]_i_1 
       (.I0(out[25]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] [1]),
        .O(ap_enable_reg_pp0_iter1_reg_2[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[2]_i_1 
       (.I0(out[26]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] [2]),
        .O(ap_enable_reg_pp0_iter1_reg_2[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[3]_i_1 
       (.I0(out[27]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] [3]),
        .O(ap_enable_reg_pp0_iter1_reg_2[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[4]_i_1 
       (.I0(out[28]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] [4]),
        .O(ap_enable_reg_pp0_iter1_reg_2[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[5]_i_1 
       (.I0(out[29]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] [5]),
        .O(ap_enable_reg_pp0_iter1_reg_2[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[6]_i_1 
       (.I0(out[30]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] [6]),
        .O(ap_enable_reg_pp0_iter1_reg_2[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[7]_i_1 
       (.I0(out[31]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7] [7]),
        .O(ap_enable_reg_pp0_iter1_reg_2[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[0]_i_1 
       (.I0(out[32]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] [0]),
        .O(ap_enable_reg_pp0_iter1_reg_1[0]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[1]_i_1 
       (.I0(out[33]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] [1]),
        .O(ap_enable_reg_pp0_iter1_reg_1[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[2]_i_1 
       (.I0(out[34]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] [2]),
        .O(ap_enable_reg_pp0_iter1_reg_1[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[3]_i_1 
       (.I0(out[35]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] [3]),
        .O(ap_enable_reg_pp0_iter1_reg_1[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[4]_i_1 
       (.I0(out[36]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] [4]),
        .O(ap_enable_reg_pp0_iter1_reg_1[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[5]_i_1 
       (.I0(out[37]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] [5]),
        .O(ap_enable_reg_pp0_iter1_reg_1[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[6]_i_1 
       (.I0(out[38]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] [6]),
        .O(ap_enable_reg_pp0_iter1_reg_1[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[7]_i_1 
       (.I0(out[39]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7] [7]),
        .O(ap_enable_reg_pp0_iter1_reg_1[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[0]_i_1 
       (.I0(out[40]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] [0]),
        .O(ap_enable_reg_pp0_iter1_reg_0[0]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[1]_i_1 
       (.I0(out[41]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] [1]),
        .O(ap_enable_reg_pp0_iter1_reg_0[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[2]_i_1 
       (.I0(out[42]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] [2]),
        .O(ap_enable_reg_pp0_iter1_reg_0[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[3]_i_1 
       (.I0(out[43]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] [3]),
        .O(ap_enable_reg_pp0_iter1_reg_0[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[4]_i_1 
       (.I0(out[44]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] [4]),
        .O(ap_enable_reg_pp0_iter1_reg_0[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[5]_i_1 
       (.I0(out[45]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] [5]),
        .O(ap_enable_reg_pp0_iter1_reg_0[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[6]_i_1 
       (.I0(out[46]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] [6]),
        .O(ap_enable_reg_pp0_iter1_reg_0[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[7]_i_1 
       (.I0(out[47]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln769_reg_927),
        .I3(icmp_ln777_reg_931),
        .I4(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7] [7]),
        .O(ap_enable_reg_pp0_iter1_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mpix_cb_1_fu_166[7]_i_3 
       (.I0(icmp_ln769_reg_927_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .O(\mpix_cb_1_fu_166[7]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_1_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_94),
        .Q(\mpix_cb_1_fu_166_reg[7]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_1_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_93),
        .Q(\mpix_cb_1_fu_166_reg[7]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_1_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_92),
        .Q(\mpix_cb_1_fu_166_reg[7]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_1_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_91),
        .Q(\mpix_cb_1_fu_166_reg[7]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_1_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_90),
        .Q(\mpix_cb_1_fu_166_reg[7]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_1_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_89),
        .Q(\mpix_cb_1_fu_166_reg[7]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_1_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_88),
        .Q(\mpix_cb_1_fu_166_reg[7]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_1_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_87),
        .Q(\mpix_cb_1_fu_166_reg[7]_1 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_1_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_78),
        .Q(\mpix_cr_1_fu_170_reg[7]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_1_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_77),
        .Q(\mpix_cr_1_fu_170_reg[7]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_1_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_76),
        .Q(\mpix_cr_1_fu_170_reg[7]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_1_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(\mpix_cr_1_fu_170_reg[7]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_1_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(\mpix_cr_1_fu_170_reg[7]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_1_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(\mpix_cr_1_fu_170_reg[7]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_1_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(\mpix_cr_1_fu_170_reg[7]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_1_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(\mpix_cr_1_fu_170_reg[7]_1 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3735_i_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_86),
        .Q(p_0_0_0_0_0492_1_3735_i_fu_146[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3735_i_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_85),
        .Q(p_0_0_0_0_0492_1_3735_i_fu_146[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3735_i_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_84),
        .Q(p_0_0_0_0_0492_1_3735_i_fu_146[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3735_i_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(p_0_0_0_0_0492_1_3735_i_fu_146[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3735_i_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_82),
        .Q(p_0_0_0_0_0492_1_3735_i_fu_146[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3735_i_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_81),
        .Q(p_0_0_0_0_0492_1_3735_i_fu_146[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3735_i_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_80),
        .Q(p_0_0_0_0_0492_1_3735_i_fu_146[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_79),
        .Q(p_0_0_0_0_0492_1_3735_i_fu_146[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_106[0]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [0]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [0]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [0]),
        .O(\mpix_cb_1_fu_166_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_106[1]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [1]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [1]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [1]),
        .O(\mpix_cb_1_fu_166_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_106[2]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [2]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [2]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [2]),
        .O(\mpix_cb_1_fu_166_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_106[3]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [3]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [3]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [3]),
        .O(\mpix_cb_1_fu_166_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_106[4]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [4]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [4]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [4]),
        .O(\mpix_cb_1_fu_166_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_106[5]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [5]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [5]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [5]),
        .O(\mpix_cb_1_fu_166_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_106[6]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [6]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [6]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [6]),
        .O(\mpix_cb_1_fu_166_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_106[7]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [7]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [7]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0 [7]),
        .O(\mpix_cb_1_fu_166_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_3727_lcssa791_i_fu_114[0]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [0]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_146[0]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [0]),
        .O(\mpix_cb_1_fu_166_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_3727_lcssa791_i_fu_114[1]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [1]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_146[1]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [1]),
        .O(\mpix_cb_1_fu_166_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_3727_lcssa791_i_fu_114[2]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [2]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_146[2]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [2]),
        .O(\mpix_cb_1_fu_166_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_3727_lcssa791_i_fu_114[3]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [3]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_146[3]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [3]),
        .O(\mpix_cb_1_fu_166_reg[7]_2 [3]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_3727_lcssa791_i_fu_114[4]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [4]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_146[4]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [4]),
        .O(\mpix_cb_1_fu_166_reg[7]_2 [4]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_3727_lcssa791_i_fu_114[5]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [5]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_146[5]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [5]),
        .O(\mpix_cb_1_fu_166_reg[7]_2 [5]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_3727_lcssa791_i_fu_114[6]_i_1 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [6]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_146[6]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [6]),
        .O(\mpix_cb_1_fu_166_reg[7]_2 [6]));
  LUT6 #(
    .INIT(64'hBBB0000000000000)) 
    \p_0_0_0_0_0492_3727_lcssa791_i_fu_114[7]_i_1 
       (.I0(stream_in_vresampled_empty_n),
        .I1(flow_control_loop_pipe_sequential_init_U_n_13),
        .I2(tmp_5_reg_945_pp0_iter1_reg),
        .I3(stream_in_hresampled_full_n),
        .I4(\mpix_cb_1_fu_166[7]_i_3_n_5 ),
        .I5(Q[1]),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_3727_lcssa791_i_fu_114[7]_i_2 
       (.I0(\mpix_cb_1_fu_166_reg[7]_1 [7]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_146[7]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7] [7]),
        .O(\mpix_cb_1_fu_166_reg[7]_2 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500705_i_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(p_0_0_0_0_0500705_i_fu_158[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500705_i_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(p_0_0_0_0_0500705_i_fu_158[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500705_i_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(p_0_0_0_0_0500705_i_fu_158[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500705_i_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(p_0_0_0_0_0500705_i_fu_158[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500705_i_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(p_0_0_0_0_0500705_i_fu_158[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500705_i_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(p_0_0_0_0_0500705_i_fu_158[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500705_i_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(p_0_0_0_0_0500705_i_fu_158[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500705_i_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(p_0_0_0_0_0500705_i_fu_158[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3739_i_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(p_0_0_0_0_0_1_3739_i_fu_150[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3739_i_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(p_0_0_0_0_0_1_3739_i_fu_150[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3739_i_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(p_0_0_0_0_0_1_3739_i_fu_150[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3739_i_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(p_0_0_0_0_0_1_3739_i_fu_150[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3739_i_fu_150_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(p_0_0_0_0_0_1_3739_i_fu_150[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3739_i_fu_150_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(p_0_0_0_0_0_1_3739_i_fu_150[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3739_i_fu_150_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(p_0_0_0_0_0_1_3739_i_fu_150[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3739_i_fu_150_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(p_0_0_0_0_0_1_3739_i_fu_150[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_2723_lcssa788_i_fu_110[0]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [0]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [0]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [0]),
        .O(\mpix_cr_1_fu_170_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_2723_lcssa788_i_fu_110[1]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [1]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [1]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [1]),
        .O(\mpix_cr_1_fu_170_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_2723_lcssa788_i_fu_110[2]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [2]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [2]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [2]),
        .O(\mpix_cr_1_fu_170_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_2723_lcssa788_i_fu_110[3]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [3]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [3]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [3]),
        .O(\mpix_cr_1_fu_170_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_2723_lcssa788_i_fu_110[4]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [4]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [4]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [4]),
        .O(\mpix_cr_1_fu_170_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_2723_lcssa788_i_fu_110[5]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [5]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [5]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [5]),
        .O(\mpix_cr_1_fu_170_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_2723_lcssa788_i_fu_110[6]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [6]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [6]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [6]),
        .O(\mpix_cr_1_fu_170_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_2723_lcssa788_i_fu_110[7]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [7]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [7]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0 [7]),
        .O(\mpix_cr_1_fu_170_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_3731_lcssa794_i_fu_118[0]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [0]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_150[0]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [0]),
        .O(\mpix_cr_1_fu_170_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_3731_lcssa794_i_fu_118[1]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [1]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_150[1]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [1]),
        .O(\mpix_cr_1_fu_170_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_3731_lcssa794_i_fu_118[2]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [2]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_150[2]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [2]),
        .O(\mpix_cr_1_fu_170_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_3731_lcssa794_i_fu_118[3]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [3]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_150[3]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [3]),
        .O(\mpix_cr_1_fu_170_reg[7]_2 [3]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_3731_lcssa794_i_fu_118[4]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [4]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_150[4]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [4]),
        .O(\mpix_cr_1_fu_170_reg[7]_2 [4]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_3731_lcssa794_i_fu_118[5]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [5]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_150[5]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [5]),
        .O(\mpix_cr_1_fu_170_reg[7]_2 [5]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_3731_lcssa794_i_fu_118[6]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [6]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_150[6]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [6]),
        .O(\mpix_cr_1_fu_170_reg[7]_2 [6]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_3731_lcssa794_i_fu_118[7]_i_1 
       (.I0(\mpix_cr_1_fu_170_reg[7]_1 [7]),
        .I1(cmp151_i_reg_935_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_150[7]),
        .I3(icmp_ln769_reg_927_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7] [7]),
        .O(\mpix_cr_1_fu_170_reg[7]_2 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0707_i_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(p_0_3_0_0_0707_i_fu_162[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0707_i_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(p_0_3_0_0_0707_i_fu_162[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0707_i_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(p_0_3_0_0_0707_i_fu_162[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0707_i_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(p_0_3_0_0_0707_i_fu_162[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0707_i_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(p_0_3_0_0_0707_i_fu_162[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0707_i_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(p_0_3_0_0_0707_i_fu_162[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0707_i_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(p_0_3_0_0_0707_i_fu_162[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0707_i_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_1_fu_166),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(p_0_3_0_0_0707_i_fu_162[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_10_fu_186_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\pixbuf_y_10_fu_186_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_10_fu_186_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\pixbuf_y_10_fu_186_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_10_fu_186_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\pixbuf_y_10_fu_186_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_10_fu_186_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\pixbuf_y_10_fu_186_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_10_fu_186_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\pixbuf_y_10_fu_186_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_10_fu_186_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\pixbuf_y_10_fu_186_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_10_fu_186_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\pixbuf_y_10_fu_186_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_10_fu_186_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\pixbuf_y_10_fu_186_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_142[0]_i_1 
       (.I0(\pixbuf_y_8_fu_178_reg[7]_1 [0]),
        .I1(icmp_ln769_reg_927_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_1_fu_142_reg[7] [0]),
        .O(\pixbuf_y_8_fu_178_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_142[1]_i_1 
       (.I0(\pixbuf_y_8_fu_178_reg[7]_1 [1]),
        .I1(icmp_ln769_reg_927_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_1_fu_142_reg[7] [1]),
        .O(\pixbuf_y_8_fu_178_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_142[2]_i_1 
       (.I0(\pixbuf_y_8_fu_178_reg[7]_1 [2]),
        .I1(icmp_ln769_reg_927_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_1_fu_142_reg[7] [2]),
        .O(\pixbuf_y_8_fu_178_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_142[3]_i_1 
       (.I0(\pixbuf_y_8_fu_178_reg[7]_1 [3]),
        .I1(icmp_ln769_reg_927_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_1_fu_142_reg[7] [3]),
        .O(\pixbuf_y_8_fu_178_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_142[4]_i_1 
       (.I0(\pixbuf_y_8_fu_178_reg[7]_1 [4]),
        .I1(icmp_ln769_reg_927_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_1_fu_142_reg[7] [4]),
        .O(\pixbuf_y_8_fu_178_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_142[5]_i_1 
       (.I0(\pixbuf_y_8_fu_178_reg[7]_1 [5]),
        .I1(icmp_ln769_reg_927_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_1_fu_142_reg[7] [5]),
        .O(\pixbuf_y_8_fu_178_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_142[6]_i_1 
       (.I0(\pixbuf_y_8_fu_178_reg[7]_1 [6]),
        .I1(icmp_ln769_reg_927_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_1_fu_142_reg[7] [6]),
        .O(\pixbuf_y_8_fu_178_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_1_fu_142[7]_i_1 
       (.I0(\pixbuf_y_8_fu_178_reg[7]_1 [7]),
        .I1(icmp_ln769_reg_927_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_1_fu_142_reg[7] [7]),
        .O(\pixbuf_y_8_fu_178_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \pixbuf_y_2_fu_146[7]_i_1 
       (.I0(icmp_ln769_reg_927_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(Q[1]),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_8_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\pixbuf_y_8_fu_178_reg[7]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_8_fu_178_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\pixbuf_y_8_fu_178_reg[7]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_8_fu_178_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\pixbuf_y_8_fu_178_reg[7]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_8_fu_178_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\pixbuf_y_8_fu_178_reg[7]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_8_fu_178_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\pixbuf_y_8_fu_178_reg[7]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_8_fu_178_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\pixbuf_y_8_fu_178_reg[7]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_8_fu_178_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\pixbuf_y_8_fu_178_reg[7]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_8_fu_178_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\pixbuf_y_8_fu_178_reg[7]_1 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_9_fu_182_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(\pixbuf_y_9_fu_182_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_9_fu_182_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(\pixbuf_y_9_fu_182_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_9_fu_182_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(\pixbuf_y_9_fu_182_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_9_fu_182_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(\pixbuf_y_9_fu_182_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_9_fu_182_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(\pixbuf_y_9_fu_182_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_9_fu_182_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(\pixbuf_y_9_fu_182_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_9_fu_182_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(\pixbuf_y_9_fu_182_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_9_fu_182_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(\pixbuf_y_9_fu_182_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_138[0]_i_1 
       (.I0(\pixbuf_y_fu_174_reg[7]_1 [0]),
        .I1(icmp_ln769_reg_927_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_fu_138_reg[7] [0]),
        .O(\pixbuf_y_fu_174_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_138[1]_i_1 
       (.I0(\pixbuf_y_fu_174_reg[7]_1 [1]),
        .I1(icmp_ln769_reg_927_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_fu_138_reg[7] [1]),
        .O(\pixbuf_y_fu_174_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_138[2]_i_1 
       (.I0(\pixbuf_y_fu_174_reg[7]_1 [2]),
        .I1(icmp_ln769_reg_927_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_fu_138_reg[7] [2]),
        .O(\pixbuf_y_fu_174_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_138[3]_i_1 
       (.I0(\pixbuf_y_fu_174_reg[7]_1 [3]),
        .I1(icmp_ln769_reg_927_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_fu_138_reg[7] [3]),
        .O(\pixbuf_y_fu_174_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_138[4]_i_1 
       (.I0(\pixbuf_y_fu_174_reg[7]_1 [4]),
        .I1(icmp_ln769_reg_927_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_fu_138_reg[7] [4]),
        .O(\pixbuf_y_fu_174_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_138[5]_i_1 
       (.I0(\pixbuf_y_fu_174_reg[7]_1 [5]),
        .I1(icmp_ln769_reg_927_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_fu_138_reg[7] [5]),
        .O(\pixbuf_y_fu_174_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_138[6]_i_1 
       (.I0(\pixbuf_y_fu_174_reg[7]_1 [6]),
        .I1(icmp_ln769_reg_927_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_fu_138_reg[7] [6]),
        .O(\pixbuf_y_fu_174_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_138[7]_i_1 
       (.I0(\pixbuf_y_fu_174_reg[7]_1 [7]),
        .I1(icmp_ln769_reg_927_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_fu_138_reg[7] [7]),
        .O(\pixbuf_y_fu_174_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(\pixbuf_y_fu_174_reg[7]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(\pixbuf_y_fu_174_reg[7]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(\pixbuf_y_fu_174_reg[7]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_174_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(\pixbuf_y_fu_174_reg[7]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_174_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\pixbuf_y_fu_174_reg[7]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_174_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\pixbuf_y_fu_174_reg[7]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_174_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(\pixbuf_y_fu_174_reg[7]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_174_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_146_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(\pixbuf_y_fu_174_reg[7]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h95AA)) 
    \tmp_5_reg_945[0]_i_23 
       (.I0(xor_ln765_reg_596),
        .I1(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_fu_154_reg_n_5_[2] ),
        .O(\tmp_5_reg_945[0]_i_23_n_5 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \tmp_5_reg_945[0]_i_25 
       (.I0(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\x_fu_154_reg_n_5_[0] ),
        .I3(xor_ln765_reg_596),
        .O(\tmp_5_reg_945[0]_i_25_n_5 ));
  FDRE \tmp_5_reg_945_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_5_reg_945),
        .Q(tmp_5_reg_945_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_5_reg_945_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in),
        .Q(tmp_5_reg_945),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_154),
        .D(add_ln769_fu_391_p2[0]),
        .Q(\x_fu_154_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_154_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_154),
        .D(add_ln769_fu_391_p2[10]),
        .Q(\x_fu_154_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_154_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_154),
        .D(add_ln769_fu_391_p2[11]),
        .Q(\x_fu_154_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_154),
        .D(add_ln769_fu_391_p2[1]),
        .Q(\x_fu_154_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_154),
        .D(add_ln769_fu_391_p2[2]),
        .Q(\x_fu_154_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_154),
        .D(add_ln769_fu_391_p2[3]),
        .Q(\x_fu_154_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_154),
        .D(add_ln769_fu_391_p2[4]),
        .Q(\x_fu_154_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_154),
        .D(add_ln769_fu_391_p2[5]),
        .Q(\x_fu_154_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_154),
        .D(add_ln769_fu_391_p2[6]),
        .Q(\x_fu_154_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_154),
        .D(add_ln769_fu_391_p2[7]),
        .Q(\x_fu_154_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_154_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_154),
        .D(add_ln769_fu_391_p2[8]),
        .Q(\x_fu_154_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_154_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_154),
        .D(add_ln769_fu_391_p2[9]),
        .Q(\x_fu_154_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
endmodule

module bd_2d50_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2
   (D,
    E,
    \icmp_ln769_reg_1043_pp0_iter1_reg_reg[0]_0 ,
    \ap_CS_fsm_reg[3] ,
    \mpix_cr_fu_136_reg[7] ,
    \mpix_cb_fu_128_reg[7] ,
    \pixbuf_y_1_fu_190_reg[7]_0 ,
    \pixbuf_y_1_fu_190_reg[7]_1 ,
    \pixbuf_y_fu_186_reg[7]_0 ,
    \pixbuf_y_fu_186_reg[7]_1 ,
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7] ,
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7] ,
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7] ,
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7] ,
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7] ,
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7] ,
    \mpix_cr_fu_136_reg[7]_0 ,
    \mpix_cb_fu_128_reg[7]_0 ,
    \mpix_cr_fu_182_reg[7]_0 ,
    \mpix_cb_fu_178_reg[7]_0 ,
    \pixbuf_y_3_fu_198_reg[7]_0 ,
    \pixbuf_y_2_fu_194_reg[7]_0 ,
    in,
    \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0 ,
    \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1 ,
    \ap_CS_fsm_reg[2] ,
    empty_n_reg,
    push,
    mOutPtr16_out,
    ap_clk,
    ap_rst_n_inv,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
    ap_rst_n,
    Q,
    stream_out_hresampled_full_n,
    stream_csc_empty_n,
    \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] ,
    \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 ,
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] ,
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 ,
    \pixbuf_y_14_fu_148_reg[7] ,
    \pixbuf_y_fu_144_reg[7] ,
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 ,
    out,
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 ,
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 ,
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 ,
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 ,
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 ,
    \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0 ,
    \mpix_cr_fu_182_reg[7]_1 ,
    \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0 ,
    \mpix_cb_fu_178_reg[7]_1 ,
    \pixbuf_y_1_fu_190_reg[7]_2 ,
    \pixbuf_y_3_fu_198_reg[7]_1 ,
    \p_0_3_0_0_0707_i_fu_174_reg[7]_0 ,
    \pixbuf_y_fu_186_reg[7]_2 ,
    \pixbuf_y_2_fu_194_reg[7]_1 ,
    \p_0_0_0_0_0500705_i_fu_170_reg[7]_0 ,
    \icmp_ln769_reg_1043_reg[0]_0 ,
    \icmp_ln777_reg_1047_reg[0]_0 ,
    xor_ln765_reg_610,
    add_ln891_1_fu_729_p2_carry__0_0,
    add_ln894_1_fu_778_p2_carry__0_0,
    bPassThru_422_or_420_Out_loc_channel_dout,
    stream_out_hresampled_empty_n,
    v_vcresampler_core_U0_stream_out_hresampled_read);
  output [1:0]D;
  output [0:0]E;
  output [0:0]\icmp_ln769_reg_1043_pp0_iter1_reg_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [7:0]\mpix_cr_fu_136_reg[7] ;
  output [7:0]\mpix_cb_fu_128_reg[7] ;
  output [7:0]\pixbuf_y_1_fu_190_reg[7]_0 ;
  output [7:0]\pixbuf_y_1_fu_190_reg[7]_1 ;
  output [7:0]\pixbuf_y_fu_186_reg[7]_0 ;
  output [7:0]\pixbuf_y_fu_186_reg[7]_1 ;
  output [7:0]\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7] ;
  output [7:0]\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7] ;
  output [7:0]\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7] ;
  output [7:0]\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7] ;
  output [7:0]\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7] ;
  output [7:0]\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7] ;
  output [7:0]\mpix_cr_fu_136_reg[7]_0 ;
  output [7:0]\mpix_cb_fu_128_reg[7]_0 ;
  output [7:0]\mpix_cr_fu_182_reg[7]_0 ;
  output [7:0]\mpix_cb_fu_178_reg[7]_0 ;
  output [7:0]\pixbuf_y_3_fu_198_reg[7]_0 ;
  output [7:0]\pixbuf_y_2_fu_194_reg[7]_0 ;
  output [47:0]in;
  output [7:0]\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0 ;
  output [7:0]\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1 ;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]empty_n_reg;
  output push;
  output mOutPtr16_out;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg;
  input ap_rst_n;
  input [1:0]Q;
  input stream_out_hresampled_full_n;
  input stream_csc_empty_n;
  input [7:0]\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] ;
  input [7:0]\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 ;
  input [7:0]\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] ;
  input [7:0]\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 ;
  input [7:0]\pixbuf_y_14_fu_148_reg[7] ;
  input [7:0]\pixbuf_y_fu_144_reg[7] ;
  input [7:0]\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 ;
  input [47:0]out;
  input [7:0]\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 ;
  input [7:0]\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 ;
  input [7:0]\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 ;
  input [7:0]\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 ;
  input [7:0]\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 ;
  input [7:0]\p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0 ;
  input [7:0]\mpix_cr_fu_182_reg[7]_1 ;
  input [7:0]\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0 ;
  input [7:0]\mpix_cb_fu_178_reg[7]_1 ;
  input [7:0]\pixbuf_y_1_fu_190_reg[7]_2 ;
  input [7:0]\pixbuf_y_3_fu_198_reg[7]_1 ;
  input [7:0]\p_0_3_0_0_0707_i_fu_174_reg[7]_0 ;
  input [7:0]\pixbuf_y_fu_186_reg[7]_2 ;
  input [7:0]\pixbuf_y_2_fu_194_reg[7]_1 ;
  input [7:0]\p_0_0_0_0_0500705_i_fu_170_reg[7]_0 ;
  input [11:0]\icmp_ln769_reg_1043_reg[0]_0 ;
  input [10:0]\icmp_ln777_reg_1047_reg[0]_0 ;
  input xor_ln765_reg_610;
  input [7:0]add_ln891_1_fu_729_p2_carry__0_0;
  input [7:0]add_ln894_1_fu_778_p2_carry__0_0;
  input bPassThru_422_or_420_Out_loc_channel_dout;
  input stream_out_hresampled_empty_n;
  input v_vcresampler_core_U0_stream_out_hresampled_read;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [11:0]add_ln769_fu_399_p2;
  wire [9:2]add_ln891_1_fu_729_p2;
  wire [7:0]add_ln891_1_fu_729_p2_carry__0_0;
  wire add_ln891_1_fu_729_p2_carry__0_i_1_n_5;
  wire add_ln891_1_fu_729_p2_carry__0_i_2_n_5;
  wire add_ln891_1_fu_729_p2_carry_i_10_n_5;
  wire add_ln891_1_fu_729_p2_carry_i_11_n_5;
  wire add_ln891_1_fu_729_p2_carry_i_12_n_5;
  wire add_ln891_1_fu_729_p2_carry_i_13_n_5;
  wire add_ln891_1_fu_729_p2_carry_i_14_n_5;
  wire add_ln891_1_fu_729_p2_carry_i_15_n_5;
  wire add_ln891_1_fu_729_p2_carry_i_16_n_5;
  wire add_ln891_1_fu_729_p2_carry_i_1_n_5;
  wire add_ln891_1_fu_729_p2_carry_i_2_n_5;
  wire add_ln891_1_fu_729_p2_carry_i_3_n_5;
  wire add_ln891_1_fu_729_p2_carry_i_4_n_5;
  wire add_ln891_1_fu_729_p2_carry_i_5_n_5;
  wire add_ln891_1_fu_729_p2_carry_i_6_n_5;
  wire add_ln891_1_fu_729_p2_carry_i_9_n_5;
  wire add_ln891_1_fu_729_p2_carry_n_10;
  wire add_ln891_1_fu_729_p2_carry_n_11;
  wire add_ln891_1_fu_729_p2_carry_n_12;
  wire add_ln891_1_fu_729_p2_carry_n_5;
  wire add_ln891_1_fu_729_p2_carry_n_6;
  wire add_ln891_1_fu_729_p2_carry_n_7;
  wire add_ln891_1_fu_729_p2_carry_n_8;
  wire add_ln891_1_fu_729_p2_carry_n_9;
  wire [9:2]add_ln894_1_fu_778_p2;
  wire [7:0]add_ln894_1_fu_778_p2_carry__0_0;
  wire add_ln894_1_fu_778_p2_carry__0_i_1_n_5;
  wire add_ln894_1_fu_778_p2_carry__0_i_2_n_5;
  wire add_ln894_1_fu_778_p2_carry_i_10_n_5;
  wire add_ln894_1_fu_778_p2_carry_i_11_n_5;
  wire add_ln894_1_fu_778_p2_carry_i_12_n_5;
  wire add_ln894_1_fu_778_p2_carry_i_13_n_5;
  wire add_ln894_1_fu_778_p2_carry_i_14_n_5;
  wire add_ln894_1_fu_778_p2_carry_i_15_n_5;
  wire add_ln894_1_fu_778_p2_carry_i_16_n_5;
  wire add_ln894_1_fu_778_p2_carry_i_1_n_5;
  wire add_ln894_1_fu_778_p2_carry_i_2_n_5;
  wire add_ln894_1_fu_778_p2_carry_i_3_n_5;
  wire add_ln894_1_fu_778_p2_carry_i_4_n_5;
  wire add_ln894_1_fu_778_p2_carry_i_5_n_5;
  wire add_ln894_1_fu_778_p2_carry_i_6_n_5;
  wire add_ln894_1_fu_778_p2_carry_i_9_n_5;
  wire add_ln894_1_fu_778_p2_carry_n_10;
  wire add_ln894_1_fu_778_p2_carry_n_11;
  wire add_ln894_1_fu_778_p2_carry_n_12;
  wire add_ln894_1_fu_778_p2_carry_n_5;
  wire add_ln894_1_fu_778_p2_carry_n_6;
  wire add_ln894_1_fu_778_p2_carry_n_7;
  wire add_ln894_1_fu_778_p2_carry_n_8;
  wire add_ln894_1_fu_778_p2_carry_n_9;
  wire \ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bPassThru_422_or_420_Out_loc_channel_dout;
  wire cmp151_i_reg_1053_pp0_iter1_reg;
  wire [7:0]\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0 ;
  wire [7:0]\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1 ;
  wire \cmp151_i_reg_1053_reg_n_5_[0] ;
  wire [0:0]empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_ready;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg;
  wire icmp_ln769_fu_393_p2;
  wire icmp_ln769_fu_393_p2_carry_n_10;
  wire icmp_ln769_fu_393_p2_carry_n_11;
  wire icmp_ln769_fu_393_p2_carry_n_12;
  wire icmp_ln769_fu_393_p2_carry_n_8;
  wire icmp_ln769_fu_393_p2_carry_n_9;
  wire icmp_ln769_reg_1043;
  wire icmp_ln769_reg_1043_pp0_iter1_reg;
  wire [0:0]\icmp_ln769_reg_1043_pp0_iter1_reg_reg[0]_0 ;
  wire [11:0]\icmp_ln769_reg_1043_reg[0]_0 ;
  wire icmp_ln777_fu_411_p2;
  wire icmp_ln777_fu_411_p2_carry_n_10;
  wire icmp_ln777_fu_411_p2_carry_n_11;
  wire icmp_ln777_fu_411_p2_carry_n_12;
  wire icmp_ln777_fu_411_p2_carry_n_8;
  wire icmp_ln777_fu_411_p2_carry_n_9;
  wire icmp_ln777_reg_1047;
  wire icmp_ln777_reg_1047_pp0_iter1_reg;
  wire [10:0]\icmp_ln777_reg_1047_reg[0]_0 ;
  wire [47:0]in;
  wire [7:0]\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7] ;
  wire [7:0]\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 ;
  wire [7:0]\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7] ;
  wire [7:0]\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 ;
  wire [7:0]\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7] ;
  wire [7:0]\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 ;
  wire [7:0]\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7] ;
  wire [7:0]\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 ;
  wire [7:0]\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7] ;
  wire [7:0]\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 ;
  wire [7:0]\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7] ;
  wire [7:0]\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 ;
  wire mOutPtr16_out;
  wire [7:0]\mpix_cb_fu_128_reg[7] ;
  wire [7:0]\mpix_cb_fu_128_reg[7]_0 ;
  wire mpix_cb_fu_178;
  wire [7:0]\mpix_cb_fu_178_reg[7]_0 ;
  wire [7:0]\mpix_cb_fu_178_reg[7]_1 ;
  wire [7:0]\mpix_cr_fu_136_reg[7] ;
  wire [7:0]\mpix_cr_fu_136_reg[7]_0 ;
  wire [7:0]\mpix_cr_fu_182_reg[7]_0 ;
  wire [7:0]\mpix_cr_fu_182_reg[7]_1 ;
  wire [47:0]out;
  wire [7:0]p_0_0_0_0_0492_1_3735_i_fu_158;
  wire p_0_0_0_0_0492_1_3735_i_fu_158_0;
  wire [7:0]\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] ;
  wire [7:0]\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 ;
  wire [7:0]p_0_0_0_0_0500705_i_fu_170;
  wire \p_0_0_0_0_0500705_i_fu_170[7]_i_4_n_5 ;
  wire [7:0]\p_0_0_0_0_0500705_i_fu_170_reg[7]_0 ;
  wire [7:0]p_0_0_0_0_0_1_3739_i_fu_162;
  wire [7:0]\p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] ;
  wire [7:0]\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 ;
  wire [7:0]p_0_3_0_0_0707_i_fu_174;
  wire [7:0]\p_0_3_0_0_0707_i_fu_174_reg[7]_0 ;
  wire p_0_in;
  wire [7:0]\pixbuf_y_14_fu_148_reg[7] ;
  wire [7:0]\pixbuf_y_1_fu_190_reg[7]_0 ;
  wire [7:0]\pixbuf_y_1_fu_190_reg[7]_1 ;
  wire [7:0]\pixbuf_y_1_fu_190_reg[7]_2 ;
  wire [7:0]\pixbuf_y_2_fu_194_reg[7]_0 ;
  wire [7:0]\pixbuf_y_2_fu_194_reg[7]_1 ;
  wire [7:0]\pixbuf_y_3_fu_198_reg[7]_0 ;
  wire [7:0]\pixbuf_y_3_fu_198_reg[7]_1 ;
  wire [7:0]\pixbuf_y_fu_144_reg[7] ;
  wire [7:0]\pixbuf_y_fu_186_reg[7]_0 ;
  wire [7:0]\pixbuf_y_fu_186_reg[7]_1 ;
  wire [7:0]\pixbuf_y_fu_186_reg[7]_2 ;
  wire push;
  wire stream_csc_empty_n;
  wire stream_out_hresampled_empty_n;
  wire stream_out_hresampled_full_n;
  wire tmp_4_reg_1065;
  wire tmp_4_reg_1065_pp0_iter1_reg;
  wire v_vcresampler_core_U0_stream_out_hresampled_read;
  wire x_fu_166;
  wire \x_fu_166_reg_n_5_[0] ;
  wire \x_fu_166_reg_n_5_[10] ;
  wire \x_fu_166_reg_n_5_[11] ;
  wire \x_fu_166_reg_n_5_[1] ;
  wire \x_fu_166_reg_n_5_[2] ;
  wire \x_fu_166_reg_n_5_[3] ;
  wire \x_fu_166_reg_n_5_[4] ;
  wire \x_fu_166_reg_n_5_[5] ;
  wire \x_fu_166_reg_n_5_[6] ;
  wire \x_fu_166_reg_n_5_[7] ;
  wire \x_fu_166_reg_n_5_[8] ;
  wire \x_fu_166_reg_n_5_[9] ;
  wire xor_ln765_reg_610;
  wire [1:0]zext_ln891_fu_709_p1;
  wire [1:0]zext_ln894_fu_758_p1;
  wire [1:0]NLW_add_ln891_1_fu_729_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_add_ln891_1_fu_729_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln891_1_fu_729_p2_carry__0_O_UNCONNECTED;
  wire [1:0]NLW_add_ln894_1_fu_778_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_add_ln894_1_fu_778_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln894_1_fu_778_p2_carry__0_O_UNCONNECTED;
  wire [7:6]NLW_icmp_ln769_fu_393_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln769_fu_393_p2_carry_O_UNCONNECTED;
  wire [7:6]NLW_icmp_ln777_fu_411_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln777_fu_411_p2_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00A8000000000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__2 
       (.I0(Q[1]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_12),
        .I2(stream_csc_empty_n),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(stream_out_hresampled_full_n),
        .I5(\p_0_0_0_0_0500705_i_fu_170[7]_i_4_n_5 ),
        .O(push));
  LUT6 #(
    .INIT(64'hFFBF33B3CC8C0080)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__2 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 [0]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(\pixbuf_y_fu_144_reg[7] [0]),
        .I5(\pixbuf_y_2_fu_194_reg[7]_0 [0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__2 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 [2]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(add_ln891_1_fu_729_p2[4]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__2 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 [3]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(add_ln891_1_fu_729_p2[5]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__2 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 [4]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(add_ln891_1_fu_729_p2[6]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__2 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 [5]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(add_ln891_1_fu_729_p2[7]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__2 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 [6]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(add_ln891_1_fu_729_p2[8]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__2 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 [7]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(add_ln891_1_fu_729_p2[9]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__2 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 [0]),
        .I1(tmp_4_reg_1065_pp0_iter1_reg),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__2 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 [1]),
        .I1(tmp_4_reg_1065_pp0_iter1_reg),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__2 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 [2]),
        .I1(tmp_4_reg_1065_pp0_iter1_reg),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__2 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 [3]),
        .I1(tmp_4_reg_1065_pp0_iter1_reg),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[19]));
  LUT6 #(
    .INIT(64'hFFBF33B3CC8C0080)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__2 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 [1]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(\pixbuf_y_fu_144_reg[7] [1]),
        .I5(\pixbuf_y_2_fu_194_reg[7]_0 [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__2 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 [4]),
        .I1(tmp_4_reg_1065_pp0_iter1_reg),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__2 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 [5]),
        .I1(tmp_4_reg_1065_pp0_iter1_reg),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__2 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 [6]),
        .I1(tmp_4_reg_1065_pp0_iter1_reg),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__2 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 [7]),
        .I1(tmp_4_reg_1065_pp0_iter1_reg),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[23]));
  LUT6 #(
    .INIT(64'hFFBF33B3CC8C0080)) 
    \SRL_SIG_reg[15][24]_srl16_i_1__2 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 [0]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(\pixbuf_y_14_fu_148_reg[7] [0]),
        .I5(\pixbuf_y_3_fu_198_reg[7]_0 [0]),
        .O(in[24]));
  LUT6 #(
    .INIT(64'hFFBF33B3CC8C0080)) 
    \SRL_SIG_reg[15][25]_srl16_i_1__2 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 [1]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(\pixbuf_y_14_fu_148_reg[7] [1]),
        .I5(\pixbuf_y_3_fu_198_reg[7]_0 [1]),
        .O(in[25]));
  LUT6 #(
    .INIT(64'hFFBF33B3CC8C0080)) 
    \SRL_SIG_reg[15][26]_srl16_i_1__2 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 [2]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(\pixbuf_y_14_fu_148_reg[7] [2]),
        .I5(\pixbuf_y_3_fu_198_reg[7]_0 [2]),
        .O(in[26]));
  LUT6 #(
    .INIT(64'hFFBF33B3CC8C0080)) 
    \SRL_SIG_reg[15][27]_srl16_i_1__2 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 [3]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(\pixbuf_y_14_fu_148_reg[7] [3]),
        .I5(\pixbuf_y_3_fu_198_reg[7]_0 [3]),
        .O(in[27]));
  LUT6 #(
    .INIT(64'hFFBF33B3CC8C0080)) 
    \SRL_SIG_reg[15][28]_srl16_i_1__2 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 [4]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(\pixbuf_y_14_fu_148_reg[7] [4]),
        .I5(\pixbuf_y_3_fu_198_reg[7]_0 [4]),
        .O(in[28]));
  LUT6 #(
    .INIT(64'hFFBF33B3CC8C0080)) 
    \SRL_SIG_reg[15][29]_srl16_i_1__2 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 [5]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(\pixbuf_y_14_fu_148_reg[7] [5]),
        .I5(\pixbuf_y_3_fu_198_reg[7]_0 [5]),
        .O(in[29]));
  LUT6 #(
    .INIT(64'hFFBF33B3CC8C0080)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__2 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 [2]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(\pixbuf_y_fu_144_reg[7] [2]),
        .I5(\pixbuf_y_2_fu_194_reg[7]_0 [2]),
        .O(in[2]));
  LUT6 #(
    .INIT(64'hFFBF33B3CC8C0080)) 
    \SRL_SIG_reg[15][30]_srl16_i_1__2 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 [6]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(\pixbuf_y_14_fu_148_reg[7] [6]),
        .I5(\pixbuf_y_3_fu_198_reg[7]_0 [6]),
        .O(in[30]));
  LUT6 #(
    .INIT(64'hFFBF33B3CC8C0080)) 
    \SRL_SIG_reg[15][31]_srl16_i_1__2 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 [7]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(\pixbuf_y_14_fu_148_reg[7] [7]),
        .I5(\pixbuf_y_3_fu_198_reg[7]_0 [7]),
        .O(in[31]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][32]_srl16_i_1__2 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 [0]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(add_ln894_1_fu_778_p2[2]),
        .O(in[32]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][33]_srl16_i_1__2 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 [1]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(add_ln894_1_fu_778_p2[3]),
        .O(in[33]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][34]_srl16_i_1__2 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 [2]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(add_ln894_1_fu_778_p2[4]),
        .O(in[34]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][35]_srl16_i_1__2 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 [3]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(add_ln894_1_fu_778_p2[5]),
        .O(in[35]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][36]_srl16_i_1__2 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 [4]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(add_ln894_1_fu_778_p2[6]),
        .O(in[36]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][37]_srl16_i_1__2 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 [5]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(add_ln894_1_fu_778_p2[7]),
        .O(in[37]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][38]_srl16_i_1__2 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 [6]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(add_ln894_1_fu_778_p2[8]),
        .O(in[38]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][39]_srl16_i_1__2 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 [7]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(add_ln894_1_fu_778_p2[9]),
        .O(in[39]));
  LUT6 #(
    .INIT(64'hFFBF33B3CC8C0080)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__2 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 [3]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(\pixbuf_y_fu_144_reg[7] [3]),
        .I5(\pixbuf_y_2_fu_194_reg[7]_0 [3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[15][40]_srl16_i_1__2 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 [0]),
        .I1(tmp_4_reg_1065_pp0_iter1_reg),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[15][41]_srl16_i_1__2 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 [1]),
        .I1(tmp_4_reg_1065_pp0_iter1_reg),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[15][42]_srl16_i_1__2 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 [2]),
        .I1(tmp_4_reg_1065_pp0_iter1_reg),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[15][43]_srl16_i_1__2 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 [3]),
        .I1(tmp_4_reg_1065_pp0_iter1_reg),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[15][44]_srl16_i_1__2 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 [4]),
        .I1(tmp_4_reg_1065_pp0_iter1_reg),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[15][45]_srl16_i_1__2 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 [5]),
        .I1(tmp_4_reg_1065_pp0_iter1_reg),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[15][46]_srl16_i_1__2 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 [6]),
        .I1(tmp_4_reg_1065_pp0_iter1_reg),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG_reg[15][47]_srl16_i_1__2 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 [7]),
        .I1(tmp_4_reg_1065_pp0_iter1_reg),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(bPassThru_422_or_420_Out_loc_channel_dout),
        .O(in[47]));
  LUT6 #(
    .INIT(64'hFFBF33B3CC8C0080)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__2 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 [4]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(\pixbuf_y_fu_144_reg[7] [4]),
        .I5(\pixbuf_y_2_fu_194_reg[7]_0 [4]),
        .O(in[4]));
  LUT6 #(
    .INIT(64'hFFBF33B3CC8C0080)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__2 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 [5]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(\pixbuf_y_fu_144_reg[7] [5]),
        .I5(\pixbuf_y_2_fu_194_reg[7]_0 [5]),
        .O(in[5]));
  LUT6 #(
    .INIT(64'hFFBF33B3CC8C0080)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__2 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 [6]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(\pixbuf_y_fu_144_reg[7] [6]),
        .I5(\pixbuf_y_2_fu_194_reg[7]_0 [6]),
        .O(in[6]));
  LUT6 #(
    .INIT(64'hFFBF33B3CC8C0080)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__2 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 [7]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(\pixbuf_y_fu_144_reg[7] [7]),
        .I5(\pixbuf_y_2_fu_194_reg[7]_0 [7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__2 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 [0]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(add_ln891_1_fu_729_p2[2]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__2 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 [1]),
        .I1(bPassThru_422_or_420_Out_loc_channel_dout),
        .I2(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(add_ln891_1_fu_729_p2[3]),
        .O(in[9]));
  CARRY8 add_ln891_1_fu_729_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln891_1_fu_729_p2_carry_n_5,add_ln891_1_fu_729_p2_carry_n_6,add_ln891_1_fu_729_p2_carry_n_7,add_ln891_1_fu_729_p2_carry_n_8,add_ln891_1_fu_729_p2_carry_n_9,add_ln891_1_fu_729_p2_carry_n_10,add_ln891_1_fu_729_p2_carry_n_11,add_ln891_1_fu_729_p2_carry_n_12}),
        .DI({add_ln891_1_fu_729_p2_carry_i_1_n_5,add_ln891_1_fu_729_p2_carry_i_2_n_5,add_ln891_1_fu_729_p2_carry_i_3_n_5,add_ln891_1_fu_729_p2_carry_i_4_n_5,add_ln891_1_fu_729_p2_carry_i_5_n_5,add_ln891_1_fu_729_p2_carry_i_6_n_5,zext_ln891_fu_709_p1}),
        .O({add_ln891_1_fu_729_p2[7:2],NLW_add_ln891_1_fu_729_p2_carry_O_UNCONNECTED[1:0]}),
        .S({add_ln891_1_fu_729_p2_carry_i_9_n_5,add_ln891_1_fu_729_p2_carry_i_10_n_5,add_ln891_1_fu_729_p2_carry_i_11_n_5,add_ln891_1_fu_729_p2_carry_i_12_n_5,add_ln891_1_fu_729_p2_carry_i_13_n_5,add_ln891_1_fu_729_p2_carry_i_14_n_5,add_ln891_1_fu_729_p2_carry_i_15_n_5,add_ln891_1_fu_729_p2_carry_i_16_n_5}));
  CARRY8 add_ln891_1_fu_729_p2_carry__0
       (.CI(add_ln891_1_fu_729_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln891_1_fu_729_p2_carry__0_CO_UNCONNECTED[7:2],add_ln891_1_fu_729_p2[9],NLW_add_ln891_1_fu_729_p2_carry__0_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln891_1_fu_729_p2_carry__0_i_1_n_5}),
        .O({NLW_add_ln891_1_fu_729_p2_carry__0_O_UNCONNECTED[7:1],add_ln891_1_fu_729_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln891_1_fu_729_p2_carry__0_i_2_n_5}));
  LUT5 #(
    .INIT(32'hBBB8B888)) 
    add_ln891_1_fu_729_p2_carry__0_i_1
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [7]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_158[7]),
        .I3(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [7]),
        .I4(add_ln891_1_fu_729_p2_carry__0_0[6]),
        .O(add_ln891_1_fu_729_p2_carry__0_i_1_n_5));
  LUT5 #(
    .INIT(32'h01155440)) 
    add_ln891_1_fu_729_p2_carry__0_i_2
       (.I0(cmp151_i_reg_1053_pp0_iter1_reg),
        .I1(add_ln891_1_fu_729_p2_carry__0_0[6]),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [7]),
        .I3(p_0_0_0_0_0492_1_3735_i_fu_158[7]),
        .I4(add_ln891_1_fu_729_p2_carry__0_0[7]),
        .O(add_ln891_1_fu_729_p2_carry__0_i_2_n_5));
  LUT5 #(
    .INIT(32'hBBB8B888)) 
    add_ln891_1_fu_729_p2_carry_i_1
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [6]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_158[6]),
        .I3(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [6]),
        .I4(add_ln891_1_fu_729_p2_carry__0_0[5]),
        .O(add_ln891_1_fu_729_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln891_1_fu_729_p2_carry_i_10
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [5]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(add_ln891_1_fu_729_p2_carry__0_0[5]),
        .I3(add_ln891_1_fu_729_p2_carry_i_2_n_5),
        .I4(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [6]),
        .I5(p_0_0_0_0_0492_1_3735_i_fu_158[6]),
        .O(add_ln891_1_fu_729_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln891_1_fu_729_p2_carry_i_11
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [4]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(add_ln891_1_fu_729_p2_carry__0_0[4]),
        .I3(add_ln891_1_fu_729_p2_carry_i_3_n_5),
        .I4(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [5]),
        .I5(p_0_0_0_0_0492_1_3735_i_fu_158[5]),
        .O(add_ln891_1_fu_729_p2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln891_1_fu_729_p2_carry_i_12
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [3]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(add_ln891_1_fu_729_p2_carry__0_0[3]),
        .I3(add_ln891_1_fu_729_p2_carry_i_4_n_5),
        .I4(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [4]),
        .I5(p_0_0_0_0_0492_1_3735_i_fu_158[4]),
        .O(add_ln891_1_fu_729_p2_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln891_1_fu_729_p2_carry_i_13
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [2]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(add_ln891_1_fu_729_p2_carry__0_0[2]),
        .I3(add_ln891_1_fu_729_p2_carry_i_5_n_5),
        .I4(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [3]),
        .I5(p_0_0_0_0_0492_1_3735_i_fu_158[3]),
        .O(add_ln891_1_fu_729_p2_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln891_1_fu_729_p2_carry_i_14
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [1]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(add_ln891_1_fu_729_p2_carry__0_0[1]),
        .I3(add_ln891_1_fu_729_p2_carry_i_6_n_5),
        .I4(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [2]),
        .I5(p_0_0_0_0_0492_1_3735_i_fu_158[2]),
        .O(add_ln891_1_fu_729_p2_carry_i_14_n_5));
  LUT5 #(
    .INIT(32'h0F0F6699)) 
    add_ln891_1_fu_729_p2_carry_i_15
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [1]),
        .I1(add_ln891_1_fu_729_p2_carry__0_0[0]),
        .I2(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [0]),
        .I3(p_0_0_0_0_0492_1_3735_i_fu_158[1]),
        .I4(cmp151_i_reg_1053_pp0_iter1_reg),
        .O(add_ln891_1_fu_729_p2_carry_i_15_n_5));
  LUT3 #(
    .INIT(8'h06)) 
    add_ln891_1_fu_729_p2_carry_i_16
       (.I0(p_0_0_0_0_0492_1_3735_i_fu_158[0]),
        .I1(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [0]),
        .I2(cmp151_i_reg_1053_pp0_iter1_reg),
        .O(add_ln891_1_fu_729_p2_carry_i_16_n_5));
  LUT5 #(
    .INIT(32'hBBB8B888)) 
    add_ln891_1_fu_729_p2_carry_i_2
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [5]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_158[5]),
        .I3(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [5]),
        .I4(add_ln891_1_fu_729_p2_carry__0_0[4]),
        .O(add_ln891_1_fu_729_p2_carry_i_2_n_5));
  LUT5 #(
    .INIT(32'hBBB8B888)) 
    add_ln891_1_fu_729_p2_carry_i_3
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [4]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_158[4]),
        .I3(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [4]),
        .I4(add_ln891_1_fu_729_p2_carry__0_0[3]),
        .O(add_ln891_1_fu_729_p2_carry_i_3_n_5));
  LUT5 #(
    .INIT(32'hBBB8B888)) 
    add_ln891_1_fu_729_p2_carry_i_4
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [3]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_158[3]),
        .I3(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [3]),
        .I4(add_ln891_1_fu_729_p2_carry__0_0[2]),
        .O(add_ln891_1_fu_729_p2_carry_i_4_n_5));
  LUT5 #(
    .INIT(32'hBBB8B888)) 
    add_ln891_1_fu_729_p2_carry_i_5
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [2]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_158[2]),
        .I3(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [2]),
        .I4(add_ln891_1_fu_729_p2_carry__0_0[1]),
        .O(add_ln891_1_fu_729_p2_carry_i_5_n_5));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    add_ln891_1_fu_729_p2_carry_i_6
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [1]),
        .I1(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [1]),
        .I2(add_ln891_1_fu_729_p2_carry__0_0[0]),
        .I3(cmp151_i_reg_1053_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [0]),
        .O(add_ln891_1_fu_729_p2_carry_i_6_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln891_1_fu_729_p2_carry_i_7
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [1]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_158[1]),
        .O(zext_ln891_fu_709_p1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln891_1_fu_729_p2_carry_i_8
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [0]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_158[0]),
        .O(zext_ln891_fu_709_p1[0]));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln891_1_fu_729_p2_carry_i_9
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [6]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(add_ln891_1_fu_729_p2_carry__0_0[6]),
        .I3(add_ln891_1_fu_729_p2_carry_i_1_n_5),
        .I4(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [7]),
        .I5(p_0_0_0_0_0492_1_3735_i_fu_158[7]),
        .O(add_ln891_1_fu_729_p2_carry_i_9_n_5));
  CARRY8 add_ln894_1_fu_778_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln894_1_fu_778_p2_carry_n_5,add_ln894_1_fu_778_p2_carry_n_6,add_ln894_1_fu_778_p2_carry_n_7,add_ln894_1_fu_778_p2_carry_n_8,add_ln894_1_fu_778_p2_carry_n_9,add_ln894_1_fu_778_p2_carry_n_10,add_ln894_1_fu_778_p2_carry_n_11,add_ln894_1_fu_778_p2_carry_n_12}),
        .DI({add_ln894_1_fu_778_p2_carry_i_1_n_5,add_ln894_1_fu_778_p2_carry_i_2_n_5,add_ln894_1_fu_778_p2_carry_i_3_n_5,add_ln894_1_fu_778_p2_carry_i_4_n_5,add_ln894_1_fu_778_p2_carry_i_5_n_5,add_ln894_1_fu_778_p2_carry_i_6_n_5,zext_ln894_fu_758_p1}),
        .O({add_ln894_1_fu_778_p2[7:2],NLW_add_ln894_1_fu_778_p2_carry_O_UNCONNECTED[1:0]}),
        .S({add_ln894_1_fu_778_p2_carry_i_9_n_5,add_ln894_1_fu_778_p2_carry_i_10_n_5,add_ln894_1_fu_778_p2_carry_i_11_n_5,add_ln894_1_fu_778_p2_carry_i_12_n_5,add_ln894_1_fu_778_p2_carry_i_13_n_5,add_ln894_1_fu_778_p2_carry_i_14_n_5,add_ln894_1_fu_778_p2_carry_i_15_n_5,add_ln894_1_fu_778_p2_carry_i_16_n_5}));
  CARRY8 add_ln894_1_fu_778_p2_carry__0
       (.CI(add_ln894_1_fu_778_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln894_1_fu_778_p2_carry__0_CO_UNCONNECTED[7:2],add_ln894_1_fu_778_p2[9],NLW_add_ln894_1_fu_778_p2_carry__0_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln894_1_fu_778_p2_carry__0_i_1_n_5}),
        .O({NLW_add_ln894_1_fu_778_p2_carry__0_O_UNCONNECTED[7:1],add_ln894_1_fu_778_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln894_1_fu_778_p2_carry__0_i_2_n_5}));
  LUT5 #(
    .INIT(32'hBBB8B888)) 
    add_ln894_1_fu_778_p2_carry__0_i_1
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [7]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_162[7]),
        .I3(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [7]),
        .I4(add_ln894_1_fu_778_p2_carry__0_0[6]),
        .O(add_ln894_1_fu_778_p2_carry__0_i_1_n_5));
  LUT5 #(
    .INIT(32'h01155440)) 
    add_ln894_1_fu_778_p2_carry__0_i_2
       (.I0(cmp151_i_reg_1053_pp0_iter1_reg),
        .I1(add_ln894_1_fu_778_p2_carry__0_0[6]),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [7]),
        .I3(p_0_0_0_0_0_1_3739_i_fu_162[7]),
        .I4(add_ln894_1_fu_778_p2_carry__0_0[7]),
        .O(add_ln894_1_fu_778_p2_carry__0_i_2_n_5));
  LUT5 #(
    .INIT(32'hBBB8B888)) 
    add_ln894_1_fu_778_p2_carry_i_1
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [6]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_162[6]),
        .I3(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [6]),
        .I4(add_ln894_1_fu_778_p2_carry__0_0[5]),
        .O(add_ln894_1_fu_778_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln894_1_fu_778_p2_carry_i_10
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [5]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(add_ln894_1_fu_778_p2_carry__0_0[5]),
        .I3(add_ln894_1_fu_778_p2_carry_i_2_n_5),
        .I4(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [6]),
        .I5(p_0_0_0_0_0_1_3739_i_fu_162[6]),
        .O(add_ln894_1_fu_778_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln894_1_fu_778_p2_carry_i_11
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [4]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(add_ln894_1_fu_778_p2_carry__0_0[4]),
        .I3(add_ln894_1_fu_778_p2_carry_i_3_n_5),
        .I4(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [5]),
        .I5(p_0_0_0_0_0_1_3739_i_fu_162[5]),
        .O(add_ln894_1_fu_778_p2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln894_1_fu_778_p2_carry_i_12
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [3]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(add_ln894_1_fu_778_p2_carry__0_0[3]),
        .I3(add_ln894_1_fu_778_p2_carry_i_4_n_5),
        .I4(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [4]),
        .I5(p_0_0_0_0_0_1_3739_i_fu_162[4]),
        .O(add_ln894_1_fu_778_p2_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln894_1_fu_778_p2_carry_i_13
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [2]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(add_ln894_1_fu_778_p2_carry__0_0[2]),
        .I3(add_ln894_1_fu_778_p2_carry_i_5_n_5),
        .I4(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [3]),
        .I5(p_0_0_0_0_0_1_3739_i_fu_162[3]),
        .O(add_ln894_1_fu_778_p2_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln894_1_fu_778_p2_carry_i_14
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [1]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(add_ln894_1_fu_778_p2_carry__0_0[1]),
        .I3(add_ln894_1_fu_778_p2_carry_i_6_n_5),
        .I4(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [2]),
        .I5(p_0_0_0_0_0_1_3739_i_fu_162[2]),
        .O(add_ln894_1_fu_778_p2_carry_i_14_n_5));
  LUT5 #(
    .INIT(32'h0F0F6699)) 
    add_ln894_1_fu_778_p2_carry_i_15
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [1]),
        .I1(add_ln894_1_fu_778_p2_carry__0_0[0]),
        .I2(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [0]),
        .I3(p_0_0_0_0_0_1_3739_i_fu_162[1]),
        .I4(cmp151_i_reg_1053_pp0_iter1_reg),
        .O(add_ln894_1_fu_778_p2_carry_i_15_n_5));
  LUT3 #(
    .INIT(8'h06)) 
    add_ln894_1_fu_778_p2_carry_i_16
       (.I0(p_0_0_0_0_0_1_3739_i_fu_162[0]),
        .I1(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [0]),
        .I2(cmp151_i_reg_1053_pp0_iter1_reg),
        .O(add_ln894_1_fu_778_p2_carry_i_16_n_5));
  LUT5 #(
    .INIT(32'hBBB8B888)) 
    add_ln894_1_fu_778_p2_carry_i_2
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [5]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_162[5]),
        .I3(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [5]),
        .I4(add_ln894_1_fu_778_p2_carry__0_0[4]),
        .O(add_ln894_1_fu_778_p2_carry_i_2_n_5));
  LUT5 #(
    .INIT(32'hBBB8B888)) 
    add_ln894_1_fu_778_p2_carry_i_3
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [4]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_162[4]),
        .I3(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [4]),
        .I4(add_ln894_1_fu_778_p2_carry__0_0[3]),
        .O(add_ln894_1_fu_778_p2_carry_i_3_n_5));
  LUT5 #(
    .INIT(32'hBBB8B888)) 
    add_ln894_1_fu_778_p2_carry_i_4
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [3]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_162[3]),
        .I3(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [3]),
        .I4(add_ln894_1_fu_778_p2_carry__0_0[2]),
        .O(add_ln894_1_fu_778_p2_carry_i_4_n_5));
  LUT5 #(
    .INIT(32'hBBB8B888)) 
    add_ln894_1_fu_778_p2_carry_i_5
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [2]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_162[2]),
        .I3(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [2]),
        .I4(add_ln894_1_fu_778_p2_carry__0_0[1]),
        .O(add_ln894_1_fu_778_p2_carry_i_5_n_5));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    add_ln894_1_fu_778_p2_carry_i_6
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [1]),
        .I1(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [1]),
        .I2(add_ln894_1_fu_778_p2_carry__0_0[0]),
        .I3(cmp151_i_reg_1053_pp0_iter1_reg),
        .I4(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [0]),
        .O(add_ln894_1_fu_778_p2_carry_i_6_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln894_1_fu_778_p2_carry_i_7
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [1]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_162[1]),
        .O(zext_ln894_fu_758_p1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln894_1_fu_778_p2_carry_i_8
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [0]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_162[0]),
        .O(zext_ln894_fu_758_p1[0]));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    add_ln894_1_fu_778_p2_carry_i_9
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [6]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(add_ln894_1_fu_778_p2_carry__0_0[6]),
        .I3(add_ln894_1_fu_778_p2_carry_i_1_n_5),
        .I4(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [7]),
        .I5(p_0_0_0_0_0_1_3739_i_fu_162[7]),
        .O(add_ln894_1_fu_778_p2_carry_i_9_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(flow_control_loop_pipe_sequential_init_U_n_5),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_5));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_5),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  FDRE \cmp151_i_reg_1053_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\cmp151_i_reg_1053_reg_n_5_[0] ),
        .Q(cmp151_i_reg_1053_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp151_i_reg_1053_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\cmp151_i_reg_1053_reg_n_5_[0] ),
        .R(1'b0));
  bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_34 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln769_fu_393_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99,flow_control_loop_pipe_sequential_init_U_n_100}),
        .E(x_fu_166),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp151_i_reg_1053_reg[0] (flow_control_loop_pipe_sequential_init_U_n_14),
        .\cmp151_i_reg_1053_reg[0]_0 (\cmp151_i_reg_1053_reg_n_5_[0] ),
        .empty_n_reg(flow_control_loop_pipe_sequential_init_U_n_5),
        .full_n_reg(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .full_n_reg_0(mpix_cb_fu_178),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_ready(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_ready),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg),
        .icmp_ln769_reg_1043(icmp_ln769_reg_1043),
        .icmp_ln769_reg_1043_pp0_iter1_reg(icmp_ln769_reg_1043_pp0_iter1_reg),
        .\icmp_ln769_reg_1043_reg[0] (flow_control_loop_pipe_sequential_init_U_n_12),
        .\icmp_ln769_reg_1043_reg[0]_0 (\icmp_ln769_reg_1043_reg[0]_0 ),
        .\icmp_ln769_reg_1043_reg[0]_1 ({\x_fu_166_reg_n_5_[11] ,\x_fu_166_reg_n_5_[10] ,\x_fu_166_reg_n_5_[9] ,\x_fu_166_reg_n_5_[8] ,\x_fu_166_reg_n_5_[7] ,\x_fu_166_reg_n_5_[6] ,\x_fu_166_reg_n_5_[5] ,\x_fu_166_reg_n_5_[4] ,\x_fu_166_reg_n_5_[3] ,\x_fu_166_reg_n_5_[2] ,\x_fu_166_reg_n_5_[1] ,\x_fu_166_reg_n_5_[0] }),
        .icmp_ln777_reg_1047(icmp_ln777_reg_1047),
        .\icmp_ln777_reg_1047_reg[0] (\icmp_ln777_reg_1047_reg[0]_0 ),
        .\lshr_ln_reg_605_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112}),
        .\mpix_cb_4_fu_132_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46}),
        .\mpix_cb_fu_178_reg[7] (\mpix_cb_fu_178_reg[7]_1 ),
        .\mpix_cr_4_fu_140_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}),
        .\mpix_cr_fu_182_reg[7] (\mpix_cr_fu_182_reg[7]_1 ),
        .out({out[47:24],out[7:0]}),
        .\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7] (\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0 ),
        .\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0 (\mpix_cb_fu_178_reg[7]_0 ),
        .\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .\p_0_0_0_0_0500705_i_fu_170_reg[7] (\p_0_0_0_0_0500705_i_fu_170_reg[7]_0 ),
        .\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94}),
        .\p_0_0_0_0_0_1_3739_i_fu_162_reg[0] (\p_0_0_0_0_0500705_i_fu_170[7]_i_4_n_5 ),
        .\p_0_0_0_0_0_1_3739_i_fu_162_reg[7] (\p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0 ),
        .\p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0 (\mpix_cr_fu_182_reg[7]_0 ),
        .\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22}),
        .\p_0_3_0_0_0707_i_fu_174_reg[7] (\p_0_3_0_0_0707_i_fu_174_reg[7]_0 ),
        .\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70}),
        .p_0_in(p_0_in),
        .\pixbuf_y_15_load_reg_631_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78}),
        .\pixbuf_y_16_load_reg_636_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54}),
        .\pixbuf_y_17_fu_160_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86}),
        .\pixbuf_y_18_fu_164_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62}),
        .\pixbuf_y_1_fu_190_reg[7] (\pixbuf_y_1_fu_190_reg[7]_2 ),
        .\pixbuf_y_1_fu_190_reg[7]_0 (\pixbuf_y_3_fu_198_reg[7]_0 ),
        .\pixbuf_y_2_fu_194_reg[7] (\pixbuf_y_2_fu_194_reg[7]_1 ),
        .\pixbuf_y_2_fu_194_reg[7]_0 (p_0_0_0_0_0500705_i_fu_170),
        .\pixbuf_y_3_fu_198_reg[7] (\pixbuf_y_3_fu_198_reg[7]_1 ),
        .\pixbuf_y_3_fu_198_reg[7]_0 (p_0_3_0_0_0707_i_fu_174),
        .\pixbuf_y_fu_186_reg[7] (\pixbuf_y_fu_186_reg[7]_2 ),
        .\pixbuf_y_fu_186_reg[7]_0 (\pixbuf_y_2_fu_194_reg[7]_0 ),
        .stream_csc_empty_n(stream_csc_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n),
        .tmp_4_reg_1065_pp0_iter1_reg(tmp_4_reg_1065_pp0_iter1_reg),
        .\x_fu_166_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118}),
        .\x_fu_166_reg[11]_0 (add_ln769_fu_399_p2),
        .xor_ln765_reg_610(xor_ln765_reg_610));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln769_fu_393_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln769_fu_393_p2_carry_CO_UNCONNECTED[7:6],icmp_ln769_fu_393_p2,icmp_ln769_fu_393_p2_carry_n_8,icmp_ln769_fu_393_p2_carry_n_9,icmp_ln769_fu_393_p2_carry_n_10,icmp_ln769_fu_393_p2_carry_n_11,icmp_ln769_fu_393_p2_carry_n_12}),
        .DI({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99,flow_control_loop_pipe_sequential_init_U_n_100}),
        .O(NLW_icmp_ln769_fu_393_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106}));
  FDRE \icmp_ln769_reg_1043_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln769_reg_1043),
        .Q(icmp_ln769_reg_1043_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln769_reg_1043_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln769_fu_393_p2),
        .Q(icmp_ln769_reg_1043),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln777_fu_411_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln777_fu_411_p2_carry_CO_UNCONNECTED[7:6],icmp_ln777_fu_411_p2,icmp_ln777_fu_411_p2_carry_n_8,icmp_ln777_fu_411_p2_carry_n_9,icmp_ln777_fu_411_p2_carry_n_10,icmp_ln777_fu_411_p2_carry_n_11,icmp_ln777_fu_411_p2_carry_n_12}),
        .DI({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112}),
        .O(NLW_icmp_ln777_fu_411_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118}));
  LUT6 #(
    .INIT(64'hFFF7FFF7FFF70000)) 
    \icmp_ln777_reg_1047[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I2(stream_out_hresampled_full_n),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(stream_csc_empty_n),
        .I5(flow_control_loop_pipe_sequential_init_U_n_12),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln777_reg_1047_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln777_reg_1047),
        .Q(icmp_ln777_reg_1047_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln777_reg_1047_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln777_fu_411_p2),
        .Q(icmp_ln777_reg_1047),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[0]_i_1 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 [0]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[0]),
        .O(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7] [0]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[1]_i_1 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 [1]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[1]),
        .O(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7] [1]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[2]_i_1 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 [2]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[2]),
        .O(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7] [2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[3]_i_1 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 [3]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[3]),
        .O(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7] [3]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[4]_i_1 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 [4]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[4]),
        .O(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7] [4]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[5]_i_1 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 [5]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[5]),
        .O(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7] [5]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[6]_i_1 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 [6]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[6]),
        .O(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7] [6]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[7]_i_1 
       (.I0(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0 [7]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[7]),
        .O(\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7] [7]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[0]_i_1 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 [0]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[8]),
        .O(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7] [0]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[1]_i_1 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 [1]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[9]),
        .O(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7] [1]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[2]_i_1 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 [2]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[10]),
        .O(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7] [2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[3]_i_1 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 [3]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[11]),
        .O(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7] [3]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[4]_i_1 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 [4]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[12]),
        .O(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7] [4]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[5]_i_1 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 [5]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[13]),
        .O(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7] [5]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[6]_i_1 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 [6]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[14]),
        .O(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7] [6]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[7]_i_1 
       (.I0(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0 [7]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[15]),
        .O(\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7] [7]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[0]_i_1 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 [0]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[16]),
        .O(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7] [0]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[1]_i_1 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 [1]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[17]),
        .O(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7] [1]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[2]_i_1 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 [2]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[18]),
        .O(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7] [2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[3]_i_1 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 [3]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[19]),
        .O(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7] [3]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[4]_i_1 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 [4]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[20]),
        .O(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7] [4]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[5]_i_1 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 [5]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[21]),
        .O(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7] [5]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[6]_i_1 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 [6]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[22]),
        .O(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7] [6]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[7]_i_1 
       (.I0(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0 [7]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[23]),
        .O(\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7] [7]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[0]_i_1 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 [0]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[24]),
        .O(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7] [0]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[1]_i_1 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 [1]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[25]),
        .O(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7] [1]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[2]_i_1 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 [2]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[26]),
        .O(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7] [2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[3]_i_1 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 [3]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[27]),
        .O(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7] [3]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[4]_i_1 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 [4]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[28]),
        .O(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7] [4]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[5]_i_1 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 [5]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[29]),
        .O(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7] [5]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[6]_i_1 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 [6]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[30]),
        .O(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7] [6]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[7]_i_1 
       (.I0(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0 [7]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[31]),
        .O(\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7] [7]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[0]_i_1 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 [0]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[32]),
        .O(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7] [0]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[1]_i_1 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 [1]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[33]),
        .O(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7] [1]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[2]_i_1 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 [2]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[34]),
        .O(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7] [2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[3]_i_1 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 [3]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[35]),
        .O(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7] [3]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[4]_i_1 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 [4]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[36]),
        .O(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7] [4]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[5]_i_1 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 [5]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[37]),
        .O(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7] [5]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[6]_i_1 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 [6]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[38]),
        .O(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7] [6]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[7]_i_1 
       (.I0(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0 [7]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[39]),
        .O(\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7] [7]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[0]_i_1 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 [0]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[40]),
        .O(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7] [0]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[1]_i_1 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 [1]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[41]),
        .O(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7] [1]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[2]_i_1 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 [2]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[42]),
        .O(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7] [2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[3]_i_1 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 [3]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[43]),
        .O(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7] [3]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[4]_i_1 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 [4]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[44]),
        .O(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7] [4]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[5]_i_1 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 [5]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[45]),
        .O(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7] [5]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[6]_i_1 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 [6]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[46]),
        .O(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7] [6]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[7]_i_1 
       (.I0(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0 [7]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[47]),
        .O(\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[4]_i_1__3 
       (.I0(push),
        .I1(stream_out_hresampled_empty_n),
        .I2(v_vcresampler_core_U0_stream_out_hresampled_read),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mOutPtr[4]_i_3__3 
       (.I0(push),
        .I1(v_vcresampler_core_U0_stream_out_hresampled_read),
        .I2(stream_out_hresampled_empty_n),
        .O(mOutPtr16_out));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \mpix_cb_fu_128[0]_i_1 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [0]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[8]),
        .O(\mpix_cb_fu_128_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \mpix_cb_fu_128[1]_i_1 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [1]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[9]),
        .O(\mpix_cb_fu_128_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \mpix_cb_fu_128[2]_i_1 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [2]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[10]),
        .O(\mpix_cb_fu_128_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \mpix_cb_fu_128[3]_i_1 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [3]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[11]),
        .O(\mpix_cb_fu_128_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \mpix_cb_fu_128[4]_i_1 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [4]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[12]),
        .O(\mpix_cb_fu_128_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \mpix_cb_fu_128[5]_i_1 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [5]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[13]),
        .O(\mpix_cb_fu_128_reg[7]_0 [5]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \mpix_cb_fu_128[6]_i_1 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [6]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[14]),
        .O(\mpix_cb_fu_128_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h2020200020202020)) 
    \mpix_cb_fu_128[7]_i_1 
       (.I0(Q[1]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_12),
        .I2(stream_csc_empty_n),
        .I3(tmp_4_reg_1065_pp0_iter1_reg),
        .I4(stream_out_hresampled_full_n),
        .I5(\p_0_0_0_0_0500705_i_fu_170[7]_i_4_n_5 ),
        .O(\ap_CS_fsm_reg[3] ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \mpix_cb_fu_128[7]_i_2 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [7]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[15]),
        .O(\mpix_cb_fu_128_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(\mpix_cb_fu_178_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_fu_178_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(\mpix_cb_fu_178_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_fu_178_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(\mpix_cb_fu_178_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_fu_178_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(\mpix_cb_fu_178_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_fu_178_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\mpix_cb_fu_178_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_fu_178_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\mpix_cb_fu_178_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_fu_178_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(\mpix_cb_fu_178_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cb_fu_178_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(\mpix_cb_fu_178_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \mpix_cr_fu_136[0]_i_1 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [0]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[16]),
        .O(\mpix_cr_fu_136_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \mpix_cr_fu_136[1]_i_1 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [1]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[17]),
        .O(\mpix_cr_fu_136_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \mpix_cr_fu_136[2]_i_1 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [2]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[18]),
        .O(\mpix_cr_fu_136_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \mpix_cr_fu_136[3]_i_1 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [3]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[19]),
        .O(\mpix_cr_fu_136_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \mpix_cr_fu_136[4]_i_1 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [4]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[20]),
        .O(\mpix_cr_fu_136_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \mpix_cr_fu_136[5]_i_1 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [5]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[21]),
        .O(\mpix_cr_fu_136_reg[7]_0 [5]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \mpix_cr_fu_136[6]_i_1 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [6]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[22]),
        .O(\mpix_cr_fu_136_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \mpix_cr_fu_136[7]_i_1 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [7]),
        .I1(icmp_ln769_reg_1043),
        .I2(icmp_ln777_reg_1047),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out[23]),
        .O(\mpix_cr_fu_136_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_fu_182_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\mpix_cr_fu_182_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_fu_182_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\mpix_cr_fu_182_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_fu_182_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\mpix_cr_fu_182_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_fu_182_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\mpix_cr_fu_182_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_fu_182_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\mpix_cr_fu_182_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_fu_182_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\mpix_cr_fu_182_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_fu_182_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\mpix_cr_fu_182_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mpix_cr_fu_182_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\mpix_cr_fu_182_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3735_i_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(p_0_0_0_0_0492_1_3735_i_fu_158[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3735_i_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(p_0_0_0_0_0492_1_3735_i_fu_158[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3735_i_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(p_0_0_0_0_0492_1_3735_i_fu_158[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3735_i_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(p_0_0_0_0_0492_1_3735_i_fu_158[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3735_i_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(p_0_0_0_0_0492_1_3735_i_fu_158[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3735_i_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(p_0_0_0_0_0492_1_3735_i_fu_158[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3735_i_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(p_0_0_0_0_0492_1_3735_i_fu_158[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(p_0_0_0_0_0492_1_3735_i_fu_158[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_104[0]_i_1 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [0]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_158[0]),
        .I3(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [0]),
        .O(\mpix_cb_fu_128_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_104[1]_i_1 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [1]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_158[1]),
        .I3(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [1]),
        .O(\mpix_cb_fu_128_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_104[2]_i_1 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [2]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_158[2]),
        .I3(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [2]),
        .O(\mpix_cb_fu_128_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_104[3]_i_1 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [3]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_158[3]),
        .I3(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [3]),
        .O(\mpix_cb_fu_128_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_104[4]_i_1 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [4]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_158[4]),
        .I3(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [4]),
        .O(\mpix_cb_fu_128_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_104[5]_i_1 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [5]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_158[5]),
        .I3(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [5]),
        .O(\mpix_cb_fu_128_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_104[6]_i_1 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [6]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_158[6]),
        .I3(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [6]),
        .O(\mpix_cb_fu_128_reg[7] [6]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_104[7]_i_1 
       (.I0(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [7]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0492_1_3735_i_fu_158[7]),
        .I3(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0 [7]),
        .O(\mpix_cb_fu_128_reg[7] [7]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \p_0_0_0_0_0492_3727_lcssa791_i_fu_112[0]_i_1 
       (.I0(cmp151_i_reg_1053_pp0_iter1_reg),
        .I1(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [0]),
        .I2(icmp_ln777_reg_1047_pp0_iter1_reg),
        .I3(\mpix_cb_fu_178_reg[7]_0 [0]),
        .O(\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \p_0_0_0_0_0492_3727_lcssa791_i_fu_112[1]_i_1 
       (.I0(cmp151_i_reg_1053_pp0_iter1_reg),
        .I1(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [1]),
        .I2(icmp_ln777_reg_1047_pp0_iter1_reg),
        .I3(\mpix_cb_fu_178_reg[7]_0 [1]),
        .O(\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \p_0_0_0_0_0492_3727_lcssa791_i_fu_112[2]_i_1 
       (.I0(cmp151_i_reg_1053_pp0_iter1_reg),
        .I1(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [2]),
        .I2(icmp_ln777_reg_1047_pp0_iter1_reg),
        .I3(\mpix_cb_fu_178_reg[7]_0 [2]),
        .O(\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \p_0_0_0_0_0492_3727_lcssa791_i_fu_112[3]_i_1 
       (.I0(cmp151_i_reg_1053_pp0_iter1_reg),
        .I1(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [3]),
        .I2(icmp_ln777_reg_1047_pp0_iter1_reg),
        .I3(\mpix_cb_fu_178_reg[7]_0 [3]),
        .O(\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \p_0_0_0_0_0492_3727_lcssa791_i_fu_112[4]_i_1 
       (.I0(cmp151_i_reg_1053_pp0_iter1_reg),
        .I1(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [4]),
        .I2(icmp_ln777_reg_1047_pp0_iter1_reg),
        .I3(\mpix_cb_fu_178_reg[7]_0 [4]),
        .O(\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0 [4]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \p_0_0_0_0_0492_3727_lcssa791_i_fu_112[5]_i_1 
       (.I0(cmp151_i_reg_1053_pp0_iter1_reg),
        .I1(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [5]),
        .I2(icmp_ln777_reg_1047_pp0_iter1_reg),
        .I3(\mpix_cb_fu_178_reg[7]_0 [5]),
        .O(\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0 [5]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \p_0_0_0_0_0492_3727_lcssa791_i_fu_112[6]_i_1 
       (.I0(cmp151_i_reg_1053_pp0_iter1_reg),
        .I1(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [6]),
        .I2(icmp_ln777_reg_1047_pp0_iter1_reg),
        .I3(\mpix_cb_fu_178_reg[7]_0 [6]),
        .O(\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0 [6]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \p_0_0_0_0_0492_3727_lcssa791_i_fu_112[7]_i_1 
       (.I0(cmp151_i_reg_1053_pp0_iter1_reg),
        .I1(\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7] [7]),
        .I2(icmp_ln777_reg_1047_pp0_iter1_reg),
        .I3(\mpix_cb_fu_178_reg[7]_0 [7]),
        .O(\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_0_0_0_0500705_i_fu_170[7]_i_4 
       (.I0(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .O(\p_0_0_0_0_0500705_i_fu_170[7]_i_4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500705_i_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_94),
        .Q(p_0_0_0_0_0500705_i_fu_170[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500705_i_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_93),
        .Q(p_0_0_0_0_0500705_i_fu_170[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500705_i_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_92),
        .Q(p_0_0_0_0_0500705_i_fu_170[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500705_i_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_91),
        .Q(p_0_0_0_0_0500705_i_fu_170[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500705_i_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_90),
        .Q(p_0_0_0_0_0500705_i_fu_170[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500705_i_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_89),
        .Q(p_0_0_0_0_0500705_i_fu_170[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500705_i_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_88),
        .Q(p_0_0_0_0_0500705_i_fu_170[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0500705_i_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_87),
        .Q(p_0_0_0_0_0500705_i_fu_170[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3739_i_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(p_0_0_0_0_0_1_3739_i_fu_162[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3739_i_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(p_0_0_0_0_0_1_3739_i_fu_162[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3739_i_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(p_0_0_0_0_0_1_3739_i_fu_162[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3739_i_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(p_0_0_0_0_0_1_3739_i_fu_162[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3739_i_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(p_0_0_0_0_0_1_3739_i_fu_162[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3739_i_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(p_0_0_0_0_0_1_3739_i_fu_162[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3739_i_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(p_0_0_0_0_0_1_3739_i_fu_162[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0_1_3739_i_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(p_0_0_0_0_0_1_3739_i_fu_162[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_2723_lcssa788_i_fu_108[0]_i_1 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [0]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_162[0]),
        .I3(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [0]),
        .O(\mpix_cr_fu_136_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_2723_lcssa788_i_fu_108[1]_i_1 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [1]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_162[1]),
        .I3(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [1]),
        .O(\mpix_cr_fu_136_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_2723_lcssa788_i_fu_108[2]_i_1 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [2]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_162[2]),
        .I3(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [2]),
        .O(\mpix_cr_fu_136_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_2723_lcssa788_i_fu_108[3]_i_1 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [3]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_162[3]),
        .I3(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [3]),
        .O(\mpix_cr_fu_136_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_2723_lcssa788_i_fu_108[4]_i_1 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [4]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_162[4]),
        .I3(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [4]),
        .O(\mpix_cr_fu_136_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_2723_lcssa788_i_fu_108[5]_i_1 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [5]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_162[5]),
        .I3(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [5]),
        .O(\mpix_cr_fu_136_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_2723_lcssa788_i_fu_108[6]_i_1 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [6]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_162[6]),
        .I3(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [6]),
        .O(\mpix_cr_fu_136_reg[7] [6]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \p_0_0_0_0_0_2723_lcssa788_i_fu_108[7]_i_1 
       (.I0(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [7]),
        .I1(cmp151_i_reg_1053_pp0_iter1_reg),
        .I2(p_0_0_0_0_0_1_3739_i_fu_162[7]),
        .I3(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0 [7]),
        .O(\mpix_cr_fu_136_reg[7] [7]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \p_0_0_0_0_0_3731_lcssa794_i_fu_116[0]_i_1 
       (.I0(cmp151_i_reg_1053_pp0_iter1_reg),
        .I1(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [0]),
        .I2(icmp_ln777_reg_1047_pp0_iter1_reg),
        .I3(\mpix_cr_fu_182_reg[7]_0 [0]),
        .O(\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1 [0]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \p_0_0_0_0_0_3731_lcssa794_i_fu_116[1]_i_1 
       (.I0(cmp151_i_reg_1053_pp0_iter1_reg),
        .I1(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [1]),
        .I2(icmp_ln777_reg_1047_pp0_iter1_reg),
        .I3(\mpix_cr_fu_182_reg[7]_0 [1]),
        .O(\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1 [1]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \p_0_0_0_0_0_3731_lcssa794_i_fu_116[2]_i_1 
       (.I0(cmp151_i_reg_1053_pp0_iter1_reg),
        .I1(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [2]),
        .I2(icmp_ln777_reg_1047_pp0_iter1_reg),
        .I3(\mpix_cr_fu_182_reg[7]_0 [2]),
        .O(\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1 [2]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \p_0_0_0_0_0_3731_lcssa794_i_fu_116[3]_i_1 
       (.I0(cmp151_i_reg_1053_pp0_iter1_reg),
        .I1(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [3]),
        .I2(icmp_ln777_reg_1047_pp0_iter1_reg),
        .I3(\mpix_cr_fu_182_reg[7]_0 [3]),
        .O(\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \p_0_0_0_0_0_3731_lcssa794_i_fu_116[4]_i_1 
       (.I0(cmp151_i_reg_1053_pp0_iter1_reg),
        .I1(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [4]),
        .I2(icmp_ln777_reg_1047_pp0_iter1_reg),
        .I3(\mpix_cr_fu_182_reg[7]_0 [4]),
        .O(\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1 [4]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \p_0_0_0_0_0_3731_lcssa794_i_fu_116[5]_i_1 
       (.I0(cmp151_i_reg_1053_pp0_iter1_reg),
        .I1(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [5]),
        .I2(icmp_ln777_reg_1047_pp0_iter1_reg),
        .I3(\mpix_cr_fu_182_reg[7]_0 [5]),
        .O(\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1 [5]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \p_0_0_0_0_0_3731_lcssa794_i_fu_116[6]_i_1 
       (.I0(cmp151_i_reg_1053_pp0_iter1_reg),
        .I1(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [6]),
        .I2(icmp_ln777_reg_1047_pp0_iter1_reg),
        .I3(\mpix_cr_fu_182_reg[7]_0 [6]),
        .O(\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1 [6]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \p_0_0_0_0_0_3731_lcssa794_i_fu_116[7]_i_1 
       (.I0(cmp151_i_reg_1053_pp0_iter1_reg),
        .I1(\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7] [7]),
        .I2(icmp_ln777_reg_1047_pp0_iter1_reg),
        .I3(\mpix_cr_fu_182_reg[7]_0 [7]),
        .O(\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0707_i_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(p_0_3_0_0_0707_i_fu_174[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0707_i_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(p_0_3_0_0_0707_i_fu_174[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0707_i_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(p_0_3_0_0_0707_i_fu_174[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0707_i_fu_174_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(p_0_3_0_0_0707_i_fu_174[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0707_i_fu_174_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(p_0_3_0_0_0707_i_fu_174[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0707_i_fu_174_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(p_0_3_0_0_0707_i_fu_174[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0707_i_fu_174_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(p_0_3_0_0_0707_i_fu_174[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_3_0_0_0707_i_fu_174_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_fu_178),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(p_0_3_0_0_0707_i_fu_174[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_14_fu_148[0]_i_1 
       (.I0(\pixbuf_y_1_fu_190_reg[7]_1 [0]),
        .I1(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_14_fu_148_reg[7] [0]),
        .O(\pixbuf_y_1_fu_190_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_14_fu_148[1]_i_1 
       (.I0(\pixbuf_y_1_fu_190_reg[7]_1 [1]),
        .I1(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_14_fu_148_reg[7] [1]),
        .O(\pixbuf_y_1_fu_190_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_14_fu_148[2]_i_1 
       (.I0(\pixbuf_y_1_fu_190_reg[7]_1 [2]),
        .I1(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_14_fu_148_reg[7] [2]),
        .O(\pixbuf_y_1_fu_190_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_14_fu_148[3]_i_1 
       (.I0(\pixbuf_y_1_fu_190_reg[7]_1 [3]),
        .I1(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_14_fu_148_reg[7] [3]),
        .O(\pixbuf_y_1_fu_190_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_14_fu_148[4]_i_1 
       (.I0(\pixbuf_y_1_fu_190_reg[7]_1 [4]),
        .I1(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_14_fu_148_reg[7] [4]),
        .O(\pixbuf_y_1_fu_190_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_14_fu_148[5]_i_1 
       (.I0(\pixbuf_y_1_fu_190_reg[7]_1 [5]),
        .I1(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_14_fu_148_reg[7] [5]),
        .O(\pixbuf_y_1_fu_190_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_14_fu_148[6]_i_1 
       (.I0(\pixbuf_y_1_fu_190_reg[7]_1 [6]),
        .I1(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_14_fu_148_reg[7] [6]),
        .O(\pixbuf_y_1_fu_190_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_14_fu_148[7]_i_1 
       (.I0(\pixbuf_y_1_fu_190_reg[7]_1 [7]),
        .I1(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_14_fu_148_reg[7] [7]),
        .O(\pixbuf_y_1_fu_190_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \pixbuf_y_15_fu_152[7]_i_1 
       (.I0(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I1(Q[1]),
        .I2(flow_control_loop_pipe_sequential_init_U_n_5),
        .O(\icmp_ln769_reg_1043_pp0_iter1_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_1_fu_190_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(\pixbuf_y_1_fu_190_reg[7]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_1_fu_190_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(\pixbuf_y_1_fu_190_reg[7]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_1_fu_190_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(\pixbuf_y_1_fu_190_reg[7]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_1_fu_190_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(\pixbuf_y_1_fu_190_reg[7]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_1_fu_190_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(\pixbuf_y_1_fu_190_reg[7]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_1_fu_190_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(\pixbuf_y_1_fu_190_reg[7]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_1_fu_190_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(\pixbuf_y_1_fu_190_reg[7]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_1_fu_190_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(\pixbuf_y_1_fu_190_reg[7]_1 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_2_fu_194_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_86),
        .Q(\pixbuf_y_2_fu_194_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_2_fu_194_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_85),
        .Q(\pixbuf_y_2_fu_194_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_2_fu_194_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_84),
        .Q(\pixbuf_y_2_fu_194_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_2_fu_194_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(\pixbuf_y_2_fu_194_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_2_fu_194_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_82),
        .Q(\pixbuf_y_2_fu_194_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_2_fu_194_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_81),
        .Q(\pixbuf_y_2_fu_194_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_2_fu_194_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_80),
        .Q(\pixbuf_y_2_fu_194_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_2_fu_194_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_79),
        .Q(\pixbuf_y_2_fu_194_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_3_fu_198_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(\pixbuf_y_3_fu_198_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_3_fu_198_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(\pixbuf_y_3_fu_198_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_3_fu_198_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(\pixbuf_y_3_fu_198_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_3_fu_198_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(\pixbuf_y_3_fu_198_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_3_fu_198_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(\pixbuf_y_3_fu_198_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_3_fu_198_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(\pixbuf_y_3_fu_198_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_3_fu_198_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(\pixbuf_y_3_fu_198_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_3_fu_198_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(\pixbuf_y_3_fu_198_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_144[0]_i_1 
       (.I0(\pixbuf_y_fu_186_reg[7]_1 [0]),
        .I1(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_fu_144_reg[7] [0]),
        .O(\pixbuf_y_fu_186_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_144[1]_i_1 
       (.I0(\pixbuf_y_fu_186_reg[7]_1 [1]),
        .I1(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_fu_144_reg[7] [1]),
        .O(\pixbuf_y_fu_186_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_144[2]_i_1 
       (.I0(\pixbuf_y_fu_186_reg[7]_1 [2]),
        .I1(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_fu_144_reg[7] [2]),
        .O(\pixbuf_y_fu_186_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_144[3]_i_1 
       (.I0(\pixbuf_y_fu_186_reg[7]_1 [3]),
        .I1(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_fu_144_reg[7] [3]),
        .O(\pixbuf_y_fu_186_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_144[4]_i_1 
       (.I0(\pixbuf_y_fu_186_reg[7]_1 [4]),
        .I1(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_fu_144_reg[7] [4]),
        .O(\pixbuf_y_fu_186_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_144[5]_i_1 
       (.I0(\pixbuf_y_fu_186_reg[7]_1 [5]),
        .I1(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_fu_144_reg[7] [5]),
        .O(\pixbuf_y_fu_186_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_144[6]_i_1 
       (.I0(\pixbuf_y_fu_186_reg[7]_1 [6]),
        .I1(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_fu_144_reg[7] [6]),
        .O(\pixbuf_y_fu_186_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hA8A8A80000000000)) 
    \pixbuf_y_fu_144[7]_i_1 
       (.I0(\p_0_0_0_0_0500705_i_fu_170[7]_i_4_n_5 ),
        .I1(stream_out_hresampled_full_n),
        .I2(tmp_4_reg_1065_pp0_iter1_reg),
        .I3(stream_csc_empty_n),
        .I4(flow_control_loop_pipe_sequential_init_U_n_12),
        .I5(Q[1]),
        .O(E));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_144[7]_i_2 
       (.I0(\pixbuf_y_fu_186_reg[7]_1 [7]),
        .I1(icmp_ln769_reg_1043_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\pixbuf_y_fu_144_reg[7] [7]),
        .O(\pixbuf_y_fu_186_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_186_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_78),
        .Q(\pixbuf_y_fu_186_reg[7]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_186_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_77),
        .Q(\pixbuf_y_fu_186_reg[7]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_186_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_76),
        .Q(\pixbuf_y_fu_186_reg[7]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_186_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(\pixbuf_y_fu_186_reg[7]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_186_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(\pixbuf_y_fu_186_reg[7]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_186_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(\pixbuf_y_fu_186_reg[7]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_186_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(\pixbuf_y_fu_186_reg[7]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_186_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0492_1_3735_i_fu_158_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(\pixbuf_y_fu_186_reg[7]_1 [7]),
        .R(1'b0));
  FDRE \tmp_4_reg_1065_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_4_reg_1065),
        .Q(tmp_4_reg_1065_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_4_reg_1065_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in),
        .Q(tmp_4_reg_1065),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_166),
        .D(add_ln769_fu_399_p2[0]),
        .Q(\x_fu_166_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_166_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_166),
        .D(add_ln769_fu_399_p2[10]),
        .Q(\x_fu_166_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_166_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_166),
        .D(add_ln769_fu_399_p2[11]),
        .Q(\x_fu_166_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_166),
        .D(add_ln769_fu_399_p2[1]),
        .Q(\x_fu_166_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_166),
        .D(add_ln769_fu_399_p2[2]),
        .Q(\x_fu_166_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_166),
        .D(add_ln769_fu_399_p2[3]),
        .Q(\x_fu_166_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_166),
        .D(add_ln769_fu_399_p2[4]),
        .Q(\x_fu_166_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_166),
        .D(add_ln769_fu_399_p2[5]),
        .Q(\x_fu_166_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_166),
        .D(add_ln769_fu_399_p2[6]),
        .Q(\x_fu_166_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_166),
        .D(add_ln769_fu_399_p2[7]),
        .Q(\x_fu_166_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_166_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_166),
        .D(add_ln769_fu_399_p2[8]),
        .Q(\x_fu_166_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_166_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_166),
        .D(add_ln769_fu_399_p2[9]),
        .Q(\x_fu_166_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
endmodule

module bd_2d50_csc_0_v_vcresampler_core
   (v_vcresampler_core_U0_HwReg_width_read,
    E,
    Q,
    \ap_CS_fsm_reg[1]_0 ,
    in,
    push,
    ap_clk,
    out,
    yOffset_fu_189_p2,
    ap_rst_n_inv,
    stream_out_vresampled_full_n,
    stream_out_hresampled_empty_n,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    HwReg_height_c25_empty_n,
    HwReg_width_c19_empty_n,
    HwReg_width_c_full_n,
    HwReg_height_c_full_n,
    v_vcresampler_core_U0_ap_start,
    bPassThru_420_Out_loc_channel_dout,
    D,
    \zext_ln996_reg_342_reg[11]_0 ,
    \add_ln998_reg_352_reg[12]_0 );
  output v_vcresampler_core_U0_HwReg_width_read;
  output [0:0]E;
  output [0:0]Q;
  output \ap_CS_fsm_reg[1]_0 ;
  output [47:0]in;
  output push;
  input ap_clk;
  input [47:0]out;
  input yOffset_fu_189_p2;
  input ap_rst_n_inv;
  input stream_out_vresampled_full_n;
  input stream_out_hresampled_empty_n;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input HwReg_height_c25_empty_n;
  input HwReg_width_c19_empty_n;
  input HwReg_width_c_full_n;
  input HwReg_height_c_full_n;
  input v_vcresampler_core_U0_ap_start;
  input bPassThru_420_Out_loc_channel_dout;
  input [10:0]D;
  input [11:0]\zext_ln996_reg_342_reg[11]_0 ;
  input [12:0]\add_ln998_reg_352_reg[12]_0 ;

  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c25_empty_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c19_empty_n;
  wire HwReg_width_c_full_n;
  wire [0:0]Q;
  wire [9:8]add_ln1143_2_fu_506_p2;
  wire [9:8]add_ln1143_5_fu_558_p2;
  wire [12:1]add_ln998_2_fu_232_p2;
  wire [12:0]add_ln998_reg_352;
  wire [12:0]\add_ln998_reg_352_reg[12]_0 ;
  wire \ap_CS_fsm[0]_i_1__1_n_5 ;
  wire \ap_CS_fsm[1]_i_2__0_n_5 ;
  wire \ap_CS_fsm[2]_i_3__3_n_5 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bPassThru_420_Out_loc_channel_dout;
  wire cmp105_i_fu_254_p2;
  wire cmp105_i_reg_370;
  wire \cmp105_i_reg_370[0]_i_2_n_5 ;
  wire \cmp105_i_reg_370[0]_i_3_n_5 ;
  wire cmp33_i_fu_248_p2;
  wire cmp33_i_reg_365;
  wire \cmp33_i_reg_365[0]_i_10_n_5 ;
  wire \cmp33_i_reg_365[0]_i_11_n_5 ;
  wire \cmp33_i_reg_365[0]_i_12_n_5 ;
  wire \cmp33_i_reg_365[0]_i_13_n_5 ;
  wire \cmp33_i_reg_365[0]_i_14_n_5 ;
  wire \cmp33_i_reg_365[0]_i_2_n_5 ;
  wire \cmp33_i_reg_365[0]_i_3_n_5 ;
  wire \cmp33_i_reg_365[0]_i_4_n_5 ;
  wire \cmp33_i_reg_365[0]_i_5_n_5 ;
  wire \cmp33_i_reg_365[0]_i_6_n_5 ;
  wire \cmp33_i_reg_365[0]_i_7_n_5 ;
  wire \cmp33_i_reg_365[0]_i_8_n_5 ;
  wire \cmp33_i_reg_365[0]_i_9_n_5 ;
  wire \cmp33_i_reg_365_reg[0]_i_1_n_10 ;
  wire \cmp33_i_reg_365_reg[0]_i_1_n_11 ;
  wire \cmp33_i_reg_365_reg[0]_i_1_n_12 ;
  wire \cmp33_i_reg_365_reg[0]_i_1_n_7 ;
  wire \cmp33_i_reg_365_reg[0]_i_1_n_8 ;
  wire \cmp33_i_reg_365_reg[0]_i_1_n_9 ;
  wire empty_reg_360;
  wire \empty_reg_360[0]_i_2_n_5 ;
  wire \empty_reg_360[0]_i_3_n_5 ;
  wire \empty_reg_360[0]_i_4_n_5 ;
  wire \empty_reg_360[0]_i_5_n_5 ;
  wire \empty_reg_360[0]_i_6_n_5 ;
  wire \empty_reg_360[0]_i_7_n_5 ;
  wire \empty_reg_360[0]_i_8_n_5 ;
  wire \empty_reg_360[0]_i_9_n_5 ;
  wire \empty_reg_360_reg[0]_i_1_n_10 ;
  wire \empty_reg_360_reg[0]_i_1_n_11 ;
  wire \empty_reg_360_reg[0]_i_1_n_12 ;
  wire \empty_reg_360_reg[0]_i_1_n_20 ;
  wire \empty_reg_360_reg[0]_i_1_n_5 ;
  wire \empty_reg_360_reg[0]_i_1_n_6 ;
  wire \empty_reg_360_reg[0]_i_1_n_7 ;
  wire \empty_reg_360_reg[0]_i_1_n_8 ;
  wire \empty_reg_360_reg[0]_i_1_n_9 ;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0;
  wire [15:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_2_d0;
  wire [10:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_address0;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0;
  wire [10:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_y_address0;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_y_we0;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_n_108;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_n_13;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_n_14;
  wire [7:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o;
  wire [7:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o;
  wire [7:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o;
  wire [7:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o;
  wire [7:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o_ap_vld;
  wire [7:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o;
  wire [7:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o;
  wire [7:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o;
  wire [7:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o;
  wire [7:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o;
  wire [47:0]in;
  wire linebuf_c_2_U_n_21;
  wire linebuf_c_2_U_n_22;
  wire linebuf_c_2_U_n_23;
  wire linebuf_c_2_U_n_24;
  wire [15:0]linebuf_c_2_q1;
  wire linebuf_c_U_n_29;
  wire linebuf_c_U_n_30;
  wire linebuf_c_U_n_31;
  wire linebuf_c_U_n_32;
  wire linebuf_c_U_n_33;
  wire linebuf_c_U_n_36;
  wire linebuf_c_U_n_37;
  wire linebuf_c_U_n_38;
  wire linebuf_c_U_n_39;
  wire linebuf_c_U_n_40;
  wire linebuf_c_U_n_47;
  wire linebuf_c_U_n_48;
  wire linebuf_c_U_n_49;
  wire linebuf_c_U_n_50;
  wire linebuf_c_U_n_51;
  wire linebuf_c_U_n_52;
  wire linebuf_c_U_n_53;
  wire linebuf_c_U_n_54;
  wire linebuf_c_U_n_55;
  wire linebuf_c_U_n_56;
  wire linebuf_c_U_n_57;
  wire linebuf_c_U_n_58;
  wire linebuf_c_U_n_59;
  wire linebuf_c_U_n_60;
  wire linebuf_c_U_n_61;
  wire linebuf_c_U_n_62;
  wire [15:0]linebuf_c_q0;
  wire [47:0]out;
  wire p_0_in;
  wire [7:0]p_lcssa616660_i_fu_96;
  wire [7:0]p_lcssa617663_i_fu_100;
  wire [7:0]p_lcssa618666_i_fu_104;
  wire [7:0]p_lcssa619669_i_fu_108;
  wire [7:0]pix_0_0_0_0_0_load605_lcssa642_i_fu_72;
  wire [7:0]pix_0_1_0_0_0_load607_lcssa645_i_fu_76;
  wire [7:0]pix_0_2_0_0_0_load609_lcssa648_i_fu_80;
  wire [7:0]pix_0_3_0_0_0_load611_lcssa651_i_fu_84;
  wire [7:0]pix_0_4_0_0_0_load613_lcssa654_i_fu_88;
  wire [7:0]pix_0_5_0_0_0_load615_lcssa657_i_fu_92;
  wire push;
  wire stream_out_hresampled_empty_n;
  wire stream_out_vresampled_full_n;
  wire tmp_reg_375;
  wire \tmp_reg_375[0]_i_2_n_5 ;
  wire \tmp_reg_375[0]_i_3_n_5 ;
  wire \tmp_reg_375[0]_i_4_n_5 ;
  wire \tmp_reg_375[0]_i_5_n_5 ;
  wire \tmp_reg_375[0]_i_6_n_5 ;
  wire \tmp_reg_375_reg[0]_i_1_n_10 ;
  wire \tmp_reg_375_reg[0]_i_1_n_11 ;
  wire \tmp_reg_375_reg[0]_i_1_n_12 ;
  wire \tmp_reg_375_reg[0]_i_1_n_9 ;
  wire [10:0]trunc_ln_reg_347;
  wire v_vcresampler_core_U0_HwReg_width_read;
  wire v_vcresampler_core_U0_ap_start;
  wire yOffset_fu_189_p2;
  wire \y_fu_112[0]_i_1_n_5 ;
  wire \y_fu_112[12]_i_3_n_5 ;
  wire \y_fu_112[12]_i_4_n_5 ;
  wire \y_fu_112[12]_i_5_n_5 ;
  wire \y_fu_112[12]_i_6_n_5 ;
  wire \y_fu_112[12]_i_7_n_5 ;
  wire [12:0]y_fu_112_reg;
  wire \y_fu_112_reg[12]_i_2_n_10 ;
  wire \y_fu_112_reg[12]_i_2_n_11 ;
  wire \y_fu_112_reg[12]_i_2_n_12 ;
  wire \y_fu_112_reg[8]_i_1_n_10 ;
  wire \y_fu_112_reg[8]_i_1_n_11 ;
  wire \y_fu_112_reg[8]_i_1_n_12 ;
  wire \y_fu_112_reg[8]_i_1_n_5 ;
  wire \y_fu_112_reg[8]_i_1_n_6 ;
  wire \y_fu_112_reg[8]_i_1_n_7 ;
  wire \y_fu_112_reg[8]_i_1_n_8 ;
  wire \y_fu_112_reg[8]_i_1_n_9 ;
  wire [1:0]zext_ln1143_2_fu_486_p1;
  wire [1:0]zext_ln1143_6_fu_538_p1;
  wire zext_ln952_reg_337_reg;
  wire [11:0]zext_ln996_reg_342;
  wire [11:0]\zext_ln996_reg_342_reg[11]_0 ;
  wire [7:7]\NLW_cmp33_i_reg_365_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_cmp33_i_reg_365_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_empty_reg_360_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_tmp_reg_375_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_tmp_reg_375_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:3]\NLW_y_fu_112_reg[12]_i_2_CO_UNCONNECTED ;
  wire [7:4]\NLW_y_fu_112_reg[12]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__3 
       (.I0(pix_0_2_0_0_0_load609_lcssa648_i_fu_80[0]),
        .I1(tmp_reg_375),
        .I2(bPassThru_420_Out_loc_channel_dout),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__3 
       (.I0(pix_0_2_0_0_0_load609_lcssa648_i_fu_80[1]),
        .I1(tmp_reg_375),
        .I2(bPassThru_420_Out_loc_channel_dout),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__3 
       (.I0(pix_0_2_0_0_0_load609_lcssa648_i_fu_80[2]),
        .I1(tmp_reg_375),
        .I2(bPassThru_420_Out_loc_channel_dout),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__3 
       (.I0(pix_0_2_0_0_0_load609_lcssa648_i_fu_80[3]),
        .I1(tmp_reg_375),
        .I2(bPassThru_420_Out_loc_channel_dout),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__3 
       (.I0(pix_0_2_0_0_0_load609_lcssa648_i_fu_80[4]),
        .I1(tmp_reg_375),
        .I2(bPassThru_420_Out_loc_channel_dout),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__3 
       (.I0(pix_0_2_0_0_0_load609_lcssa648_i_fu_80[5]),
        .I1(tmp_reg_375),
        .I2(bPassThru_420_Out_loc_channel_dout),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__3 
       (.I0(pix_0_2_0_0_0_load609_lcssa648_i_fu_80[6]),
        .I1(tmp_reg_375),
        .I2(bPassThru_420_Out_loc_channel_dout),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__3 
       (.I0(pix_0_2_0_0_0_load609_lcssa648_i_fu_80[7]),
        .I1(tmp_reg_375),
        .I2(bPassThru_420_Out_loc_channel_dout),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG_reg[15][40]_srl16_i_1__3 
       (.I0(pix_0_5_0_0_0_load615_lcssa657_i_fu_92[0]),
        .I1(tmp_reg_375),
        .I2(bPassThru_420_Out_loc_channel_dout),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG_reg[15][41]_srl16_i_1__3 
       (.I0(pix_0_5_0_0_0_load615_lcssa657_i_fu_92[1]),
        .I1(tmp_reg_375),
        .I2(bPassThru_420_Out_loc_channel_dout),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG_reg[15][42]_srl16_i_1__3 
       (.I0(pix_0_5_0_0_0_load615_lcssa657_i_fu_92[2]),
        .I1(tmp_reg_375),
        .I2(bPassThru_420_Out_loc_channel_dout),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG_reg[15][43]_srl16_i_1__3 
       (.I0(pix_0_5_0_0_0_load615_lcssa657_i_fu_92[3]),
        .I1(tmp_reg_375),
        .I2(bPassThru_420_Out_loc_channel_dout),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG_reg[15][44]_srl16_i_1__3 
       (.I0(pix_0_5_0_0_0_load615_lcssa657_i_fu_92[4]),
        .I1(tmp_reg_375),
        .I2(bPassThru_420_Out_loc_channel_dout),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG_reg[15][45]_srl16_i_1__3 
       (.I0(pix_0_5_0_0_0_load615_lcssa657_i_fu_92[5]),
        .I1(tmp_reg_375),
        .I2(bPassThru_420_Out_loc_channel_dout),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG_reg[15][46]_srl16_i_1__3 
       (.I0(pix_0_5_0_0_0_load615_lcssa657_i_fu_92[6]),
        .I1(tmp_reg_375),
        .I2(bPassThru_420_Out_loc_channel_dout),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG_reg[15][47]_srl16_i_1__3 
       (.I0(pix_0_5_0_0_0_load615_lcssa657_i_fu_92[7]),
        .I1(tmp_reg_375),
        .I2(bPassThru_420_Out_loc_channel_dout),
        .O(in[47]));
  FDRE \add_ln998_reg_352_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln998_reg_352_reg[12]_0 [0]),
        .Q(add_ln998_reg_352[0]),
        .R(1'b0));
  FDRE \add_ln998_reg_352_reg[10] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln998_reg_352_reg[12]_0 [10]),
        .Q(add_ln998_reg_352[10]),
        .R(1'b0));
  FDRE \add_ln998_reg_352_reg[11] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln998_reg_352_reg[12]_0 [11]),
        .Q(add_ln998_reg_352[11]),
        .R(1'b0));
  FDRE \add_ln998_reg_352_reg[12] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln998_reg_352_reg[12]_0 [12]),
        .Q(add_ln998_reg_352[12]),
        .R(1'b0));
  FDRE \add_ln998_reg_352_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln998_reg_352_reg[12]_0 [1]),
        .Q(add_ln998_reg_352[1]),
        .R(1'b0));
  FDRE \add_ln998_reg_352_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln998_reg_352_reg[12]_0 [2]),
        .Q(add_ln998_reg_352[2]),
        .R(1'b0));
  FDRE \add_ln998_reg_352_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln998_reg_352_reg[12]_0 [3]),
        .Q(add_ln998_reg_352[3]),
        .R(1'b0));
  FDRE \add_ln998_reg_352_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln998_reg_352_reg[12]_0 [4]),
        .Q(add_ln998_reg_352[4]),
        .R(1'b0));
  FDRE \add_ln998_reg_352_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln998_reg_352_reg[12]_0 [5]),
        .Q(add_ln998_reg_352[5]),
        .R(1'b0));
  FDRE \add_ln998_reg_352_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln998_reg_352_reg[12]_0 [6]),
        .Q(add_ln998_reg_352[6]),
        .R(1'b0));
  FDRE \add_ln998_reg_352_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln998_reg_352_reg[12]_0 [7]),
        .Q(add_ln998_reg_352[7]),
        .R(1'b0));
  FDRE \add_ln998_reg_352_reg[8] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln998_reg_352_reg[12]_0 [8]),
        .Q(add_ln998_reg_352[8]),
        .R(1'b0));
  FDRE \add_ln998_reg_352_reg[9] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\add_ln998_reg_352_reg[12]_0 [9]),
        .Q(add_ln998_reg_352[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm[2]_i_3__3_n_5 ),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(Q),
        .O(\ap_CS_fsm[1]_i_2__0_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_3__3 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .O(\ap_CS_fsm[2]_i_3__3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_4__2 
       (.I0(\y_fu_112[12]_i_3_n_5 ),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__1_n_5 ),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_n_14),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_n_13),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp105_i_reg_370[0]_i_1 
       (.I0(\cmp105_i_reg_370[0]_i_2_n_5 ),
        .I1(\cmp105_i_reg_370[0]_i_3_n_5 ),
        .I2(y_fu_112_reg[10]),
        .I3(y_fu_112_reg[2]),
        .I4(y_fu_112_reg[0]),
        .O(cmp105_i_fu_254_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp105_i_reg_370[0]_i_2 
       (.I0(y_fu_112_reg[12]),
        .I1(y_fu_112_reg[8]),
        .I2(y_fu_112_reg[5]),
        .I3(y_fu_112_reg[7]),
        .I4(y_fu_112_reg[1]),
        .I5(y_fu_112_reg[6]),
        .O(\cmp105_i_reg_370[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp105_i_reg_370[0]_i_3 
       (.I0(y_fu_112_reg[11]),
        .I1(y_fu_112_reg[3]),
        .I2(y_fu_112_reg[9]),
        .I3(y_fu_112_reg[4]),
        .O(\cmp105_i_reg_370[0]_i_3_n_5 ));
  FDRE \cmp105_i_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp105_i_fu_254_p2),
        .Q(cmp105_i_reg_370),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_365[0]_i_10 
       (.I0(y_fu_112_reg[9]),
        .I1(zext_ln996_reg_342[9]),
        .I2(y_fu_112_reg[8]),
        .I3(zext_ln996_reg_342[8]),
        .O(\cmp33_i_reg_365[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_365[0]_i_11 
       (.I0(y_fu_112_reg[7]),
        .I1(zext_ln996_reg_342[7]),
        .I2(y_fu_112_reg[6]),
        .I3(zext_ln996_reg_342[6]),
        .O(\cmp33_i_reg_365[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_365[0]_i_12 
       (.I0(y_fu_112_reg[5]),
        .I1(zext_ln996_reg_342[5]),
        .I2(y_fu_112_reg[4]),
        .I3(zext_ln996_reg_342[4]),
        .O(\cmp33_i_reg_365[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_365[0]_i_13 
       (.I0(y_fu_112_reg[3]),
        .I1(zext_ln996_reg_342[3]),
        .I2(y_fu_112_reg[2]),
        .I3(zext_ln996_reg_342[2]),
        .O(\cmp33_i_reg_365[0]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_365[0]_i_14 
       (.I0(y_fu_112_reg[1]),
        .I1(zext_ln996_reg_342[1]),
        .I2(y_fu_112_reg[0]),
        .I3(zext_ln996_reg_342[0]),
        .O(\cmp33_i_reg_365[0]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp33_i_reg_365[0]_i_2 
       (.I0(zext_ln996_reg_342[11]),
        .I1(y_fu_112_reg[11]),
        .I2(zext_ln996_reg_342[10]),
        .I3(y_fu_112_reg[10]),
        .O(\cmp33_i_reg_365[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp33_i_reg_365[0]_i_3 
       (.I0(zext_ln996_reg_342[9]),
        .I1(y_fu_112_reg[9]),
        .I2(zext_ln996_reg_342[8]),
        .I3(y_fu_112_reg[8]),
        .O(\cmp33_i_reg_365[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp33_i_reg_365[0]_i_4 
       (.I0(zext_ln996_reg_342[7]),
        .I1(y_fu_112_reg[7]),
        .I2(zext_ln996_reg_342[6]),
        .I3(y_fu_112_reg[6]),
        .O(\cmp33_i_reg_365[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp33_i_reg_365[0]_i_5 
       (.I0(zext_ln996_reg_342[5]),
        .I1(y_fu_112_reg[5]),
        .I2(zext_ln996_reg_342[4]),
        .I3(y_fu_112_reg[4]),
        .O(\cmp33_i_reg_365[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp33_i_reg_365[0]_i_6 
       (.I0(zext_ln996_reg_342[3]),
        .I1(y_fu_112_reg[3]),
        .I2(zext_ln996_reg_342[2]),
        .I3(y_fu_112_reg[2]),
        .O(\cmp33_i_reg_365[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp33_i_reg_365[0]_i_7 
       (.I0(zext_ln996_reg_342[1]),
        .I1(y_fu_112_reg[1]),
        .I2(zext_ln996_reg_342[0]),
        .I3(y_fu_112_reg[0]),
        .O(\cmp33_i_reg_365[0]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmp33_i_reg_365[0]_i_8 
       (.I0(y_fu_112_reg[12]),
        .O(\cmp33_i_reg_365[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_365[0]_i_9 
       (.I0(y_fu_112_reg[11]),
        .I1(zext_ln996_reg_342[11]),
        .I2(y_fu_112_reg[10]),
        .I3(zext_ln996_reg_342[10]),
        .O(\cmp33_i_reg_365[0]_i_9_n_5 ));
  FDRE \cmp33_i_reg_365_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp33_i_fu_248_p2),
        .Q(cmp33_i_reg_365),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \cmp33_i_reg_365_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_cmp33_i_reg_365_reg[0]_i_1_CO_UNCONNECTED [7],cmp33_i_fu_248_p2,\cmp33_i_reg_365_reg[0]_i_1_n_7 ,\cmp33_i_reg_365_reg[0]_i_1_n_8 ,\cmp33_i_reg_365_reg[0]_i_1_n_9 ,\cmp33_i_reg_365_reg[0]_i_1_n_10 ,\cmp33_i_reg_365_reg[0]_i_1_n_11 ,\cmp33_i_reg_365_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,\cmp33_i_reg_365[0]_i_2_n_5 ,\cmp33_i_reg_365[0]_i_3_n_5 ,\cmp33_i_reg_365[0]_i_4_n_5 ,\cmp33_i_reg_365[0]_i_5_n_5 ,\cmp33_i_reg_365[0]_i_6_n_5 ,\cmp33_i_reg_365[0]_i_7_n_5 }),
        .O(\NLW_cmp33_i_reg_365_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,\cmp33_i_reg_365[0]_i_8_n_5 ,\cmp33_i_reg_365[0]_i_9_n_5 ,\cmp33_i_reg_365[0]_i_10_n_5 ,\cmp33_i_reg_365[0]_i_11_n_5 ,\cmp33_i_reg_365[0]_i_12_n_5 ,\cmp33_i_reg_365[0]_i_13_n_5 ,\cmp33_i_reg_365[0]_i_14_n_5 }));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_360[0]_i_2 
       (.I0(y_fu_112_reg[7]),
        .O(\empty_reg_360[0]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_360[0]_i_3 
       (.I0(y_fu_112_reg[6]),
        .O(\empty_reg_360[0]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_360[0]_i_4 
       (.I0(y_fu_112_reg[5]),
        .O(\empty_reg_360[0]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_360[0]_i_5 
       (.I0(y_fu_112_reg[4]),
        .O(\empty_reg_360[0]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_360[0]_i_6 
       (.I0(y_fu_112_reg[3]),
        .O(\empty_reg_360[0]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_360[0]_i_7 
       (.I0(y_fu_112_reg[2]),
        .O(\empty_reg_360[0]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_360[0]_i_8 
       (.I0(y_fu_112_reg[1]),
        .O(\empty_reg_360[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_360[0]_i_9 
       (.I0(y_fu_112_reg[0]),
        .I1(zext_ln952_reg_337_reg),
        .O(\empty_reg_360[0]_i_9_n_5 ));
  FDRE \empty_reg_360_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_reg_360_reg[0]_i_1_n_20 ),
        .Q(empty_reg_360),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \empty_reg_360_reg[0]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\empty_reg_360_reg[0]_i_1_n_5 ,\empty_reg_360_reg[0]_i_1_n_6 ,\empty_reg_360_reg[0]_i_1_n_7 ,\empty_reg_360_reg[0]_i_1_n_8 ,\empty_reg_360_reg[0]_i_1_n_9 ,\empty_reg_360_reg[0]_i_1_n_10 ,\empty_reg_360_reg[0]_i_1_n_11 ,\empty_reg_360_reg[0]_i_1_n_12 }),
        .DI(y_fu_112_reg[7:0]),
        .O({\NLW_empty_reg_360_reg[0]_i_1_O_UNCONNECTED [7:1],\empty_reg_360_reg[0]_i_1_n_20 }),
        .S({\empty_reg_360[0]_i_2_n_5 ,\empty_reg_360[0]_i_3_n_5 ,\empty_reg_360[0]_i_4_n_5 ,\empty_reg_360[0]_i_5_n_5 ,\empty_reg_360[0]_i_6_n_5 ,\empty_reg_360[0]_i_7_n_5 ,\empty_reg_360[0]_i_8_n_5 ,\empty_reg_360[0]_i_9_n_5 }));
  bd_2d50_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2 grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162
       (.D({grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_n_13,grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_n_14}),
        .DI({linebuf_c_U_n_29,linebuf_c_U_n_30,linebuf_c_U_n_31,linebuf_c_U_n_32,linebuf_c_U_n_33,linebuf_c_2_U_n_22,zext_ln1143_2_fu_486_p1}),
        .DINADIN({p_lcssa618666_i_fu_104,p_lcssa616660_i_fu_96}),
        .DOUTADOUT({linebuf_c_q0[15],linebuf_c_q0[7]}),
        .E(E),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .S({linebuf_c_U_n_47,linebuf_c_U_n_48,linebuf_c_U_n_49,linebuf_c_U_n_50,linebuf_c_U_n_51,linebuf_c_2_U_n_21,linebuf_c_U_n_52,linebuf_c_U_n_53}),
        .\SRL_SIG_reg[15][14]_srl16_i_1__3 (linebuf_c_U_n_54),
        .\SRL_SIG_reg[15][32]_srl16_i_1__3_0 ({linebuf_c_U_n_36,linebuf_c_U_n_37,linebuf_c_U_n_38,linebuf_c_U_n_39,linebuf_c_U_n_40,linebuf_c_2_U_n_24,zext_ln1143_6_fu_538_p1}),
        .\SRL_SIG_reg[15][32]_srl16_i_1__3_1 ({linebuf_c_U_n_55,linebuf_c_U_n_56,linebuf_c_U_n_57,linebuf_c_U_n_58,linebuf_c_U_n_59,linebuf_c_2_U_n_23,linebuf_c_U_n_60,linebuf_c_U_n_61}),
        .\SRL_SIG_reg[15][38]_srl16_i_1__3 (linebuf_c_U_n_62),
        .WEA(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_y_we0),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_2__0_n_5 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm[2]_i_3__3_n_5 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bPassThru_420_Out_loc_channel_dout(bPassThru_420_Out_loc_channel_dout),
        .cmp33_i_reg_365(cmp33_i_reg_365),
        .empty_reg_360(empty_reg_360),
        .full_n_reg(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o_ap_vld),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_n_108),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_0(\y_fu_112[12]_i_3_n_5 ),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0),
        .in({in[37:32],in[13:8]}),
        .\linebuf_c_2_addr_reg_711_reg[10]_0 (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_y_address0),
        .out(out),
        .\p_lcssa616660_i_fu_96_reg[7] (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o),
        .\p_lcssa617663_i_fu_100_reg[7] (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o),
        .\p_lcssa617663_i_fu_100_reg[7]_0 (p_lcssa617663_i_fu_100),
        .\p_lcssa618666_i_fu_104_reg[7] (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o),
        .\p_lcssa619669_i_fu_108_reg[7] (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o),
        .\p_lcssa619669_i_fu_108_reg[7]_0 (p_lcssa619669_i_fu_108),
        .\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7] (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o),
        .\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0 (pix_0_0_0_0_0_load605_lcssa642_i_fu_72),
        .\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7] (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o),
        .\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0 (pix_0_1_0_0_0_load607_lcssa645_i_fu_76),
        .\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7] (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o),
        .\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0 (pix_0_2_0_0_0_load609_lcssa648_i_fu_80),
        .\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7] (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o),
        .\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0 (pix_0_3_0_0_0_load611_lcssa651_i_fu_84),
        .\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7] (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o),
        .\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0 (pix_0_4_0_0_0_load613_lcssa654_i_fu_88),
        .\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7] (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o),
        .\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0 (pix_0_5_0_0_0_load615_lcssa657_i_fu_92),
        .push(push),
        .ram_reg_bram_0(add_ln1143_2_fu_506_p2),
        .ram_reg_bram_0_0(add_ln1143_5_fu_558_p2),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_vresampled_full_n(stream_out_vresampled_full_n),
        .tmp_reg_375(tmp_reg_375),
        .\x_2_reg_691_reg[10]_0 (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_address0),
        .\x_fu_122[10]_i_5 (trunc_ln_reg_347));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_n_108),
        .Q(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_2d50_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W linebuf_c_2_U
       (.DI(linebuf_c_2_U_n_22),
        .DINADIN(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_2_d0),
        .DOUTADOUT({linebuf_c_q0[10:8],linebuf_c_q0[2:0]}),
        .DOUTBDOUT(linebuf_c_2_q1),
        .Q(p_lcssa617663_i_fu_100[2]),
        .S(linebuf_c_2_U_n_21),
        .WEA(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_y_we0),
        .add_ln1143_5_fu_558_p2_carry(p_lcssa619669_i_fu_108[2]),
        .ap_clk(ap_clk),
        .cmp33_i_reg_365(cmp33_i_reg_365),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0),
        .ram_reg_bram_0_0(linebuf_c_2_U_n_23),
        .ram_reg_bram_0_1(linebuf_c_2_U_n_24),
        .ram_reg_bram_0_2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_y_address0),
        .ram_reg_bram_0_3(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_address0));
  bd_2d50_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W linebuf_c_U
       (.DI({linebuf_c_U_n_29,linebuf_c_U_n_30,linebuf_c_U_n_31,linebuf_c_U_n_32,linebuf_c_U_n_33,zext_ln1143_2_fu_486_p1}),
        .DINADIN(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_2_d0),
        .DOUTADOUT({linebuf_c_q0[15],linebuf_c_q0[10:7],linebuf_c_q0[2:0]}),
        .DOUTBDOUT(linebuf_c_2_q1),
        .Q(p_lcssa617663_i_fu_100),
        .S({linebuf_c_U_n_47,linebuf_c_U_n_48,linebuf_c_U_n_49,linebuf_c_U_n_50,linebuf_c_U_n_51,linebuf_c_U_n_52,linebuf_c_U_n_53}),
        .\SRL_SIG_reg[15][15]_srl16 (pix_0_1_0_0_0_load607_lcssa645_i_fu_76[7:6]),
        .\SRL_SIG_reg[15][15]_srl16_0 (add_ln1143_2_fu_506_p2),
        .\SRL_SIG_reg[15][39]_srl16 (pix_0_4_0_0_0_load613_lcssa654_i_fu_88[7:6]),
        .\SRL_SIG_reg[15][39]_srl16_0 (add_ln1143_5_fu_558_p2),
        .ap_clk(ap_clk),
        .bPassThru_420_Out_loc_channel_dout(bPassThru_420_Out_loc_channel_dout),
        .cmp105_i_reg_370(cmp105_i_reg_370),
        .cmp33_i_reg_365(cmp33_i_reg_365),
        .empty_reg_360(empty_reg_360),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0),
        .in({in[39:38],in[15:14]}),
        .out({out[39:32],out[15:8]}),
        .\p_lcssa617663_i_fu_100_reg[7] (linebuf_c_U_n_54),
        .\p_lcssa619669_i_fu_108_reg[7] (linebuf_c_U_n_62),
        .ram_reg_bram_0_0({linebuf_c_U_n_36,linebuf_c_U_n_37,linebuf_c_U_n_38,linebuf_c_U_n_39,linebuf_c_U_n_40,zext_ln1143_6_fu_538_p1}),
        .ram_reg_bram_0_1({linebuf_c_U_n_55,linebuf_c_U_n_56,linebuf_c_U_n_57,linebuf_c_U_n_58,linebuf_c_U_n_59,linebuf_c_U_n_60,linebuf_c_U_n_61}),
        .ram_reg_bram_0_2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_address0),
        .ram_reg_bram_0_3(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o_ap_vld),
        .ram_reg_bram_0_4(p_lcssa619669_i_fu_108),
        .tmp_reg_375(tmp_reg_375));
  bd_2d50_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W_29 linebuf_y_U
       (.DINADIN({p_lcssa618666_i_fu_104,p_lcssa616660_i_fu_96}),
        .Q(pix_0_0_0_0_0_load605_lcssa642_i_fu_72),
        .\SRL_SIG_reg[15][31]_srl16 (pix_0_3_0_0_0_load611_lcssa651_i_fu_84),
        .WEA(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_y_we0),
        .ap_clk(ap_clk),
        .bPassThru_420_Out_loc_channel_dout(bPassThru_420_Out_loc_channel_dout),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0),
        .in({in[31:24],in[7:0]}),
        .ram_reg_bram_0_0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_y_address0),
        .ram_reg_bram_0_1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_address0),
        .tmp_reg_375(tmp_reg_375));
  FDRE \p_lcssa616660_i_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o[0]),
        .Q(p_lcssa616660_i_fu_96[0]),
        .R(1'b0));
  FDRE \p_lcssa616660_i_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o[1]),
        .Q(p_lcssa616660_i_fu_96[1]),
        .R(1'b0));
  FDRE \p_lcssa616660_i_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o[2]),
        .Q(p_lcssa616660_i_fu_96[2]),
        .R(1'b0));
  FDRE \p_lcssa616660_i_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o[3]),
        .Q(p_lcssa616660_i_fu_96[3]),
        .R(1'b0));
  FDRE \p_lcssa616660_i_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o[4]),
        .Q(p_lcssa616660_i_fu_96[4]),
        .R(1'b0));
  FDRE \p_lcssa616660_i_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o[5]),
        .Q(p_lcssa616660_i_fu_96[5]),
        .R(1'b0));
  FDRE \p_lcssa616660_i_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o[6]),
        .Q(p_lcssa616660_i_fu_96[6]),
        .R(1'b0));
  FDRE \p_lcssa616660_i_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o[7]),
        .Q(p_lcssa616660_i_fu_96[7]),
        .R(1'b0));
  FDRE \p_lcssa617663_i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o[0]),
        .Q(p_lcssa617663_i_fu_100[0]),
        .R(1'b0));
  FDRE \p_lcssa617663_i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o[1]),
        .Q(p_lcssa617663_i_fu_100[1]),
        .R(1'b0));
  FDRE \p_lcssa617663_i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o[2]),
        .Q(p_lcssa617663_i_fu_100[2]),
        .R(1'b0));
  FDRE \p_lcssa617663_i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o[3]),
        .Q(p_lcssa617663_i_fu_100[3]),
        .R(1'b0));
  FDRE \p_lcssa617663_i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o[4]),
        .Q(p_lcssa617663_i_fu_100[4]),
        .R(1'b0));
  FDRE \p_lcssa617663_i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o[5]),
        .Q(p_lcssa617663_i_fu_100[5]),
        .R(1'b0));
  FDRE \p_lcssa617663_i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o[6]),
        .Q(p_lcssa617663_i_fu_100[6]),
        .R(1'b0));
  FDRE \p_lcssa617663_i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o[7]),
        .Q(p_lcssa617663_i_fu_100[7]),
        .R(1'b0));
  FDRE \p_lcssa618666_i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o[0]),
        .Q(p_lcssa618666_i_fu_104[0]),
        .R(1'b0));
  FDRE \p_lcssa618666_i_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o[1]),
        .Q(p_lcssa618666_i_fu_104[1]),
        .R(1'b0));
  FDRE \p_lcssa618666_i_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o[2]),
        .Q(p_lcssa618666_i_fu_104[2]),
        .R(1'b0));
  FDRE \p_lcssa618666_i_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o[3]),
        .Q(p_lcssa618666_i_fu_104[3]),
        .R(1'b0));
  FDRE \p_lcssa618666_i_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o[4]),
        .Q(p_lcssa618666_i_fu_104[4]),
        .R(1'b0));
  FDRE \p_lcssa618666_i_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o[5]),
        .Q(p_lcssa618666_i_fu_104[5]),
        .R(1'b0));
  FDRE \p_lcssa618666_i_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o[6]),
        .Q(p_lcssa618666_i_fu_104[6]),
        .R(1'b0));
  FDRE \p_lcssa618666_i_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o[7]),
        .Q(p_lcssa618666_i_fu_104[7]),
        .R(1'b0));
  FDRE \p_lcssa619669_i_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o[0]),
        .Q(p_lcssa619669_i_fu_108[0]),
        .R(1'b0));
  FDRE \p_lcssa619669_i_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o[1]),
        .Q(p_lcssa619669_i_fu_108[1]),
        .R(1'b0));
  FDRE \p_lcssa619669_i_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o[2]),
        .Q(p_lcssa619669_i_fu_108[2]),
        .R(1'b0));
  FDRE \p_lcssa619669_i_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o[3]),
        .Q(p_lcssa619669_i_fu_108[3]),
        .R(1'b0));
  FDRE \p_lcssa619669_i_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o[4]),
        .Q(p_lcssa619669_i_fu_108[4]),
        .R(1'b0));
  FDRE \p_lcssa619669_i_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o[5]),
        .Q(p_lcssa619669_i_fu_108[5]),
        .R(1'b0));
  FDRE \p_lcssa619669_i_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o[6]),
        .Q(p_lcssa619669_i_fu_108[6]),
        .R(1'b0));
  FDRE \p_lcssa619669_i_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o[7]),
        .Q(p_lcssa619669_i_fu_108[7]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o[0]),
        .Q(pix_0_0_0_0_0_load605_lcssa642_i_fu_72[0]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o[1]),
        .Q(pix_0_0_0_0_0_load605_lcssa642_i_fu_72[1]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o[2]),
        .Q(pix_0_0_0_0_0_load605_lcssa642_i_fu_72[2]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o[3]),
        .Q(pix_0_0_0_0_0_load605_lcssa642_i_fu_72[3]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o[4]),
        .Q(pix_0_0_0_0_0_load605_lcssa642_i_fu_72[4]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o[5]),
        .Q(pix_0_0_0_0_0_load605_lcssa642_i_fu_72[5]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o[6]),
        .Q(pix_0_0_0_0_0_load605_lcssa642_i_fu_72[6]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o[7]),
        .Q(pix_0_0_0_0_0_load605_lcssa642_i_fu_72[7]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o[0]),
        .Q(pix_0_1_0_0_0_load607_lcssa645_i_fu_76[0]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o[1]),
        .Q(pix_0_1_0_0_0_load607_lcssa645_i_fu_76[1]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o[2]),
        .Q(pix_0_1_0_0_0_load607_lcssa645_i_fu_76[2]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o[3]),
        .Q(pix_0_1_0_0_0_load607_lcssa645_i_fu_76[3]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o[4]),
        .Q(pix_0_1_0_0_0_load607_lcssa645_i_fu_76[4]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o[5]),
        .Q(pix_0_1_0_0_0_load607_lcssa645_i_fu_76[5]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o[6]),
        .Q(pix_0_1_0_0_0_load607_lcssa645_i_fu_76[6]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o[7]),
        .Q(pix_0_1_0_0_0_load607_lcssa645_i_fu_76[7]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o[0]),
        .Q(pix_0_2_0_0_0_load609_lcssa648_i_fu_80[0]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o[1]),
        .Q(pix_0_2_0_0_0_load609_lcssa648_i_fu_80[1]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o[2]),
        .Q(pix_0_2_0_0_0_load609_lcssa648_i_fu_80[2]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o[3]),
        .Q(pix_0_2_0_0_0_load609_lcssa648_i_fu_80[3]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o[4]),
        .Q(pix_0_2_0_0_0_load609_lcssa648_i_fu_80[4]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o[5]),
        .Q(pix_0_2_0_0_0_load609_lcssa648_i_fu_80[5]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o[6]),
        .Q(pix_0_2_0_0_0_load609_lcssa648_i_fu_80[6]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o[7]),
        .Q(pix_0_2_0_0_0_load609_lcssa648_i_fu_80[7]),
        .R(1'b0));
  FDRE \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o[0]),
        .Q(pix_0_3_0_0_0_load611_lcssa651_i_fu_84[0]),
        .R(1'b0));
  FDRE \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o[1]),
        .Q(pix_0_3_0_0_0_load611_lcssa651_i_fu_84[1]),
        .R(1'b0));
  FDRE \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o[2]),
        .Q(pix_0_3_0_0_0_load611_lcssa651_i_fu_84[2]),
        .R(1'b0));
  FDRE \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o[3]),
        .Q(pix_0_3_0_0_0_load611_lcssa651_i_fu_84[3]),
        .R(1'b0));
  FDRE \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o[4]),
        .Q(pix_0_3_0_0_0_load611_lcssa651_i_fu_84[4]),
        .R(1'b0));
  FDRE \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o[5]),
        .Q(pix_0_3_0_0_0_load611_lcssa651_i_fu_84[5]),
        .R(1'b0));
  FDRE \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o[6]),
        .Q(pix_0_3_0_0_0_load611_lcssa651_i_fu_84[6]),
        .R(1'b0));
  FDRE \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o[7]),
        .Q(pix_0_3_0_0_0_load611_lcssa651_i_fu_84[7]),
        .R(1'b0));
  FDRE \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o[0]),
        .Q(pix_0_4_0_0_0_load613_lcssa654_i_fu_88[0]),
        .R(1'b0));
  FDRE \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o[1]),
        .Q(pix_0_4_0_0_0_load613_lcssa654_i_fu_88[1]),
        .R(1'b0));
  FDRE \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o[2]),
        .Q(pix_0_4_0_0_0_load613_lcssa654_i_fu_88[2]),
        .R(1'b0));
  FDRE \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o[3]),
        .Q(pix_0_4_0_0_0_load613_lcssa654_i_fu_88[3]),
        .R(1'b0));
  FDRE \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o[4]),
        .Q(pix_0_4_0_0_0_load613_lcssa654_i_fu_88[4]),
        .R(1'b0));
  FDRE \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o[5]),
        .Q(pix_0_4_0_0_0_load613_lcssa654_i_fu_88[5]),
        .R(1'b0));
  FDRE \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o[6]),
        .Q(pix_0_4_0_0_0_load613_lcssa654_i_fu_88[6]),
        .R(1'b0));
  FDRE \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o[7]),
        .Q(pix_0_4_0_0_0_load613_lcssa654_i_fu_88[7]),
        .R(1'b0));
  FDRE \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o[0]),
        .Q(pix_0_5_0_0_0_load615_lcssa657_i_fu_92[0]),
        .R(1'b0));
  FDRE \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o[1]),
        .Q(pix_0_5_0_0_0_load615_lcssa657_i_fu_92[1]),
        .R(1'b0));
  FDRE \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o[2]),
        .Q(pix_0_5_0_0_0_load615_lcssa657_i_fu_92[2]),
        .R(1'b0));
  FDRE \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o[3]),
        .Q(pix_0_5_0_0_0_load615_lcssa657_i_fu_92[3]),
        .R(1'b0));
  FDRE \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o[4]),
        .Q(pix_0_5_0_0_0_load615_lcssa657_i_fu_92[4]),
        .R(1'b0));
  FDRE \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o[5]),
        .Q(pix_0_5_0_0_0_load615_lcssa657_i_fu_92[5]),
        .R(1'b0));
  FDRE \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o[6]),
        .Q(pix_0_5_0_0_0_load615_lcssa657_i_fu_92[6]),
        .R(1'b0));
  FDRE \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o[7]),
        .Q(pix_0_5_0_0_0_load615_lcssa657_i_fu_92[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_375[0]_i_2 
       (.I0(y_fu_112_reg[12]),
        .O(\tmp_reg_375[0]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_375[0]_i_3 
       (.I0(y_fu_112_reg[11]),
        .O(\tmp_reg_375[0]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_375[0]_i_4 
       (.I0(y_fu_112_reg[10]),
        .O(\tmp_reg_375[0]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_375[0]_i_5 
       (.I0(y_fu_112_reg[9]),
        .O(\tmp_reg_375[0]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_375[0]_i_6 
       (.I0(y_fu_112_reg[8]),
        .O(\tmp_reg_375[0]_i_6_n_5 ));
  FDRE \tmp_reg_375_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in),
        .Q(tmp_reg_375),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_reg_375_reg[0]_i_1 
       (.CI(\empty_reg_360_reg[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_reg_375_reg[0]_i_1_CO_UNCONNECTED [7:4],\tmp_reg_375_reg[0]_i_1_n_9 ,\tmp_reg_375_reg[0]_i_1_n_10 ,\tmp_reg_375_reg[0]_i_1_n_11 ,\tmp_reg_375_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,y_fu_112_reg[11:8]}),
        .O({\NLW_tmp_reg_375_reg[0]_i_1_O_UNCONNECTED [7:5],p_0_in,\NLW_tmp_reg_375_reg[0]_i_1_O_UNCONNECTED [3:0]}),
        .S({1'b0,1'b0,1'b0,\tmp_reg_375[0]_i_2_n_5 ,\tmp_reg_375[0]_i_3_n_5 ,\tmp_reg_375[0]_i_4_n_5 ,\tmp_reg_375[0]_i_5_n_5 ,\tmp_reg_375[0]_i_6_n_5 }));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \trunc_ln_reg_347[10]_i_1 
       (.I0(Q),
        .I1(HwReg_height_c25_empty_n),
        .I2(HwReg_width_c19_empty_n),
        .I3(HwReg_width_c_full_n),
        .I4(HwReg_height_c_full_n),
        .I5(v_vcresampler_core_U0_ap_start),
        .O(v_vcresampler_core_U0_HwReg_width_read));
  FDRE \trunc_ln_reg_347_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[0]),
        .Q(trunc_ln_reg_347[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[10] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[10]),
        .Q(trunc_ln_reg_347[10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[1]),
        .Q(trunc_ln_reg_347[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[2]),
        .Q(trunc_ln_reg_347[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[3]),
        .Q(trunc_ln_reg_347[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[4]),
        .Q(trunc_ln_reg_347[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[5]),
        .Q(trunc_ln_reg_347[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[6]),
        .Q(trunc_ln_reg_347[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[7]),
        .Q(trunc_ln_reg_347[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[8] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[8]),
        .Q(trunc_ln_reg_347[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_347_reg[9] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(D[9]),
        .Q(trunc_ln_reg_347[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_112[0]_i_1 
       (.I0(y_fu_112_reg[0]),
        .O(\y_fu_112[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_fu_112[12]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\y_fu_112[12]_i_3_n_5 ),
        .O(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \y_fu_112[12]_i_3 
       (.I0(add_ln998_reg_352[12]),
        .I1(y_fu_112_reg[12]),
        .I2(\y_fu_112[12]_i_4_n_5 ),
        .I3(\y_fu_112[12]_i_5_n_5 ),
        .I4(\y_fu_112[12]_i_6_n_5 ),
        .I5(\y_fu_112[12]_i_7_n_5 ),
        .O(\y_fu_112[12]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \y_fu_112[12]_i_4 
       (.I0(add_ln998_reg_352[3]),
        .I1(y_fu_112_reg[3]),
        .I2(y_fu_112_reg[4]),
        .I3(add_ln998_reg_352[4]),
        .I4(y_fu_112_reg[5]),
        .I5(add_ln998_reg_352[5]),
        .O(\y_fu_112[12]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \y_fu_112[12]_i_5 
       (.I0(add_ln998_reg_352[0]),
        .I1(y_fu_112_reg[0]),
        .I2(y_fu_112_reg[2]),
        .I3(add_ln998_reg_352[2]),
        .I4(y_fu_112_reg[1]),
        .I5(add_ln998_reg_352[1]),
        .O(\y_fu_112[12]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \y_fu_112[12]_i_6 
       (.I0(add_ln998_reg_352[9]),
        .I1(y_fu_112_reg[9]),
        .I2(y_fu_112_reg[11]),
        .I3(add_ln998_reg_352[11]),
        .I4(y_fu_112_reg[10]),
        .I5(add_ln998_reg_352[10]),
        .O(\y_fu_112[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \y_fu_112[12]_i_7 
       (.I0(add_ln998_reg_352[6]),
        .I1(y_fu_112_reg[6]),
        .I2(y_fu_112_reg[8]),
        .I3(add_ln998_reg_352[8]),
        .I4(y_fu_112_reg[7]),
        .I5(add_ln998_reg_352[7]),
        .O(\y_fu_112[12]_i_7_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0),
        .D(\y_fu_112[0]_i_1_n_5 ),
        .Q(y_fu_112_reg[0]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0),
        .D(add_ln998_2_fu_232_p2[10]),
        .Q(y_fu_112_reg[10]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0),
        .D(add_ln998_2_fu_232_p2[11]),
        .Q(y_fu_112_reg[11]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[12] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0),
        .D(add_ln998_2_fu_232_p2[12]),
        .Q(y_fu_112_reg[12]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_fu_112_reg[12]_i_2 
       (.CI(\y_fu_112_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y_fu_112_reg[12]_i_2_CO_UNCONNECTED [7:3],\y_fu_112_reg[12]_i_2_n_10 ,\y_fu_112_reg[12]_i_2_n_11 ,\y_fu_112_reg[12]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_fu_112_reg[12]_i_2_O_UNCONNECTED [7:4],add_ln998_2_fu_232_p2[12:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,y_fu_112_reg[12:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0),
        .D(add_ln998_2_fu_232_p2[1]),
        .Q(y_fu_112_reg[1]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0),
        .D(add_ln998_2_fu_232_p2[2]),
        .Q(y_fu_112_reg[2]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0),
        .D(add_ln998_2_fu_232_p2[3]),
        .Q(y_fu_112_reg[3]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0),
        .D(add_ln998_2_fu_232_p2[4]),
        .Q(y_fu_112_reg[4]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0),
        .D(add_ln998_2_fu_232_p2[5]),
        .Q(y_fu_112_reg[5]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0),
        .D(add_ln998_2_fu_232_p2[6]),
        .Q(y_fu_112_reg[6]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0),
        .D(add_ln998_2_fu_232_p2[7]),
        .Q(y_fu_112_reg[7]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0),
        .D(add_ln998_2_fu_232_p2[8]),
        .Q(y_fu_112_reg[8]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_fu_112_reg[8]_i_1 
       (.CI(y_fu_112_reg[0]),
        .CI_TOP(1'b0),
        .CO({\y_fu_112_reg[8]_i_1_n_5 ,\y_fu_112_reg[8]_i_1_n_6 ,\y_fu_112_reg[8]_i_1_n_7 ,\y_fu_112_reg[8]_i_1_n_8 ,\y_fu_112_reg[8]_i_1_n_9 ,\y_fu_112_reg[8]_i_1_n_10 ,\y_fu_112_reg[8]_i_1_n_11 ,\y_fu_112_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln998_2_fu_232_p2[8:1]),
        .S(y_fu_112_reg[8:1]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0),
        .D(add_ln998_2_fu_232_p2[9]),
        .Q(y_fu_112_reg[9]),
        .R(v_vcresampler_core_U0_HwReg_width_read));
  FDRE \zext_ln952_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(yOffset_fu_189_p2),
        .Q(zext_ln952_reg_337_reg),
        .R(1'b0));
  FDRE \zext_ln996_reg_342_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln996_reg_342_reg[11]_0 [0]),
        .Q(zext_ln996_reg_342[0]),
        .R(1'b0));
  FDRE \zext_ln996_reg_342_reg[10] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln996_reg_342_reg[11]_0 [10]),
        .Q(zext_ln996_reg_342[10]),
        .R(1'b0));
  FDRE \zext_ln996_reg_342_reg[11] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln996_reg_342_reg[11]_0 [11]),
        .Q(zext_ln996_reg_342[11]),
        .R(1'b0));
  FDRE \zext_ln996_reg_342_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln996_reg_342_reg[11]_0 [1]),
        .Q(zext_ln996_reg_342[1]),
        .R(1'b0));
  FDRE \zext_ln996_reg_342_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln996_reg_342_reg[11]_0 [2]),
        .Q(zext_ln996_reg_342[2]),
        .R(1'b0));
  FDRE \zext_ln996_reg_342_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln996_reg_342_reg[11]_0 [3]),
        .Q(zext_ln996_reg_342[3]),
        .R(1'b0));
  FDRE \zext_ln996_reg_342_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln996_reg_342_reg[11]_0 [4]),
        .Q(zext_ln996_reg_342[4]),
        .R(1'b0));
  FDRE \zext_ln996_reg_342_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln996_reg_342_reg[11]_0 [5]),
        .Q(zext_ln996_reg_342[5]),
        .R(1'b0));
  FDRE \zext_ln996_reg_342_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln996_reg_342_reg[11]_0 [6]),
        .Q(zext_ln996_reg_342[6]),
        .R(1'b0));
  FDRE \zext_ln996_reg_342_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln996_reg_342_reg[11]_0 [7]),
        .Q(zext_ln996_reg_342[7]),
        .R(1'b0));
  FDRE \zext_ln996_reg_342_reg[8] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln996_reg_342_reg[11]_0 [8]),
        .Q(zext_ln996_reg_342[8]),
        .R(1'b0));
  FDRE \zext_ln996_reg_342_reg[9] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_HwReg_width_read),
        .D(\zext_ln996_reg_342_reg[11]_0 [9]),
        .Q(zext_ln996_reg_342[9]),
        .R(1'b0));
endmodule

module bd_2d50_csc_0_v_vcresampler_core_1
   (v_vcresampler_core_1_U0_HwReg_height_c28_write,
    tmp_reg_405,
    E,
    Q,
    in,
    mOutPtr0,
    empty_n_reg,
    push,
    mOutPtr16_out,
    mOutPtr0__9,
    pop__0,
    ap_clk,
    p_0_in,
    out,
    ap_rst_n_inv,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    bPassThru_420_In_loc_channel_dout,
    p_14_in,
    HwReg_height_c29_empty_n,
    HwReg_width_c22_full_n,
    v_vcresampler_core_1_U0_ap_start,
    HwReg_width_c23_empty_n,
    HwReg_height_c28_full_n,
    stream_in_vresampled_full_n,
    stream_in_empty_n,
    full_n_reg,
    stream_in_vresampled_empty_n,
    v_hcresampler_core_2_U0_stream_in_vresampled_read,
    bPassThru_420_In_loc_channel_full_n,
    empty_n_reg_0,
    ap_done_reg,
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
    D,
    \zext_ln996_reg_367_reg[11]_0 ,
    \add_ln998_reg_377_reg[12]_0 );
  output v_vcresampler_core_1_U0_HwReg_height_c28_write;
  output tmp_reg_405;
  output [0:0]E;
  output [0:0]Q;
  output [47:0]in;
  output mOutPtr0;
  output [0:0]empty_n_reg;
  output push;
  output mOutPtr16_out;
  output mOutPtr0__9;
  output pop__0;
  input ap_clk;
  input p_0_in;
  input [47:0]out;
  input ap_rst_n_inv;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input bPassThru_420_In_loc_channel_dout;
  input p_14_in;
  input HwReg_height_c29_empty_n;
  input HwReg_width_c22_full_n;
  input v_vcresampler_core_1_U0_ap_start;
  input HwReg_width_c23_empty_n;
  input HwReg_height_c28_full_n;
  input stream_in_vresampled_full_n;
  input stream_in_empty_n;
  input [0:0]full_n_reg;
  input stream_in_vresampled_empty_n;
  input v_hcresampler_core_2_U0_stream_in_vresampled_read;
  input bPassThru_420_In_loc_channel_full_n;
  input empty_n_reg_0;
  input ap_done_reg;
  input ap_sync_reg_channel_write_bPassThru_420_In_loc_channel;
  input [10:0]D;
  input [11:0]\zext_ln996_reg_367_reg[11]_0 ;
  input [12:0]\add_ln998_reg_377_reg[12]_0 ;

  wire [10:0]D;
  wire [0:0]E;
  wire HwReg_height_c28_full_n;
  wire HwReg_height_c29_empty_n;
  wire HwReg_width_c22_full_n;
  wire HwReg_width_c23_empty_n;
  wire [0:0]Q;
  wire [12:1]add_ln998_1_fu_248_p2;
  wire [12:0]add_ln998_reg_377;
  wire [12:0]\add_ln998_reg_377_reg[12]_0 ;
  wire \ap_CS_fsm[2]_i_4_n_5 ;
  wire \ap_CS_fsm[2]_i_5_n_5 ;
  wire \ap_CS_fsm[2]_i_6_n_5 ;
  wire \ap_CS_fsm[2]_i_7_n_5 ;
  wire \ap_CS_fsm[2]_i_8_n_5 ;
  wire \ap_CS_fsm[2]_i_9_n_5 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire [1:1]ap_phi_mux_empty_66_phi_fu_248_p4;
  wire [1:1]ap_phi_mux_empty_67_phi_fu_257_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_bPassThru_420_In_loc_channel;
  wire bPassThru_420_In_loc_channel_dout;
  wire bPassThru_420_In_loc_channel_full_n;
  wire cmp105_i_fu_279_p2;
  wire cmp105_i_reg_400;
  wire \cmp105_i_reg_400[0]_i_2_n_5 ;
  wire \cmp105_i_reg_400[0]_i_3_n_5 ;
  wire cmp33_i_fu_273_p2;
  wire cmp33_i_reg_395;
  wire \cmp33_i_reg_395[0]_i_10_n_5 ;
  wire \cmp33_i_reg_395[0]_i_11_n_5 ;
  wire \cmp33_i_reg_395[0]_i_12_n_5 ;
  wire \cmp33_i_reg_395[0]_i_13_n_5 ;
  wire \cmp33_i_reg_395[0]_i_14_n_5 ;
  wire \cmp33_i_reg_395[0]_i_2_n_5 ;
  wire \cmp33_i_reg_395[0]_i_3_n_5 ;
  wire \cmp33_i_reg_395[0]_i_4_n_5 ;
  wire \cmp33_i_reg_395[0]_i_5_n_5 ;
  wire \cmp33_i_reg_395[0]_i_6_n_5 ;
  wire \cmp33_i_reg_395[0]_i_7_n_5 ;
  wire \cmp33_i_reg_395[0]_i_8_n_5 ;
  wire \cmp33_i_reg_395[0]_i_9_n_5 ;
  wire \cmp33_i_reg_395_reg[0]_i_1_n_10 ;
  wire \cmp33_i_reg_395_reg[0]_i_1_n_11 ;
  wire \cmp33_i_reg_395_reg[0]_i_1_n_12 ;
  wire \cmp33_i_reg_395_reg[0]_i_1_n_7 ;
  wire \cmp33_i_reg_395_reg[0]_i_1_n_8 ;
  wire \cmp33_i_reg_395_reg[0]_i_1_n_9 ;
  wire empty_70_reg_390;
  wire \empty_70_reg_390[0]_i_2_n_5 ;
  wire \empty_70_reg_390[0]_i_3_n_5 ;
  wire \empty_70_reg_390[0]_i_4_n_5 ;
  wire \empty_70_reg_390[0]_i_5_n_5 ;
  wire \empty_70_reg_390[0]_i_6_n_5 ;
  wire \empty_70_reg_390[0]_i_7_n_5 ;
  wire \empty_70_reg_390[0]_i_8_n_5 ;
  wire \empty_70_reg_390[0]_i_9_n_5 ;
  wire \empty_70_reg_390_reg[0]_i_1_n_10 ;
  wire \empty_70_reg_390_reg[0]_i_1_n_11 ;
  wire \empty_70_reg_390_reg[0]_i_1_n_12 ;
  wire \empty_70_reg_390_reg[0]_i_1_n_20 ;
  wire \empty_70_reg_390_reg[0]_i_1_n_5 ;
  wire \empty_70_reg_390_reg[0]_i_1_n_6 ;
  wire \empty_70_reg_390_reg[0]_i_1_n_7 ;
  wire \empty_70_reg_390_reg[0]_i_1_n_8 ;
  wire \empty_70_reg_390_reg[0]_i_1_n_9 ;
  wire [0:0]empty_n_reg;
  wire empty_n_reg_0;
  wire empty_reg_385;
  wire [0:0]full_n_reg;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0;
  wire [10:0]grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address0;
  wire [10:0]grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address1;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0;
  wire [15:0]grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_d0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_n_16;
  wire icmp_ln998_fu_243_p2;
  wire [47:0]in;
  wire [13:0]linebuf_c_1_q1;
  wire [15:0]linebuf_c_q1;
  wire mOutPtr0;
  wire mOutPtr0__9;
  wire mOutPtr16_out;
  wire [47:0]out;
  wire p_0_in;
  wire p_14_in;
  wire [7:0]p_lcssa616660_i_fu_100;
  wire [6:0]p_lcssa617663_i_fu_104;
  wire [7:0]p_lcssa619669_i_fu_112;
  wire [7:7]pix_0_1_0_0_0_load607_lcssa645_i_fu_80;
  wire [7:0]pix_0_2_0_0_0_load609_lcssa648_i_fu_84;
  wire [7:0]pix_0_3_0_0_0_load611_lcssa651_i_fu_88;
  wire [6:6]pix_0_4_0_0_0_load613_lcssa654_i_fu_92;
  wire [7:0]pix_0_5_0_0_0_load615_lcssa657_i_fu_96;
  wire pop__0;
  wire push;
  wire \select_ln996_reg_362_reg_n_5_[1] ;
  wire stream_in_empty_n;
  wire stream_in_vresampled_empty_n;
  wire stream_in_vresampled_full_n;
  wire tmp_reg_405;
  wire \tmp_reg_405[0]_i_2_n_5 ;
  wire \tmp_reg_405[0]_i_3_n_5 ;
  wire \tmp_reg_405[0]_i_4_n_5 ;
  wire \tmp_reg_405[0]_i_5_n_5 ;
  wire \tmp_reg_405[0]_i_6_n_5 ;
  wire \tmp_reg_405_reg[0]_i_1_n_10 ;
  wire \tmp_reg_405_reg[0]_i_1_n_11 ;
  wire \tmp_reg_405_reg[0]_i_1_n_12 ;
  wire \tmp_reg_405_reg[0]_i_1_n_15 ;
  wire \tmp_reg_405_reg[0]_i_1_n_8 ;
  wire \tmp_reg_405_reg[0]_i_1_n_9 ;
  wire [10:0]trunc_ln_reg_372;
  wire v_hcresampler_core_2_U0_stream_in_vresampled_read;
  wire v_vcresampler_core_1_U0_HwReg_height_c28_write;
  wire v_vcresampler_core_1_U0_ap_start;
  wire \y_fu_116[0]_i_1_n_5 ;
  wire [0:0]y_fu_116_reg;
  wire \y_fu_116_reg[12]_i_2_n_10 ;
  wire \y_fu_116_reg[12]_i_2_n_11 ;
  wire \y_fu_116_reg[12]_i_2_n_12 ;
  wire \y_fu_116_reg[8]_i_1_n_10 ;
  wire \y_fu_116_reg[8]_i_1_n_11 ;
  wire \y_fu_116_reg[8]_i_1_n_12 ;
  wire \y_fu_116_reg[8]_i_1_n_5 ;
  wire \y_fu_116_reg[8]_i_1_n_6 ;
  wire \y_fu_116_reg[8]_i_1_n_7 ;
  wire \y_fu_116_reg[8]_i_1_n_8 ;
  wire \y_fu_116_reg[8]_i_1_n_9 ;
  wire [12:1]y_fu_116_reg__0;
  wire [7:1]zext_ln1155_2_fu_597_p1;
  wire [7:1]zext_ln1155_fu_567_p1;
  wire [11:0]zext_ln996_reg_367;
  wire [11:0]\zext_ln996_reg_367_reg[11]_0 ;
  wire [7:7]\NLW_cmp33_i_reg_395_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_cmp33_i_reg_395_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_empty_70_reg_390_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_reg_405_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_tmp_reg_405_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:3]\NLW_y_fu_116_reg[12]_i_2_CO_UNCONNECTED ;
  wire [7:4]\NLW_y_fu_116_reg[12]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__0 
       (.I0(tmp_reg_405),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(pix_0_2_0_0_0_load609_lcssa648_i_fu_84[0]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__0 
       (.I0(tmp_reg_405),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(pix_0_2_0_0_0_load609_lcssa648_i_fu_84[1]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__0 
       (.I0(tmp_reg_405),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(pix_0_2_0_0_0_load609_lcssa648_i_fu_84[2]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__0 
       (.I0(tmp_reg_405),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(pix_0_2_0_0_0_load609_lcssa648_i_fu_84[3]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__0 
       (.I0(tmp_reg_405),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(pix_0_2_0_0_0_load609_lcssa648_i_fu_84[4]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__0 
       (.I0(tmp_reg_405),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(pix_0_2_0_0_0_load609_lcssa648_i_fu_84[5]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__0 
       (.I0(tmp_reg_405),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(pix_0_2_0_0_0_load609_lcssa648_i_fu_84[6]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__0 
       (.I0(tmp_reg_405),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(pix_0_2_0_0_0_load609_lcssa648_i_fu_84[7]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SRL_SIG_reg[15][40]_srl16_i_1__0 
       (.I0(tmp_reg_405),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(pix_0_5_0_0_0_load615_lcssa657_i_fu_96[0]),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SRL_SIG_reg[15][41]_srl16_i_1__0 
       (.I0(tmp_reg_405),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(pix_0_5_0_0_0_load615_lcssa657_i_fu_96[1]),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SRL_SIG_reg[15][42]_srl16_i_1__0 
       (.I0(tmp_reg_405),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(pix_0_5_0_0_0_load615_lcssa657_i_fu_96[2]),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SRL_SIG_reg[15][43]_srl16_i_1__0 
       (.I0(tmp_reg_405),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(pix_0_5_0_0_0_load615_lcssa657_i_fu_96[3]),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SRL_SIG_reg[15][44]_srl16_i_1__0 
       (.I0(tmp_reg_405),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(pix_0_5_0_0_0_load615_lcssa657_i_fu_96[4]),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SRL_SIG_reg[15][45]_srl16_i_1__0 
       (.I0(tmp_reg_405),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(pix_0_5_0_0_0_load615_lcssa657_i_fu_96[5]),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SRL_SIG_reg[15][46]_srl16_i_1__0 
       (.I0(tmp_reg_405),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(pix_0_5_0_0_0_load615_lcssa657_i_fu_96[6]),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \SRL_SIG_reg[15][47]_srl16_i_1__0 
       (.I0(tmp_reg_405),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(pix_0_5_0_0_0_load615_lcssa657_i_fu_96[7]),
        .O(in[47]));
  FDRE \add_ln998_reg_377_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln998_reg_377_reg[12]_0 [0]),
        .Q(add_ln998_reg_377[0]),
        .R(1'b0));
  FDRE \add_ln998_reg_377_reg[10] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln998_reg_377_reg[12]_0 [10]),
        .Q(add_ln998_reg_377[10]),
        .R(1'b0));
  FDRE \add_ln998_reg_377_reg[11] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln998_reg_377_reg[12]_0 [11]),
        .Q(add_ln998_reg_377[11]),
        .R(1'b0));
  FDRE \add_ln998_reg_377_reg[12] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln998_reg_377_reg[12]_0 [12]),
        .Q(add_ln998_reg_377[12]),
        .R(1'b0));
  FDRE \add_ln998_reg_377_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln998_reg_377_reg[12]_0 [1]),
        .Q(add_ln998_reg_377[1]),
        .R(1'b0));
  FDRE \add_ln998_reg_377_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln998_reg_377_reg[12]_0 [2]),
        .Q(add_ln998_reg_377[2]),
        .R(1'b0));
  FDRE \add_ln998_reg_377_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln998_reg_377_reg[12]_0 [3]),
        .Q(add_ln998_reg_377[3]),
        .R(1'b0));
  FDRE \add_ln998_reg_377_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln998_reg_377_reg[12]_0 [4]),
        .Q(add_ln998_reg_377[4]),
        .R(1'b0));
  FDRE \add_ln998_reg_377_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln998_reg_377_reg[12]_0 [5]),
        .Q(add_ln998_reg_377[5]),
        .R(1'b0));
  FDRE \add_ln998_reg_377_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln998_reg_377_reg[12]_0 [6]),
        .Q(add_ln998_reg_377[6]),
        .R(1'b0));
  FDRE \add_ln998_reg_377_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln998_reg_377_reg[12]_0 [7]),
        .Q(add_ln998_reg_377[7]),
        .R(1'b0));
  FDRE \add_ln998_reg_377_reg[8] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln998_reg_377_reg[12]_0 [8]),
        .Q(add_ln998_reg_377[8]),
        .R(1'b0));
  FDRE \add_ln998_reg_377_reg[9] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\add_ln998_reg_377_reg[12]_0 [9]),
        .Q(add_ln998_reg_377[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(icmp_ln998_fu_243_p2),
        .I1(ap_CS_fsm_state2),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h0041)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_4_n_5 ),
        .I1(add_ln998_reg_377[12]),
        .I2(y_fu_116_reg__0[12]),
        .I3(\ap_CS_fsm[2]_i_5_n_5 ),
        .O(icmp_ln998_fu_243_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\ap_CS_fsm[2]_i_6_n_5 ),
        .I1(y_fu_116_reg__0[9]),
        .I2(add_ln998_reg_377[9]),
        .I3(y_fu_116_reg__0[10]),
        .I4(add_ln998_reg_377[10]),
        .I5(\ap_CS_fsm[2]_i_7_n_5 ),
        .O(\ap_CS_fsm[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\ap_CS_fsm[2]_i_8_n_5 ),
        .I1(y_fu_116_reg__0[3]),
        .I2(add_ln998_reg_377[3]),
        .I3(y_fu_116_reg__0[4]),
        .I4(add_ln998_reg_377[4]),
        .I5(\ap_CS_fsm[2]_i_9_n_5 ),
        .O(\ap_CS_fsm[2]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(y_fu_116_reg__0[6]),
        .I1(add_ln998_reg_377[6]),
        .I2(y_fu_116_reg__0[7]),
        .I3(add_ln998_reg_377[7]),
        .O(\ap_CS_fsm[2]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(y_fu_116_reg__0[8]),
        .I1(add_ln998_reg_377[8]),
        .I2(y_fu_116_reg__0[11]),
        .I3(add_ln998_reg_377[11]),
        .O(\ap_CS_fsm[2]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(y_fu_116_reg),
        .I1(add_ln998_reg_377[0]),
        .I2(y_fu_116_reg__0[1]),
        .I3(add_ln998_reg_377[1]),
        .O(\ap_CS_fsm[2]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(y_fu_116_reg__0[2]),
        .I1(add_ln998_reg_377[2]),
        .I2(y_fu_116_reg__0[5]),
        .I3(add_ln998_reg_377[5]),
        .O(\ap_CS_fsm[2]_i_9_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp105_i_reg_400[0]_i_1 
       (.I0(\cmp105_i_reg_400[0]_i_2_n_5 ),
        .I1(y_fu_116_reg__0[5]),
        .I2(y_fu_116_reg__0[4]),
        .I3(y_fu_116_reg__0[6]),
        .I4(y_fu_116_reg__0[1]),
        .I5(\cmp105_i_reg_400[0]_i_3_n_5 ),
        .O(cmp105_i_fu_279_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp105_i_reg_400[0]_i_2 
       (.I0(y_fu_116_reg),
        .I1(y_fu_116_reg__0[3]),
        .I2(y_fu_116_reg__0[2]),
        .I3(y_fu_116_reg__0[12]),
        .O(\cmp105_i_reg_400[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp105_i_reg_400[0]_i_3 
       (.I0(y_fu_116_reg__0[7]),
        .I1(y_fu_116_reg__0[11]),
        .I2(y_fu_116_reg__0[10]),
        .I3(y_fu_116_reg__0[9]),
        .I4(y_fu_116_reg__0[8]),
        .O(\cmp105_i_reg_400[0]_i_3_n_5 ));
  FDRE \cmp105_i_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp105_i_fu_279_p2),
        .Q(cmp105_i_reg_400),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_395[0]_i_10 
       (.I0(zext_ln996_reg_367[9]),
        .I1(y_fu_116_reg__0[9]),
        .I2(zext_ln996_reg_367[8]),
        .I3(y_fu_116_reg__0[8]),
        .O(\cmp33_i_reg_395[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_395[0]_i_11 
       (.I0(zext_ln996_reg_367[7]),
        .I1(y_fu_116_reg__0[7]),
        .I2(zext_ln996_reg_367[6]),
        .I3(y_fu_116_reg__0[6]),
        .O(\cmp33_i_reg_395[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_395[0]_i_12 
       (.I0(zext_ln996_reg_367[4]),
        .I1(y_fu_116_reg__0[4]),
        .I2(zext_ln996_reg_367[5]),
        .I3(y_fu_116_reg__0[5]),
        .O(\cmp33_i_reg_395[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_395[0]_i_13 
       (.I0(zext_ln996_reg_367[3]),
        .I1(y_fu_116_reg__0[3]),
        .I2(zext_ln996_reg_367[2]),
        .I3(y_fu_116_reg__0[2]),
        .O(\cmp33_i_reg_395[0]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_395[0]_i_14 
       (.I0(zext_ln996_reg_367[1]),
        .I1(y_fu_116_reg__0[1]),
        .I2(zext_ln996_reg_367[0]),
        .I3(y_fu_116_reg),
        .O(\cmp33_i_reg_395[0]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp33_i_reg_395[0]_i_2 
       (.I0(zext_ln996_reg_367[10]),
        .I1(y_fu_116_reg__0[10]),
        .I2(y_fu_116_reg__0[11]),
        .I3(zext_ln996_reg_367[11]),
        .O(\cmp33_i_reg_395[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp33_i_reg_395[0]_i_3 
       (.I0(zext_ln996_reg_367[8]),
        .I1(y_fu_116_reg__0[8]),
        .I2(y_fu_116_reg__0[9]),
        .I3(zext_ln996_reg_367[9]),
        .O(\cmp33_i_reg_395[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp33_i_reg_395[0]_i_4 
       (.I0(zext_ln996_reg_367[6]),
        .I1(y_fu_116_reg__0[6]),
        .I2(y_fu_116_reg__0[7]),
        .I3(zext_ln996_reg_367[7]),
        .O(\cmp33_i_reg_395[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp33_i_reg_395[0]_i_5 
       (.I0(zext_ln996_reg_367[4]),
        .I1(y_fu_116_reg__0[4]),
        .I2(y_fu_116_reg__0[5]),
        .I3(zext_ln996_reg_367[5]),
        .O(\cmp33_i_reg_395[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp33_i_reg_395[0]_i_6 
       (.I0(zext_ln996_reg_367[2]),
        .I1(y_fu_116_reg__0[2]),
        .I2(y_fu_116_reg__0[3]),
        .I3(zext_ln996_reg_367[3]),
        .O(\cmp33_i_reg_395[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp33_i_reg_395[0]_i_7 
       (.I0(zext_ln996_reg_367[0]),
        .I1(y_fu_116_reg),
        .I2(y_fu_116_reg__0[1]),
        .I3(zext_ln996_reg_367[1]),
        .O(\cmp33_i_reg_395[0]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmp33_i_reg_395[0]_i_8 
       (.I0(y_fu_116_reg__0[12]),
        .O(\cmp33_i_reg_395[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp33_i_reg_395[0]_i_9 
       (.I0(zext_ln996_reg_367[10]),
        .I1(y_fu_116_reg__0[10]),
        .I2(zext_ln996_reg_367[11]),
        .I3(y_fu_116_reg__0[11]),
        .O(\cmp33_i_reg_395[0]_i_9_n_5 ));
  FDRE \cmp33_i_reg_395_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp33_i_fu_273_p2),
        .Q(cmp33_i_reg_395),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \cmp33_i_reg_395_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_cmp33_i_reg_395_reg[0]_i_1_CO_UNCONNECTED [7],cmp33_i_fu_273_p2,\cmp33_i_reg_395_reg[0]_i_1_n_7 ,\cmp33_i_reg_395_reg[0]_i_1_n_8 ,\cmp33_i_reg_395_reg[0]_i_1_n_9 ,\cmp33_i_reg_395_reg[0]_i_1_n_10 ,\cmp33_i_reg_395_reg[0]_i_1_n_11 ,\cmp33_i_reg_395_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,\cmp33_i_reg_395[0]_i_2_n_5 ,\cmp33_i_reg_395[0]_i_3_n_5 ,\cmp33_i_reg_395[0]_i_4_n_5 ,\cmp33_i_reg_395[0]_i_5_n_5 ,\cmp33_i_reg_395[0]_i_6_n_5 ,\cmp33_i_reg_395[0]_i_7_n_5 }),
        .O(\NLW_cmp33_i_reg_395_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,\cmp33_i_reg_395[0]_i_8_n_5 ,\cmp33_i_reg_395[0]_i_9_n_5 ,\cmp33_i_reg_395[0]_i_10_n_5 ,\cmp33_i_reg_395[0]_i_11_n_5 ,\cmp33_i_reg_395[0]_i_12_n_5 ,\cmp33_i_reg_395[0]_i_13_n_5 ,\cmp33_i_reg_395[0]_i_14_n_5 }));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_70_reg_390[0]_i_2 
       (.I0(y_fu_116_reg__0[7]),
        .O(\empty_70_reg_390[0]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_70_reg_390[0]_i_3 
       (.I0(y_fu_116_reg__0[6]),
        .O(\empty_70_reg_390[0]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_70_reg_390[0]_i_4 
       (.I0(y_fu_116_reg__0[5]),
        .O(\empty_70_reg_390[0]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_70_reg_390[0]_i_5 
       (.I0(y_fu_116_reg__0[4]),
        .O(\empty_70_reg_390[0]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_70_reg_390[0]_i_6 
       (.I0(y_fu_116_reg__0[3]),
        .O(\empty_70_reg_390[0]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_70_reg_390[0]_i_7 
       (.I0(y_fu_116_reg__0[2]),
        .O(\empty_70_reg_390[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_70_reg_390[0]_i_8 
       (.I0(y_fu_116_reg__0[1]),
        .I1(\select_ln996_reg_362_reg_n_5_[1] ),
        .O(\empty_70_reg_390[0]_i_8_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_70_reg_390[0]_i_9 
       (.I0(y_fu_116_reg),
        .O(\empty_70_reg_390[0]_i_9_n_5 ));
  FDRE \empty_70_reg_390_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_70_reg_390_reg[0]_i_1_n_20 ),
        .Q(empty_70_reg_390),
        .R(1'b0));
  CARRY8 \empty_70_reg_390_reg[0]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\empty_70_reg_390_reg[0]_i_1_n_5 ,\empty_70_reg_390_reg[0]_i_1_n_6 ,\empty_70_reg_390_reg[0]_i_1_n_7 ,\empty_70_reg_390_reg[0]_i_1_n_8 ,\empty_70_reg_390_reg[0]_i_1_n_9 ,\empty_70_reg_390_reg[0]_i_1_n_10 ,\empty_70_reg_390_reg[0]_i_1_n_11 ,\empty_70_reg_390_reg[0]_i_1_n_12 }),
        .DI({y_fu_116_reg__0[7:1],y_fu_116_reg}),
        .O({\NLW_empty_70_reg_390_reg[0]_i_1_O_UNCONNECTED [7:1],\empty_70_reg_390_reg[0]_i_1_n_20 }),
        .S({\empty_70_reg_390[0]_i_2_n_5 ,\empty_70_reg_390[0]_i_3_n_5 ,\empty_70_reg_390[0]_i_4_n_5 ,\empty_70_reg_390[0]_i_5_n_5 ,\empty_70_reg_390[0]_i_6_n_5 ,\empty_70_reg_390[0]_i_7_n_5 ,\empty_70_reg_390[0]_i_8_n_5 ,\empty_70_reg_390[0]_i_9_n_5 }));
  FDRE \empty_reg_385_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_116_reg),
        .Q(empty_reg_385),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3
       (.I0(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .I1(HwReg_width_c23_empty_n),
        .I2(full_n_reg),
        .O(mOutPtr0));
  bd_2d50_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2 grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170
       (.D(ap_NS_fsm[2:1]),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .\ap_CS_fsm_reg[1] (grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_n_16),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2] (E),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(tmp_reg_405),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp33_i_reg_395(cmp33_i_reg_395),
        .empty_n_reg(empty_n_reg),
        .empty_reg_385(empty_reg_385),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0),
        .\icmp_ln1000_reg_757_reg[0]_0 (trunc_ln_reg_372),
        .icmp_ln998_fu_243_p2(icmp_ln998_fu_243_p2),
        .\linebuf_c_1_addr_reg_779_reg[10]_0 (grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address0),
        .mOutPtr16_out(mOutPtr16_out),
        .\out_x_reg_752_reg[10]_0 (grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address1),
        .push(push),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_vresampled_empty_n(stream_in_vresampled_empty_n),
        .stream_in_vresampled_full_n(stream_in_vresampled_full_n),
        .v_hcresampler_core_2_U0_stream_in_vresampled_read(v_hcresampler_core_2_U0_stream_in_vresampled_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_n_16),
        .Q(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W linebuf_c_1_U
       (.DINADIN({pix_0_4_0_0_0_load613_lcssa654_i_fu_92,pix_0_1_0_0_0_load607_lcssa645_i_fu_80}),
        .DOUTBDOUT({linebuf_c_1_q1[13:8],linebuf_c_1_q1[5:0]}),
        .ap_clk(ap_clk),
        .ap_phi_mux_empty_66_phi_fu_248_p4(ap_phi_mux_empty_66_phi_fu_248_p4),
        .ap_phi_mux_empty_67_phi_fu_257_p4(ap_phi_mux_empty_67_phi_fu_257_p4),
        .cmp105_i_reg_400(cmp105_i_reg_400),
        .cmp33_i_reg_395(cmp33_i_reg_395),
        .empty_70_reg_390(empty_70_reg_390),
        .empty_reg_385(empty_reg_385),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0),
        .in({in[32],in[8]}),
        .p_14_in(p_14_in),
        .p_lcssa617663_i_fu_104(p_lcssa617663_i_fu_104),
        .p_lcssa619669_i_fu_112({p_lcssa619669_i_fu_112[7],p_lcssa619669_i_fu_112[5:0]}),
        .ram_reg_bram_0_0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address0),
        .ram_reg_bram_0_1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address1),
        .ram_reg_bram_0_2(linebuf_c_q1),
        .zext_ln1155_2_fu_597_p1(zext_ln1155_2_fu_597_p1),
        .zext_ln1155_fu_567_p1(zext_ln1155_fu_567_p1));
  bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_30 linebuf_c_U
       (.DINADIN({pix_0_4_0_0_0_load613_lcssa654_i_fu_92,pix_0_1_0_0_0_load607_lcssa645_i_fu_80,p_lcssa617663_i_fu_104}),
        .DOUTBDOUT({linebuf_c_1_q1[13:8],linebuf_c_1_q1[5:0]}),
        .ap_clk(ap_clk),
        .cmp33_i_reg_395(cmp33_i_reg_395),
        .\cmp33_i_reg_395_reg[0] (ap_phi_mux_empty_66_phi_fu_248_p4),
        .\cmp33_i_reg_395_reg[0]_0 (ap_phi_mux_empty_67_phi_fu_257_p4),
        .empty_70_reg_390(empty_70_reg_390),
        .empty_reg_385(empty_reg_385),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0),
        .in({in[39:33],in[15:9]}),
        .p_14_in(p_14_in),
        .p_lcssa619669_i_fu_112({p_lcssa619669_i_fu_112[7],p_lcssa619669_i_fu_112[5:0]}),
        .ram_reg_bram_0_0(linebuf_c_q1),
        .ram_reg_bram_0_1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address0),
        .ram_reg_bram_0_2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address1),
        .zext_ln1155_2_fu_597_p1(zext_ln1155_2_fu_597_p1),
        .zext_ln1155_fu_567_p1(zext_ln1155_fu_567_p1));
  bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_31 linebuf_y_1_U
       (.DINADIN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_d0),
        .\SRL_SIG_reg[15][0]_srl16 (tmp_reg_405),
        .\SRL_SIG_reg[15][31]_srl16 ({pix_0_3_0_0_0_load611_lcssa651_i_fu_88,p_lcssa616660_i_fu_100}),
        .ap_clk(ap_clk),
        .bPassThru_420_In_loc_channel_dout(bPassThru_420_In_loc_channel_dout),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0),
        .in({in[31:24],in[7:0]}),
        .ram_reg_bram_0_0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address0),
        .ram_reg_bram_0_1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address1));
  bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_32 linebuf_y_U
       (.DINADIN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_d0),
        .ap_clk(ap_clk),
        .cmp105_i_reg_400(cmp105_i_reg_400),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0),
        .ram_reg_bram_0_0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address0),
        .ram_reg_bram_0_1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address1),
        .ram_reg_bram_0_2({pix_0_3_0_0_0_load611_lcssa651_i_fu_88,p_lcssa616660_i_fu_100}));
  LUT5 #(
    .INIT(32'hAAAA222A)) 
    \mOutPtr[2]_i_4__2 
       (.I0(pop__0),
        .I1(bPassThru_420_In_loc_channel_full_n),
        .I2(empty_n_reg_0),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_channel_write_bPassThru_420_In_loc_channel),
        .O(mOutPtr0__9));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[2]_i_5 
       (.I0(icmp_ln998_fu_243_p2),
        .I1(ap_CS_fsm_state2),
        .I2(v_vcresampler_core_1_U0_ap_start),
        .O(pop__0));
  FDRE \p_lcssa616660_i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[0]),
        .Q(p_lcssa616660_i_fu_100[0]),
        .R(1'b0));
  FDRE \p_lcssa616660_i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[1]),
        .Q(p_lcssa616660_i_fu_100[1]),
        .R(1'b0));
  FDRE \p_lcssa616660_i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[2]),
        .Q(p_lcssa616660_i_fu_100[2]),
        .R(1'b0));
  FDRE \p_lcssa616660_i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[3]),
        .Q(p_lcssa616660_i_fu_100[3]),
        .R(1'b0));
  FDRE \p_lcssa616660_i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[4]),
        .Q(p_lcssa616660_i_fu_100[4]),
        .R(1'b0));
  FDRE \p_lcssa616660_i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[5]),
        .Q(p_lcssa616660_i_fu_100[5]),
        .R(1'b0));
  FDRE \p_lcssa616660_i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[6]),
        .Q(p_lcssa616660_i_fu_100[6]),
        .R(1'b0));
  FDRE \p_lcssa616660_i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[7]),
        .Q(p_lcssa616660_i_fu_100[7]),
        .R(1'b0));
  FDRE \p_lcssa617663_i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[8]),
        .Q(p_lcssa617663_i_fu_104[0]),
        .R(1'b0));
  FDRE \p_lcssa617663_i_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[9]),
        .Q(p_lcssa617663_i_fu_104[1]),
        .R(1'b0));
  FDRE \p_lcssa617663_i_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[10]),
        .Q(p_lcssa617663_i_fu_104[2]),
        .R(1'b0));
  FDRE \p_lcssa617663_i_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[11]),
        .Q(p_lcssa617663_i_fu_104[3]),
        .R(1'b0));
  FDRE \p_lcssa617663_i_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[12]),
        .Q(p_lcssa617663_i_fu_104[4]),
        .R(1'b0));
  FDRE \p_lcssa617663_i_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[13]),
        .Q(p_lcssa617663_i_fu_104[5]),
        .R(1'b0));
  FDRE \p_lcssa617663_i_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[14]),
        .Q(p_lcssa617663_i_fu_104[6]),
        .R(1'b0));
  FDRE \p_lcssa619669_i_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[32]),
        .Q(p_lcssa619669_i_fu_112[0]),
        .R(1'b0));
  FDRE \p_lcssa619669_i_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[33]),
        .Q(p_lcssa619669_i_fu_112[1]),
        .R(1'b0));
  FDRE \p_lcssa619669_i_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[34]),
        .Q(p_lcssa619669_i_fu_112[2]),
        .R(1'b0));
  FDRE \p_lcssa619669_i_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[35]),
        .Q(p_lcssa619669_i_fu_112[3]),
        .R(1'b0));
  FDRE \p_lcssa619669_i_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[36]),
        .Q(p_lcssa619669_i_fu_112[4]),
        .R(1'b0));
  FDRE \p_lcssa619669_i_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[37]),
        .Q(p_lcssa619669_i_fu_112[5]),
        .R(1'b0));
  FDRE \p_lcssa619669_i_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[39]),
        .Q(p_lcssa619669_i_fu_112[7]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load607_lcssa645_i_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[15]),
        .Q(pix_0_1_0_0_0_load607_lcssa645_i_fu_80),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[16]),
        .Q(pix_0_2_0_0_0_load609_lcssa648_i_fu_84[0]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[17]),
        .Q(pix_0_2_0_0_0_load609_lcssa648_i_fu_84[1]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[18]),
        .Q(pix_0_2_0_0_0_load609_lcssa648_i_fu_84[2]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[19]),
        .Q(pix_0_2_0_0_0_load609_lcssa648_i_fu_84[3]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[20]),
        .Q(pix_0_2_0_0_0_load609_lcssa648_i_fu_84[4]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[21]),
        .Q(pix_0_2_0_0_0_load609_lcssa648_i_fu_84[5]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[22]),
        .Q(pix_0_2_0_0_0_load609_lcssa648_i_fu_84[6]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[23]),
        .Q(pix_0_2_0_0_0_load609_lcssa648_i_fu_84[7]),
        .R(1'b0));
  FDRE \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[24]),
        .Q(pix_0_3_0_0_0_load611_lcssa651_i_fu_88[0]),
        .R(1'b0));
  FDRE \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[25]),
        .Q(pix_0_3_0_0_0_load611_lcssa651_i_fu_88[1]),
        .R(1'b0));
  FDRE \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[26]),
        .Q(pix_0_3_0_0_0_load611_lcssa651_i_fu_88[2]),
        .R(1'b0));
  FDRE \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[27]),
        .Q(pix_0_3_0_0_0_load611_lcssa651_i_fu_88[3]),
        .R(1'b0));
  FDRE \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[28]),
        .Q(pix_0_3_0_0_0_load611_lcssa651_i_fu_88[4]),
        .R(1'b0));
  FDRE \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[29]),
        .Q(pix_0_3_0_0_0_load611_lcssa651_i_fu_88[5]),
        .R(1'b0));
  FDRE \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[30]),
        .Q(pix_0_3_0_0_0_load611_lcssa651_i_fu_88[6]),
        .R(1'b0));
  FDRE \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[31]),
        .Q(pix_0_3_0_0_0_load611_lcssa651_i_fu_88[7]),
        .R(1'b0));
  FDRE \pix_0_4_0_0_0_load613_lcssa654_i_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[38]),
        .Q(pix_0_4_0_0_0_load613_lcssa654_i_fu_92),
        .R(1'b0));
  FDRE \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[40]),
        .Q(pix_0_5_0_0_0_load615_lcssa657_i_fu_96[0]),
        .R(1'b0));
  FDRE \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[41]),
        .Q(pix_0_5_0_0_0_load615_lcssa657_i_fu_96[1]),
        .R(1'b0));
  FDRE \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[42]),
        .Q(pix_0_5_0_0_0_load615_lcssa657_i_fu_96[2]),
        .R(1'b0));
  FDRE \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[43]),
        .Q(pix_0_5_0_0_0_load615_lcssa657_i_fu_96[3]),
        .R(1'b0));
  FDRE \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[44]),
        .Q(pix_0_5_0_0_0_load615_lcssa657_i_fu_96[4]),
        .R(1'b0));
  FDRE \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[45]),
        .Q(pix_0_5_0_0_0_load615_lcssa657_i_fu_96[5]),
        .R(1'b0));
  FDRE \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[46]),
        .Q(pix_0_5_0_0_0_load615_lcssa657_i_fu_96[6]),
        .R(1'b0));
  FDRE \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[47]),
        .Q(pix_0_5_0_0_0_load615_lcssa657_i_fu_96[7]),
        .R(1'b0));
  FDRE \select_ln996_reg_362_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(p_0_in),
        .Q(\select_ln996_reg_362_reg_n_5_[1] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_405[0]_i_2 
       (.I0(y_fu_116_reg__0[12]),
        .O(\tmp_reg_405[0]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_405[0]_i_3 
       (.I0(y_fu_116_reg__0[11]),
        .O(\tmp_reg_405[0]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_405[0]_i_4 
       (.I0(y_fu_116_reg__0[10]),
        .O(\tmp_reg_405[0]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_405[0]_i_5 
       (.I0(y_fu_116_reg__0[9]),
        .O(\tmp_reg_405[0]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_405[0]_i_6 
       (.I0(y_fu_116_reg__0[8]),
        .O(\tmp_reg_405[0]_i_6_n_5 ));
  FDRE \tmp_reg_405_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\tmp_reg_405_reg[0]_i_1_n_15 ),
        .Q(tmp_reg_405),
        .R(1'b0));
  CARRY8 \tmp_reg_405_reg[0]_i_1 
       (.CI(\empty_70_reg_390_reg[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_reg_405_reg[0]_i_1_CO_UNCONNECTED [7:5],\tmp_reg_405_reg[0]_i_1_n_8 ,\tmp_reg_405_reg[0]_i_1_n_9 ,\tmp_reg_405_reg[0]_i_1_n_10 ,\tmp_reg_405_reg[0]_i_1_n_11 ,\tmp_reg_405_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,y_fu_116_reg__0[12:8]}),
        .O({\NLW_tmp_reg_405_reg[0]_i_1_O_UNCONNECTED [7:6],\tmp_reg_405_reg[0]_i_1_n_15 ,\NLW_tmp_reg_405_reg[0]_i_1_O_UNCONNECTED [4:0]}),
        .S({1'b0,1'b0,1'b1,\tmp_reg_405[0]_i_2_n_5 ,\tmp_reg_405[0]_i_3_n_5 ,\tmp_reg_405[0]_i_4_n_5 ,\tmp_reg_405[0]_i_5_n_5 ,\tmp_reg_405[0]_i_6_n_5 }));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \trunc_ln_reg_372[10]_i_1 
       (.I0(Q),
        .I1(HwReg_height_c29_empty_n),
        .I2(HwReg_width_c22_full_n),
        .I3(v_vcresampler_core_1_U0_ap_start),
        .I4(HwReg_width_c23_empty_n),
        .I5(HwReg_height_c28_full_n),
        .O(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE \trunc_ln_reg_372_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[0]),
        .Q(trunc_ln_reg_372[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_372_reg[10] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[10]),
        .Q(trunc_ln_reg_372[10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_372_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[1]),
        .Q(trunc_ln_reg_372[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_372_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[2]),
        .Q(trunc_ln_reg_372[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_372_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[3]),
        .Q(trunc_ln_reg_372[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_372_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[4]),
        .Q(trunc_ln_reg_372[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_372_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[5]),
        .Q(trunc_ln_reg_372[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_372_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[6]),
        .Q(trunc_ln_reg_372[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_372_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[7]),
        .Q(trunc_ln_reg_372[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_372_reg[8] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[8]),
        .Q(trunc_ln_reg_372[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_372_reg[9] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(D[9]),
        .Q(trunc_ln_reg_372[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_116[0]_i_1 
       (.I0(y_fu_116_reg),
        .O(\y_fu_116[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \y_fu_116[12]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln998_fu_243_p2),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0),
        .D(\y_fu_116[0]_i_1_n_5 ),
        .Q(y_fu_116_reg),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[10] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0),
        .D(add_ln998_1_fu_248_p2[10]),
        .Q(y_fu_116_reg__0[10]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[11] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0),
        .D(add_ln998_1_fu_248_p2[11]),
        .Q(y_fu_116_reg__0[11]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[12] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0),
        .D(add_ln998_1_fu_248_p2[12]),
        .Q(y_fu_116_reg__0[12]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_fu_116_reg[12]_i_2 
       (.CI(\y_fu_116_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y_fu_116_reg[12]_i_2_CO_UNCONNECTED [7:3],\y_fu_116_reg[12]_i_2_n_10 ,\y_fu_116_reg[12]_i_2_n_11 ,\y_fu_116_reg[12]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_fu_116_reg[12]_i_2_O_UNCONNECTED [7:4],add_ln998_1_fu_248_p2[12:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,y_fu_116_reg__0[12:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0),
        .D(add_ln998_1_fu_248_p2[1]),
        .Q(y_fu_116_reg__0[1]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0),
        .D(add_ln998_1_fu_248_p2[2]),
        .Q(y_fu_116_reg__0[2]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0),
        .D(add_ln998_1_fu_248_p2[3]),
        .Q(y_fu_116_reg__0[3]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0),
        .D(add_ln998_1_fu_248_p2[4]),
        .Q(y_fu_116_reg__0[4]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0),
        .D(add_ln998_1_fu_248_p2[5]),
        .Q(y_fu_116_reg__0[5]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0),
        .D(add_ln998_1_fu_248_p2[6]),
        .Q(y_fu_116_reg__0[6]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0),
        .D(add_ln998_1_fu_248_p2[7]),
        .Q(y_fu_116_reg__0[7]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0),
        .D(add_ln998_1_fu_248_p2[8]),
        .Q(y_fu_116_reg__0[8]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_fu_116_reg[8]_i_1 
       (.CI(y_fu_116_reg),
        .CI_TOP(1'b0),
        .CO({\y_fu_116_reg[8]_i_1_n_5 ,\y_fu_116_reg[8]_i_1_n_6 ,\y_fu_116_reg[8]_i_1_n_7 ,\y_fu_116_reg[8]_i_1_n_8 ,\y_fu_116_reg[8]_i_1_n_9 ,\y_fu_116_reg[8]_i_1_n_10 ,\y_fu_116_reg[8]_i_1_n_11 ,\y_fu_116_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln998_1_fu_248_p2[8:1]),
        .S(y_fu_116_reg__0[8:1]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_116_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0),
        .D(add_ln998_1_fu_248_p2[9]),
        .Q(y_fu_116_reg__0[9]),
        .R(v_vcresampler_core_1_U0_HwReg_height_c28_write));
  FDRE \zext_ln996_reg_367_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln996_reg_367_reg[11]_0 [0]),
        .Q(zext_ln996_reg_367[0]),
        .R(1'b0));
  FDRE \zext_ln996_reg_367_reg[10] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln996_reg_367_reg[11]_0 [10]),
        .Q(zext_ln996_reg_367[10]),
        .R(1'b0));
  FDRE \zext_ln996_reg_367_reg[11] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln996_reg_367_reg[11]_0 [11]),
        .Q(zext_ln996_reg_367[11]),
        .R(1'b0));
  FDRE \zext_ln996_reg_367_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln996_reg_367_reg[11]_0 [1]),
        .Q(zext_ln996_reg_367[1]),
        .R(1'b0));
  FDRE \zext_ln996_reg_367_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln996_reg_367_reg[11]_0 [2]),
        .Q(zext_ln996_reg_367[2]),
        .R(1'b0));
  FDRE \zext_ln996_reg_367_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln996_reg_367_reg[11]_0 [3]),
        .Q(zext_ln996_reg_367[3]),
        .R(1'b0));
  FDRE \zext_ln996_reg_367_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln996_reg_367_reg[11]_0 [4]),
        .Q(zext_ln996_reg_367[4]),
        .R(1'b0));
  FDRE \zext_ln996_reg_367_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln996_reg_367_reg[11]_0 [5]),
        .Q(zext_ln996_reg_367[5]),
        .R(1'b0));
  FDRE \zext_ln996_reg_367_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln996_reg_367_reg[11]_0 [6]),
        .Q(zext_ln996_reg_367[6]),
        .R(1'b0));
  FDRE \zext_ln996_reg_367_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln996_reg_367_reg[11]_0 [7]),
        .Q(zext_ln996_reg_367[7]),
        .R(1'b0));
  FDRE \zext_ln996_reg_367_reg[8] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln996_reg_367_reg[11]_0 [8]),
        .Q(zext_ln996_reg_367[8]),
        .R(1'b0));
  FDRE \zext_ln996_reg_367_reg[9] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_1_U0_HwReg_height_c28_write),
        .D(\zext_ln996_reg_367_reg[11]_0 [9]),
        .Q(zext_ln996_reg_367[9]),
        .R(1'b0));
endmodule

module bd_2d50_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2
   (\ap_CS_fsm_reg[2] ,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0,
    D,
    empty_n_reg,
    push,
    mOutPtr16_out,
    \ap_CS_fsm_reg[1] ,
    \out_x_reg_752_reg[10]_0 ,
    \linebuf_c_1_addr_reg_779_reg[10]_0 ,
    ap_clk,
    ap_rst_n_inv,
    Q,
    cmp33_i_reg_395,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
    empty_reg_385,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    icmp_ln998_fu_243_p2,
    \icmp_ln1000_reg_757_reg[0]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    stream_in_vresampled_full_n,
    stream_in_empty_n,
    stream_in_vresampled_empty_n,
    v_hcresampler_core_2_U0_stream_in_vresampled_read);
  output \ap_CS_fsm_reg[2] ;
  output grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1;
  output grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0;
  output grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0;
  output grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0;
  output grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0;
  output [1:0]D;
  output [0:0]empty_n_reg;
  output push;
  output mOutPtr16_out;
  output \ap_CS_fsm_reg[1] ;
  output [10:0]\out_x_reg_752_reg[10]_0 ;
  output [10:0]\linebuf_c_1_addr_reg_779_reg[10]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [2:0]Q;
  input cmp33_i_reg_395;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg;
  input empty_reg_385;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input icmp_ln998_fu_243_p2;
  input [10:0]\icmp_ln1000_reg_757_reg[0]_0 ;
  input ap_enable_reg_pp0_iter2_reg_0;
  input stream_in_vresampled_full_n;
  input stream_in_empty_n;
  input stream_in_vresampled_empty_n;
  input v_hcresampler_core_2_U0_stream_in_vresampled_read;

  wire [1:0]D;
  wire [2:0]Q;
  wire [10:0]add_ln1000_fu_277_p2;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_01001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [10:0]ap_sig_allocacmp_out_x;
  wire cmp33_i_reg_395;
  wire [0:0]empty_n_reg;
  wire empty_reg_385;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_ready;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0;
  wire icmp_ln1000_fu_271_p2;
  wire icmp_ln1000_reg_757_pp0_iter1_reg;
  wire [10:0]\icmp_ln1000_reg_757_reg[0]_0 ;
  wire \icmp_ln1000_reg_757_reg_n_5_[0] ;
  wire icmp_ln998_fu_243_p2;
  wire [10:0]\linebuf_c_1_addr_reg_779_reg[10]_0 ;
  wire mOutPtr16_out;
  wire [10:0]\out_x_reg_752_reg[10]_0 ;
  wire push;
  wire stream_in_empty_n;
  wire stream_in_vresampled_empty_n;
  wire stream_in_vresampled_full_n;
  wire v_hcresampler_core_2_U0_stream_in_vresampled_read;
  wire x_fu_118;
  wire \x_fu_118_reg_n_5_[0] ;
  wire \x_fu_118_reg_n_5_[10] ;
  wire \x_fu_118_reg_n_5_[1] ;
  wire \x_fu_118_reg_n_5_[2] ;
  wire \x_fu_118_reg_n_5_[3] ;
  wire \x_fu_118_reg_n_5_[4] ;
  wire \x_fu_118_reg_n_5_[5] ;
  wire \x_fu_118_reg_n_5_[6] ;
  wire \x_fu_118_reg_n_5_[7] ;
  wire \x_fu_118_reg_n_5_[8] ;
  wire \x_fu_118_reg_n_5_[9] ;

  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__0 
       (.I0(stream_in_vresampled_full_n),
        .I1(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(Q[2]),
        .O(push));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDDFFDD22002F00)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(flow_control_loop_pipe_sequential_init_U_n_11),
        .I1(stream_in_empty_n),
        .I2(stream_in_vresampled_full_n),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_33 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(x_fu_118),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_5),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(\icmp_ln1000_reg_757_reg_n_5_[0] ),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp33_i_reg_395(cmp33_i_reg_395),
        .\cmp33_i_reg_395_reg[0] (flow_control_loop_pipe_sequential_init_U_n_11),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_ready(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_ready),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg),
        .grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_35),
        .icmp_ln1000_fu_271_p2(icmp_ln1000_fu_271_p2),
        .\icmp_ln1000_reg_757_reg[0] (\icmp_ln1000_reg_757_reg[0]_0 ),
        .icmp_ln998_fu_243_p2(icmp_ln998_fu_243_p2),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_vresampled_full_n(stream_in_vresampled_full_n),
        .\x_fu_118_reg[10] (ap_sig_allocacmp_out_x),
        .\x_fu_118_reg[10]_0 ({\x_fu_118_reg_n_5_[10] ,\x_fu_118_reg_n_5_[9] ,\x_fu_118_reg_n_5_[8] ,\x_fu_118_reg_n_5_[7] ,\x_fu_118_reg_n_5_[6] ,\x_fu_118_reg_n_5_[5] ,\x_fu_118_reg_n_5_[4] ,\x_fu_118_reg_n_5_[3] ,\x_fu_118_reg_n_5_[2] ,\x_fu_118_reg_n_5_[1] ,\x_fu_118_reg_n_5_[0] }),
        .\x_fu_118_reg[9] (add_ln1000_fu_277_p2));
  LUT5 #(
    .INIT(32'hDDDDD0DD)) 
    \icmp_ln1000_reg_757[0]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_11),
        .I1(stream_in_empty_n),
        .I2(stream_in_vresampled_full_n),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln1000_reg_757_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1000_reg_757_reg_n_5_[0] ),
        .Q(icmp_ln1000_reg_757_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1000_reg_757_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1000_fu_271_p2),
        .Q(\icmp_ln1000_reg_757_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_779_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_reg_752_reg[10]_0 [0]),
        .Q(\linebuf_c_1_addr_reg_779_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_779_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_reg_752_reg[10]_0 [10]),
        .Q(\linebuf_c_1_addr_reg_779_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_779_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_reg_752_reg[10]_0 [1]),
        .Q(\linebuf_c_1_addr_reg_779_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_779_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_reg_752_reg[10]_0 [2]),
        .Q(\linebuf_c_1_addr_reg_779_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_779_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_reg_752_reg[10]_0 [3]),
        .Q(\linebuf_c_1_addr_reg_779_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_779_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_reg_752_reg[10]_0 [4]),
        .Q(\linebuf_c_1_addr_reg_779_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_779_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_reg_752_reg[10]_0 [5]),
        .Q(\linebuf_c_1_addr_reg_779_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_779_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_reg_752_reg[10]_0 [6]),
        .Q(\linebuf_c_1_addr_reg_779_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_779_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_reg_752_reg[10]_0 [7]),
        .Q(\linebuf_c_1_addr_reg_779_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_779_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_reg_752_reg[10]_0 [8]),
        .Q(\linebuf_c_1_addr_reg_779_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \linebuf_c_1_addr_reg_779_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_reg_752_reg[10]_0 [9]),
        .Q(\linebuf_c_1_addr_reg_779_reg[10]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[4]_i_1__0 
       (.I0(push),
        .I1(stream_in_vresampled_empty_n),
        .I2(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \mOutPtr[4]_i_3__0 
       (.I0(push),
        .I1(v_hcresampler_core_2_U0_stream_in_vresampled_read),
        .I2(stream_in_vresampled_empty_n),
        .O(mOutPtr16_out));
  FDRE \out_x_reg_752_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[0]),
        .Q(\out_x_reg_752_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \out_x_reg_752_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[10]),
        .Q(\out_x_reg_752_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \out_x_reg_752_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[1]),
        .Q(\out_x_reg_752_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \out_x_reg_752_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[2]),
        .Q(\out_x_reg_752_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \out_x_reg_752_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[3]),
        .Q(\out_x_reg_752_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \out_x_reg_752_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[4]),
        .Q(\out_x_reg_752_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \out_x_reg_752_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[5]),
        .Q(\out_x_reg_752_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \out_x_reg_752_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[6]),
        .Q(\out_x_reg_752_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \out_x_reg_752_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[7]),
        .Q(\out_x_reg_752_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \out_x_reg_752_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[8]),
        .Q(\out_x_reg_752_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \out_x_reg_752_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_out_x[9]),
        .Q(\out_x_reg_752_reg[10]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \pix_0_2_0_0_0_load609_lcssa648_i_fu_84[7]_i_1 
       (.I0(Q[2]),
        .I1(cmp33_i_reg_395),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln1000_reg_757_reg_n_5_[0] ),
        .I4(ap_block_pp0_stage0_01001),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1
       (.I0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0),
        .I1(icmp_ln1000_reg_757_pp0_iter1_reg),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ram_reg_bram_0_i_1__0
       (.I0(icmp_ln1000_reg_757_pp0_iter1_reg),
        .I1(empty_reg_385),
        .I2(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_bram_0_i_1__1
       (.I0(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0),
        .I1(empty_reg_385),
        .I2(cmp33_i_reg_395),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_01001),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1));
  LUT5 #(
    .INIT(32'hDD00D000)) 
    ram_reg_bram_0_i_3__1
       (.I0(flow_control_loop_pipe_sequential_init_U_n_11),
        .I1(stream_in_empty_n),
        .I2(stream_in_vresampled_full_n),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln1000_fu_277_p2[0]),
        .Q(\x_fu_118_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln1000_fu_277_p2[10]),
        .Q(\x_fu_118_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln1000_fu_277_p2[1]),
        .Q(\x_fu_118_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln1000_fu_277_p2[2]),
        .Q(\x_fu_118_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln1000_fu_277_p2[3]),
        .Q(\x_fu_118_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln1000_fu_277_p2[4]),
        .Q(\x_fu_118_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln1000_fu_277_p2[5]),
        .Q(\x_fu_118_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln1000_fu_277_p2[6]),
        .Q(\x_fu_118_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln1000_fu_277_p2[7]),
        .Q(\x_fu_118_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln1000_fu_277_p2[8]),
        .Q(\x_fu_118_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_118),
        .D(add_ln1000_fu_277_p2[9]),
        .Q(\x_fu_118_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
endmodule

module bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W
   (DOUTBDOUT,
    in,
    zext_ln1155_fu_567_p1,
    zext_ln1155_2_fu_597_p1,
    ap_clk,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
    p_lcssa617663_i_fu_104,
    empty_70_reg_390,
    p_14_in,
    ap_phi_mux_empty_66_phi_fu_248_p4,
    p_lcssa619669_i_fu_112,
    ap_phi_mux_empty_67_phi_fu_257_p4,
    empty_reg_385,
    cmp33_i_reg_395,
    ram_reg_bram_0_2,
    cmp105_i_reg_400,
    DINADIN);
  output [11:0]DOUTBDOUT;
  output [1:0]in;
  output [6:0]zext_ln1155_fu_567_p1;
  output [6:0]zext_ln1155_2_fu_597_p1;
  input ap_clk;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1;
  input [10:0]ram_reg_bram_0_0;
  input [10:0]ram_reg_bram_0_1;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0;
  input [6:0]p_lcssa617663_i_fu_104;
  input empty_70_reg_390;
  input p_14_in;
  input [0:0]ap_phi_mux_empty_66_phi_fu_248_p4;
  input [6:0]p_lcssa619669_i_fu_112;
  input [0:0]ap_phi_mux_empty_67_phi_fu_257_p4;
  input empty_reg_385;
  input cmp33_i_reg_395;
  input [15:0]ram_reg_bram_0_2;
  input cmp105_i_reg_400;
  input [1:0]DINADIN;

  wire [1:0]DINADIN;
  wire [11:0]DOUTBDOUT;
  wire \SRL_SIG_reg[15][32]_srl16_i_2__0_n_5 ;
  wire \SRL_SIG_reg[15][32]_srl16_i_4_n_5 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][8]_srl16_i_5_n_5 ;
  wire ap_clk;
  wire [0:0]ap_phi_mux_empty_66_phi_fu_248_p4;
  wire [0:0]ap_phi_mux_empty_67_phi_fu_257_p4;
  wire cmp105_i_reg_400;
  wire cmp33_i_reg_395;
  wire empty_70_reg_390;
  wire empty_reg_385;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1;
  wire [15:0]grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0;
  wire [1:0]in;
  wire [15:6]linebuf_c_1_q1;
  wire p_14_in;
  wire [6:0]p_lcssa617663_i_fu_104;
  wire [6:0]p_lcssa619669_i_fu_112;
  wire [10:0]ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire [15:0]ram_reg_bram_0_2;
  wire [6:0]zext_ln1155_2_fu_597_p1;
  wire [6:0]zext_ln1155_fu_567_p1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][10]_srl16_i_4 
       (.I0(DOUTBDOUT[2]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[2]),
        .O(zext_ln1155_fu_567_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][11]_srl16_i_4 
       (.I0(DOUTBDOUT[3]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[3]),
        .O(zext_ln1155_fu_567_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][12]_srl16_i_4 
       (.I0(DOUTBDOUT[4]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[4]),
        .O(zext_ln1155_fu_567_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][13]_srl16_i_4 
       (.I0(DOUTBDOUT[5]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[5]),
        .O(zext_ln1155_fu_567_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][14]_srl16_i_4 
       (.I0(linebuf_c_1_q1[6]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[6]),
        .O(zext_ln1155_fu_567_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][15]_srl16_i_2 
       (.I0(linebuf_c_1_q1[7]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[7]),
        .O(zext_ln1155_fu_567_p1[6]));
  LUT6 #(
    .INIT(64'hAFA3A3AFACA0A0AC)) 
    \SRL_SIG_reg[15][32]_srl16_i_1__0 
       (.I0(p_lcssa619669_i_fu_112[0]),
        .I1(empty_70_reg_390),
        .I2(p_14_in),
        .I3(\SRL_SIG_reg[15][32]_srl16_i_2__0_n_5 ),
        .I4(ap_phi_mux_empty_67_phi_fu_257_p4),
        .I5(\SRL_SIG_reg[15][32]_srl16_i_4_n_5 ),
        .O(in[1]));
  LUT6 #(
    .INIT(64'hFFFFEA40000015BF)) 
    \SRL_SIG_reg[15][32]_srl16_i_2__0 
       (.I0(empty_reg_385),
        .I1(cmp33_i_reg_395),
        .I2(p_lcssa619669_i_fu_112[0]),
        .I3(DOUTBDOUT[6]),
        .I4(ram_reg_bram_0_2[8]),
        .I5(zext_ln1155_2_fu_597_p1[0]),
        .O(\SRL_SIG_reg[15][32]_srl16_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][32]_srl16_i_4 
       (.I0(DOUTBDOUT[6]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[8]),
        .O(\SRL_SIG_reg[15][32]_srl16_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][33]_srl16_i_4 
       (.I0(DOUTBDOUT[7]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[9]),
        .O(zext_ln1155_2_fu_597_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][34]_srl16_i_4 
       (.I0(DOUTBDOUT[8]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[10]),
        .O(zext_ln1155_2_fu_597_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][35]_srl16_i_4 
       (.I0(DOUTBDOUT[9]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[11]),
        .O(zext_ln1155_2_fu_597_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][36]_srl16_i_4 
       (.I0(DOUTBDOUT[10]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[12]),
        .O(zext_ln1155_2_fu_597_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][37]_srl16_i_4 
       (.I0(DOUTBDOUT[11]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[13]),
        .O(zext_ln1155_2_fu_597_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][38]_srl16_i_4 
       (.I0(linebuf_c_1_q1[14]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[14]),
        .O(zext_ln1155_2_fu_597_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][39]_srl16_i_2 
       (.I0(linebuf_c_1_q1[15]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[15]),
        .O(zext_ln1155_2_fu_597_p1[6]));
  LUT6 #(
    .INIT(64'hAFA3A3AFACA0A0AC)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__0 
       (.I0(p_lcssa617663_i_fu_104[0]),
        .I1(empty_70_reg_390),
        .I2(p_14_in),
        .I3(\SRL_SIG_reg[15][8]_srl16_i_3_n_5 ),
        .I4(ap_phi_mux_empty_66_phi_fu_248_p4),
        .I5(\SRL_SIG_reg[15][8]_srl16_i_5_n_5 ),
        .O(in[0]));
  LUT6 #(
    .INIT(64'hFFFFEA40000015BF)) 
    \SRL_SIG_reg[15][8]_srl16_i_3 
       (.I0(empty_reg_385),
        .I1(cmp33_i_reg_395),
        .I2(p_lcssa617663_i_fu_104[0]),
        .I3(DOUTBDOUT[0]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(zext_ln1155_fu_567_p1[0]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][8]_srl16_i_5 
       (.I0(DOUTBDOUT[0]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[0]),
        .O(\SRL_SIG_reg[15][8]_srl16_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][9]_srl16_i_4 
       (.I0(DOUTBDOUT[1]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[1]),
        .O(zext_ln1155_fu_567_p1[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "inst/v_vcresampler_core_1_U0/linebuf_c_1_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_0_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],linebuf_c_1_q1[15:14],DOUTBDOUT[11:6],linebuf_c_1_q1[7:6],DOUTBDOUT[5:0]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0),
        .ENBWREN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    ram_reg_bram_0_i_10
       (.I0(linebuf_c_1_q1[7]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[7]),
        .I3(cmp105_i_reg_400),
        .I4(cmp33_i_reg_395),
        .I5(DINADIN[0]),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0[7]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    ram_reg_bram_0_i_11
       (.I0(linebuf_c_1_q1[6]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[6]),
        .I3(cmp105_i_reg_400),
        .I4(cmp33_i_reg_395),
        .I5(p_lcssa617663_i_fu_104[6]),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0[6]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    ram_reg_bram_0_i_12
       (.I0(DOUTBDOUT[5]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[5]),
        .I3(cmp105_i_reg_400),
        .I4(cmp33_i_reg_395),
        .I5(p_lcssa617663_i_fu_104[5]),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0[5]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    ram_reg_bram_0_i_13
       (.I0(DOUTBDOUT[4]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[4]),
        .I3(cmp105_i_reg_400),
        .I4(cmp33_i_reg_395),
        .I5(p_lcssa617663_i_fu_104[4]),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0[4]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    ram_reg_bram_0_i_14
       (.I0(DOUTBDOUT[3]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[3]),
        .I3(cmp105_i_reg_400),
        .I4(cmp33_i_reg_395),
        .I5(p_lcssa617663_i_fu_104[3]),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0[3]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    ram_reg_bram_0_i_15
       (.I0(DOUTBDOUT[2]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[2]),
        .I3(cmp105_i_reg_400),
        .I4(cmp33_i_reg_395),
        .I5(p_lcssa617663_i_fu_104[2]),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0[2]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    ram_reg_bram_0_i_16
       (.I0(DOUTBDOUT[1]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[1]),
        .I3(cmp105_i_reg_400),
        .I4(cmp33_i_reg_395),
        .I5(p_lcssa617663_i_fu_104[1]),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0[1]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    ram_reg_bram_0_i_17
       (.I0(DOUTBDOUT[0]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[0]),
        .I3(cmp105_i_reg_400),
        .I4(cmp33_i_reg_395),
        .I5(p_lcssa617663_i_fu_104[0]),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0[0]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    ram_reg_bram_0_i_2__0
       (.I0(linebuf_c_1_q1[15]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[15]),
        .I3(cmp105_i_reg_400),
        .I4(cmp33_i_reg_395),
        .I5(p_lcssa619669_i_fu_112[6]),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0[15]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    ram_reg_bram_0_i_3
       (.I0(linebuf_c_1_q1[14]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[14]),
        .I3(cmp105_i_reg_400),
        .I4(cmp33_i_reg_395),
        .I5(DINADIN[1]),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0[14]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    ram_reg_bram_0_i_4
       (.I0(DOUTBDOUT[11]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[13]),
        .I3(cmp105_i_reg_400),
        .I4(cmp33_i_reg_395),
        .I5(p_lcssa619669_i_fu_112[5]),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0[13]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    ram_reg_bram_0_i_5__0
       (.I0(DOUTBDOUT[10]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[12]),
        .I3(cmp105_i_reg_400),
        .I4(cmp33_i_reg_395),
        .I5(p_lcssa619669_i_fu_112[4]),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0[12]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    ram_reg_bram_0_i_6
       (.I0(DOUTBDOUT[9]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[11]),
        .I3(cmp105_i_reg_400),
        .I4(cmp33_i_reg_395),
        .I5(p_lcssa619669_i_fu_112[3]),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0[11]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    ram_reg_bram_0_i_7
       (.I0(DOUTBDOUT[8]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[10]),
        .I3(cmp105_i_reg_400),
        .I4(cmp33_i_reg_395),
        .I5(p_lcssa619669_i_fu_112[2]),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0[10]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    ram_reg_bram_0_i_8
       (.I0(DOUTBDOUT[7]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[9]),
        .I3(cmp105_i_reg_400),
        .I4(cmp33_i_reg_395),
        .I5(p_lcssa619669_i_fu_112[1]),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0[9]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    ram_reg_bram_0_i_9
       (.I0(DOUTBDOUT[6]),
        .I1(empty_reg_385),
        .I2(ram_reg_bram_0_2[8]),
        .I3(cmp105_i_reg_400),
        .I4(cmp33_i_reg_395),
        .I5(p_lcssa619669_i_fu_112[0]),
        .O(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0[8]));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W" *) 
module bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_30
   (ram_reg_bram_0_0,
    in,
    \cmp33_i_reg_395_reg[0] ,
    \cmp33_i_reg_395_reg[0]_0 ,
    ap_clk,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    p_lcssa619669_i_fu_112,
    DINADIN,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
    empty_70_reg_390,
    p_14_in,
    zext_ln1155_fu_567_p1,
    zext_ln1155_2_fu_597_p1,
    empty_reg_385,
    DOUTBDOUT,
    cmp33_i_reg_395);
  output [15:0]ram_reg_bram_0_0;
  output [13:0]in;
  output [0:0]\cmp33_i_reg_395_reg[0] ;
  output [0:0]\cmp33_i_reg_395_reg[0]_0 ;
  input ap_clk;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1;
  input [10:0]ram_reg_bram_0_1;
  input [10:0]ram_reg_bram_0_2;
  input [6:0]p_lcssa619669_i_fu_112;
  input [8:0]DINADIN;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0;
  input empty_70_reg_390;
  input p_14_in;
  input [6:0]zext_ln1155_fu_567_p1;
  input [6:0]zext_ln1155_2_fu_597_p1;
  input empty_reg_385;
  input [11:0]DOUTBDOUT;
  input cmp33_i_reg_395;

  wire [8:0]DINADIN;
  wire [11:0]DOUTBDOUT;
  wire \SRL_SIG_reg[15][10]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][10]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][11]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][11]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][12]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][12]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][13]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][14]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][15]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][33]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][33]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][33]_srl16_i_6_n_5 ;
  wire \SRL_SIG_reg[15][34]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][34]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][35]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][35]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][36]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][36]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][37]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][38]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][39]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][9]_srl16_i_3_n_5 ;
  wire \SRL_SIG_reg[15][9]_srl16_i_5_n_5 ;
  wire \SRL_SIG_reg[15][9]_srl16_i_6_n_5 ;
  wire ap_clk;
  wire [7:2]ap_phi_mux_empty_66_phi_fu_248_p4;
  wire [7:2]ap_phi_mux_empty_67_phi_fu_257_p4;
  wire cmp33_i_reg_395;
  wire [0:0]\cmp33_i_reg_395_reg[0] ;
  wire [0:0]\cmp33_i_reg_395_reg[0]_0 ;
  wire empty_70_reg_390;
  wire empty_reg_385;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0;
  wire [13:0]in;
  wire p_14_in;
  wire [6:0]p_lcssa619669_i_fu_112;
  wire [15:0]ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire [10:0]ram_reg_bram_0_2;
  wire [6:0]zext_ln1155_2_fu_597_p1;
  wire [6:0]zext_ln1155_fu_567_p1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA3A3AFACA0A0AC)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__0 
       (.I0(DINADIN[2]),
        .I1(empty_70_reg_390),
        .I2(p_14_in),
        .I3(ap_phi_mux_empty_66_phi_fu_248_p4[3]),
        .I4(\SRL_SIG_reg[15][10]_srl16_i_3_n_5 ),
        .I5(zext_ln1155_fu_567_p1[1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hFD08)) 
    \SRL_SIG_reg[15][10]_srl16_i_2 
       (.I0(cmp33_i_reg_395),
        .I1(DINADIN[3]),
        .I2(empty_reg_385),
        .I3(ram_reg_bram_0_0[3]),
        .O(ap_phi_mux_empty_66_phi_fu_248_p4[3]));
  LUT4 #(
    .INIT(16'hA959)) 
    \SRL_SIG_reg[15][10]_srl16_i_3 
       (.I0(\SRL_SIG_reg[15][10]_srl16_i_5_n_5 ),
        .I1(ram_reg_bram_0_0[3]),
        .I2(empty_reg_385),
        .I3(DOUTBDOUT[3]),
        .O(\SRL_SIG_reg[15][10]_srl16_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \SRL_SIG_reg[15][10]_srl16_i_5 
       (.I0(\cmp33_i_reg_395_reg[0] ),
        .I1(zext_ln1155_fu_567_p1[0]),
        .I2(\SRL_SIG_reg[15][9]_srl16_i_6_n_5 ),
        .I3(zext_ln1155_fu_567_p1[1]),
        .I4(ap_phi_mux_empty_66_phi_fu_248_p4[2]),
        .O(\SRL_SIG_reg[15][10]_srl16_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA3A3AFACA0A0AC)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__0 
       (.I0(DINADIN[3]),
        .I1(empty_70_reg_390),
        .I2(p_14_in),
        .I3(ap_phi_mux_empty_66_phi_fu_248_p4[4]),
        .I4(\SRL_SIG_reg[15][11]_srl16_i_3_n_5 ),
        .I5(zext_ln1155_fu_567_p1[2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hFD08)) 
    \SRL_SIG_reg[15][11]_srl16_i_2 
       (.I0(cmp33_i_reg_395),
        .I1(DINADIN[4]),
        .I2(empty_reg_385),
        .I3(ram_reg_bram_0_0[4]),
        .O(ap_phi_mux_empty_66_phi_fu_248_p4[4]));
  LUT4 #(
    .INIT(16'hA959)) 
    \SRL_SIG_reg[15][11]_srl16_i_3 
       (.I0(\SRL_SIG_reg[15][11]_srl16_i_5_n_5 ),
        .I1(ram_reg_bram_0_0[4]),
        .I2(empty_reg_385),
        .I3(DOUTBDOUT[4]),
        .O(\SRL_SIG_reg[15][11]_srl16_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hEF8AEF80EA80EF80)) 
    \SRL_SIG_reg[15][11]_srl16_i_5 
       (.I0(\SRL_SIG_reg[15][10]_srl16_i_5_n_5 ),
        .I1(DOUTBDOUT[3]),
        .I2(empty_reg_385),
        .I3(ram_reg_bram_0_0[3]),
        .I4(cmp33_i_reg_395),
        .I5(DINADIN[3]),
        .O(\SRL_SIG_reg[15][11]_srl16_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA3A3AFACA0A0AC)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__0 
       (.I0(DINADIN[4]),
        .I1(empty_70_reg_390),
        .I2(p_14_in),
        .I3(ap_phi_mux_empty_66_phi_fu_248_p4[5]),
        .I4(\SRL_SIG_reg[15][12]_srl16_i_3_n_5 ),
        .I5(zext_ln1155_fu_567_p1[3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hFD08)) 
    \SRL_SIG_reg[15][12]_srl16_i_2 
       (.I0(cmp33_i_reg_395),
        .I1(DINADIN[5]),
        .I2(empty_reg_385),
        .I3(ram_reg_bram_0_0[5]),
        .O(ap_phi_mux_empty_66_phi_fu_248_p4[5]));
  LUT4 #(
    .INIT(16'hA959)) 
    \SRL_SIG_reg[15][12]_srl16_i_3 
       (.I0(\SRL_SIG_reg[15][12]_srl16_i_5_n_5 ),
        .I1(ram_reg_bram_0_0[5]),
        .I2(empty_reg_385),
        .I3(DOUTBDOUT[5]),
        .O(\SRL_SIG_reg[15][12]_srl16_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \SRL_SIG_reg[15][12]_srl16_i_5 
       (.I0(ap_phi_mux_empty_66_phi_fu_248_p4[3]),
        .I1(zext_ln1155_fu_567_p1[2]),
        .I2(\SRL_SIG_reg[15][10]_srl16_i_5_n_5 ),
        .I3(zext_ln1155_fu_567_p1[3]),
        .I4(ap_phi_mux_empty_66_phi_fu_248_p4[4]),
        .O(\SRL_SIG_reg[15][12]_srl16_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA3A3AFACA0A0AC)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__0 
       (.I0(DINADIN[5]),
        .I1(empty_70_reg_390),
        .I2(p_14_in),
        .I3(ap_phi_mux_empty_66_phi_fu_248_p4[6]),
        .I4(\SRL_SIG_reg[15][13]_srl16_i_3_n_5 ),
        .I5(zext_ln1155_fu_567_p1[4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hFD08)) 
    \SRL_SIG_reg[15][13]_srl16_i_2 
       (.I0(cmp33_i_reg_395),
        .I1(DINADIN[6]),
        .I2(empty_reg_385),
        .I3(ram_reg_bram_0_0[6]),
        .O(ap_phi_mux_empty_66_phi_fu_248_p4[6]));
  LUT6 #(
    .INIT(64'hFEAEA808015157F7)) 
    \SRL_SIG_reg[15][13]_srl16_i_3 
       (.I0(ap_phi_mux_empty_66_phi_fu_248_p4[5]),
        .I1(ram_reg_bram_0_0[5]),
        .I2(empty_reg_385),
        .I3(DOUTBDOUT[5]),
        .I4(\SRL_SIG_reg[15][12]_srl16_i_5_n_5 ),
        .I5(zext_ln1155_fu_567_p1[5]),
        .O(\SRL_SIG_reg[15][13]_srl16_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA3A3AFACA0A0AC)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__0 
       (.I0(DINADIN[6]),
        .I1(empty_70_reg_390),
        .I2(p_14_in),
        .I3(ap_phi_mux_empty_66_phi_fu_248_p4[7]),
        .I4(\SRL_SIG_reg[15][14]_srl16_i_3_n_5 ),
        .I5(zext_ln1155_fu_567_p1[5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hFD08)) 
    \SRL_SIG_reg[15][14]_srl16_i_2 
       (.I0(cmp33_i_reg_395),
        .I1(DINADIN[7]),
        .I2(empty_reg_385),
        .I3(ram_reg_bram_0_0[7]),
        .O(ap_phi_mux_empty_66_phi_fu_248_p4[7]));
  LUT6 #(
    .INIT(64'hEEE8E88811171777)) 
    \SRL_SIG_reg[15][14]_srl16_i_3 
       (.I0(ap_phi_mux_empty_66_phi_fu_248_p4[6]),
        .I1(zext_ln1155_fu_567_p1[5]),
        .I2(\SRL_SIG_reg[15][12]_srl16_i_5_n_5 ),
        .I3(zext_ln1155_fu_567_p1[4]),
        .I4(ap_phi_mux_empty_66_phi_fu_248_p4[5]),
        .I5(zext_ln1155_fu_567_p1[6]),
        .O(\SRL_SIG_reg[15][14]_srl16_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hCCCCFAA0CCCCAAAA)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__0 
       (.I0(zext_ln1155_fu_567_p1[6]),
        .I1(DINADIN[7]),
        .I2(\SRL_SIG_reg[15][15]_srl16_i_3_n_5 ),
        .I3(ap_phi_mux_empty_66_phi_fu_248_p4[7]),
        .I4(p_14_in),
        .I5(empty_70_reg_390),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \SRL_SIG_reg[15][15]_srl16_i_3 
       (.I0(ap_phi_mux_empty_66_phi_fu_248_p4[5]),
        .I1(zext_ln1155_fu_567_p1[4]),
        .I2(\SRL_SIG_reg[15][12]_srl16_i_5_n_5 ),
        .I3(zext_ln1155_fu_567_p1[5]),
        .I4(ap_phi_mux_empty_66_phi_fu_248_p4[6]),
        .O(\SRL_SIG_reg[15][15]_srl16_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFD08)) 
    \SRL_SIG_reg[15][32]_srl16_i_3 
       (.I0(cmp33_i_reg_395),
        .I1(p_lcssa619669_i_fu_112[1]),
        .I2(empty_reg_385),
        .I3(ram_reg_bram_0_0[9]),
        .O(\cmp33_i_reg_395_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA3A3AFACA0A0AC)) 
    \SRL_SIG_reg[15][33]_srl16_i_1__0 
       (.I0(p_lcssa619669_i_fu_112[1]),
        .I1(empty_70_reg_390),
        .I2(p_14_in),
        .I3(ap_phi_mux_empty_67_phi_fu_257_p4[2]),
        .I4(\SRL_SIG_reg[15][33]_srl16_i_3_n_5 ),
        .I5(zext_ln1155_2_fu_597_p1[0]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hFD08)) 
    \SRL_SIG_reg[15][33]_srl16_i_2 
       (.I0(cmp33_i_reg_395),
        .I1(p_lcssa619669_i_fu_112[2]),
        .I2(empty_reg_385),
        .I3(ram_reg_bram_0_0[10]),
        .O(ap_phi_mux_empty_67_phi_fu_257_p4[2]));
  LUT4 #(
    .INIT(16'hA959)) 
    \SRL_SIG_reg[15][33]_srl16_i_3 
       (.I0(\SRL_SIG_reg[15][33]_srl16_i_5_n_5 ),
        .I1(ram_reg_bram_0_0[10]),
        .I2(empty_reg_385),
        .I3(DOUTBDOUT[8]),
        .O(\SRL_SIG_reg[15][33]_srl16_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hEF8AEF80EA80EF80)) 
    \SRL_SIG_reg[15][33]_srl16_i_5 
       (.I0(\SRL_SIG_reg[15][33]_srl16_i_6_n_5 ),
        .I1(DOUTBDOUT[7]),
        .I2(empty_reg_385),
        .I3(ram_reg_bram_0_0[9]),
        .I4(cmp33_i_reg_395),
        .I5(p_lcssa619669_i_fu_112[1]),
        .O(\SRL_SIG_reg[15][33]_srl16_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hEEEEFAAA)) 
    \SRL_SIG_reg[15][33]_srl16_i_6 
       (.I0(ram_reg_bram_0_0[8]),
        .I1(DOUTBDOUT[6]),
        .I2(p_lcssa619669_i_fu_112[0]),
        .I3(cmp33_i_reg_395),
        .I4(empty_reg_385),
        .O(\SRL_SIG_reg[15][33]_srl16_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA3A3AFACA0A0AC)) 
    \SRL_SIG_reg[15][34]_srl16_i_1__0 
       (.I0(p_lcssa619669_i_fu_112[2]),
        .I1(empty_70_reg_390),
        .I2(p_14_in),
        .I3(ap_phi_mux_empty_67_phi_fu_257_p4[3]),
        .I4(\SRL_SIG_reg[15][34]_srl16_i_3_n_5 ),
        .I5(zext_ln1155_2_fu_597_p1[1]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hFD08)) 
    \SRL_SIG_reg[15][34]_srl16_i_2 
       (.I0(cmp33_i_reg_395),
        .I1(p_lcssa619669_i_fu_112[3]),
        .I2(empty_reg_385),
        .I3(ram_reg_bram_0_0[11]),
        .O(ap_phi_mux_empty_67_phi_fu_257_p4[3]));
  LUT4 #(
    .INIT(16'hA959)) 
    \SRL_SIG_reg[15][34]_srl16_i_3 
       (.I0(\SRL_SIG_reg[15][34]_srl16_i_5_n_5 ),
        .I1(ram_reg_bram_0_0[11]),
        .I2(empty_reg_385),
        .I3(DOUTBDOUT[9]),
        .O(\SRL_SIG_reg[15][34]_srl16_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \SRL_SIG_reg[15][34]_srl16_i_5 
       (.I0(\cmp33_i_reg_395_reg[0]_0 ),
        .I1(zext_ln1155_2_fu_597_p1[0]),
        .I2(\SRL_SIG_reg[15][33]_srl16_i_6_n_5 ),
        .I3(zext_ln1155_2_fu_597_p1[1]),
        .I4(ap_phi_mux_empty_67_phi_fu_257_p4[2]),
        .O(\SRL_SIG_reg[15][34]_srl16_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA3A3AFACA0A0AC)) 
    \SRL_SIG_reg[15][35]_srl16_i_1__0 
       (.I0(p_lcssa619669_i_fu_112[3]),
        .I1(empty_70_reg_390),
        .I2(p_14_in),
        .I3(ap_phi_mux_empty_67_phi_fu_257_p4[4]),
        .I4(\SRL_SIG_reg[15][35]_srl16_i_3_n_5 ),
        .I5(zext_ln1155_2_fu_597_p1[2]),
        .O(in[9]));
  LUT4 #(
    .INIT(16'hFD08)) 
    \SRL_SIG_reg[15][35]_srl16_i_2 
       (.I0(cmp33_i_reg_395),
        .I1(p_lcssa619669_i_fu_112[4]),
        .I2(empty_reg_385),
        .I3(ram_reg_bram_0_0[12]),
        .O(ap_phi_mux_empty_67_phi_fu_257_p4[4]));
  LUT4 #(
    .INIT(16'hA959)) 
    \SRL_SIG_reg[15][35]_srl16_i_3 
       (.I0(\SRL_SIG_reg[15][35]_srl16_i_5_n_5 ),
        .I1(ram_reg_bram_0_0[12]),
        .I2(empty_reg_385),
        .I3(DOUTBDOUT[10]),
        .O(\SRL_SIG_reg[15][35]_srl16_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hEF8AEF80EA80EF80)) 
    \SRL_SIG_reg[15][35]_srl16_i_5 
       (.I0(\SRL_SIG_reg[15][34]_srl16_i_5_n_5 ),
        .I1(DOUTBDOUT[9]),
        .I2(empty_reg_385),
        .I3(ram_reg_bram_0_0[11]),
        .I4(cmp33_i_reg_395),
        .I5(p_lcssa619669_i_fu_112[3]),
        .O(\SRL_SIG_reg[15][35]_srl16_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA3A3AFACA0A0AC)) 
    \SRL_SIG_reg[15][36]_srl16_i_1__0 
       (.I0(p_lcssa619669_i_fu_112[4]),
        .I1(empty_70_reg_390),
        .I2(p_14_in),
        .I3(ap_phi_mux_empty_67_phi_fu_257_p4[5]),
        .I4(\SRL_SIG_reg[15][36]_srl16_i_3_n_5 ),
        .I5(zext_ln1155_2_fu_597_p1[3]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hFD08)) 
    \SRL_SIG_reg[15][36]_srl16_i_2 
       (.I0(cmp33_i_reg_395),
        .I1(p_lcssa619669_i_fu_112[5]),
        .I2(empty_reg_385),
        .I3(ram_reg_bram_0_0[13]),
        .O(ap_phi_mux_empty_67_phi_fu_257_p4[5]));
  LUT4 #(
    .INIT(16'hA959)) 
    \SRL_SIG_reg[15][36]_srl16_i_3 
       (.I0(\SRL_SIG_reg[15][36]_srl16_i_5_n_5 ),
        .I1(ram_reg_bram_0_0[13]),
        .I2(empty_reg_385),
        .I3(DOUTBDOUT[11]),
        .O(\SRL_SIG_reg[15][36]_srl16_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \SRL_SIG_reg[15][36]_srl16_i_5 
       (.I0(ap_phi_mux_empty_67_phi_fu_257_p4[3]),
        .I1(zext_ln1155_2_fu_597_p1[2]),
        .I2(\SRL_SIG_reg[15][34]_srl16_i_5_n_5 ),
        .I3(zext_ln1155_2_fu_597_p1[3]),
        .I4(ap_phi_mux_empty_67_phi_fu_257_p4[4]),
        .O(\SRL_SIG_reg[15][36]_srl16_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA3A3AFACA0A0AC)) 
    \SRL_SIG_reg[15][37]_srl16_i_1__0 
       (.I0(p_lcssa619669_i_fu_112[5]),
        .I1(empty_70_reg_390),
        .I2(p_14_in),
        .I3(ap_phi_mux_empty_67_phi_fu_257_p4[6]),
        .I4(\SRL_SIG_reg[15][37]_srl16_i_3_n_5 ),
        .I5(zext_ln1155_2_fu_597_p1[4]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hFD08)) 
    \SRL_SIG_reg[15][37]_srl16_i_2 
       (.I0(cmp33_i_reg_395),
        .I1(DINADIN[8]),
        .I2(empty_reg_385),
        .I3(ram_reg_bram_0_0[14]),
        .O(ap_phi_mux_empty_67_phi_fu_257_p4[6]));
  LUT6 #(
    .INIT(64'hFEAEA808015157F7)) 
    \SRL_SIG_reg[15][37]_srl16_i_3 
       (.I0(ap_phi_mux_empty_67_phi_fu_257_p4[5]),
        .I1(ram_reg_bram_0_0[13]),
        .I2(empty_reg_385),
        .I3(DOUTBDOUT[11]),
        .I4(\SRL_SIG_reg[15][36]_srl16_i_5_n_5 ),
        .I5(zext_ln1155_2_fu_597_p1[5]),
        .O(\SRL_SIG_reg[15][37]_srl16_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA3A3AFACA0A0AC)) 
    \SRL_SIG_reg[15][38]_srl16_i_1__0 
       (.I0(DINADIN[8]),
        .I1(empty_70_reg_390),
        .I2(p_14_in),
        .I3(ap_phi_mux_empty_67_phi_fu_257_p4[7]),
        .I4(\SRL_SIG_reg[15][38]_srl16_i_3_n_5 ),
        .I5(zext_ln1155_2_fu_597_p1[5]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hFD08)) 
    \SRL_SIG_reg[15][38]_srl16_i_2 
       (.I0(cmp33_i_reg_395),
        .I1(p_lcssa619669_i_fu_112[6]),
        .I2(empty_reg_385),
        .I3(ram_reg_bram_0_0[15]),
        .O(ap_phi_mux_empty_67_phi_fu_257_p4[7]));
  LUT6 #(
    .INIT(64'hEEE8E88811171777)) 
    \SRL_SIG_reg[15][38]_srl16_i_3 
       (.I0(ap_phi_mux_empty_67_phi_fu_257_p4[6]),
        .I1(zext_ln1155_2_fu_597_p1[5]),
        .I2(\SRL_SIG_reg[15][36]_srl16_i_5_n_5 ),
        .I3(zext_ln1155_2_fu_597_p1[4]),
        .I4(ap_phi_mux_empty_67_phi_fu_257_p4[5]),
        .I5(zext_ln1155_2_fu_597_p1[6]),
        .O(\SRL_SIG_reg[15][38]_srl16_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hCCCCFAA0CCCCAAAA)) 
    \SRL_SIG_reg[15][39]_srl16_i_1__0 
       (.I0(zext_ln1155_2_fu_597_p1[6]),
        .I1(p_lcssa619669_i_fu_112[6]),
        .I2(\SRL_SIG_reg[15][39]_srl16_i_3_n_5 ),
        .I3(ap_phi_mux_empty_67_phi_fu_257_p4[7]),
        .I4(p_14_in),
        .I5(empty_70_reg_390),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \SRL_SIG_reg[15][39]_srl16_i_3 
       (.I0(ap_phi_mux_empty_67_phi_fu_257_p4[5]),
        .I1(zext_ln1155_2_fu_597_p1[4]),
        .I2(\SRL_SIG_reg[15][36]_srl16_i_5_n_5 ),
        .I3(zext_ln1155_2_fu_597_p1[5]),
        .I4(ap_phi_mux_empty_67_phi_fu_257_p4[6]),
        .O(\SRL_SIG_reg[15][39]_srl16_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFD08)) 
    \SRL_SIG_reg[15][8]_srl16_i_4 
       (.I0(cmp33_i_reg_395),
        .I1(DINADIN[1]),
        .I2(empty_reg_385),
        .I3(ram_reg_bram_0_0[1]),
        .O(\cmp33_i_reg_395_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA3A3AFACA0A0AC)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__0 
       (.I0(DINADIN[1]),
        .I1(empty_70_reg_390),
        .I2(p_14_in),
        .I3(ap_phi_mux_empty_66_phi_fu_248_p4[2]),
        .I4(\SRL_SIG_reg[15][9]_srl16_i_3_n_5 ),
        .I5(zext_ln1155_fu_567_p1[0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hFD08)) 
    \SRL_SIG_reg[15][9]_srl16_i_2 
       (.I0(cmp33_i_reg_395),
        .I1(DINADIN[2]),
        .I2(empty_reg_385),
        .I3(ram_reg_bram_0_0[2]),
        .O(ap_phi_mux_empty_66_phi_fu_248_p4[2]));
  LUT4 #(
    .INIT(16'hA959)) 
    \SRL_SIG_reg[15][9]_srl16_i_3 
       (.I0(\SRL_SIG_reg[15][9]_srl16_i_5_n_5 ),
        .I1(ram_reg_bram_0_0[2]),
        .I2(empty_reg_385),
        .I3(DOUTBDOUT[2]),
        .O(\SRL_SIG_reg[15][9]_srl16_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hEF8AEF80EA80EF80)) 
    \SRL_SIG_reg[15][9]_srl16_i_5 
       (.I0(\SRL_SIG_reg[15][9]_srl16_i_6_n_5 ),
        .I1(DOUTBDOUT[1]),
        .I2(empty_reg_385),
        .I3(ram_reg_bram_0_0[1]),
        .I4(cmp33_i_reg_395),
        .I5(DINADIN[1]),
        .O(\SRL_SIG_reg[15][9]_srl16_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hEEEEFAAA)) 
    \SRL_SIG_reg[15][9]_srl16_i_6 
       (.I0(ram_reg_bram_0_0[0]),
        .I1(DOUTBDOUT[0]),
        .I2(DINADIN[0]),
        .I3(cmp33_i_reg_395),
        .I4(empty_reg_385),
        .O(\SRL_SIG_reg[15][9]_srl16_i_6_n_5 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "inst/v_vcresampler_core_1_U0/linebuf_c_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_0_1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_2,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_lcssa619669_i_fu_112[6],DINADIN[8],p_lcssa619669_i_fu_112[5:0],DINADIN[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],ram_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0),
        .ENBWREN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W" *) 
module bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_31
   (in,
    ap_clk,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    DINADIN,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
    \SRL_SIG_reg[15][31]_srl16 ,
    bPassThru_420_In_loc_channel_dout,
    \SRL_SIG_reg[15][0]_srl16 );
  output [15:0]in;
  input ap_clk;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1;
  input [10:0]ram_reg_bram_0_0;
  input [10:0]ram_reg_bram_0_1;
  input [15:0]DINADIN;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0;
  input [15:0]\SRL_SIG_reg[15][31]_srl16 ;
  input bPassThru_420_In_loc_channel_dout;
  input \SRL_SIG_reg[15][0]_srl16 ;

  wire [15:0]DINADIN;
  wire \SRL_SIG_reg[15][0]_srl16 ;
  wire [15:0]\SRL_SIG_reg[15][31]_srl16 ;
  wire ap_clk;
  wire bPassThru_420_In_loc_channel_dout;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0;
  wire [15:0]in;
  wire [15:0]linebuf_y_1_q1;
  wire [10:0]ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__0 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [0]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(linebuf_y_1_q1[0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [1]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(linebuf_y_1_q1[1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][24]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [8]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(linebuf_y_1_q1[8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][25]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [9]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(linebuf_y_1_q1[9]),
        .O(in[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][26]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [10]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(linebuf_y_1_q1[10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][27]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [11]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(linebuf_y_1_q1[11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][28]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [12]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(linebuf_y_1_q1[12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][29]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [13]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(linebuf_y_1_q1[13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [2]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(linebuf_y_1_q1[2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][30]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [14]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(linebuf_y_1_q1[14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][31]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [15]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(linebuf_y_1_q1[15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [3]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(linebuf_y_1_q1[3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [4]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(linebuf_y_1_q1[4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [5]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(linebuf_y_1_q1[5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [6]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(linebuf_y_1_q1[6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__0 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [7]),
        .I1(bPassThru_420_In_loc_channel_dout),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(linebuf_y_1_q1[7]),
        .O(in[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "inst/v_vcresampler_core_1_U0/linebuf_y_1_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_0_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],linebuf_y_1_q1}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0),
        .ENBWREN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W" *) 
module bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_32
   (DINADIN,
    ap_clk,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
    cmp105_i_reg_400);
  output [15:0]DINADIN;
  input ap_clk;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1;
  input [10:0]ram_reg_bram_0_0;
  input [10:0]ram_reg_bram_0_1;
  input [15:0]ram_reg_bram_0_2;
  input grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0;
  input cmp105_i_reg_400;

  wire [15:0]DINADIN;
  wire ap_clk;
  wire cmp105_i_reg_400;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1;
  wire grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0;
  wire [15:0]linebuf_y_q1;
  wire [10:0]ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire [15:0]ram_reg_bram_0_2;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "inst/v_vcresampler_core_1_U0/linebuf_y_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_0_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_2}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],linebuf_y_q1}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0),
        .ENBWREN(grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__0
       (.I0(linebuf_y_q1[6]),
        .I1(cmp105_i_reg_400),
        .I2(ram_reg_bram_0_2[6]),
        .O(DINADIN[6]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11__0
       (.I0(linebuf_y_q1[5]),
        .I1(cmp105_i_reg_400),
        .I2(ram_reg_bram_0_2[5]),
        .O(DINADIN[5]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12__0
       (.I0(linebuf_y_q1[4]),
        .I1(cmp105_i_reg_400),
        .I2(ram_reg_bram_0_2[4]),
        .O(DINADIN[4]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_13__0
       (.I0(linebuf_y_q1[3]),
        .I1(cmp105_i_reg_400),
        .I2(ram_reg_bram_0_2[3]),
        .O(DINADIN[3]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_14__0
       (.I0(linebuf_y_q1[2]),
        .I1(cmp105_i_reg_400),
        .I2(ram_reg_bram_0_2[2]),
        .O(DINADIN[2]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_15__0
       (.I0(linebuf_y_q1[1]),
        .I1(cmp105_i_reg_400),
        .I2(ram_reg_bram_0_2[1]),
        .O(DINADIN[1]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_16__0
       (.I0(linebuf_y_q1[0]),
        .I1(cmp105_i_reg_400),
        .I2(ram_reg_bram_0_2[0]),
        .O(DINADIN[0]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__2
       (.I0(linebuf_y_q1[15]),
        .I1(cmp105_i_reg_400),
        .I2(ram_reg_bram_0_2[15]),
        .O(DINADIN[15]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_2__1
       (.I0(linebuf_y_q1[14]),
        .I1(cmp105_i_reg_400),
        .I2(ram_reg_bram_0_2[14]),
        .O(DINADIN[14]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3__0
       (.I0(linebuf_y_q1[13]),
        .I1(cmp105_i_reg_400),
        .I2(ram_reg_bram_0_2[13]),
        .O(DINADIN[13]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4__0
       (.I0(linebuf_y_q1[12]),
        .I1(cmp105_i_reg_400),
        .I2(ram_reg_bram_0_2[12]),
        .O(DINADIN[12]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5__1
       (.I0(linebuf_y_q1[11]),
        .I1(cmp105_i_reg_400),
        .I2(ram_reg_bram_0_2[11]),
        .O(DINADIN[11]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__0
       (.I0(linebuf_y_q1[10]),
        .I1(cmp105_i_reg_400),
        .I2(ram_reg_bram_0_2[10]),
        .O(DINADIN[10]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7__0
       (.I0(linebuf_y_q1[9]),
        .I1(cmp105_i_reg_400),
        .I2(ram_reg_bram_0_2[9]),
        .O(DINADIN[9]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__0
       (.I0(linebuf_y_q1[8]),
        .I1(cmp105_i_reg_400),
        .I2(ram_reg_bram_0_2[8]),
        .O(DINADIN[8]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__0
       (.I0(linebuf_y_q1[7]),
        .I1(cmp105_i_reg_400),
        .I2(ram_reg_bram_0_2[7]),
        .O(DINADIN[7]));
endmodule

module bd_2d50_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2
   (ram_reg_bram_0,
    ram_reg_bram_0_0,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0,
    WEA,
    E,
    full_n_reg,
    D,
    \p_lcssa618666_i_fu_104_reg[7] ,
    \p_lcssa616660_i_fu_96_reg[7] ,
    \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7] ,
    \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7] ,
    \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7] ,
    \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7] ,
    \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7] ,
    \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7] ,
    \p_lcssa619669_i_fu_108_reg[7] ,
    \p_lcssa617663_i_fu_100_reg[7] ,
    in,
    push,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg,
    \x_2_reg_691_reg[10]_0 ,
    \linebuf_c_2_addr_reg_711_reg[10]_0 ,
    ap_clk,
    DI,
    S,
    DOUTADOUT,
    \SRL_SIG_reg[15][14]_srl16_i_1__3 ,
    \SRL_SIG_reg[15][32]_srl16_i_1__3_0 ,
    \SRL_SIG_reg[15][32]_srl16_i_1__3_1 ,
    \SRL_SIG_reg[15][38]_srl16_i_1__3 ,
    ap_rst_n_inv,
    stream_out_vresampled_full_n,
    tmp_reg_375,
    stream_out_hresampled_empty_n,
    cmp33_i_reg_365,
    Q,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
    ap_rst_n,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    DINADIN,
    out,
    \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0 ,
    \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0 ,
    \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0 ,
    \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0 ,
    \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0 ,
    \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0 ,
    \p_lcssa619669_i_fu_108_reg[7]_0 ,
    \p_lcssa617663_i_fu_100_reg[7]_0 ,
    \x_fu_122[10]_i_5 ,
    bPassThru_420_Out_loc_channel_dout,
    empty_reg_360,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_0);
  output [1:0]ram_reg_bram_0;
  output [1:0]ram_reg_bram_0_0;
  output grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0;
  output [0:0]WEA;
  output [0:0]E;
  output [0:0]full_n_reg;
  output [1:0]D;
  output [7:0]\p_lcssa618666_i_fu_104_reg[7] ;
  output [7:0]\p_lcssa616660_i_fu_96_reg[7] ;
  output [7:0]\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7] ;
  output [7:0]\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7] ;
  output [7:0]\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7] ;
  output [7:0]\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7] ;
  output [7:0]\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7] ;
  output [7:0]\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7] ;
  output [7:0]\p_lcssa619669_i_fu_108_reg[7] ;
  output [7:0]\p_lcssa617663_i_fu_100_reg[7] ;
  output [11:0]in;
  output push;
  output grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg;
  output [10:0]\x_2_reg_691_reg[10]_0 ;
  output [10:0]\linebuf_c_2_addr_reg_711_reg[10]_0 ;
  input ap_clk;
  input [7:0]DI;
  input [7:0]S;
  input [1:0]DOUTADOUT;
  input [0:0]\SRL_SIG_reg[15][14]_srl16_i_1__3 ;
  input [7:0]\SRL_SIG_reg[15][32]_srl16_i_1__3_0 ;
  input [7:0]\SRL_SIG_reg[15][32]_srl16_i_1__3_1 ;
  input [0:0]\SRL_SIG_reg[15][38]_srl16_i_1__3 ;
  input ap_rst_n_inv;
  input stream_out_vresampled_full_n;
  input tmp_reg_375;
  input stream_out_hresampled_empty_n;
  input cmp33_i_reg_365;
  input [2:0]Q;
  input grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg;
  input ap_rst_n;
  input \ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[1] ;
  input [15:0]DINADIN;
  input [47:0]out;
  input [7:0]\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0 ;
  input [7:0]\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0 ;
  input [7:0]\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0 ;
  input [7:0]\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0 ;
  input [7:0]\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0 ;
  input [7:0]\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0 ;
  input [7:0]\p_lcssa619669_i_fu_108_reg[7]_0 ;
  input [7:0]\p_lcssa617663_i_fu_100_reg[7]_0 ;
  input [10:0]\x_fu_122[10]_i_5 ;
  input bPassThru_420_Out_loc_channel_dout;
  input empty_reg_360;
  input grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_0;

  wire [1:0]D;
  wire [7:0]DI;
  wire [15:0]DINADIN;
  wire [1:0]DOUTADOUT;
  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]S;
  wire [0:0]\SRL_SIG_reg[15][14]_srl16_i_1__3 ;
  wire [7:0]\SRL_SIG_reg[15][32]_srl16_i_1__3_0 ;
  wire [7:0]\SRL_SIG_reg[15][32]_srl16_i_1__3_1 ;
  wire [0:0]\SRL_SIG_reg[15][38]_srl16_i_1__3 ;
  wire [0:0]WEA;
  wire [10:0]add_ln1000_fu_236_p2;
  wire [7:2]add_ln1143_2_fu_506_p2;
  wire add_ln1143_2_fu_506_p2_carry_n_10;
  wire add_ln1143_2_fu_506_p2_carry_n_11;
  wire add_ln1143_2_fu_506_p2_carry_n_12;
  wire add_ln1143_2_fu_506_p2_carry_n_5;
  wire add_ln1143_2_fu_506_p2_carry_n_6;
  wire add_ln1143_2_fu_506_p2_carry_n_7;
  wire add_ln1143_2_fu_506_p2_carry_n_8;
  wire add_ln1143_2_fu_506_p2_carry_n_9;
  wire [7:2]add_ln1143_5_fu_558_p2;
  wire add_ln1143_5_fu_558_p2_carry_n_10;
  wire add_ln1143_5_fu_558_p2_carry_n_11;
  wire add_ln1143_5_fu_558_p2_carry_n_12;
  wire add_ln1143_5_fu_558_p2_carry_n_5;
  wire add_ln1143_5_fu_558_p2_carry_n_6;
  wire add_ln1143_5_fu_558_p2_carry_n_7;
  wire add_ln1143_5_fu_558_p2_carry_n_8;
  wire add_ln1143_5_fu_558_p2_carry_n_9;
  wire \ap_CS_fsm[2]_i_2__3_n_5 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [10:0]ap_sig_allocacmp_x_2;
  wire bPassThru_420_Out_loc_channel_dout;
  wire cmp33_i_reg_365;
  wire empty_reg_360;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire [0:0]full_n_reg;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_0;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0;
  wire [11:0]in;
  wire [10:0]\linebuf_c_2_addr_reg_711_reg[10]_0 ;
  wire [47:0]out;
  wire [7:0]\p_lcssa616660_i_fu_96_reg[7] ;
  wire \p_lcssa617663_i_fu_100[7]_i_3_n_5 ;
  wire [7:0]\p_lcssa617663_i_fu_100_reg[7] ;
  wire [7:0]\p_lcssa617663_i_fu_100_reg[7]_0 ;
  wire [7:0]\p_lcssa618666_i_fu_104_reg[7] ;
  wire [7:0]\p_lcssa619669_i_fu_108_reg[7] ;
  wire [7:0]\p_lcssa619669_i_fu_108_reg[7]_0 ;
  wire [7:0]\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7] ;
  wire [7:0]\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0 ;
  wire [7:0]\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7] ;
  wire [7:0]\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0 ;
  wire [7:0]\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7] ;
  wire [7:0]\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0 ;
  wire [7:0]\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7] ;
  wire [7:0]\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0 ;
  wire [7:0]\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7] ;
  wire [7:0]\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0 ;
  wire [7:0]\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7] ;
  wire [7:0]\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0 ;
  wire push;
  wire [1:0]ram_reg_bram_0;
  wire [1:0]ram_reg_bram_0_0;
  wire stream_out_hresampled_empty_n;
  wire stream_out_vresampled_full_n;
  wire tmp_reg_375;
  wire [10:0]\x_2_reg_691_reg[10]_0 ;
  wire [10:0]\x_fu_122[10]_i_5 ;
  wire \x_fu_122_reg_n_5_[0] ;
  wire \x_fu_122_reg_n_5_[10] ;
  wire \x_fu_122_reg_n_5_[1] ;
  wire \x_fu_122_reg_n_5_[2] ;
  wire \x_fu_122_reg_n_5_[3] ;
  wire \x_fu_122_reg_n_5_[4] ;
  wire \x_fu_122_reg_n_5_[5] ;
  wire \x_fu_122_reg_n_5_[6] ;
  wire \x_fu_122_reg_n_5_[7] ;
  wire \x_fu_122_reg_n_5_[8] ;
  wire \x_fu_122_reg_n_5_[9] ;
  wire [1:0]NLW_add_ln1143_2_fu_506_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_add_ln1143_2_fu_506_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln1143_2_fu_506_p2_carry__0_O_UNCONNECTED;
  wire [1:0]NLW_add_ln1143_5_fu_558_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_add_ln1143_5_fu_558_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln1143_5_fu_558_p2_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h4000400040000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__3 
       (.I0(tmp_reg_375),
        .I1(Q[2]),
        .I2(stream_out_vresampled_full_n),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(stream_out_hresampled_empty_n),
        .I5(\p_lcssa617663_i_fu_100[7]_i_3_n_5 ),
        .O(push));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__3 
       (.I0(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0 [2]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(add_ln1143_2_fu_506_p2[4]),
        .I4(empty_reg_360),
        .O(in[2]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__3 
       (.I0(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0 [3]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(add_ln1143_2_fu_506_p2[5]),
        .I4(empty_reg_360),
        .O(in[3]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__3 
       (.I0(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0 [4]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(add_ln1143_2_fu_506_p2[6]),
        .I4(empty_reg_360),
        .O(in[4]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__3 
       (.I0(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0 [5]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(add_ln1143_2_fu_506_p2[7]),
        .I4(empty_reg_360),
        .O(in[5]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \SRL_SIG_reg[15][32]_srl16_i_1__3 
       (.I0(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0 [0]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(add_ln1143_5_fu_558_p2[2]),
        .I4(empty_reg_360),
        .O(in[6]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \SRL_SIG_reg[15][33]_srl16_i_1__3 
       (.I0(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0 [1]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(add_ln1143_5_fu_558_p2[3]),
        .I4(empty_reg_360),
        .O(in[7]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \SRL_SIG_reg[15][34]_srl16_i_1__3 
       (.I0(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0 [2]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(add_ln1143_5_fu_558_p2[4]),
        .I4(empty_reg_360),
        .O(in[8]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \SRL_SIG_reg[15][35]_srl16_i_1__3 
       (.I0(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0 [3]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(add_ln1143_5_fu_558_p2[5]),
        .I4(empty_reg_360),
        .O(in[9]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \SRL_SIG_reg[15][36]_srl16_i_1__3 
       (.I0(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0 [4]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(add_ln1143_5_fu_558_p2[6]),
        .I4(empty_reg_360),
        .O(in[10]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \SRL_SIG_reg[15][37]_srl16_i_1__3 
       (.I0(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0 [5]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(add_ln1143_5_fu_558_p2[7]),
        .I4(empty_reg_360),
        .O(in[11]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__3 
       (.I0(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0 [0]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(add_ln1143_2_fu_506_p2[2]),
        .I4(empty_reg_360),
        .O(in[0]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__3 
       (.I0(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0 [1]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(add_ln1143_2_fu_506_p2[3]),
        .I4(empty_reg_360),
        .O(in[1]));
  CARRY8 add_ln1143_2_fu_506_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1143_2_fu_506_p2_carry_n_5,add_ln1143_2_fu_506_p2_carry_n_6,add_ln1143_2_fu_506_p2_carry_n_7,add_ln1143_2_fu_506_p2_carry_n_8,add_ln1143_2_fu_506_p2_carry_n_9,add_ln1143_2_fu_506_p2_carry_n_10,add_ln1143_2_fu_506_p2_carry_n_11,add_ln1143_2_fu_506_p2_carry_n_12}),
        .DI(DI),
        .O({add_ln1143_2_fu_506_p2,NLW_add_ln1143_2_fu_506_p2_carry_O_UNCONNECTED[1:0]}),
        .S(S));
  CARRY8 add_ln1143_2_fu_506_p2_carry__0
       (.CI(add_ln1143_2_fu_506_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1143_2_fu_506_p2_carry__0_CO_UNCONNECTED[7:2],ram_reg_bram_0[1],NLW_add_ln1143_2_fu_506_p2_carry__0_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DOUTADOUT[0]}),
        .O({NLW_add_ln1143_2_fu_506_p2_carry__0_O_UNCONNECTED[7:1],ram_reg_bram_0[0]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\SRL_SIG_reg[15][14]_srl16_i_1__3 }));
  CARRY8 add_ln1143_5_fu_558_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1143_5_fu_558_p2_carry_n_5,add_ln1143_5_fu_558_p2_carry_n_6,add_ln1143_5_fu_558_p2_carry_n_7,add_ln1143_5_fu_558_p2_carry_n_8,add_ln1143_5_fu_558_p2_carry_n_9,add_ln1143_5_fu_558_p2_carry_n_10,add_ln1143_5_fu_558_p2_carry_n_11,add_ln1143_5_fu_558_p2_carry_n_12}),
        .DI(\SRL_SIG_reg[15][32]_srl16_i_1__3_0 ),
        .O({add_ln1143_5_fu_558_p2,NLW_add_ln1143_5_fu_558_p2_carry_O_UNCONNECTED[1:0]}),
        .S(\SRL_SIG_reg[15][32]_srl16_i_1__3_1 ));
  CARRY8 add_ln1143_5_fu_558_p2_carry__0
       (.CI(add_ln1143_5_fu_558_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1143_5_fu_558_p2_carry__0_CO_UNCONNECTED[7:2],ram_reg_bram_0_0[1],NLW_add_ln1143_5_fu_558_p2_carry__0_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DOUTADOUT[1]}),
        .O({NLW_add_ln1143_5_fu_558_p2_carry__0_O_UNCONNECTED[7:1],ram_reg_bram_0_0[0]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\SRL_SIG_reg[15][38]_srl16_i_1__3 }));
  LUT6 #(
    .INIT(64'h040404FFFFFFFFFF)) 
    \ap_CS_fsm[2]_i_2__3 
       (.I0(stream_out_vresampled_full_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(tmp_reg_375),
        .I3(stream_out_hresampled_empty_n),
        .I4(\p_lcssa617663_i_fu_100[7]_i_3_n_5 ),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(\ap_CS_fsm[2]_i_2__3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCC0404FFFF0404)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(stream_out_vresampled_full_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(tmp_reg_375),
        .I3(stream_out_hresampled_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(cmp33_i_reg_365),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  bd_2d50_csc_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_32),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm[2]_i_2__3_n_5 ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp33_i_reg_365(cmp33_i_reg_365),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_30),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_1(flow_control_loop_pipe_sequential_init_U_n_33),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_0),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_vresampled_full_n(stream_out_vresampled_full_n),
        .tmp_reg_375(tmp_reg_375),
        .\x_2_reg_691_reg[10] ({\x_fu_122_reg_n_5_[10] ,\x_fu_122_reg_n_5_[9] ,\x_fu_122_reg_n_5_[8] ,\x_fu_122_reg_n_5_[7] ,\x_fu_122_reg_n_5_[6] ,\x_fu_122_reg_n_5_[5] ,\x_fu_122_reg_n_5_[4] ,\x_fu_122_reg_n_5_[3] ,\x_fu_122_reg_n_5_[2] ,\x_fu_122_reg_n_5_[1] ,\x_fu_122_reg_n_5_[0] }),
        .\x_fu_122[10]_i_5_0 (\x_fu_122[10]_i_5 ),
        .\x_fu_122_reg[10] (ap_sig_allocacmp_x_2),
        .\x_fu_122_reg[10]_0 ({add_ln1000_fu_236_p2[10:6],flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,add_ln1000_fu_236_p2[3],flow_control_loop_pipe_sequential_init_U_n_26,add_ln1000_fu_236_p2[1:0]}));
  FDRE \linebuf_c_2_addr_reg_711_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_2_reg_691_reg[10]_0 [0]),
        .Q(\linebuf_c_2_addr_reg_711_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_711_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_2_reg_691_reg[10]_0 [10]),
        .Q(\linebuf_c_2_addr_reg_711_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_711_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_2_reg_691_reg[10]_0 [1]),
        .Q(\linebuf_c_2_addr_reg_711_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_711_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_2_reg_691_reg[10]_0 [2]),
        .Q(\linebuf_c_2_addr_reg_711_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_711_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_2_reg_691_reg[10]_0 [3]),
        .Q(\linebuf_c_2_addr_reg_711_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_711_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_2_reg_691_reg[10]_0 [4]),
        .Q(\linebuf_c_2_addr_reg_711_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_711_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_2_reg_691_reg[10]_0 [5]),
        .Q(\linebuf_c_2_addr_reg_711_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_711_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_2_reg_691_reg[10]_0 [6]),
        .Q(\linebuf_c_2_addr_reg_711_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_711_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_2_reg_691_reg[10]_0 [7]),
        .Q(\linebuf_c_2_addr_reg_711_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_711_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_2_reg_691_reg[10]_0 [8]),
        .Q(\linebuf_c_2_addr_reg_711_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \linebuf_c_2_addr_reg_711_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_2_reg_691_reg[10]_0 [9]),
        .Q(\linebuf_c_2_addr_reg_711_reg[10]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa616660_i_fu_96[0]_i_1 
       (.I0(DINADIN[0]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[0]),
        .O(\p_lcssa616660_i_fu_96_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa616660_i_fu_96[1]_i_1 
       (.I0(DINADIN[1]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[1]),
        .O(\p_lcssa616660_i_fu_96_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa616660_i_fu_96[2]_i_1 
       (.I0(DINADIN[2]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[2]),
        .O(\p_lcssa616660_i_fu_96_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa616660_i_fu_96[3]_i_1 
       (.I0(DINADIN[3]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[3]),
        .O(\p_lcssa616660_i_fu_96_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa616660_i_fu_96[4]_i_1 
       (.I0(DINADIN[4]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[4]),
        .O(\p_lcssa616660_i_fu_96_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa616660_i_fu_96[5]_i_1 
       (.I0(DINADIN[5]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[5]),
        .O(\p_lcssa616660_i_fu_96_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa616660_i_fu_96[6]_i_1 
       (.I0(DINADIN[6]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[6]),
        .O(\p_lcssa616660_i_fu_96_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa616660_i_fu_96[7]_i_1 
       (.I0(DINADIN[7]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[7]),
        .O(\p_lcssa616660_i_fu_96_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa617663_i_fu_100[0]_i_1 
       (.I0(\p_lcssa617663_i_fu_100_reg[7]_0 [0]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[8]),
        .O(\p_lcssa617663_i_fu_100_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa617663_i_fu_100[1]_i_1 
       (.I0(\p_lcssa617663_i_fu_100_reg[7]_0 [1]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[9]),
        .O(\p_lcssa617663_i_fu_100_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa617663_i_fu_100[2]_i_1 
       (.I0(\p_lcssa617663_i_fu_100_reg[7]_0 [2]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[10]),
        .O(\p_lcssa617663_i_fu_100_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa617663_i_fu_100[3]_i_1 
       (.I0(\p_lcssa617663_i_fu_100_reg[7]_0 [3]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[11]),
        .O(\p_lcssa617663_i_fu_100_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa617663_i_fu_100[4]_i_1 
       (.I0(\p_lcssa617663_i_fu_100_reg[7]_0 [4]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[12]),
        .O(\p_lcssa617663_i_fu_100_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa617663_i_fu_100[5]_i_1 
       (.I0(\p_lcssa617663_i_fu_100_reg[7]_0 [5]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[13]),
        .O(\p_lcssa617663_i_fu_100_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa617663_i_fu_100[6]_i_1 
       (.I0(\p_lcssa617663_i_fu_100_reg[7]_0 [6]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[14]),
        .O(\p_lcssa617663_i_fu_100_reg[7] [6]));
  LUT6 #(
    .INIT(64'h2020202020002020)) 
    \p_lcssa617663_i_fu_100[7]_i_1 
       (.I0(Q[2]),
        .I1(\p_lcssa617663_i_fu_100[7]_i_3_n_5 ),
        .I2(stream_out_hresampled_empty_n),
        .I3(tmp_reg_375),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(stream_out_vresampled_full_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa617663_i_fu_100[7]_i_2 
       (.I0(\p_lcssa617663_i_fu_100_reg[7]_0 [7]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[15]),
        .O(\p_lcssa617663_i_fu_100_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \p_lcssa617663_i_fu_100[7]_i_3 
       (.I0(cmp33_i_reg_365),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\p_lcssa617663_i_fu_100[7]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa618666_i_fu_104[0]_i_1 
       (.I0(DINADIN[8]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[24]),
        .O(\p_lcssa618666_i_fu_104_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa618666_i_fu_104[1]_i_1 
       (.I0(DINADIN[9]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[25]),
        .O(\p_lcssa618666_i_fu_104_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa618666_i_fu_104[2]_i_1 
       (.I0(DINADIN[10]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[26]),
        .O(\p_lcssa618666_i_fu_104_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa618666_i_fu_104[3]_i_1 
       (.I0(DINADIN[11]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[27]),
        .O(\p_lcssa618666_i_fu_104_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa618666_i_fu_104[4]_i_1 
       (.I0(DINADIN[12]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[28]),
        .O(\p_lcssa618666_i_fu_104_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa618666_i_fu_104[5]_i_1 
       (.I0(DINADIN[13]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[29]),
        .O(\p_lcssa618666_i_fu_104_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa618666_i_fu_104[6]_i_1 
       (.I0(DINADIN[14]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[30]),
        .O(\p_lcssa618666_i_fu_104_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa618666_i_fu_104[7]_i_1 
       (.I0(DINADIN[15]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[31]),
        .O(\p_lcssa618666_i_fu_104_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa619669_i_fu_108[0]_i_1 
       (.I0(\p_lcssa619669_i_fu_108_reg[7]_0 [0]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[32]),
        .O(\p_lcssa619669_i_fu_108_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa619669_i_fu_108[1]_i_1 
       (.I0(\p_lcssa619669_i_fu_108_reg[7]_0 [1]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[33]),
        .O(\p_lcssa619669_i_fu_108_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa619669_i_fu_108[2]_i_1 
       (.I0(\p_lcssa619669_i_fu_108_reg[7]_0 [2]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[34]),
        .O(\p_lcssa619669_i_fu_108_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa619669_i_fu_108[3]_i_1 
       (.I0(\p_lcssa619669_i_fu_108_reg[7]_0 [3]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[35]),
        .O(\p_lcssa619669_i_fu_108_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa619669_i_fu_108[4]_i_1 
       (.I0(\p_lcssa619669_i_fu_108_reg[7]_0 [4]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[36]),
        .O(\p_lcssa619669_i_fu_108_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa619669_i_fu_108[5]_i_1 
       (.I0(\p_lcssa619669_i_fu_108_reg[7]_0 [5]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[37]),
        .O(\p_lcssa619669_i_fu_108_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa619669_i_fu_108[6]_i_1 
       (.I0(\p_lcssa619669_i_fu_108_reg[7]_0 [6]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[38]),
        .O(\p_lcssa619669_i_fu_108_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \p_lcssa619669_i_fu_108[7]_i_1 
       (.I0(\p_lcssa619669_i_fu_108_reg[7]_0 [7]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[39]),
        .O(\p_lcssa619669_i_fu_108_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_0_0_0_0_load605_lcssa642_i_fu_72[0]_i_1 
       (.I0(\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0 [0]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[0]),
        .O(\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_0_0_0_0_load605_lcssa642_i_fu_72[1]_i_1 
       (.I0(\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0 [1]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[1]),
        .O(\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_0_0_0_0_load605_lcssa642_i_fu_72[2]_i_1 
       (.I0(\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0 [2]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[2]),
        .O(\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_0_0_0_0_load605_lcssa642_i_fu_72[3]_i_1 
       (.I0(\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0 [3]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[3]),
        .O(\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_0_0_0_0_load605_lcssa642_i_fu_72[4]_i_1 
       (.I0(\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0 [4]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[4]),
        .O(\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_0_0_0_0_load605_lcssa642_i_fu_72[5]_i_1 
       (.I0(\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0 [5]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[5]),
        .O(\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_0_0_0_0_load605_lcssa642_i_fu_72[6]_i_1 
       (.I0(\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0 [6]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[6]),
        .O(\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_0_0_0_0_load605_lcssa642_i_fu_72[7]_i_1 
       (.I0(\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0 [7]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[7]),
        .O(\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_1_0_0_0_load607_lcssa645_i_fu_76[0]_i_1 
       (.I0(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0 [0]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[8]),
        .O(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_1_0_0_0_load607_lcssa645_i_fu_76[1]_i_1 
       (.I0(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0 [1]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[9]),
        .O(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_1_0_0_0_load607_lcssa645_i_fu_76[2]_i_1 
       (.I0(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0 [2]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[10]),
        .O(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_1_0_0_0_load607_lcssa645_i_fu_76[3]_i_1 
       (.I0(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0 [3]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[11]),
        .O(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_1_0_0_0_load607_lcssa645_i_fu_76[4]_i_1 
       (.I0(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0 [4]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[12]),
        .O(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_1_0_0_0_load607_lcssa645_i_fu_76[5]_i_1 
       (.I0(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0 [5]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[13]),
        .O(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_1_0_0_0_load607_lcssa645_i_fu_76[6]_i_1 
       (.I0(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0 [6]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[14]),
        .O(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_1_0_0_0_load607_lcssa645_i_fu_76[7]_i_1 
       (.I0(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0 [7]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[15]),
        .O(\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7] [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_2_0_0_0_load609_lcssa648_i_fu_80[0]_i_1 
       (.I0(\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0 [0]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[16]),
        .O(\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7] [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_2_0_0_0_load609_lcssa648_i_fu_80[1]_i_1 
       (.I0(\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0 [1]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[17]),
        .O(\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7] [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_2_0_0_0_load609_lcssa648_i_fu_80[2]_i_1 
       (.I0(\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0 [2]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[18]),
        .O(\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7] [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_2_0_0_0_load609_lcssa648_i_fu_80[3]_i_1 
       (.I0(\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0 [3]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[19]),
        .O(\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_2_0_0_0_load609_lcssa648_i_fu_80[4]_i_1 
       (.I0(\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0 [4]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[20]),
        .O(\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_2_0_0_0_load609_lcssa648_i_fu_80[5]_i_1 
       (.I0(\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0 [5]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[21]),
        .O(\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_2_0_0_0_load609_lcssa648_i_fu_80[6]_i_1 
       (.I0(\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0 [6]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[22]),
        .O(\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7] [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_2_0_0_0_load609_lcssa648_i_fu_80[7]_i_1 
       (.I0(\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0 [7]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[23]),
        .O(\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_3_0_0_0_load611_lcssa651_i_fu_84[0]_i_1 
       (.I0(\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0 [0]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[24]),
        .O(\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_3_0_0_0_load611_lcssa651_i_fu_84[1]_i_1 
       (.I0(\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0 [1]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[25]),
        .O(\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_3_0_0_0_load611_lcssa651_i_fu_84[2]_i_1 
       (.I0(\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0 [2]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[26]),
        .O(\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_3_0_0_0_load611_lcssa651_i_fu_84[3]_i_1 
       (.I0(\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0 [3]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[27]),
        .O(\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_3_0_0_0_load611_lcssa651_i_fu_84[4]_i_1 
       (.I0(\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0 [4]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[28]),
        .O(\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_3_0_0_0_load611_lcssa651_i_fu_84[5]_i_1 
       (.I0(\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0 [5]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[29]),
        .O(\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_3_0_0_0_load611_lcssa651_i_fu_84[6]_i_1 
       (.I0(\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0 [6]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[30]),
        .O(\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_3_0_0_0_load611_lcssa651_i_fu_84[7]_i_1 
       (.I0(\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0 [7]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[31]),
        .O(\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_4_0_0_0_load613_lcssa654_i_fu_88[0]_i_1 
       (.I0(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0 [0]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[32]),
        .O(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_4_0_0_0_load613_lcssa654_i_fu_88[1]_i_1 
       (.I0(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0 [1]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[33]),
        .O(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_4_0_0_0_load613_lcssa654_i_fu_88[2]_i_1 
       (.I0(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0 [2]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[34]),
        .O(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_4_0_0_0_load613_lcssa654_i_fu_88[3]_i_1 
       (.I0(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0 [3]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[35]),
        .O(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_4_0_0_0_load613_lcssa654_i_fu_88[4]_i_1 
       (.I0(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0 [4]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[36]),
        .O(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_4_0_0_0_load613_lcssa654_i_fu_88[5]_i_1 
       (.I0(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0 [5]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[37]),
        .O(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_4_0_0_0_load613_lcssa654_i_fu_88[6]_i_1 
       (.I0(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0 [6]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[38]),
        .O(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_4_0_0_0_load613_lcssa654_i_fu_88[7]_i_1 
       (.I0(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0 [7]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[39]),
        .O(\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_5_0_0_0_load615_lcssa657_i_fu_92[0]_i_1 
       (.I0(\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0 [0]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[40]),
        .O(\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7] [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_5_0_0_0_load615_lcssa657_i_fu_92[1]_i_1 
       (.I0(\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0 [1]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[41]),
        .O(\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7] [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_5_0_0_0_load615_lcssa657_i_fu_92[2]_i_1 
       (.I0(\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0 [2]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[42]),
        .O(\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7] [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_5_0_0_0_load615_lcssa657_i_fu_92[3]_i_1 
       (.I0(\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0 [3]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[43]),
        .O(\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_5_0_0_0_load615_lcssa657_i_fu_92[4]_i_1 
       (.I0(\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0 [4]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[44]),
        .O(\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_5_0_0_0_load615_lcssa657_i_fu_92[5]_i_1 
       (.I0(\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0 [5]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[45]),
        .O(\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_5_0_0_0_load615_lcssa657_i_fu_92[6]_i_1 
       (.I0(\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0 [6]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[46]),
        .O(\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7] [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_0_5_0_0_0_load615_lcssa657_i_fu_92[7]_i_1 
       (.I0(\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0 [7]),
        .I1(cmp33_i_reg_365),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out[47]),
        .O(\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFB000000FBFB0000)) 
    ram_reg_bram_0_i_1__3
       (.I0(stream_out_vresampled_full_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(tmp_reg_375),
        .I3(stream_out_hresampled_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(cmp33_i_reg_365),
        .O(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0));
  LUT6 #(
    .INIT(64'hFB00000000000000)) 
    ram_reg_bram_0_i_1__4
       (.I0(stream_out_vresampled_full_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(tmp_reg_375),
        .I3(stream_out_hresampled_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(cmp33_i_reg_365),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'hC800C8C8C8C8C8C8)) 
    ram_reg_bram_0_i_2__2
       (.I0(stream_out_vresampled_full_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(tmp_reg_375),
        .I3(stream_out_hresampled_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(cmp33_i_reg_365),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFB00FBFBFBFBFBFB)) 
    \x_2_reg_691[10]_i_1 
       (.I0(stream_out_vresampled_full_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(tmp_reg_375),
        .I3(stream_out_hresampled_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(cmp33_i_reg_365),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \x_2_reg_691_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[0]),
        .Q(\x_2_reg_691_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \x_2_reg_691_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[10]),
        .Q(\x_2_reg_691_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \x_2_reg_691_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[1]),
        .Q(\x_2_reg_691_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \x_2_reg_691_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[2]),
        .Q(\x_2_reg_691_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \x_2_reg_691_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[3]),
        .Q(\x_2_reg_691_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \x_2_reg_691_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[4]),
        .Q(\x_2_reg_691_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \x_2_reg_691_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[5]),
        .Q(\x_2_reg_691_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \x_2_reg_691_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[6]),
        .Q(\x_2_reg_691_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \x_2_reg_691_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[7]),
        .Q(\x_2_reg_691_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \x_2_reg_691_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[8]),
        .Q(\x_2_reg_691_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \x_2_reg_691_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[9]),
        .Q(\x_2_reg_691_reg[10]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln1000_fu_236_p2[0]),
        .Q(\x_fu_122_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_122_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln1000_fu_236_p2[10]),
        .Q(\x_fu_122_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln1000_fu_236_p2[1]),
        .Q(\x_fu_122_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\x_fu_122_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln1000_fu_236_p2[3]),
        .Q(\x_fu_122_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\x_fu_122_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\x_fu_122_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln1000_fu_236_p2[6]),
        .Q(\x_fu_122_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln1000_fu_236_p2[7]),
        .Q(\x_fu_122_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_122_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln1000_fu_236_p2[8]),
        .Q(\x_fu_122_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_122_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln1000_fu_236_p2[9]),
        .Q(\x_fu_122_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
endmodule

module bd_2d50_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W
   (DOUTADOUT,
    DINADIN,
    DI,
    ram_reg_bram_0_0,
    in,
    S,
    \p_lcssa617663_i_fu_100_reg[7] ,
    ram_reg_bram_0_1,
    \p_lcssa619669_i_fu_108_reg[7] ,
    ap_clk,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0,
    ram_reg_bram_0_2,
    out,
    ram_reg_bram_0_3,
    cmp105_i_reg_370,
    Q,
    cmp33_i_reg_365,
    DOUTBDOUT,
    ram_reg_bram_0_4,
    \SRL_SIG_reg[15][15]_srl16 ,
    bPassThru_420_Out_loc_channel_dout,
    tmp_reg_375,
    \SRL_SIG_reg[15][15]_srl16_0 ,
    empty_reg_360,
    \SRL_SIG_reg[15][39]_srl16 ,
    \SRL_SIG_reg[15][39]_srl16_0 );
  output [7:0]DOUTADOUT;
  output [15:0]DINADIN;
  output [6:0]DI;
  output [6:0]ram_reg_bram_0_0;
  output [3:0]in;
  output [6:0]S;
  output [0:0]\p_lcssa617663_i_fu_100_reg[7] ;
  output [6:0]ram_reg_bram_0_1;
  output [0:0]\p_lcssa619669_i_fu_108_reg[7] ;
  input ap_clk;
  input grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0;
  input [10:0]ram_reg_bram_0_2;
  input [15:0]out;
  input [0:0]ram_reg_bram_0_3;
  input cmp105_i_reg_370;
  input [7:0]Q;
  input cmp33_i_reg_365;
  input [15:0]DOUTBDOUT;
  input [7:0]ram_reg_bram_0_4;
  input [1:0]\SRL_SIG_reg[15][15]_srl16 ;
  input bPassThru_420_Out_loc_channel_dout;
  input tmp_reg_375;
  input [1:0]\SRL_SIG_reg[15][15]_srl16_0 ;
  input empty_reg_360;
  input [1:0]\SRL_SIG_reg[15][39]_srl16 ;
  input [1:0]\SRL_SIG_reg[15][39]_srl16_0 ;

  wire [6:0]DI;
  wire [15:0]DINADIN;
  wire [7:0]DOUTADOUT;
  wire [15:0]DOUTBDOUT;
  wire [7:0]Q;
  wire [6:0]S;
  wire [1:0]\SRL_SIG_reg[15][15]_srl16 ;
  wire [1:0]\SRL_SIG_reg[15][15]_srl16_0 ;
  wire [1:0]\SRL_SIG_reg[15][39]_srl16 ;
  wire [1:0]\SRL_SIG_reg[15][39]_srl16_0 ;
  wire ap_clk;
  wire bPassThru_420_Out_loc_channel_dout;
  wire cmp105_i_reg_370;
  wire cmp33_i_reg_365;
  wire empty_reg_360;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0;
  wire [3:0]in;
  wire [14:3]linebuf_c_q0;
  wire [15:0]out;
  wire [0:0]\p_lcssa617663_i_fu_100_reg[7] ;
  wire [0:0]\p_lcssa619669_i_fu_108_reg[7] ;
  wire [6:0]ram_reg_bram_0_0;
  wire [6:0]ram_reg_bram_0_1;
  wire [10:0]ram_reg_bram_0_2;
  wire [0:0]ram_reg_bram_0_3;
  wire [7:0]ram_reg_bram_0_4;
  wire tmp_reg_375;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h0808FB08)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][15]_srl16 [0]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(\SRL_SIG_reg[15][15]_srl16_0 [0]),
        .I4(empty_reg_360),
        .O(in[0]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][15]_srl16 [1]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(\SRL_SIG_reg[15][15]_srl16_0 [1]),
        .I4(empty_reg_360),
        .O(in[1]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \SRL_SIG_reg[15][38]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][39]_srl16 [0]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(\SRL_SIG_reg[15][39]_srl16_0 [0]),
        .I4(empty_reg_360),
        .O(in[2]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \SRL_SIG_reg[15][39]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][39]_srl16 [1]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(\SRL_SIG_reg[15][39]_srl16_0 [1]),
        .I4(empty_reg_360),
        .O(in[3]));
  LUT5 #(
    .INIT(32'h044FF880)) 
    add_ln1143_2_fu_506_p2_carry__0_i_1
       (.I0(Q[7]),
        .I1(cmp33_i_reg_365),
        .I2(linebuf_c_q0[6]),
        .I3(DOUTBDOUT[7]),
        .I4(DOUTADOUT[3]),
        .O(\p_lcssa617663_i_fu_100_reg[7] ));
  LUT5 #(
    .INIT(32'hEEE888E8)) 
    add_ln1143_2_fu_506_p2_carry_i_1
       (.I0(DOUTBDOUT[6]),
        .I1(linebuf_c_q0[5]),
        .I2(linebuf_c_q0[6]),
        .I3(cmp33_i_reg_365),
        .I4(Q[6]),
        .O(DI[6]));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    add_ln1143_2_fu_506_p2_carry_i_10
       (.I0(DI[5]),
        .I1(DOUTBDOUT[6]),
        .I2(linebuf_c_q0[5]),
        .I3(Q[6]),
        .I4(cmp33_i_reg_365),
        .I5(linebuf_c_q0[6]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    add_ln1143_2_fu_506_p2_carry_i_11
       (.I0(DI[4]),
        .I1(DOUTBDOUT[5]),
        .I2(linebuf_c_q0[4]),
        .I3(Q[5]),
        .I4(cmp33_i_reg_365),
        .I5(linebuf_c_q0[5]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    add_ln1143_2_fu_506_p2_carry_i_12
       (.I0(DI[3]),
        .I1(DOUTBDOUT[4]),
        .I2(linebuf_c_q0[3]),
        .I3(Q[4]),
        .I4(cmp33_i_reg_365),
        .I5(linebuf_c_q0[4]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    add_ln1143_2_fu_506_p2_carry_i_13
       (.I0(DI[2]),
        .I1(DOUTBDOUT[3]),
        .I2(DOUTADOUT[2]),
        .I3(Q[3]),
        .I4(cmp33_i_reg_365),
        .I5(linebuf_c_q0[3]),
        .O(S[2]));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h66699969)) 
    add_ln1143_2_fu_506_p2_carry_i_15
       (.I0(DOUTBDOUT[1]),
        .I1(DOUTADOUT[0]),
        .I2(DOUTADOUT[1]),
        .I3(cmp33_i_reg_365),
        .I4(Q[1]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    add_ln1143_2_fu_506_p2_carry_i_16
       (.I0(DOUTADOUT[0]),
        .I1(cmp33_i_reg_365),
        .I2(Q[0]),
        .I3(DOUTBDOUT[0]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hEEE888E8)) 
    add_ln1143_2_fu_506_p2_carry_i_2
       (.I0(DOUTBDOUT[5]),
        .I1(linebuf_c_q0[4]),
        .I2(linebuf_c_q0[5]),
        .I3(cmp33_i_reg_365),
        .I4(Q[5]),
        .O(DI[5]));
  LUT5 #(
    .INIT(32'hEEE888E8)) 
    add_ln1143_2_fu_506_p2_carry_i_3
       (.I0(DOUTBDOUT[4]),
        .I1(linebuf_c_q0[3]),
        .I2(linebuf_c_q0[4]),
        .I3(cmp33_i_reg_365),
        .I4(Q[4]),
        .O(DI[4]));
  LUT5 #(
    .INIT(32'hEEE888E8)) 
    add_ln1143_2_fu_506_p2_carry_i_4
       (.I0(DOUTBDOUT[3]),
        .I1(DOUTADOUT[2]),
        .I2(linebuf_c_q0[3]),
        .I3(cmp33_i_reg_365),
        .I4(Q[3]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hEEE888E8)) 
    add_ln1143_2_fu_506_p2_carry_i_5
       (.I0(DOUTBDOUT[2]),
        .I1(DOUTADOUT[1]),
        .I2(DOUTADOUT[2]),
        .I3(cmp33_i_reg_365),
        .I4(Q[2]),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln1143_2_fu_506_p2_carry_i_7
       (.I0(Q[1]),
        .I1(cmp33_i_reg_365),
        .I2(DOUTADOUT[1]),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln1143_2_fu_506_p2_carry_i_8
       (.I0(Q[0]),
        .I1(cmp33_i_reg_365),
        .I2(DOUTADOUT[0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    add_ln1143_2_fu_506_p2_carry_i_9
       (.I0(DI[6]),
        .I1(DOUTBDOUT[7]),
        .I2(linebuf_c_q0[6]),
        .I3(Q[7]),
        .I4(cmp33_i_reg_365),
        .I5(DOUTADOUT[3]),
        .O(S[6]));
  LUT5 #(
    .INIT(32'h044FF880)) 
    add_ln1143_5_fu_558_p2_carry__0_i_1
       (.I0(ram_reg_bram_0_4[7]),
        .I1(cmp33_i_reg_365),
        .I2(linebuf_c_q0[14]),
        .I3(DOUTBDOUT[15]),
        .I4(DOUTADOUT[7]),
        .O(\p_lcssa619669_i_fu_108_reg[7] ));
  LUT5 #(
    .INIT(32'hEEE888E8)) 
    add_ln1143_5_fu_558_p2_carry_i_1
       (.I0(DOUTBDOUT[14]),
        .I1(linebuf_c_q0[13]),
        .I2(linebuf_c_q0[14]),
        .I3(cmp33_i_reg_365),
        .I4(ram_reg_bram_0_4[6]),
        .O(ram_reg_bram_0_0[6]));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    add_ln1143_5_fu_558_p2_carry_i_10
       (.I0(ram_reg_bram_0_0[5]),
        .I1(DOUTBDOUT[14]),
        .I2(linebuf_c_q0[13]),
        .I3(ram_reg_bram_0_4[6]),
        .I4(cmp33_i_reg_365),
        .I5(linebuf_c_q0[14]),
        .O(ram_reg_bram_0_1[5]));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    add_ln1143_5_fu_558_p2_carry_i_11
       (.I0(ram_reg_bram_0_0[4]),
        .I1(DOUTBDOUT[13]),
        .I2(linebuf_c_q0[12]),
        .I3(ram_reg_bram_0_4[5]),
        .I4(cmp33_i_reg_365),
        .I5(linebuf_c_q0[13]),
        .O(ram_reg_bram_0_1[4]));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    add_ln1143_5_fu_558_p2_carry_i_12
       (.I0(ram_reg_bram_0_0[3]),
        .I1(DOUTBDOUT[12]),
        .I2(linebuf_c_q0[11]),
        .I3(ram_reg_bram_0_4[4]),
        .I4(cmp33_i_reg_365),
        .I5(linebuf_c_q0[12]),
        .O(ram_reg_bram_0_1[3]));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    add_ln1143_5_fu_558_p2_carry_i_13
       (.I0(ram_reg_bram_0_0[2]),
        .I1(DOUTBDOUT[11]),
        .I2(DOUTADOUT[6]),
        .I3(ram_reg_bram_0_4[3]),
        .I4(cmp33_i_reg_365),
        .I5(linebuf_c_q0[11]),
        .O(ram_reg_bram_0_1[2]));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h66699969)) 
    add_ln1143_5_fu_558_p2_carry_i_15
       (.I0(DOUTBDOUT[9]),
        .I1(DOUTADOUT[4]),
        .I2(DOUTADOUT[5]),
        .I3(cmp33_i_reg_365),
        .I4(ram_reg_bram_0_4[1]),
        .O(ram_reg_bram_0_1[1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    add_ln1143_5_fu_558_p2_carry_i_16
       (.I0(DOUTADOUT[4]),
        .I1(cmp33_i_reg_365),
        .I2(ram_reg_bram_0_4[0]),
        .I3(DOUTBDOUT[8]),
        .O(ram_reg_bram_0_1[0]));
  LUT5 #(
    .INIT(32'hEEE888E8)) 
    add_ln1143_5_fu_558_p2_carry_i_2
       (.I0(DOUTBDOUT[13]),
        .I1(linebuf_c_q0[12]),
        .I2(linebuf_c_q0[13]),
        .I3(cmp33_i_reg_365),
        .I4(ram_reg_bram_0_4[5]),
        .O(ram_reg_bram_0_0[5]));
  LUT5 #(
    .INIT(32'hEEE888E8)) 
    add_ln1143_5_fu_558_p2_carry_i_3
       (.I0(DOUTBDOUT[12]),
        .I1(linebuf_c_q0[11]),
        .I2(linebuf_c_q0[12]),
        .I3(cmp33_i_reg_365),
        .I4(ram_reg_bram_0_4[4]),
        .O(ram_reg_bram_0_0[4]));
  LUT5 #(
    .INIT(32'hEEE888E8)) 
    add_ln1143_5_fu_558_p2_carry_i_4
       (.I0(DOUTBDOUT[11]),
        .I1(DOUTADOUT[6]),
        .I2(linebuf_c_q0[11]),
        .I3(cmp33_i_reg_365),
        .I4(ram_reg_bram_0_4[3]),
        .O(ram_reg_bram_0_0[3]));
  LUT5 #(
    .INIT(32'hEEE888E8)) 
    add_ln1143_5_fu_558_p2_carry_i_5
       (.I0(DOUTBDOUT[10]),
        .I1(DOUTADOUT[5]),
        .I2(DOUTADOUT[6]),
        .I3(cmp33_i_reg_365),
        .I4(ram_reg_bram_0_4[2]),
        .O(ram_reg_bram_0_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln1143_5_fu_558_p2_carry_i_7
       (.I0(ram_reg_bram_0_4[1]),
        .I1(cmp33_i_reg_365),
        .I2(DOUTADOUT[5]),
        .O(ram_reg_bram_0_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln1143_5_fu_558_p2_carry_i_8
       (.I0(ram_reg_bram_0_4[0]),
        .I1(cmp33_i_reg_365),
        .I2(DOUTADOUT[4]),
        .O(ram_reg_bram_0_0[0]));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    add_ln1143_5_fu_558_p2_carry_i_9
       (.I0(ram_reg_bram_0_0[6]),
        .I1(DOUTBDOUT[15]),
        .I2(linebuf_c_q0[14]),
        .I3(ram_reg_bram_0_4[7]),
        .I4(cmp33_i_reg_365),
        .I5(DOUTADOUT[7]),
        .O(ram_reg_bram_0_1[6]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "inst/v_vcresampler_core_U0/linebuf_c_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_0_2,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:16],DOUTADOUT[7],linebuf_c_q0[14:11],DOUTADOUT[6:3],linebuf_c_q0[6:3],DOUTADOUT[2:0]}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_3,ram_reg_bram_0_3,ram_reg_bram_0_3,ram_reg_bram_0_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_10__1
       (.I0(cmp105_i_reg_370),
        .I1(Q[6]),
        .I2(cmp33_i_reg_365),
        .I3(linebuf_c_q0[6]),
        .O(DINADIN[6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_11__1
       (.I0(cmp105_i_reg_370),
        .I1(Q[5]),
        .I2(cmp33_i_reg_365),
        .I3(linebuf_c_q0[5]),
        .O(DINADIN[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_12__1
       (.I0(cmp105_i_reg_370),
        .I1(Q[4]),
        .I2(cmp33_i_reg_365),
        .I3(linebuf_c_q0[4]),
        .O(DINADIN[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_13__1
       (.I0(cmp105_i_reg_370),
        .I1(Q[3]),
        .I2(cmp33_i_reg_365),
        .I3(linebuf_c_q0[3]),
        .O(DINADIN[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_14__1
       (.I0(cmp105_i_reg_370),
        .I1(Q[2]),
        .I2(cmp33_i_reg_365),
        .I3(DOUTADOUT[2]),
        .O(DINADIN[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_15__1
       (.I0(cmp105_i_reg_370),
        .I1(Q[1]),
        .I2(cmp33_i_reg_365),
        .I3(DOUTADOUT[1]),
        .O(DINADIN[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_16__1
       (.I0(cmp105_i_reg_370),
        .I1(Q[0]),
        .I2(cmp33_i_reg_365),
        .I3(DOUTADOUT[0]),
        .O(DINADIN[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_1__5
       (.I0(cmp105_i_reg_370),
        .I1(ram_reg_bram_0_4[7]),
        .I2(cmp33_i_reg_365),
        .I3(DOUTADOUT[7]),
        .O(DINADIN[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_2__3
       (.I0(cmp105_i_reg_370),
        .I1(ram_reg_bram_0_4[6]),
        .I2(cmp33_i_reg_365),
        .I3(linebuf_c_q0[14]),
        .O(DINADIN[14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_3__2
       (.I0(cmp105_i_reg_370),
        .I1(ram_reg_bram_0_4[5]),
        .I2(cmp33_i_reg_365),
        .I3(linebuf_c_q0[13]),
        .O(DINADIN[13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_4__2
       (.I0(cmp105_i_reg_370),
        .I1(ram_reg_bram_0_4[4]),
        .I2(cmp33_i_reg_365),
        .I3(linebuf_c_q0[12]),
        .O(DINADIN[12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_5__2
       (.I0(cmp105_i_reg_370),
        .I1(ram_reg_bram_0_4[3]),
        .I2(cmp33_i_reg_365),
        .I3(linebuf_c_q0[11]),
        .O(DINADIN[11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_6__1
       (.I0(cmp105_i_reg_370),
        .I1(ram_reg_bram_0_4[2]),
        .I2(cmp33_i_reg_365),
        .I3(DOUTADOUT[6]),
        .O(DINADIN[10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_7__1
       (.I0(cmp105_i_reg_370),
        .I1(ram_reg_bram_0_4[1]),
        .I2(cmp33_i_reg_365),
        .I3(DOUTADOUT[5]),
        .O(DINADIN[9]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_8__1
       (.I0(cmp105_i_reg_370),
        .I1(ram_reg_bram_0_4[0]),
        .I2(cmp33_i_reg_365),
        .I3(DOUTADOUT[4]),
        .O(DINADIN[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    ram_reg_bram_0_i_9__1
       (.I0(cmp105_i_reg_370),
        .I1(Q[7]),
        .I2(cmp33_i_reg_365),
        .I3(DOUTADOUT[3]),
        .O(DINADIN[7]));
endmodule

module bd_2d50_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W
   (DOUTBDOUT,
    S,
    DI,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ap_clk,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    DINADIN,
    WEA,
    DOUTADOUT,
    Q,
    cmp33_i_reg_365,
    add_ln1143_5_fu_558_p2_carry);
  output [15:0]DOUTBDOUT;
  output [0:0]S;
  output [0:0]DI;
  output [0:0]ram_reg_bram_0_0;
  output [0:0]ram_reg_bram_0_1;
  input ap_clk;
  input grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0;
  input [10:0]ram_reg_bram_0_2;
  input [10:0]ram_reg_bram_0_3;
  input [15:0]DINADIN;
  input [0:0]WEA;
  input [5:0]DOUTADOUT;
  input [0:0]Q;
  input cmp33_i_reg_365;
  input [0:0]add_ln1143_5_fu_558_p2_carry;

  wire [0:0]DI;
  wire [15:0]DINADIN;
  wire [5:0]DOUTADOUT;
  wire [15:0]DOUTBDOUT;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [0:0]add_ln1143_5_fu_558_p2_carry;
  wire ap_clk;
  wire cmp33_i_reg_365;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0;
  wire [0:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire [10:0]ram_reg_bram_0_2;
  wire [10:0]ram_reg_bram_0_3;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6996696969969696)) 
    add_ln1143_2_fu_506_p2_carry_i_14
       (.I0(DI),
        .I1(DOUTBDOUT[2]),
        .I2(DOUTADOUT[1]),
        .I3(Q),
        .I4(cmp33_i_reg_365),
        .I5(DOUTADOUT[2]),
        .O(S));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    add_ln1143_2_fu_506_p2_carry_i_6
       (.I0(DOUTBDOUT[1]),
        .I1(DOUTADOUT[0]),
        .O(DI));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    add_ln1143_5_fu_558_p2_carry_i_14
       (.I0(ram_reg_bram_0_1),
        .I1(DOUTBDOUT[10]),
        .I2(DOUTADOUT[4]),
        .I3(add_ln1143_5_fu_558_p2_carry),
        .I4(cmp33_i_reg_365),
        .I5(DOUTADOUT[5]),
        .O(ram_reg_bram_0_0));
  (* HLUTNM = "lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    add_ln1143_5_fu_558_p2_carry_i_6
       (.I0(DOUTBDOUT[9]),
        .I1(DOUTADOUT[3]),
        .O(ram_reg_bram_0_1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "inst/v_vcresampler_core_U0/linebuf_c_2_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_0_2,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_3,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "bd_2d50_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W" *) 
module bd_2d50_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W_29
   (in,
    ap_clk,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    DINADIN,
    WEA,
    Q,
    bPassThru_420_Out_loc_channel_dout,
    tmp_reg_375,
    \SRL_SIG_reg[15][31]_srl16 );
  output [15:0]in;
  input ap_clk;
  input grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0;
  input [10:0]ram_reg_bram_0_0;
  input [10:0]ram_reg_bram_0_1;
  input [15:0]DINADIN;
  input [0:0]WEA;
  input [7:0]Q;
  input bPassThru_420_Out_loc_channel_dout;
  input tmp_reg_375;
  input [7:0]\SRL_SIG_reg[15][31]_srl16 ;

  wire [15:0]DINADIN;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[15][31]_srl16 ;
  wire [0:0]WEA;
  wire ap_clk;
  wire bPassThru_420_Out_loc_channel_dout;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0;
  wire [15:0]in;
  wire [15:0]linebuf_y_q1;
  wire [10:0]ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire tmp_reg_375;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__3 
       (.I0(Q[0]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(linebuf_y_q1[0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__3 
       (.I0(Q[1]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(linebuf_y_q1[1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][24]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [0]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(linebuf_y_q1[8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][25]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [1]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(linebuf_y_q1[9]),
        .O(in[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][26]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [2]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(linebuf_y_q1[10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][27]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [3]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(linebuf_y_q1[11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][28]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [4]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(linebuf_y_q1[12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][29]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [5]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(linebuf_y_q1[13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__3 
       (.I0(Q[2]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(linebuf_y_q1[2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][30]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [6]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(linebuf_y_q1[14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][31]_srl16_i_1__3 
       (.I0(\SRL_SIG_reg[15][31]_srl16 [7]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(linebuf_y_q1[15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__3 
       (.I0(Q[3]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(linebuf_y_q1[3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__3 
       (.I0(Q[4]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(linebuf_y_q1[4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__3 
       (.I0(Q[5]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(linebuf_y_q1[5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__3 
       (.I0(Q[6]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(linebuf_y_q1[6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__3 
       (.I0(Q[7]),
        .I1(bPassThru_420_Out_loc_channel_dout),
        .I2(tmp_reg_375),
        .I3(linebuf_y_q1[7]),
        .O(in[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "inst/v_vcresampler_core_U0/linebuf_y_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_0_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],linebuf_y_q1}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
