// Seed: 3202506085
module module_0;
  event id_1;
  wire  id_2;
endmodule
module module_1;
  wire id_1;
  module_0();
endmodule
module module_2 (
    input wire id_0,
    input tri0 id_1
);
  assign id_3 = id_0;
  module_0();
  assign id_3 = 1;
endmodule
module module_3 (
    input tri0 id_0
);
  wand id_2;
  assign id_2 = 1 ^ 1;
  module_0();
  initial @(posedge 1);
endmodule
module module_4 (
    input wire id_0,
    output supply0 id_1,
    input supply1 id_2,
    output uwire id_3,
    input wand id_4,
    input wire id_5,
    input wor id_6,
    input uwire id_7,
    input tri id_8,
    output tri id_9,
    input supply1 id_10,
    input tri0 id_11,
    input wor id_12,
    output tri1 id_13,
    output uwire id_14,
    output wand id_15,
    input tri1 id_16,
    output tri1 id_17,
    input wire id_18,
    input tri1 id_19
);
  tri1 id_21 = id_7;
  module_0();
endmodule
