==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@E [SIM-1] CSim file generation failed: compilation error(s).
5
    while executing
"source /home/michael/xilinx_workspace/secure_enclave_key_store/solution1/csim.tcl"
    invoked from within
"hls::main /home/michael/xilinx_workspace/secure_enclave_key_store/solution1/csim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
