// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2023 MediaTek Inc.
 * Author: Wendy-ST Lin <wendy-st.lin@mediatek.com>
 */
#include <dt-bindings/interconnect/mtk,mmqos.h>
#include <dt-bindings/interconnect/mtk,mt6873-emi.h>
#include <dt-bindings/memory/mt6989-larb-port.h>
#include <linux/module.h>
#include <linux/of_platform.h>
#include "mmqos-mtk.h"
static const struct mtk_node_desc node_descs_mt6989[] = {
	DEFINE_MNODE(common0,
		SLAVE_COMMON(0), 0, false, 0x0, MMQOS_NO_LINK), //DISP
	DEFINE_MNODE(mdp_common0,
		SLAVE_COMMON(1), 0, false, 0x0, MMQOS_NO_LINK), //MDP
	DEFINE_MNODE(common0_port0,
		MASTER_COMMON_PORT(0, 0), 0, false, 0x1, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port1,
		MASTER_COMMON_PORT(0, 1), 0, false, 0x2, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port2,
		MASTER_COMMON_PORT(0, 2), 0, false, 0x2, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port3,
		MASTER_COMMON_PORT(0, 3), 0, false, 0x1, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port4,
		MASTER_COMMON_PORT(0, 4), 0, false, 0x2, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port5,
		MASTER_COMMON_PORT(0, 5), 0, false, 0x1, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port6,
		MASTER_COMMON_PORT(0, 6), 0, false, 0x1, SLAVE_COMMON(0)), // mdp larb2
	DEFINE_MNODE(common0_port7,
		MASTER_COMMON_PORT(0, 7), 0, false, 0x0, SLAVE_COMMON(0)), // no use comm port
	DEFINE_MNODE(common0_port8,
		MASTER_COMMON_PORT(0, 8), 0, false, 0x1, SLAVE_COMMON(0)), // disp virtual larb
	DEFINE_MNODE(mdp_common0_port0,
		MASTER_COMMON_PORT(1, 0), 0, false, 0x12, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port1,
		MASTER_COMMON_PORT(1, 1), 0, false, 0x11, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port2,
		MASTER_COMMON_PORT(1, 2), 0, false, 0x11, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port3,
		MASTER_COMMON_PORT(1, 3), 0, false, 0x11, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port4,
		MASTER_COMMON_PORT(1, 4), 0, false, 0x12, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port5,
		MASTER_COMMON_PORT(1, 5), 0, false, 0x11, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port6,
		MASTER_COMMON_PORT(1, 6), 0, false, 0x12, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port7,
		MASTER_COMMON_PORT(1, 7), 0, false, 0x11, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port8,
		MASTER_COMMON_PORT(1, 8), 0, false, 0x11, SLAVE_COMMON(1)),
	/* SMI DISP COMMON */
	DEFINE_MNODE(DISP_larb0,  SLAVE_LARB(0),  0,   false, 0x0, MASTER_COMMON_PORT(0, 0)),
	DEFINE_MNODE(DISP_larb37, SLAVE_LARB(37), 0,   false, 0x0, MASTER_COMMON_PORT(0, 0)),
	DEFINE_MNODE(MDP_larb2,   SLAVE_LARB(2),  0,   false, 0x0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(DISP_larb33, SLAVE_LARB(33), 0,   false, 0x0, MASTER_COMMON_PORT(0, 1)),
	DEFINE_MNODE(DISP_larb1,  SLAVE_LARB(1),  0,   false, 0x0, MASTER_COMMON_PORT(0, 1)),
	DEFINE_MNODE(DISP_larb36, SLAVE_LARB(36), 0,   false, 0x0, MASTER_COMMON_PORT(0, 1)),
	DEFINE_MNODE(VDEC_larb5,  SLAVE_LARB(5),  0x7, false, 0x0, MASTER_COMMON_PORT(0, 2)),
	DEFINE_MNODE(VDEC_larb49, SLAVE_LARB(49), 0x8, true,  0x0, MASTER_COMMON_PORT(0, 2)), //vdec
	DEFINE_MNODE(VENC_larb41, SLAVE_LARB(41), 0x8, true,  0x0, MASTER_COMMON_PORT(0, 3)),
	DEFINE_MNODE(VENC_larb7,  SLAVE_LARB(7),  0x7, false, 0x0, MASTER_COMMON_PORT(0, 3)),
	DEFINE_MNODE(IMG_larb28,  SLAVE_LARB(28), 0x7, false, 0x0, MASTER_COMMON_PORT(0, 4)),
	DEFINE_MNODE(IMG_larb22,  SLAVE_LARB(22), 0x8, true,  0x0, MASTER_COMMON_PORT(0, 4)),
	DEFINE_MNODE(CAM_larb16,  SLAVE_LARB(16), 0,   false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(CAM_larb44,  SLAVE_LARB(44), 0,   false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(CAM_larb45,  SLAVE_LARB(45), 0,   false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(CAM_larb25,  SLAVE_LARB(25), 0,   false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(CAM_larb19,  SLAVE_LARB(19), 0,   false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(CAM_larb13,  SLAVE_LARB(13), 0,   false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(CAM_larb14,  SLAVE_LARB(14), 0,   false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(CAM_larb29,  SLAVE_LARB(29), 0,   false, 0x0, MASTER_COMMON_PORT(0, 5)),
	/* SMI MDP COMMON */
	DEFINE_MNODE(DISP_larb20, SLAVE_LARB(20), 0,   false, 0x0, MASTER_COMMON_PORT(1, 0)),
	DEFINE_MNODE(DISP_larb35, SLAVE_LARB(35), 0,   false, 0x0, MASTER_COMMON_PORT(1, 0)),
	DEFINE_MNODE(DISP_larb32, SLAVE_LARB(32), 0,   false, 0x0, MASTER_COMMON_PORT(1, 0)),
	DEFINE_MNODE(DISP_larb21, SLAVE_LARB(21), 0,   false, 0x0, MASTER_COMMON_PORT(0, 8)),
	DEFINE_MNODE(DISP_larb34, SLAVE_LARB(34), 0,   false, 0x0, MASTER_COMMON_PORT(1, 1)),
	DEFINE_MNODE(MML_larb48,  SLAVE_LARB(48), 0,   false, 0x0, MASTER_COMMON_PORT(1, 1)), //mml
	DEFINE_MNODE(MML_larb3,   SLAVE_LARB(3),  0,   false, 0x0, MASTER_COMMON_PORT(1, 2)), //mml
	DEFINE_MNODE(VDEC_larb4,  SLAVE_LARB(4),  0x7, false, 0x0, MASTER_COMMON_PORT(1, 3)),
	DEFINE_MNODE(VDEC_larb50, SLAVE_LARB(50), 0x8, true,  0x0, MASTER_COMMON_PORT(1, 3)), //vdec
	DEFINE_MNODE(VENC_larb8,  SLAVE_LARB(8),  0x7, false, 0x0, MASTER_COMMON_PORT(1, 4)),
	DEFINE_MNODE(VENC_larb42, SLAVE_LARB(42), 0x8, true,  0x0, MASTER_COMMON_PORT(1, 4)),
	DEFINE_MNODE(VENC_larb24, SLAVE_LARB(24), 0,   false, 0x0, MASTER_COMMON_PORT(1, 4)),
	DEFINE_MNODE(IMG_larb9,   SLAVE_LARB(9),  0x7, false, 0x0, MASTER_COMMON_PORT(1, 5)),
	DEFINE_MNODE(IMG_larb15,  SLAVE_LARB(15), 0x8, true,  0x0, MASTER_COMMON_PORT(1, 5)),
	DEFINE_MNODE(CAM_larb13,  SLAVE_LARB(13), 0,   false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb43,  SLAVE_LARB(43), 0,   false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb17,  SLAVE_LARB(17), 0,   false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb46,  SLAVE_LARB(46), 0,   false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb26,  SLAVE_LARB(26), 0,   false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb27,  SLAVE_LARB(27), 0,   false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb29,  SLAVE_LARB(29), 0,   false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(CAM_larb14,  SLAVE_LARB(14), 0,   false, 0x0, MASTER_COMMON_PORT(1, 7)),
	DEFINE_MNODE(CAM_larb30,  SLAVE_LARB(30), 0,   false, 0x0, MASTER_COMMON_PORT(1, 7)), //CCU
	/* Virtual larb */
	DEFINE_MNODE(DISP_larb51, SLAVE_LARB(51), 0, false, 0x0, MASTER_COMMON_PORT(0, 8)), //DISP
	DEFINE_MNODE(DISP_larb52, SLAVE_LARB(52), 0, false, 0x0, MASTER_COMMON_PORT(1, 8)), //DISP
	DEFINE_MNODE(DISP_larb53, SLAVE_LARB(53), 0, false, 0x0, MASTER_COMMON_PORT(1, 8)), //DISP
	/* LARB0 */
	DEFINE_MNODE(disp_ovl_rdma0_hdr_larb0_0,
		MASTER_LARB_PORT(SMMU_L0_P0_OVL_RDMA0_HDR),       7, false, 0x0, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ovl_rdma0_0_larb0_1,
		MASTER_LARB_PORT(SMMU_L0_P1_OVL_RDMA0_0),         8, false, 0x0, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ovl_rdma2_hdr_larb0_2,
		MASTER_LARB_PORT(SMMU_L0_P2_OVL_RDMA2_HDR),       7, false, 0x0, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ovl_rdma2_0_larb0_3,
		MASTER_LARB_PORT(SMMU_L0_P3_OVL_RDMA2_0),         8, false, 0x0, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_fake0_larb0_4,
		MASTER_LARB_PORT(SMMU_L0_P4_DISP_FAKE0),          8, false, 0x0, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ovl_rdma0_hdr_stash_larb0_5,
		MASTER_LARB_PORT(SMMU_L0_P5_OVL_RDMA0_HDR_STASH), 5, true,  0x0, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ovl_rdma0_0_stash_larb0_6,
		MASTER_LARB_PORT(SMMU_L0_P6_OVL_RDMA0_0_STASH),   5, true,  0x0, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ovl_rdma2_hdr_stash_larb0_7,
		MASTER_LARB_PORT(SMMU_L0_P7_OVL_RDMA2_HDR_STASH), 5, true,  0x0, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ovl_rdma2_0_stash_larb0_8,
		MASTER_LARB_PORT(SMMU_L0_P8_OVL_RDMA2_0_STASH),   5, true,  0x0, SLAVE_LARB(0)),
	/* LARB1 */
	DEFINE_MNODE(disp_ovl_rdma0_1_larb1_0,
		MASTER_LARB_PORT(SMMU_L1_P0_OVL_RDMA0_1),         8, false, 0x0, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_ovl_rdma2_1_larb1_1,
		MASTER_LARB_PORT(SMMU_L1_P1_OVL_RDMA2_1),         8, false, 0x0, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_wdma2_larb1_2,
		MASTER_LARB_PORT(SMMU_L1_P2_DISP_WDMA2),          9, true,  0x0, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_fake1_larb1_3,
		MASTER_LARB_PORT(SMMU_L1_P3_DISP_FAKE1),          8, false, 0x0, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_ovl_rdma0_1_stash_larb1_4,
		MASTER_LARB_PORT(SMMU_L1_P4_OVL_RDMA0_1_STASH),   5, true,  0x0, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_ovl_rdma2_1_stash_larb1_5,
		MASTER_LARB_PORT(SMMU_L1_P5_OVL_RDMA2_1_STASH),   5, true,  0x0, SLAVE_LARB(1)),
	/* LARB2 */
	DEFINE_MNODE(mdp_rdma0_larb2_0,
		MASTER_LARB_PORT(SMMU_L2_P0_MDP_RDMA0),            8, false, 0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_wrot0_larb2_1,
		MASTER_LARB_PORT(SMMU_L2_P1_MDP_WROT0),            9, true,  0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_rrot0_larb2_2,
		MASTER_LARB_PORT(SMMU_L2_P2_MDP_RROT0),            4, false, 0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_rrot0_2nd_larb2_3,
		MASTER_LARB_PORT(SMMU_L2_P3_MDP_RROT0_2ND),        4, false, 0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_rdma2_larb2_4,
		MASTER_LARB_PORT(SMMU_L2_P4_MDP_RDMA2),            8, false, 0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_wrot2_larb2_5,
		MASTER_LARB_PORT(SMMU_L2_P5_MDP_WROT2),            5, true,  0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_fg0_larb2_6,
		MASTER_LARB_PORT(SMMU_L2_P6_MDP_FG0),              7, false, 0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_fake_eng0_larb2_7,
		MASTER_LARB_PORT(SMMU_L2_P7_MDP_FAKE_ENG0),        8, false, 0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_rdam0_stash_larb2_8,
		MASTER_LARB_PORT(SMMU_L2_P8_MDP_RDMA0_STASH),      5, true, 0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_rdma2_stash_larb2_9,
		MASTER_LARB_PORT(SMMU_L2_P9_MDP_RDMA2_STASH),      5, true, 0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_rrot0_stash_larb2_10,
		MASTER_LARB_PORT(SMMU_L2_P10_MDP_RROT0_STASH),     5, true, 0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_rrot0_2nd_stash_larb2_11,
		MASTER_LARB_PORT(SMMU_L2_P11_MDP_RROT0_2ND_STASH), 5, true, 0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_wrot0_stash_larb2_12,
		MASTER_LARB_PORT(SMMU_L2_P12_MDP_WROT0_STASH),     5, true, 0x0, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_wrot2_stash_larb2_13,
		MASTER_LARB_PORT(SMMU_L2_P13_MDP_WROT2_STASH),     5, true, 0x0, SLAVE_LARB(2)),
	/* LARB3 */
	DEFINE_MNODE(mdp_rdma0_larb3_0,
		MASTER_LARB_PORT(SMMU_L3_P0_MDP_RDMA0),            8, false, 0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_wrot0_larb3_1,
		MASTER_LARB_PORT(SMMU_L3_P1_MDP_WROT0),            9, true,  0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_rrot0_larb3_2,
		MASTER_LARB_PORT(SMMU_L3_P2_MDP_RROT0),            8, false, 0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_rrot0_2nd_larb3_3,
		MASTER_LARB_PORT(SMMU_L3_P3_MDP_RROT0_2ND),        8, false, 0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_rdma2_larb3_4,
		MASTER_LARB_PORT(SMMU_L3_P4_MDP_RDMA2),            8, false, 0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_wrot2_larb3_5,
		MASTER_LARB_PORT(SMMU_L3_P5_MDP_WROT2),            9, true,  0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_fg0_larb3_6,
		MASTER_LARB_PORT(SMMU_L3_P6_MDP_FG0),              7, false, 0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_fake_eng0_larb3_7,
		MASTER_LARB_PORT(SMMU_L3_P7_MDP_FAKE_ENG0),        8, false, 0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_rdam0_stash_larb3_8,
		MASTER_LARB_PORT(SMMU_L3_P8_MDP_RDMA0_STASH),      5, true, 0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_rdma2_stash_larb3_9,
		MASTER_LARB_PORT(SMMU_L3_P9_MDP_RDMA2_STASH),      5, true, 0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_rrot0_stash_larb3_10,
		MASTER_LARB_PORT(SMMU_L3_P10_MDP_RROT0_STASH),     5, true, 0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_rrot0_2nd_stash_larb3_11,
		MASTER_LARB_PORT(SMMU_L3_P11_MDP_RROT0_2ND_STASH), 5, true, 0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_wrot0_stash_larb3_12,
		MASTER_LARB_PORT(SMMU_L3_P12_MDP_WROT0_STASH),     5, true, 0x0, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_wrot2_stash_larb3_13,
		MASTER_LARB_PORT(SMMU_L3_P13_MDP_WROT2_STASH),     5, true, 0x0, SLAVE_LARB(3)),
	/* remove LARB4 for Secure VP*/
	/* remove LARB5 for Secure VP*/
	/* LARB7 */
	DEFINE_MNODE(venc_rcpu_larb7_0,
		MASTER_LARB_PORT(SMMU_L7_P0_VENC_RCPU), 7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_rec_larb7_1,
		MASTER_LARB_PORT(SMMU_L7_P1_VENC_REC), 8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_bsdma_larb7_2,
		MASTER_LARB_PORT(SMMU_L7_P2_VENC_BSDMA), 8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_sv_comv_larb7_3,
		MASTER_LARB_PORT(SMMU_L7_P3_VENC_SV_COMV), 8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_rd_comv_larb7_4,
		MASTER_LARB_PORT(SMMU_L7_P4_VENC_RD_COMV), 7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_nbm_rdma_larb7_5,
		MASTER_LARB_PORT(SMMU_L7_P5_VENC_NBM_RDMA), 7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_nbm_rdma_lite_larb7_6,
		MASTER_LARB_PORT(SMMU_L7_P6_VENC_NBM_RDMA_LITE), 5, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_y_rdma_larb7_7,
		MASTER_LARB_PORT(SMMU_L7_P7_JPGENC_Y_RMDA), 7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_c_rdma_larb7_8,
		MASTER_LARB_PORT(SMMU_L7_P8_JPGENC_C_RDMA), 7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_q_table_larb7_9,
		MASTER_LARB_PORT(SMMU_L7_P9_JPGENC_Q_TABLE), 7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_sub_w_luma_larb7_10,
		MASTER_LARB_PORT(SMMU_L7_P10_VENC_SUB_W_LUMA), 8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_fcs_nbm_rdma_larb7_11,
		MASTER_LARB_PORT(SMMU_L7_P11_VENC_FCS_NBM_RDMA), 7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_larb7_12,
		MASTER_LARB_PORT(SMMU_L7_P12_VENC_EC_WPP_BSDMA), 8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ec_wpp_rdma_larb7_13,
		MASTER_LARB_PORT(SMMU_L7_P13_VENC_EC_WPP_RDMA), 7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_db_sysram_wdma_larb7_14,
		MASTER_LARB_PORT(SMMU_L7_P14_VENC_DB_SYSRAM_WDMA), 8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_db_sysram_rdma_larb7_15,
		MASTER_LARB_PORT(SMMU_L7_P15_VENC_DB_SYSRAM_RDMA), 7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_bsdma_larb7_16,
		MASTER_LARB_PORT(SMMU_L7_P16_JPGENC_BSDMA), 8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_wdma_0_larb7_17,
		MASTER_LARB_PORT(SMMU_L7_P17_JPGDEC_WDMA_0), 8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_bsdma_0_larb7_18,
		MASTER_LARB_PORT(SMMU_L7_P18_JPGDEC_BSDMA_0), 7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_nbm_wdma_larb7_19,
		MASTER_LARB_PORT(SMMU_L7_P19_VENC_NBM_WDMA), 8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_nbm_wdma_lite_larb7_20,
		MASTER_LARB_PORT(SMMU_L7_P20_VENC_NBM_WDMA_LITE), 6, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_cur_luma_larb7_21,
		MASTER_LARB_PORT(SMMU_L7_P21_VENC_CUR_LUMA), 7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_cur_chroma_larb7_22,
		MASTER_LARB_PORT(SMMU_L7_P22_VENC_CUR_CHROMA), 7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ref_luma_larb7_23,
		MASTER_LARB_PORT(SMMU_L7_P23_VENC_REF_LUMA), 7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ref_chroma_larb7_24,
		MASTER_LARB_PORT(SMMU_L7_P24_VENC_REF_CHROMA), 7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_sub_r_luma_larb7_25,
		MASTER_LARB_PORT(SMMU_L7_P25_VENC_SUB_R_LUMA), 7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_fcs_nbm_wdma_larb7_26,
		MASTER_LARB_PORT(SMMU_L7_P26_VENC_FCS_NBM_WDMA), 8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_wdma_1_larb7_27,
		MASTER_LARB_PORT(SMMU_L7_P27_JPGDEC_WDMA_1), 8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_bsdma_1_larb7_28,
		MASTER_LARB_PORT(SMMU_L7_P28_JPGDEC_BSDMA_1), 7, false, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_huff_offset_1_larb7_29,
		MASTER_LARB_PORT(SMMU_L7_P29_JPGDEC_HUFF_OFFSET_1), 8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_huff_offset_0_larb7_30,
		MASTER_LARB_PORT(SMMU_L7_P30_JPGDEC_HUFF_OFFSET_0), 8, true, 0x0, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_sysram_larb7_31,
		MASTER_LARB_PORT(SMMU_L7_P31_VENC_EC_WPP_BSDMA_SYSRAM),
		8, true, 0x0, SLAVE_LARB(7)),
	/* LARB8 */
	DEFINE_MNODE(venc_rcpu_larb8_0,
		MASTER_LARB_PORT(SMMU_L8_P0_VENC_RCPU), 7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_rec_larb8_1,
		MASTER_LARB_PORT(SMMU_L8_P1_VENC_REC), 8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_bsdma_larb8_2,
		MASTER_LARB_PORT(SMMU_L8_P2_VENC_BSDMA), 8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_sv_comv_larb8_3,
		MASTER_LARB_PORT(SMMU_L8_P3_VENC_SV_COMV), 8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_rd_comv_larb8_4,
		MASTER_LARB_PORT(SMMU_L8_P4_VENC_RD_COMV), 7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_nbm_rdma_larb8_5,
		MASTER_LARB_PORT(SMMU_L8_P5_VENC_NBM_RDMA), 7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_nbm_rdma_lite_larb8_6,
		MASTER_LARB_PORT(SMMU_L8_P6_VENC_NBM_RDMA_LITE), 5, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgenc_y_rdma_larb8_7,
		MASTER_LARB_PORT(SMMU_L8_P7_JPGENC_Y_RMDA), 7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgenc_c_rdma_larb8_8,
		MASTER_LARB_PORT(SMMU_L8_P8_JPGENC_C_RDMA), 7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgenc_q_table_larb8_9,
		MASTER_LARB_PORT(SMMU_L8_P9_JPGENC_Q_TABLE), 7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_sub_w_luma_larb8_10,
		MASTER_LARB_PORT(SMMU_L8_P10_VENC_SUB_W_LUMA), 8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_fcs_nbm_rdma_larb8_11,
		MASTER_LARB_PORT(SMMU_L8_P11_VENC_FCS_NBM_RDMA), 7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_larb8_12,
		MASTER_LARB_PORT(SMMU_L8_P12_VENC_EC_WPP_BSDMA), 8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_ec_wpp_rdma_larb8_13,
		MASTER_LARB_PORT(SMMU_L8_P13_VENC_EC_WPP_RDMA), 7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_db_sysram_wdma_larb8_14,
		MASTER_LARB_PORT(SMMU_L8_P14_VENC_DB_SYSRAM_WDMA), 8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_db_sysram_rdma_larb8_15,
		MASTER_LARB_PORT(SMMU_L8_P15_VENC_DB_SYSRAM_RDMA), 7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgenc_bsdma_larb8_16,
		MASTER_LARB_PORT(SMMU_L8_P16_JPGENC_BSDMA), 8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_wdma_0_larb8_17,
		MASTER_LARB_PORT(SMMU_L8_P17_JPGDEC_WDMA_0), 8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_bsdma_0_larb8_18,
		MASTER_LARB_PORT(SMMU_L8_P18_JPGDEC_BSDMA_0), 7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_nbm_wdma_larb8_19,
		MASTER_LARB_PORT(SMMU_L8_P19_VENC_NBM_WDMA), 8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_nbm_wdma_lite_larb8_20,
		MASTER_LARB_PORT(SMMU_L8_P20_VENC_NBM_WDMA_LITE), 6, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_cur_luma_larb8_21,
		MASTER_LARB_PORT(SMMU_L8_P21_VENC_CUR_LUMA), 7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_cur_chroma_larb8_22,
		MASTER_LARB_PORT(SMMU_L8_P22_VENC_CUR_CHROMA), 7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_ref_luma_larb8_23,
		MASTER_LARB_PORT(SMMU_L8_P23_VENC_REF_LUMA), 7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_ref_chroma_larb8_24,
		MASTER_LARB_PORT(SMMU_L8_P24_VENC_REF_CHROMA), 7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_sub_r_luma_larb8_25,
		MASTER_LARB_PORT(SMMU_L8_P25_VENC_SUB_R_LUMA), 7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_fcs_nbm_wdma_larb8_26,
		MASTER_LARB_PORT(SMMU_L8_P26_VENC_FCS_NBM_WDMA), 8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_wdma_1_larb8_27,
		MASTER_LARB_PORT(SMMU_L8_P27_JPGDEC_WDMA_1), 8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_bsdma_1_larb8_28,
		MASTER_LARB_PORT(SMMU_L8_P28_JPGDEC_BSDMA_1), 7, false, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_huff_offset_1_larb8_29,
		MASTER_LARB_PORT(SMMU_L8_P29_JPGDEC_HUFF_OFFSET_1), 8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_huff_offset_0_larb8_30,
		MASTER_LARB_PORT(SMMU_L8_P30_JPGDEC_HUFF_OFFSET_0), 8, true, 0x0, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_sysram_larb8_31,
		MASTER_LARB_PORT(SMMU_L8_P31_VENC_EC_WPP_BSDMA_SYSRAM),
		8, true, 0x0, SLAVE_LARB(8)),
	/* LARB13 */
	DEFINE_MNODE(camsv_b_cqi_e1_larb13_0,
		MASTER_LARB_PORT(SMMU_L13_P0_CAMSV_B_CQI_E1), 7, true, 0x0, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_b0_wdma_larb13_1,
		MASTER_LARB_PORT(SMMU_L13_P1_CAMSV_B0_WDMA), 7, true, 0x0, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_b1_wdma_larb13_2,
		MASTER_LARB_PORT(SMMU_L13_P2_CAMSV_B1_WDMA), 7, true, 0x0, SLAVE_LARB(13)),
	DEFINE_MNODE(fake_eng_larb13_3,
		MASTER_LARB_PORT(SMMU_L13_P3_FAKE_ENG), 8, true, 0x0, SLAVE_LARB(13)),
	DEFINE_MNODE(reserved_1_larb13_4,
		MASTER_LARB_PORT(SMMU_L13_P4_RESERVED_1), 9, true, 0x0, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_b_0_stg_larb13_5,
		MASTER_LARB_PORT(SMMU_L13_P5_CAMSV_B_0_STG), 9, true, 0x0, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_b_1_stg_larb13_6,
		MASTER_LARB_PORT(SMMU_L13_P6_CAMSV_B_1_STG), 9, true, 0x0, SLAVE_LARB(13)),
	/* LARB14 */
	DEFINE_MNODE(camsv_a_cqi_e1_larb14_0,
		MASTER_LARB_PORT(SMMU_L14_P0_CAMSV_A_CQI_E1), 7, true, 0x0, SLAVE_LARB(14)),
	DEFINE_MNODE(camsv_a0_wdma_larb14_1,
		MASTER_LARB_PORT(SMMU_L14_P1_CAMSV_A0_WDMA), 7, true, 0x0, SLAVE_LARB(14)),
	DEFINE_MNODE(camsv_a1_wdma_larb14_2,
		MASTER_LARB_PORT(SMMU_L14_P2_CAMSV_A1_WDMA), 7, true, 0x0, SLAVE_LARB(14)),
	DEFINE_MNODE(reserved_0_larb14_3,
		MASTER_LARB_PORT(SMMU_L14_P3_RESERVED_0), 9, true, 0x0, SLAVE_LARB(14)),
	DEFINE_MNODE(camsv_a_0_stg_larb14_4,
		MASTER_LARB_PORT(SMMU_L14_P4_CAMSV_A_0_STG), 9, true, 0x0, SLAVE_LARB(14)),
	DEFINE_MNODE(camsv_a_1_stg_larb14_5,
		MASTER_LARB_PORT(SMMU_L14_P5_CAMSV_A_1_STG), 9, true, 0x0, SLAVE_LARB(14)),
	/* LARB16 */
	DEFINE_MNODE(cqi_r1_larb16_0,
		MASTER_LARB_PORT(SMMU_L16_P0_CQI_R1), 8, false, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(rawi_r2_larb16_1,
		MASTER_LARB_PORT(SMMU_L16_P1_RAWI_R2), 8, false, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(rawi_r3_larb16_2,
		MASTER_LARB_PORT(SMMU_L16_P2_RAWI_R3), 8, false, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(rawi_r4_larb16_3,
		MASTER_LARB_PORT(SMMU_L16_P3_RAWI_R4), 8, false, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(rawi_r5_larb16_4,
		MASTER_LARB_PORT(SMMU_L16_P4_RAWI_R5), 8, false, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(imgo_r1_larb16_5,
		MASTER_LARB_PORT(SMMU_L16_P5_IMGO_R1), 9, true, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(imgo_r2_larb16_6,
		MASTER_LARB_PORT(SMMU_L16_P6_IMGO_R2), 9, true, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(fpri_r1_larb16_7,
		MASTER_LARB_PORT(SMMU_L16_P7_FPRI_R1), 8, false, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(bpci_r1_larb16_8,
		MASTER_LARB_PORT(SMMU_L16_P8_BPCI_R1), 8, false, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(bpci_r4_larb16_9,
		MASTER_LARB_PORT(SMMU_L16_P9_BPCI_R4), 8, false, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(lsci_r1_larb16_10,
		MASTER_LARB_PORT(SMMU_L16_P10_LSCI_R1), 8, false, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(ufeo_r1_larb16_11,
		MASTER_LARB_PORT(SMMU_L16_P11_UFEO_R1), 9, true, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(ltmso_r1_larb16_12,
		MASTER_LARB_PORT(SMMU_L16_P12_LTMSO_R1), 9, true, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(drzb2no_r1_larb16_13,
		MASTER_LARB_PORT(SMMU_L16_P13_DRZB2NO_R1), 9, true, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(stg_r1_larb16_14,
		MASTER_LARB_PORT(SMMU_L16_P14_STG_R1), 9, true, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(afo_r1_larb16_15,
		MASTER_LARB_PORT(SMMU_L16_P15_AFO_R1), 9, true, 0x0, SLAVE_LARB(16)),
	DEFINE_MNODE(aao_r1_larb16_16,
		MASTER_LARB_PORT(SMMU_L16_P16_AAO_R1), 9, true, 0x0, SLAVE_LARB(16)),
	/* LARB17 */
	DEFINE_MNODE(yuvo_r1_larb17_0,
		MASTER_LARB_PORT(SMMU_L17_P0_YUVO_R1), 9, true, 0x0, SLAVE_LARB(17)),
	DEFINE_MNODE(yuvo_r3_larb17_1,
		MASTER_LARB_PORT(SMMU_L17_P1_YUVO_R3), 9, true, 0x0, SLAVE_LARB(17)),
	DEFINE_MNODE(yuvo_r2_larb17_2,
		MASTER_LARB_PORT(SMMU_L17_P2_YUVO_R2), 9, true, 0x0, SLAVE_LARB(17)),
	DEFINE_MNODE(yuvo_r5_larb17_3,
		MASTER_LARB_PORT(SMMU_L17_P3_YUVO_R5), 9, true, 0x0, SLAVE_LARB(17)),
	DEFINE_MNODE(rgbwi_r1_larb17_4,
		MASTER_LARB_PORT(SMMU_L17_P4_RGBWI_R1), 8, false, 0x0, SLAVE_LARB(17)),
	DEFINE_MNODE(stg_r2_larb17_5,
		MASTER_LARB_PORT(SMMU_L17_P5_STG_R2), 9, true, 0x0, SLAVE_LARB(17)),
	DEFINE_MNODE(tcyso_r1_larb17_6,
		MASTER_LARB_PORT(SMMU_L17_P6_TCYSO_R1), 9, true, 0x0, SLAVE_LARB(17)),
	DEFINE_MNODE(drz4no_r3_larb17_7,
		MASTER_LARB_PORT(SMMU_L17_P7_DRZ4NO_R3), 9, false, 0x0, SLAVE_LARB(17)),
	/* LARB19 */
	DEFINE_MNODE(fus_la_rdma_larb19_0,
		MASTER_LARB_PORT(SMMU_L19_P0_FUS_LA_RDMA), 8, false, 0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(fus_la_wdma_larb19_1,
		MASTER_LARB_PORT(SMMU_L19_P1_FUS_LA_WDMA), 9, true, 0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(fus_yc_rdma_larb19_2,
		MASTER_LARB_PORT(SMMU_L19_P2_FUS_YC_RDMA), 8, false, 0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(fus_yc_wdma_larb19_3,
		MASTER_LARB_PORT(SMMU_L19_P3_FUS_YC_WDMA), 9, true, 0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(dvs_rdma_larb19_4,
		MASTER_LARB_PORT(SMMU_L19_P4_DVS_RDMA), 8, false, 0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(dvs_wdma_larb19_5,
		MASTER_LARB_PORT(SMMU_L19_P5_DVS_WDMA), 9, true, 0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(dvp_rdma_larb19_6,
		MASTER_LARB_PORT(SMMU_L19_P6_DVP_RDMA), 8, false, 0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(dvp_wdma_larb19_7,
		MASTER_LARB_PORT(SMMU_L19_P7_DVP_WDMA), 9, true, 0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(dhze_r_larb19_8,
		MASTER_LARB_PORT(SMMU_L19_P8_DHZE_R), 8, false, 0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(dhze_w_larb19_9,
		MASTER_LARB_PORT(SMMU_L19_P9_DHZE_W), 9, true, 0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(dvgf_rdma_larb19_10,
		MASTER_LARB_PORT(SMMU_L19_P10_DVGF_RDMA), 8, false, 0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(dvgf_wdma_larb19_11,
		MASTER_LARB_PORT(SMMU_L19_P11_DVGF_WDMA), 9, true, 0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(dpe_stg_larb19_12,
		MASTER_LARB_PORT(SMMU_L19_P12_DPE_STG), 9, true, 0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(yuvfus_stg1_larb19_13,
		MASTER_LARB_PORT(SMMU_L19_P13_YUVFUS_STG1), 9, true, 0x0, SLAVE_LARB(19)),
	DEFINE_MNODE(yuvfus_stg2_larb19_14,
		MASTER_LARB_PORT(SMMU_L19_P14_YUVFUS_STG2), 9, true, 0x0, SLAVE_LARB(19)),
	/* LARB20 */
	DEFINE_MNODE(ovl_rdma1_larb20_0,
		MASTER_LARB_PORT(SMMU_L20_P0_OVL_RDMA1_HDR), 7, false, 0x0, SLAVE_LARB(20)),
	DEFINE_MNODE(ovl_rdma1_0_larb20_1,
		MASTER_LARB_PORT(SMMU_L20_P1_OVL_RDMA1_0), 8, false, 0x0, SLAVE_LARB(20)),
	DEFINE_MNODE(ovl_rdma3_hdr_larb20_2,
		MASTER_LARB_PORT(SMMU_L20_P2_OVL_RDMA3_HDR), 7, false, 0x0, SLAVE_LARB(20)),
	DEFINE_MNODE(ovl_rdma3_0_larb20_3,
		MASTER_LARB_PORT(SMMU_L20_P3_OVL_RDMA3_0), 8, false, 0x0, SLAVE_LARB(20)),
	DEFINE_MNODE(ovl_rdma4_hdr_larb20_4,
		MASTER_LARB_PORT(SMMU_L20_P4_OVL_RDMA4_HDR), 8, true, 0x0, SLAVE_LARB(20)),
	DEFINE_MNODE(ovl_rdma4_0_larb20_5,
		MASTER_LARB_PORT(SMMU_L20_P5_OVL_RDMA4_0), 8, false, 0x0, SLAVE_LARB(20)),
	DEFINE_MNODE(ovl_rdma1_hdr_stash_larb20_6,
		MASTER_LARB_PORT(SMMU_L20_P6_OVL_RDMA1_HDR_STASH), 9, true, 0x0, SLAVE_LARB(20)),
	DEFINE_MNODE(ovl_rdma1_0_stash_larb20_7,
		MASTER_LARB_PORT(SMMU_L20_P7_OVL_RDMA1_0_STASH), 9, true, 0x0, SLAVE_LARB(20)),
	DEFINE_MNODE(ovl_rdma3_hdr_stash_larb20_8,
		MASTER_LARB_PORT(SMMU_L20_P8_OVL_RDMA3_HDR_STASH), 9, true, 0x0, SLAVE_LARB(20)),
	DEFINE_MNODE(ovl_rdma3_0_stash_larb20_9,
		MASTER_LARB_PORT(SMMU_L20_P9_OVL_RDMA3_0_STASH), 9, true, 0x0, SLAVE_LARB(20)),
	DEFINE_MNODE(ovl_rdma4_hdr_stash_larb20_10,
		MASTER_LARB_PORT(SMMU_L20_P10_OVL_RDMA4_HDR_STASH), 9, true, 0x0, SLAVE_LARB(20)),
	DEFINE_MNODE(disp1_wdma0_larb20_11,
		MASTER_LARB_PORT(SMMU_L20_P11_OVL_RDMA4_0_STASH), 9, true, 0x0, SLAVE_LARB(20)),
	/* LARB21 */
	DEFINE_MNODE(ovl_rdma1_1_larb21_0,
		MASTER_LARB_PORT(SMMU_L21_P0_OVL_RDMA1_1), 8, false, 0x0, SLAVE_LARB(21)),
	DEFINE_MNODE(ovl_rdma3_1_larb21_1,
		MASTER_LARB_PORT(SMMU_L21_P1_OVL_RDMA3_1), 8, false, 0x0, SLAVE_LARB(21)),
	DEFINE_MNODE(ovl_rdma4_1_larb21_2,
		MASTER_LARB_PORT(SMMU_L21_P2_OVL_RDMA4_1), 8, false, 0x0, SLAVE_LARB(21)),
	DEFINE_MNODE(disp_wdma0_larb21_3,
		MASTER_LARB_PORT(SMMU_L21_P3_DISP_WDMA0), 8, false, 0x0, SLAVE_LARB(21)),
	DEFINE_MNODE(disp_ufbc_wdma0_larb21_4,
		MASTER_LARB_PORT(SMMU_L21_P4_DISP_UFBC_WDMA0), 8, true, 0x0, SLAVE_LARB(21)),
	DEFINE_MNODE(ovl_rdma1_1_stash_larb21_5,
		MASTER_LARB_PORT(SMMU_L21_P5_OVL_RDMA1_1_STASH), 8, false, 0x0, SLAVE_LARB(21)),
	DEFINE_MNODE(ovl_rdma3_1_stash_larb21_6,
		MASTER_LARB_PORT(SMMU_L21_P6_OVL_RDMA3_1_STASH), 9, true, 0x0, SLAVE_LARB(21)),
	DEFINE_MNODE(ovl_rdma4_1_stash_larb21_7,
		MASTER_LARB_PORT(SMMU_L21_P7_OVL_RDMA4_1_STASH), 9, true, 0x0, SLAVE_LARB(21)),
	/* LARB24 */
	DEFINE_MNODE(venc_rcpu_larb24_0,
		MASTER_LARB_PORT(SMMU_L24_P0_VENC_RCPU), 7, false, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_rec_larb24_1,
		MASTER_LARB_PORT(SMMU_L24_P1_VENC_REC), 8, true, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_bsdma_larb24_2,
		MASTER_LARB_PORT(SMMU_L24_P2_VENC_BSDMA), 8, true, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_sv_comv_larb24_3,
		MASTER_LARB_PORT(SMMU_L24_P3_VENC_SV_COMV), 8, true, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_rd_comv_larb24_4,
		MASTER_LARB_PORT(SMMU_L24_P4_VENC_RD_COMV), 7, false, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_nbm_rdma_larb24_5,
		MASTER_LARB_PORT(SMMU_L24_P5_VENC_NBM_RDMA), 7, false, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_nbm_rdma_lite_larb24_6,
		MASTER_LARB_PORT(SMMU_L24_P6_VENC_NBM_RDMA_LITE), 5, false, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(jpgenc_y_rdma_larb24_7,
		MASTER_LARB_PORT(SMMU_L24_P7_JPGENC_Y_RMDA), 7, false, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(jpgenc_c_rdma_larb24_8,
		MASTER_LARB_PORT(SMMU_L24_P8_JPGENC_C_RDMA), 7, false, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(jpgenc_q_table_larb24_9,
		MASTER_LARB_PORT(SMMU_L24_P9_JPGENC_Q_TABLE), 7, false, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_sub_w_luma_larb24_10,
		MASTER_LARB_PORT(SMMU_L24_P10_VENC_SUB_W_LUMA), 8, true, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_fcs_nbm_rdma_larb24_11,
		MASTER_LARB_PORT(SMMU_L24_P11_VENC_FCS_NBM_RDMA), 7, false, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_larb24_12,
		MASTER_LARB_PORT(SMMU_L24_P12_VENC_EC_WPP_BSDMA), 8, true, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_ec_wpp_rdma_larb24_13,
		MASTER_LARB_PORT(SMMU_L24_P13_VENC_EC_WPP_RDMA), 7, false, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_db_sysram_wdma_larb24_14,
		MASTER_LARB_PORT(SMMU_L24_P14_VENC_DB_SYSRAM_WDMA), 8, true, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_db_sysram_rdma_larb24_15,
		MASTER_LARB_PORT(SMMU_L24_P15_VENC_DB_SYSRAM_RDMA), 7, false, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(jpgenc_bsdma_larb24_16,
		MASTER_LARB_PORT(SMMU_L24_P16_JPGENC_BSDMA), 8, true, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(jpgdec_wdma_0_larb24_17,
		MASTER_LARB_PORT(SMMU_L24_P17_JPGDEC_WDMA_0), 8, true, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(jpgdec_bsdma_0_larb24_18,
		MASTER_LARB_PORT(SMMU_L24_P18_JPGDEC_BSDMA_0), 7, false, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_nbm_wdma_larb24_19,
		MASTER_LARB_PORT(SMMU_L24_P19_VENC_NBM_WDMA), 8, true, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_nbm_wdma_lite_larb24_20,
		MASTER_LARB_PORT(SMMU_L24_P20_VENC_NBM_WDMA_LITE), 6, true, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_cur_luma_larb24_21,
		MASTER_LARB_PORT(SMMU_L24_P21_VENC_CUR_LUMA), 7, false, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_cur_chroma_larb24_22,
		MASTER_LARB_PORT(SMMU_L24_P22_VENC_CUR_CHROMA), 7, false, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_ref_luma_larb24_23,
		MASTER_LARB_PORT(SMMU_L24_P23_VENC_REF_LUMA), 7, false, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_ref_chroma_larb24_24,
		MASTER_LARB_PORT(SMMU_L24_P24_VENC_REF_CHROMA), 7, false, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_sub_r_luma_larb24_25,
		MASTER_LARB_PORT(SMMU_L24_P25_VENC_SUB_R_LUMA), 7, false, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_fcs_nbm_wdma_larb24_26,
		MASTER_LARB_PORT(SMMU_L24_P26_VENC_FCS_NBM_WDMA), 8, true, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(jpgdec_wdma_1_larb24_27,
		MASTER_LARB_PORT(SMMU_L24_P27_JPGDEC_WDMA_1), 8, true, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(jpgdec_bsdma_1_larb24_28,
		MASTER_LARB_PORT(SMMU_L24_P28_JPGDEC_BSDMA_1), 7, false, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(jpgdec_huff_offset_1_larb24_29,
		MASTER_LARB_PORT(SMMU_L24_P29_JPGDEC_HUFF_OFFSET_1), 8, true, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(jpgdec_huff_offset_0_larb24_30,
		MASTER_LARB_PORT(SMMU_L24_P30_JPGDEC_HUFF_OFFSET_0), 8, true, 0x0, SLAVE_LARB(24)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_sysram_larb24_31,
		MASTER_LARB_PORT(SMMU_L24_P31_VENC_EC_WPP_BSDMA_SYSRAM),
		8, true, 0x0, SLAVE_LARB(24)),
	/* LARB25 */
	DEFINE_MNODE(mraw0_cqi_m1_larb25_0,
		MASTER_LARB_PORT(SMMU_L25_P0_MRAW0_CQI_M1), 8, false, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw0_imgbo_m1_larb25_1,
		MASTER_LARB_PORT(SMMU_L25_P1_MRAW0_IMGBO_M1), 9, true, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw2_cqi_m1_larb25_2,
		MASTER_LARB_PORT(SMMU_L25_P2_MRAW2_CQI_M1), 8, false, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw2_imgbo_m1_larb25_3,
		MASTER_LARB_PORT(SMMU_L25_P3_MRAW2_IMGBO_M1), 9, true, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(pdai_a_0_larb25_4,
		MASTER_LARB_PORT(SMMU_L25_P4_PDAI_A_0), 8, false, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(pdai_a_1_larb25_5,
		MASTER_LARB_PORT(SMMU_L25_P5_PDAI_A_1), 8, false, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(pdai_a_2_larb25_6,
		MASTER_LARB_PORT(SMMU_L25_P6_PDAI_A_2), 8, false, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(pdai_a_3_larb25_7,
		MASTER_LARB_PORT(SMMU_L25_P7_PDAI_A_3), 8, false, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(pdai_a_4_larb25_8,
		MASTER_LARB_PORT(SMMU_L25_P8_PDAI_A_4), 8, false, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(pdai_a_0_larb25_9,
		MASTER_LARB_PORT(SMMU_L25_P9_PDAO_A_0), 9, true, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(pda_a_stg_larb25_10,
		MASTER_LARB_PORT(SMMU_L25_P10_PDA_A_STG), 9, true, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw0_stg_larb25_11,
		MASTER_LARB_PORT(SMMU_L25_P11_MRAW0_STG), 9, true, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw2_stg_larb25_12,
		MASTER_LARB_PORT(SMMU_L25_P12_MRAW2_STG), 9, true, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw0_imgo_m1_larb25_13,
		MASTER_LARB_PORT(SMMU_L25_P13_MRAW0_IMGO_M1), 9, true, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(mraw2_imgo_m1_larb25_14,
		MASTER_LARB_PORT(SMMU_L25_P14_MRAW2_IMGO_M1), 9, true, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(reserved_0_larb25_15,
		MASTER_LARB_PORT(SMMU_L25_P15_RESERVED_0), 8, false, 0x0, SLAVE_LARB(25)),
	DEFINE_MNODE(reserved_1_larb25_16,
		MASTER_LARB_PORT(SMMU_L25_P16_RESERVED_1), 8, false, 0x0, SLAVE_LARB(25)),
	/* LARB26 */
	DEFINE_MNODE(mraw1_cqi_m1_larb26_0,
		MASTER_LARB_PORT(SMMU_L26_P0_MRAW1_CQI_M1), 8, false, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw1_imgbo_m1_larb26_1,
		MASTER_LARB_PORT(SMMU_L26_P1_MRAW1_IMGBO_M1), 9, true, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw3_cqi_m1_larb26_2,
		MASTER_LARB_PORT(SMMU_L26_P2_MRAW3_CQI_M1), 8, false, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw3_imgbo_m1_larb26_3,
		MASTER_LARB_PORT(SMMU_L26_P3_MRAW3_IMGBO_M1), 9, true, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(pdai_b_0_larb26_4,
		MASTER_LARB_PORT(SMMU_L26_P4_PDAI_B_0), 8, false, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(pdai_b_1_larb26_5,
		MASTER_LARB_PORT(SMMU_L26_P5_PDAI_B_1), 8, false, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(pdai_b_2_larb26_6,
		MASTER_LARB_PORT(SMMU_L26_P6_PDAI_B_2), 8, false, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(pdai_b_3_larb26_7,
		MASTER_LARB_PORT(SMMU_L26_P7_PDAI_B_3), 8, false, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(pdai_b_4_larb26_8,
		MASTER_LARB_PORT(SMMU_L26_P8_PDAI_B_4), 8, false, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(pdai_b_0_larb26_9,
		MASTER_LARB_PORT(SMMU_L26_P9_PDAO_B_0), 9, true, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(pda_b_stg_larb26_10,
		MASTER_LARB_PORT(SMMU_L26_P10_PDA_B_STG), 9, true, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw_1_stg_larb26_11,
		MASTER_LARB_PORT(SMMU_L26_P11_MRAW_1_STG), 9, true, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw_3_stg_larb26_12,
		MASTER_LARB_PORT(SMMU_L26_P12_MRAW_3_STG), 9, true, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw1_imgo_m1_larb26_13,
		MASTER_LARB_PORT(SMMU_L26_P13_MRAW1_IMGO_M1), 9, true, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(mraw3_imgo_m1_larb26_14,
		MASTER_LARB_PORT(SMMU_L26_P14_MRAW3_IMGO_M1), 9, true, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(reserved_0_larb26_15,
		MASTER_LARB_PORT(SMMU_L26_P15_RESERVED_0), 8, false, 0x0, SLAVE_LARB(26)),
	DEFINE_MNODE(reserved_1_larb26_16,
		MASTER_LARB_PORT(SMMU_L26_P16_RESERVED_1), 8, false, 0x0, SLAVE_LARB(26)),
	/* LARB27 */
	DEFINE_MNODE(adlrd_ipui_e1_larb27_0,
		MASTER_LARB_PORT(SMMU_L27_P0_ADLRD_IPUI_E1), 8, false, 0x0, SLAVE_LARB(27)),
	DEFINE_MNODE(adlrd_empty_larb27_1,
		MASTER_LARB_PORT(SMMU_L27_P1_ADLRD_EMPTY), 8, false, 0x0, SLAVE_LARB(27)),
	DEFINE_MNODE(adlwr_ipuo_e1_larb27_2,
		MASTER_LARB_PORT(SMMU_L27_P2_ADLWR_IPUO_E1), 9, true, 0x0, SLAVE_LARB(27)),
	DEFINE_MNODE(cqi_u1_larb27_3,
		MASTER_LARB_PORT(SMMU_L27_P3_CQI_U1), 8, false, 0x0, SLAVE_LARB(27)),
	DEFINE_MNODE(stg_u1_larb27_4,
		MASTER_LARB_PORT(SMMU_L27_P4_STG_U1), 9, true, 0x0, SLAVE_LARB(27)),
	DEFINE_MNODE(imgo_u1_larb27_5,
		MASTER_LARB_PORT(SMMU_L27_P5_IMGO_U1), 9, true, 0x0, SLAVE_LARB(27)),
	DEFINE_MNODE(yuvo_u1_larb27_6,
		MASTER_LARB_PORT(SMMU_L27_P6_YUVO_U1), 9, true, 0x0, SLAVE_LARB(27)),
	DEFINE_MNODE(fho_u1_larb27_7,
		MASTER_LARB_PORT(SMMU_L27_P7_FHO_U1), 9, true, 0x0, SLAVE_LARB(27)),
	DEFINE_MNODE(reserved_0_larb27_8,
		MASTER_LARB_PORT(SMMU_L27_P8_RESERVED_0), 8, false, 0x0, SLAVE_LARB(27)),
	/* LARB29 */
	DEFINE_MNODE(camsv_c_cqi_e1_larb29_0,
		MASTER_LARB_PORT(SMMU_L29_P0_CAMSV_C_CQI_E1), 6, false, 0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_d_cqi_e1_larb29_1,
		MASTER_LARB_PORT(SMMU_L29_P1_CAMSV_D_CQI_E1), 6, false, 0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_e_cqi_e1_larb29_2,
		MASTER_LARB_PORT(SMMU_L29_P2_CAMSV_E_CQI_E1), 6, false, 0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_f_cqi_e1_larb29_3,
		MASTER_LARB_PORT(SMMU_L29_P3_CAMSV_F_CQI_E1), 6, false, 0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_c_wdma_larb29_4,
		MASTER_LARB_PORT(SMMU_L29_P4_CAMSV_C_WDMA), 6, true, 0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_d_wdma_larb29_5,
		MASTER_LARB_PORT(SMMU_L29_P5_CAMSV_D_WDMA), 6, true, 0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_e_wdma_larb29_6,
		MASTER_LARB_PORT(SMMU_L29_P6_CAMSV_E_WDMA), 6, true, 0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_f_wdma_larb29_7,
		MASTER_LARB_PORT(SMMU_L29_P7_CAMSV_F_WDMA), 6, true, 0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(reserved_0_larb29_8,
		MASTER_LARB_PORT(SMMU_L29_P8_RESERVED_0), 8, false, 0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(reserved_1_larb29_9,
		MASTER_LARB_PORT(SMMU_L29_P9_RESERVED_1), 8, false, 0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_c_cqi_e1_larb29_10,
		MASTER_LARB_PORT(SMMU_L29_P10_CAMSV_C_STG), 9, true, 0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_d_cqi_e1_larb29_11,
		MASTER_LARB_PORT(SMMU_L29_P11_CAMSV_D_STG), 9, true, 0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_e_cqi_e1_larb29_12,
		MASTER_LARB_PORT(SMMU_L29_P12_CAMSV_E_STG), 9, true, 0x0, SLAVE_LARB(29)),
	DEFINE_MNODE(camsv_f_cqi_e1_larb29_13,
		MASTER_LARB_PORT(SMMU_L29_P13_CAMSV_F_STG), 9, true, 0x0, SLAVE_LARB(29)),
	/* LARB30 */
	DEFINE_MNODE(ccui_0_larb30_0,
		MASTER_LARB_PORT(SMMU_L30_P0_CCUI_0), 8, false, 0x0, SLAVE_LARB(30)),
	DEFINE_MNODE(ccuo_0_larb30_1,
		MASTER_LARB_PORT(SMMU_L30_P1_CCUO_0), 9, true, 0x0, SLAVE_LARB(30)),
	DEFINE_MNODE(ccui_1_larb30_2,
		MASTER_LARB_PORT(SMMU_L30_P2_CCUI_1), 8, false, 0x0, SLAVE_LARB(30)),
	DEFINE_MNODE(ccuo_1_larb30_3,
		MASTER_LARB_PORT(SMMU_L30_P3_CCUO_1), 9, true, 0x0, SLAVE_LARB(30)),
	/* LARB32 */
	DEFINE_MNODE(disp_postmask0_larb32_0,
		MASTER_LARB_PORT(SMMU_L32_P0_DISP_POSTMASK0), 8, false, 0x11, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_postmask1_larb32_1,
		MASTER_LARB_PORT(SMMU_L32_P1_DISP_POSTMASK1), 8, false, 0x11, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_gamma0_larb32_2,
		MASTER_LARB_PORT(SMMU_L32_P2_DISP_GAMMA0), 9, true, 0x11, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_gamma1_larb32_3,
		MASTER_LARB_PORT(SMMU_L32_P3_DISP_GAMMA1), 8, false, 0x11, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_mdp_rdma0_larb32_4,
		MASTER_LARB_PORT(SMMU_L32_P4_DISP_MDP_RDMA0), 7, false, 0x11, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_oddmr0_dmrr_larb32_5,
		MASTER_LARB_PORT(SMMU_L32_P5_DISP_ODDMR0_DMRR), 8, false, 0x11, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_oddmr0_odr_larb32_6,
		MASTER_LARB_PORT(SMMU_L32_P6_DISP_ODDMR0_ODR), 8, false, 0x11, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_oddmr0_odw_larb32_7,
		MASTER_LARB_PORT(SMMU_L32_P7_DISP_ODDMR0_ODW), 8, false, 0x11, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_wdma1_larb32_8,
		MASTER_LARB_PORT(SMMU_L32_P8_DISP_WDMA1), 8, true, 0x11, SLAVE_LARB(32)),
	DEFINE_MNODE(disp_mdp_rdma0_stash_larb32_9,
		MASTER_LARB_PORT(SMMU_L32_P9_DISP_MDP_RDMA0_STASH), 8, false, 0x11, SLAVE_LARB(32)),
	/* LARB33 */
	DEFINE_MNODE(disp1_disp_dsi0_larb33_0,
		MASTER_LARB_PORT(SMMU_L33_P0_DISP1_DISP_DSI0), 7, false, 0x0, SLAVE_LARB(33)),
	DEFINE_MNODE(disp1_disp_dsi1_larb33_1,
		MASTER_LARB_PORT(SMMU_L33_P1_DISP1_DISP_DSI1), 7, false, 0x0, SLAVE_LARB(33)),
	DEFINE_MNODE(disp1_disp_dsi2_larb33_2,
		MASTER_LARB_PORT(SMMU_L33_P2_DISP1_DISP_DSI2), 7, false, 0x0, SLAVE_LARB(33)),
	DEFINE_MNODE(disp1_mdp_rdma0_larb33_3,
		MASTER_LARB_PORT(SMMU_L33_P3_DISP1_MDP_RDMA0), 7, false, 0x0, SLAVE_LARB(33)),
	DEFINE_MNODE(disp1_gdma_larb33_4,
		MASTER_LARB_PORT(SMMU_L33_P4_DISP1_GDMA), 7, false, 0x0, SLAVE_LARB(33)),
	DEFINE_MNODE(disp1_wdma0_larb33_5,
		MASTER_LARB_PORT(SMMU_L33_P5_DISP1_WDMA0), 7, false, 0x0, SLAVE_LARB(33)),
	DEFINE_MNODE(disp1_wdma1_wdma1_larb33_6,
		MASTER_LARB_PORT(SMMU_L33_P6_DISP1_WDMA1), 7, false, 0x0, SLAVE_LARB(33)),
	DEFINE_MNODE(disp1_wdma2_wdma1_larb33_7,
		MASTER_LARB_PORT(SMMU_L33_P7_DISP1_WDMA2), 7, false, 0x0, SLAVE_LARB(33)),
	DEFINE_MNODE(disp1_mdp_rdma0_stash_larb33_8,
		MASTER_LARB_PORT(SMMU_L33_P8_DISP1_MDP_RDMA0_STASH), 7, false, 0x0, SLAVE_LARB(33)),
	/* LARB34 */
	DEFINE_MNODE(disp_ovl_rdma0_hdr_larb34_0,
		MASTER_LARB_PORT(SMMU_L34_P0_OVL_RDMA0_HDR), 7, false, 0x1, SLAVE_LARB(34)),
	DEFINE_MNODE(disp_ovl_rdma0_0_larb34_1,
		MASTER_LARB_PORT(SMMU_L34_P1_OVL_RDMA0_0), 8, false, 0x1, SLAVE_LARB(34)),
	DEFINE_MNODE(disp_ovl_rdma2_hdr_larb34_2,
		MASTER_LARB_PORT(SMMU_L34_P2_OVL_RDMA2_HDR), 7, false, 0x1, SLAVE_LARB(34)),
	DEFINE_MNODE(disp_ovl_rdma2_0_larb34_3,
		MASTER_LARB_PORT(SMMU_L34_P3_OVL_RDMA2_0), 8, false, 0x1, SLAVE_LARB(34)),
	DEFINE_MNODE(disp_fake0_larb34_4,
		MASTER_LARB_PORT(SMMU_L34_P4_DISP_FAKE0), 8, false, 0x1, SLAVE_LARB(34)),
	DEFINE_MNODE(disp_ovl_rdma0_hdr_stash_larb34_5,
		MASTER_LARB_PORT(SMMU_L34_P5_OVL_RDMA0_HDR_STASH), 8, false, 0x1, SLAVE_LARB(34)),
	DEFINE_MNODE(disp_ovl_rdma0_0_stash_larb34_6,
		MASTER_LARB_PORT(SMMU_L34_P6_OVL_RDMA0_0_STASH), 9, true, 0x1, SLAVE_LARB(34)),
	DEFINE_MNODE(disp_ovl_rdma2_hdr_stash_larb34_7,
		MASTER_LARB_PORT(SMMU_L34_P7_OVL_RDMA2_HDR_STASH), 9, true, 0x1, SLAVE_LARB(34)),
	DEFINE_MNODE(disp_ovl_rdma2_0_stash_larb34_8,
		MASTER_LARB_PORT(SMMU_L34_P8_OVL_RDMA2_0_STASH), 9, true, 0x1, SLAVE_LARB(34)),
	/* LARB35 */
	DEFINE_MNODE(disp_ovl_rdma0_1_larb35_0,
		MASTER_LARB_PORT(SMMU_L35_P0_OVL_RDMA0_1), 8, false, 0x0, SLAVE_LARB(35)),
	DEFINE_MNODE(disp_ovl_rdma2_1_larb35_1,
		MASTER_LARB_PORT(SMMU_L35_P1_OVL_RDMA2_1), 8, false, 0x0, SLAVE_LARB(35)),
	DEFINE_MNODE(disp_wdma2_larb35_2,
		MASTER_LARB_PORT(SMMU_L35_P2_DISP_WDMA2), 8, false, 0x11, SLAVE_LARB(35)),
	DEFINE_MNODE(disp_fake1_larb35_3,
		MASTER_LARB_PORT(SMMU_L35_P3_DISP_FAKE1), 8, false, 0x11, SLAVE_LARB(35)),
	DEFINE_MNODE(disp_ovl_rdma0_1_stash_larb35_4,
		MASTER_LARB_PORT(SMMU_L35_P4_OVL_RDMA0_1_STASH), 8, false, 0x11, SLAVE_LARB(35)),
	DEFINE_MNODE(disp_ovl_rdma2_1_stash_larb35_5,
		MASTER_LARB_PORT(SMMU_L35_P5_OVL_RDMA2_1_STASH), 8, false, 0x11, SLAVE_LARB(35)),
	/* LARB36 */
	DEFINE_MNODE(ovl_rdma1_larb36_0,
		MASTER_LARB_PORT(SMMU_L36_P0_OVL_RDMA1_HDR), 7, false, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(ovl_rdma1_0_larb36_1,
		MASTER_LARB_PORT(SMMU_L36_P1_OVL_RDMA1_0), 8, false, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(ovl_rdma3_hdr_larb36_2,
		MASTER_LARB_PORT(SMMU_L36_P2_OVL_RDMA3_HDR), 7, false, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(ovl_rdma3_0_larb36_3,
		MASTER_LARB_PORT(SMMU_L36_P3_OVL_RDMA3_0), 8, false, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(ovl_rdma4_hdr_larb36_4,
		MASTER_LARB_PORT(SMMU_L36_P4_OVL_RDMA4_HDR), 7, false, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(ovl_rdma4_0_larb36_5,
		MASTER_LARB_PORT(SMMU_L36_P5_OVL_RDMA4_0), 8, false, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(ovl_rdma1_hdr_stash_larb36_6,
		MASTER_LARB_PORT(SMMU_L36_P6_OVL_RDMA1_HDR_STASH), 9, true, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(ovl_rdma1_0_stash_larb36_7,
		MASTER_LARB_PORT(SMMU_L36_P7_OVL_RDMA1_0_STASH), 9, true, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(ovl_rdma3_hdr_stash_larb36_8,
		MASTER_LARB_PORT(SMMU_L36_P8_OVL_RDMA3_HDR_STASH), 9, true, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(ovl_rdma3_0_stash_larb36_9,
		MASTER_LARB_PORT(SMMU_L36_P9_OVL_RDMA3_0_STASH), 9, true, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(ovl_rdma4_hdr_stash_larb36_10,
		MASTER_LARB_PORT(SMMU_L36_P10_OVL_RDMA4_HDR_STASH), 9, true, 0x0, SLAVE_LARB(36)),
	DEFINE_MNODE(disp1_wdma0_larb36_11,
		MASTER_LARB_PORT(SMMU_L36_P11_OVL_RDMA4_0_STASH), 9, true, 0x0, SLAVE_LARB(36)),
	/* LARB37 */
	DEFINE_MNODE(ovl_rdma1_1_larb37_0,
		MASTER_LARB_PORT(SMMU_L37_P0_OVL_RDMA1_1), 8, false, 0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(ovl_rdma3_1_larb37_1,
		MASTER_LARB_PORT(SMMU_L37_P1_OVL_RDMA3_1), 8, false, 0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(ovl_rdma4_1_larb37_2,
		MASTER_LARB_PORT(SMMU_L37_P2_OVL_RDMA4_1), 9, true, 0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(disp_wdma0_larb37_3,
		MASTER_LARB_PORT(SMMU_L37_P3_DISP_WDMA0), 9, true, 0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(disp_ufbc_wdma0_larb37_4,
		MASTER_LARB_PORT(SMMU_L37_P4_DISP_UFBC_WDMA0), 8, false, 0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(ovl_rdma1_1_stash_larb37_5,
		MASTER_LARB_PORT(SMMU_L37_P5_OVL_RDMA1_1_STASH), 8, false, 0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(ovl_rdma3_1_stash_larb37_6,
		MASTER_LARB_PORT(SMMU_L37_P6_OVL_RDMA3_1_STASH), 9, true, 0x0, SLAVE_LARB(37)),
	DEFINE_MNODE(ovl_rdma4_1_stash_larb37_7,
		MASTER_LARB_PORT(SMMU_L37_P7_OVL_RDMA4_1_STASH), 9, true, 0x0, SLAVE_LARB(37)),
	/* LARB41 */
	DEFINE_MNODE(venc_rcpu_larb41_0,
		MASTER_LARB_PORT(SMMU_L41_P0_VENC_RCPU), 7, false, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_rec_larb41_1,
		MASTER_LARB_PORT(SMMU_L41_P1_VENC_REC), 8, true, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_bsdma_larb41_2,
		MASTER_LARB_PORT(SMMU_L41_P2_VENC_BSDMA), 8, true, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_sv_comv_larb41_3,
		MASTER_LARB_PORT(SMMU_L41_P3_VENC_SV_COMV), 8, true, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_rd_comv_larb41_4,
		MASTER_LARB_PORT(SMMU_L41_P4_VENC_RD_COMV), 7, false, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_nbm_rdma_larb41_5,
		MASTER_LARB_PORT(SMMU_L41_P5_VENC_NBM_RDMA), 7, false, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_nbm_rdma_lite_larb41_6,
		MASTER_LARB_PORT(SMMU_L41_P6_VENC_NBM_RDMA_LITE), 5, false, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(jpgenc_y_rdma_larb41_7,
		MASTER_LARB_PORT(SMMU_L41_P7_JPGENC_Y_RMDA), 7, false, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(jpgenc_c_rdma_larb41_8,
		MASTER_LARB_PORT(SMMU_L41_P8_JPGENC_C_RDMA), 7, false, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(jpgenc_q_table_larb41_9,
		MASTER_LARB_PORT(SMMU_L41_P9_JPGENC_Q_TABLE), 7, false, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_sub_w_luma_larb41_10,
		MASTER_LARB_PORT(SMMU_L41_P10_VENC_SUB_W_LUMA), 8, true, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_fcs_nbm_rdma_larb41_11,
		MASTER_LARB_PORT(SMMU_L41_P11_VENC_FCS_NBM_RDMA), 7, false, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_larb41_12,
		MASTER_LARB_PORT(SMMU_L41_P12_VENC_EC_WPP_BSDMA), 8, true, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_ec_wpp_rdma_larb41_13,
		MASTER_LARB_PORT(SMMU_L41_P13_VENC_EC_WPP_RDMA), 7, false, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_db_sysram_wdma_larb41_14,
		MASTER_LARB_PORT(SMMU_L41_P14_VENC_DB_SYSRAM_WDMA), 8, true, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_db_sysram_rdma_larb41_15,
		MASTER_LARB_PORT(SMMU_L41_P15_VENC_DB_SYSRAM_RDMA), 7, false, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(jpgenc_bsdma_larb41_16,
		MASTER_LARB_PORT(SMMU_L41_P16_JPGENC_BSDMA), 8, true, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(jpgdec_wdma_0_larb41_17,
		MASTER_LARB_PORT(SMMU_L41_P17_JPGDEC_WDMA_0), 8, true, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(jpgdec_bsdma_0_larb41_18,
		MASTER_LARB_PORT(SMMU_L41_P18_JPGDEC_BSDMA_0), 7, false, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_nbm_wdma_larb41_19,
		MASTER_LARB_PORT(SMMU_L41_P19_VENC_NBM_WDMA), 8, true, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_nbm_wdma_lite_larb41_20,
		MASTER_LARB_PORT(SMMU_L41_P20_VENC_NBM_WDMA_LITE), 6, true, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_cur_luma_larb41_21,
		MASTER_LARB_PORT(SMMU_L41_P21_VENC_CUR_LUMA), 7, false, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_cur_chroma_larb41_22,
		MASTER_LARB_PORT(SMMU_L41_P22_VENC_CUR_CHROMA), 7, false, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_ref_luma_larb41_23,
		MASTER_LARB_PORT(SMMU_L41_P23_VENC_REF_LUMA), 7, false, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_ref_chroma_larb41_24,
		MASTER_LARB_PORT(SMMU_L41_P24_VENC_REF_CHROMA), 7, false, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_sub_r_luma_larb41_25,
		MASTER_LARB_PORT(SMMU_L41_P25_VENC_SUB_R_LUMA), 7, false, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_fcs_nbm_wdma_larb41_26,
		MASTER_LARB_PORT(SMMU_L41_P26_VENC_FCS_NBM_WDMA), 8, true, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(jpgdec_wdma_1_larb41_27,
		MASTER_LARB_PORT(SMMU_L41_P27_JPGDEC_WDMA_1), 8, true, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(jpgdec_bsdma_1_larb41_28,
		MASTER_LARB_PORT(SMMU_L41_P28_JPGDEC_BSDMA_1), 7, false, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(jpgdec_huff_offset_1_larb41_29,
		MASTER_LARB_PORT(SMMU_L41_P29_JPGDEC_HUFF_OFFSET_1), 8, true, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(jpgdec_huff_offset_0_larb41_30,
		MASTER_LARB_PORT(SMMU_L41_P30_JPGDEC_HUFF_OFFSET_0), 8, true, 0x0, SLAVE_LARB(41)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_sysram_larb41_31,
		MASTER_LARB_PORT(SMMU_L41_P31_VENC_EC_WPP_BSDMA_SYSRAM),
		8, true, 0x0, SLAVE_LARB(41)),
	/* LARB42 */
	DEFINE_MNODE(venc_rcpu_larb42_0,
		MASTER_LARB_PORT(SMMU_L42_P0_VENC_RCPU), 7, false, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_rec_larb42_1,
		MASTER_LARB_PORT(SMMU_L42_P1_VENC_REC), 8, true, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_bsdma_larb42_2,
		MASTER_LARB_PORT(SMMU_L42_P2_VENC_BSDMA), 8, true, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_sv_comv_larb42_3,
		MASTER_LARB_PORT(SMMU_L42_P3_VENC_SV_COMV), 8, true, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_rd_comv_larb42_4,
		MASTER_LARB_PORT(SMMU_L42_P4_VENC_RD_COMV), 7, false, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_nbm_rdma_larb42_5,
		MASTER_LARB_PORT(SMMU_L42_P5_VENC_NBM_RDMA), 7, false, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_nbm_rdma_lite_larb42_6,
		MASTER_LARB_PORT(SMMU_L42_P6_VENC_NBM_RDMA_LITE), 5, false, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(jpgenc_y_rdma_larb42_7,
		MASTER_LARB_PORT(SMMU_L42_P7_JPGENC_Y_RMDA), 7, false, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(jpgenc_c_rdma_larb42_8,
		MASTER_LARB_PORT(SMMU_L42_P8_JPGENC_C_RDMA), 7, false, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(jpgenc_q_table_larb42_9,
		MASTER_LARB_PORT(SMMU_L42_P9_JPGENC_Q_TABLE), 7, false, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_sub_w_luma_larb42_10,
		MASTER_LARB_PORT(SMMU_L42_P10_VENC_SUB_W_LUMA), 8, true, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_fcs_nbm_rdma_larb42_11,
		MASTER_LARB_PORT(SMMU_L42_P11_VENC_FCS_NBM_RDMA), 7, false, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_larb42_12,
		MASTER_LARB_PORT(SMMU_L42_P12_VENC_EC_WPP_BSDMA), 8, true, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_ec_wpp_rdma_larb42_13,
		MASTER_LARB_PORT(SMMU_L42_P13_VENC_EC_WPP_RDMA), 7, false, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_db_sysram_wdma_larb42_14,
		MASTER_LARB_PORT(SMMU_L42_P14_VENC_DB_SYSRAM_WDMA), 8, true, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_db_sysram_rdma_larb42_15,
		MASTER_LARB_PORT(SMMU_L42_P15_VENC_DB_SYSRAM_RDMA), 7, false, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(jpgenc_bsdma_larb42_16,
		MASTER_LARB_PORT(SMMU_L42_P16_JPGENC_BSDMA), 8, true, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(jpgdec_wdma_0_larb42_17,
		MASTER_LARB_PORT(SMMU_L42_P17_JPGDEC_WDMA_0), 8, true, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(jpgdec_bsdma_0_larb42_18,
		MASTER_LARB_PORT(SMMU_L42_P18_JPGDEC_BSDMA_0), 7, false, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_nbm_wdma_larb42_19,
		MASTER_LARB_PORT(SMMU_L42_P19_VENC_NBM_WDMA), 8, true, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_nbm_wdma_lite_larb42_20,
		MASTER_LARB_PORT(SMMU_L42_P20_VENC_NBM_WDMA_LITE), 6, true, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_cur_luma_larb42_21,
		MASTER_LARB_PORT(SMMU_L42_P21_VENC_CUR_LUMA), 7, false, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_cur_chroma_larb42_22,
		MASTER_LARB_PORT(SMMU_L42_P22_VENC_CUR_CHROMA), 7, false, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_ref_luma_larb42_23,
		MASTER_LARB_PORT(SMMU_L42_P23_VENC_REF_LUMA), 7, false, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_ref_chroma_larb42_24,
		MASTER_LARB_PORT(SMMU_L42_P24_VENC_REF_CHROMA), 7, false, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_sub_r_luma_larb42_25,
		MASTER_LARB_PORT(SMMU_L42_P25_VENC_SUB_R_LUMA), 7, false, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_fcs_nbm_wdma_larb42_26,
		MASTER_LARB_PORT(SMMU_L42_P26_VENC_FCS_NBM_WDMA), 8, true, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(jpgdec_wdma_1_larb42_27,
		MASTER_LARB_PORT(SMMU_L42_P27_JPGDEC_WDMA_1), 8, true, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(jpgdec_bsdma_1_larb42_28,
		MASTER_LARB_PORT(SMMU_L42_P28_JPGDEC_BSDMA_1), 7, false, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(jpgdec_huff_offset_1_larb42_29,
		MASTER_LARB_PORT(SMMU_L42_P29_JPGDEC_HUFF_OFFSET_1), 8, true, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(jpgdec_huff_offset_0_larb42_30,
		MASTER_LARB_PORT(SMMU_L42_P30_JPGDEC_HUFF_OFFSET_0), 8, true, 0x0, SLAVE_LARB(42)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_sysram_larb42_31,
		MASTER_LARB_PORT(SMMU_L42_P31_VENC_EC_WPP_BSDMA_SYSRAM),
		8, true, 0x0, SLAVE_LARB(42)),
	/* LARB43 */
	DEFINE_MNODE(cqi_r1_larb43_0,
		MASTER_LARB_PORT(SMMU_L43_P0_CQI_R1), 8, false, 0x0, SLAVE_LARB(43)),
	DEFINE_MNODE(rawi_r2_larb43_1,
		MASTER_LARB_PORT(SMMU_L43_P1_RAWI_R2), 8, false, 0x0, SLAVE_LARB(43)),
	DEFINE_MNODE(rawi_r3_larb43_2,
		MASTER_LARB_PORT(SMMU_L43_P2_RAWI_R3), 8, false, 0x0, SLAVE_LARB(43)),
	DEFINE_MNODE(rawi_r4_larb43_3,
		MASTER_LARB_PORT(SMMU_L43_P3_RAWI_R4), 8, false, 0x0, SLAVE_LARB(43)),
	DEFINE_MNODE(rawi_r5_larb43_4,
		MASTER_LARB_PORT(SMMU_L43_P4_RAWI_R5), 8, false, 0x0, SLAVE_LARB(43)),
	DEFINE_MNODE(imgo_r1_larb43_5,
		MASTER_LARB_PORT(SMMU_L43_P5_IMGO_R1), 9, true, 0x0, SLAVE_LARB(43)),
	DEFINE_MNODE(imgo_r2_larb43_6,
		MASTER_LARB_PORT(SMMU_L43_P6_IMGO_R2), 9, true, 0x0, SLAVE_LARB(43)),
	DEFINE_MNODE(fpri_r1_larb43_7,
		MASTER_LARB_PORT(SMMU_L43_P7_FPRI_R1), 8, false, 0x0, SLAVE_LARB(43)),
	DEFINE_MNODE(bpci_r1_larb43_8,
		MASTER_LARB_PORT(SMMU_L43_P8_BPCI_R1), 8, false, 0x0, SLAVE_LARB(43)),
	DEFINE_MNODE(bpci_r4_larb43_9,
		MASTER_LARB_PORT(SMMU_L43_P9_BPCI_R4), 8, false, 0x0, SLAVE_LARB(43)),
	DEFINE_MNODE(lsci_r1_larb43_10,
		MASTER_LARB_PORT(SMMU_L43_P10_LSCI_R1), 8, false, 0x0, SLAVE_LARB(43)),
	DEFINE_MNODE(ufeo_r1_larb43_11,
		MASTER_LARB_PORT(SMMU_L43_P11_UFEO_R1), 9, true, 0x0, SLAVE_LARB(43)),
	DEFINE_MNODE(ltmso_r1_larb43_12,
		MASTER_LARB_PORT(SMMU_L43_P12_LTMSO_R1), 9, true, 0x0, SLAVE_LARB(43)),
	DEFINE_MNODE(drzb2no_r1_larb43_13,
		MASTER_LARB_PORT(SMMU_L43_P13_DRZB2NO_R1), 9, true, 0x0, SLAVE_LARB(43)),
	DEFINE_MNODE(stg_r1_larb43_14,
		MASTER_LARB_PORT(SMMU_L43_P14_STG_R1), 9, true, 0x0, SLAVE_LARB(43)),
	DEFINE_MNODE(afo_r1_larb43_15,
		MASTER_LARB_PORT(SMMU_L43_P15_AFO_R1), 9, true, 0x0, SLAVE_LARB(43)),
	DEFINE_MNODE(aao_r1_larb43_16,
		MASTER_LARB_PORT(SMMU_L43_P16_AAO_R1), 9, true, 0x0, SLAVE_LARB(43)),
	/* LARB44 */
	DEFINE_MNODE(cqi_r1_larb44_0,
		MASTER_LARB_PORT(SMMU_L44_P0_CQI_R1), 8, false, 0x0, SLAVE_LARB(44)),
	DEFINE_MNODE(rawi_r2_larb44_1,
		MASTER_LARB_PORT(SMMU_L44_P1_RAWI_R2), 8, false, 0x0, SLAVE_LARB(44)),
	DEFINE_MNODE(rawi_r3_larb44_2,
		MASTER_LARB_PORT(SMMU_L44_P2_RAWI_R3), 8, false, 0x0, SLAVE_LARB(44)),
	DEFINE_MNODE(rawi_r4_larb44_3,
		MASTER_LARB_PORT(SMMU_L44_P3_RAWI_R4), 8, false, 0x0, SLAVE_LARB(44)),
	DEFINE_MNODE(rawi_r5_larb44_4,
		MASTER_LARB_PORT(SMMU_L44_P4_RAWI_R5), 8, false, 0x0, SLAVE_LARB(44)),
	DEFINE_MNODE(imgo_r1_larb44_5,
		MASTER_LARB_PORT(SMMU_L44_P5_IMGO_R1), 9, true, 0x0, SLAVE_LARB(44)),
	DEFINE_MNODE(imgo_r2_larb44_6,
		MASTER_LARB_PORT(SMMU_L44_P6_IMGO_R2), 9, true, 0x0, SLAVE_LARB(44)),
	DEFINE_MNODE(fpri_r1_larb44_7,
		MASTER_LARB_PORT(SMMU_L44_P7_FPRI_R1), 8, false, 0x0, SLAVE_LARB(44)),
	DEFINE_MNODE(bpci_r1_larb44_8,
		MASTER_LARB_PORT(SMMU_L44_P8_BPCI_R1), 8, false, 0x0, SLAVE_LARB(44)),
	DEFINE_MNODE(bpci_r4_larb44_9,
		MASTER_LARB_PORT(SMMU_L44_P9_BPCI_R4), 8, false, 0x0, SLAVE_LARB(44)),
	DEFINE_MNODE(lsci_r1_larb44_10,
		MASTER_LARB_PORT(SMMU_L44_P10_LSCI_R1), 8, false, 0x0, SLAVE_LARB(44)),
	DEFINE_MNODE(ufeo_r1_larb44_11,
		MASTER_LARB_PORT(SMMU_L44_P11_UFEO_R1), 9, true, 0x0, SLAVE_LARB(44)),
	DEFINE_MNODE(ltmso_r1_larb44_12,
		MASTER_LARB_PORT(SMMU_L44_P12_LTMSO_R1), 9, true, 0x0, SLAVE_LARB(44)),
	DEFINE_MNODE(drzb2no_r1_larb44_13,
		MASTER_LARB_PORT(SMMU_L44_P13_DRZB2NO_R1), 9, true, 0x0, SLAVE_LARB(44)),
	DEFINE_MNODE(stg_r1_larb44_14,
		MASTER_LARB_PORT(SMMU_L44_P14_STG_R1), 9, true, 0x0, SLAVE_LARB(44)),
	DEFINE_MNODE(afo_r1_larb44_15,
		MASTER_LARB_PORT(SMMU_L44_P15_AFO_R1), 9, true, 0x0, SLAVE_LARB(44)),
	DEFINE_MNODE(aao_r1_larb44_16,
		MASTER_LARB_PORT(SMMU_L44_P16_AAO_R1), 9, true, 0x0, SLAVE_LARB(44)),
	/* LARB45 */
	DEFINE_MNODE(yuvo_r1_larb45_0,
		MASTER_LARB_PORT(SMMU_L45_P0_YUVO_R1), 9, true, 0x0, SLAVE_LARB(45)),
	DEFINE_MNODE(yuvo_r3_larb45_1,
		MASTER_LARB_PORT(SMMU_L45_P1_YUVO_R3), 9, true, 0x0, SLAVE_LARB(45)),
	DEFINE_MNODE(yuvo_r2_larb45_2,
		MASTER_LARB_PORT(SMMU_L45_P2_YUVO_R2), 9, true, 0x0, SLAVE_LARB(45)),
	DEFINE_MNODE(yuvo_r5_larb45_3,
		MASTER_LARB_PORT(SMMU_L45_P3_YUVO_R5), 9, true, 0x0, SLAVE_LARB(45)),
	DEFINE_MNODE(rgbwi_r1_larb45_4,
		MASTER_LARB_PORT(SMMU_L45_P4_RGBWI_R1), 8, false, 0x0, SLAVE_LARB(45)),
	DEFINE_MNODE(stg_r2_larb45_5,
		MASTER_LARB_PORT(SMMU_L45_P5_STG_R2), 9, true, 0x0, SLAVE_LARB(45)),
	DEFINE_MNODE(tcyso_r1_larb45_6,
		MASTER_LARB_PORT(SMMU_L45_P6_TCYSO_R1), 9, true, 0x0, SLAVE_LARB(45)),
	DEFINE_MNODE(drz4no_r3_larb45_7,
		MASTER_LARB_PORT(SMMU_L45_P7_DRZ4NO_R3), 9, false, 0x0, SLAVE_LARB(45)),
	/* LARB46 */
	DEFINE_MNODE(yuvo_r1_larb46_0,
		MASTER_LARB_PORT(SMMU_L46_P0_YUVO_R1), 9, true, 0x0, SLAVE_LARB(46)),
	DEFINE_MNODE(yuvo_r3_larb46_1,
		MASTER_LARB_PORT(SMMU_L46_P1_YUVO_R3), 9, true, 0x0, SLAVE_LARB(46)),
	DEFINE_MNODE(yuvo_r2_larb46_2,
		MASTER_LARB_PORT(SMMU_L46_P2_YUVO_R2), 9, true, 0x0, SLAVE_LARB(46)),
	DEFINE_MNODE(yuvo_r5_larb46_3,
		MASTER_LARB_PORT(SMMU_L46_P3_YUVO_R5), 9, true, 0x0, SLAVE_LARB(46)),
	DEFINE_MNODE(rgbwi_r1_larb46_4,
		MASTER_LARB_PORT(SMMU_L46_P4_RGBWI_R1), 8, false, 0x0, SLAVE_LARB(46)),
	DEFINE_MNODE(stg_r2_larb46_5,
		MASTER_LARB_PORT(SMMU_L46_P5_STG_R2), 9, true, 0x0, SLAVE_LARB(46)),
	DEFINE_MNODE(tcyso_r1_larb46_6,
		MASTER_LARB_PORT(SMMU_L46_P6_TCYSO_R1), 9, true, 0x0, SLAVE_LARB(46)),
	DEFINE_MNODE(drz4no_r3_larb46_7,
		MASTER_LARB_PORT(SMMU_L46_P7_DRZ4NO_R3), 9, false, 0x0, SLAVE_LARB(46)),
	/* LARB47 */
	DEFINE_MNODE(venc_rcpu_larb47_0,
		MASTER_LARB_PORT(SMMU_L47_P0_VENC_RCPU), 7, false, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_rec_larb47_1,
		MASTER_LARB_PORT(SMMU_L47_P1_VENC_REC), 8, true, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_bsdma_larb47_2,
		MASTER_LARB_PORT(SMMU_L47_P2_VENC_BSDMA), 8, true, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_sv_comv_larb47_3,
		MASTER_LARB_PORT(SMMU_L47_P3_VENC_SV_COMV), 8, true, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_rd_comv_larb47_4,
		MASTER_LARB_PORT(SMMU_L47_P4_VENC_RD_COMV), 7, false, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_nbm_rdma_larb47_5,
		MASTER_LARB_PORT(SMMU_L47_P5_VENC_NBM_RDMA), 7, false, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_nbm_rdma_lite_larb47_6,
		MASTER_LARB_PORT(SMMU_L47_P6_VENC_NBM_RDMA_LITE), 5, false, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(jpgenc_y_rdma_larb47_7,
		MASTER_LARB_PORT(SMMU_L47_P7_JPGENC_Y_RMDA), 7, false, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(jpgenc_c_rdma_larb47_8,
		MASTER_LARB_PORT(SMMU_L47_P8_JPGENC_C_RDMA), 7, false, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(jpgenc_q_table_larb47_9,
		MASTER_LARB_PORT(SMMU_L47_P9_JPGENC_Q_TABLE), 7, false, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_sub_w_luma_larb47_10,
		MASTER_LARB_PORT(SMMU_L47_P10_VENC_SUB_W_LUMA), 8, true, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_fcs_nbm_rdma_larb47_11,
		MASTER_LARB_PORT(SMMU_L47_P11_VENC_FCS_NBM_RDMA), 7, false, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_larb47_12,
		MASTER_LARB_PORT(SMMU_L47_P12_VENC_EC_WPP_BSDMA), 8, true, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_ec_wpp_rdma_larb47_13,
		MASTER_LARB_PORT(SMMU_L47_P13_VENC_EC_WPP_RDMA), 7, false, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_db_sysram_wdma_larb47_14,
		MASTER_LARB_PORT(SMMU_L47_P14_VENC_DB_SYSRAM_WDMA), 8, true, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_db_sysram_rdma_larb47_15,
		MASTER_LARB_PORT(SMMU_L47_P15_VENC_DB_SYSRAM_RDMA), 7, false, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(jpgenc_bsdma_larb47_16,
		MASTER_LARB_PORT(SMMU_L47_P16_JPGENC_BSDMA), 8, true, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(jpgdec_wdma_0_larb47_17,
		MASTER_LARB_PORT(SMMU_L47_P17_JPGDEC_WDMA_0), 8, true, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(jpgdec_bsdma_0_larb47_18,
		MASTER_LARB_PORT(SMMU_L47_P18_JPGDEC_BSDMA_0), 7, false, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_nbm_wdma_larb47_19,
		MASTER_LARB_PORT(SMMU_L47_P19_VENC_NBM_WDMA), 8, true, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_nbm_wdma_lite_larb47_20,
		MASTER_LARB_PORT(SMMU_L47_P20_VENC_NBM_WDMA_LITE), 6, true, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_cur_luma_larb47_21,
		MASTER_LARB_PORT(SMMU_L47_P21_VENC_CUR_LUMA), 7, false, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_cur_chroma_larb47_22,
		MASTER_LARB_PORT(SMMU_L47_P22_VENC_CUR_CHROMA), 7, false, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_ref_luma_larb47_23,
		MASTER_LARB_PORT(SMMU_L47_P23_VENC_REF_LUMA), 7, false, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_ref_chroma_larb47_24,
		MASTER_LARB_PORT(SMMU_L47_P24_VENC_REF_CHROMA), 7, false, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_sub_r_luma_larb47_25,
		MASTER_LARB_PORT(SMMU_L47_P25_VENC_SUB_R_LUMA), 7, false, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_fcs_nbm_wdma_larb47_26,
		MASTER_LARB_PORT(SMMU_L47_P26_VENC_FCS_NBM_WDMA), 8, true, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(jpgdec_wdma_1_larb47_27,
		MASTER_LARB_PORT(SMMU_L47_P27_JPGDEC_WDMA_1), 8, true, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(jpgdec_bsdma_1_larb47_28,
		MASTER_LARB_PORT(SMMU_L47_P28_JPGDEC_BSDMA_1), 7, false, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(jpgdec_huff_offset_1_larb47_29,
		MASTER_LARB_PORT(SMMU_L47_P29_JPGDEC_HUFF_OFFSET_1), 8, true, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(jpgdec_huff_offset_0_larb47_30,
		MASTER_LARB_PORT(SMMU_L47_P30_JPGDEC_HUFF_OFFSET_0), 8, true, 0x0, SLAVE_LARB(47)),
	DEFINE_MNODE(venc_ec_wpp_bsdma_sysram_larb47_31,
		MASTER_LARB_PORT(SMMU_L47_P31_VENC_EC_WPP_BSDMA_SYSRAM),
		8, true, 0x0, SLAVE_LARB(47)),
	/* LARB48 */
	DEFINE_MNODE(mdp_rdma0_larb48_0,
		MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 0)), 8, false, 0x0, SLAVE_LARB(48)),
	DEFINE_MNODE(mdp_wrot0_larb48_1,
		MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 1)), 9, true, 0x0, SLAVE_LARB(48)),
	DEFINE_MNODE(mdp_rrot0_larb48_2,
		MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 2)), 8, false, 0x0, SLAVE_LARB(48)),
	DEFINE_MNODE(mdp_rrot0_2nd_larb48_3,
		MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 3)), 8, false, 0x0, SLAVE_LARB(48)),
	DEFINE_MNODE(mdp_rdma2_larb48_4,
		MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 4)), 8, false, 0x0, SLAVE_LARB(48)),
	DEFINE_MNODE(mdp_wrot2_larb48_5,
		MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 5)), 9, true, 0x0, SLAVE_LARB(48)),
	DEFINE_MNODE(mdp_fg0_larb48_6,
		MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 6)), 8, false, 0x0, SLAVE_LARB(48)),
	DEFINE_MNODE(mdp_fake_eng0_larb48_7,
		MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 7)), 8, false, 0x0, SLAVE_LARB(48)),
	DEFINE_MNODE(mdp_rdam0_stash_larb48_8,
		MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 8)), 9, true, 0x0, SLAVE_LARB(48)),
	DEFINE_MNODE(mdp_rdma2_stash_larb48_9,
		MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 9)), 9, true, 0x0, SLAVE_LARB(48)),
	DEFINE_MNODE(mdp_rrot0_stash_larb48_10,
		MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 10)), 9, true, 0x0, SLAVE_LARB(48)),
	DEFINE_MNODE(mdp_rrot0_2nd_stash_larb48_11,
		MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 11)), 9, true, 0x0, SLAVE_LARB(48)),
	DEFINE_MNODE(mdp_wrot0_stash_larb48_12,
		MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 12)), 9, true, 0x0, SLAVE_LARB(48)),
	DEFINE_MNODE(mdp_wrot2_stash_larb48_13,
		MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 13)), 9, true, 0x0, SLAVE_LARB(48)),
};
static const char * const comm_muxes_mt6989[] = { "mm", "mdp" };
static const char * const comm_icc_path_names_mt6989[] = { "icc-bw", "icc-bw" };
static const char * const comm_icc_hrt_path_names_mt6989[] = { "icc-hrt-bw", "icc-hrt-bw" };
static const struct mtk_mmqos_desc mmqos_desc_mt6989 = {
	.nodes = node_descs_mt6989,
	.num_nodes = ARRAY_SIZE(node_descs_mt6989),
	.comm_muxes = comm_muxes_mt6989,
	.comm_icc_path_names = comm_icc_path_names_mt6989,
	.comm_icc_hrt_path_names = comm_icc_hrt_path_names_mt6989,
	.max_ratio = 64,
	.max_disp_ostdl = 25,
	.hrt = {
		.hrt_bw = {12808, 0, 0},
		.hrt_total_bw = 68264, /* Todo: Use DRAMC API 8533*4(channel)*2(io width)*/
		.md_speech_bw = { 12808, 12183},
		.hrt_ratio = {1000, 850, 850, 850}, /* MD, CAM, DISP, MML */
		.blocking = true,
		.emi_ratio = 630,
	},
	.comm_port_hrt_types = {
		{ HRT_MAX_BWL, HRT_MAX_BWL, HRT_NONE, HRT_NONE, HRT_NONE,
			HRT_CAM, HRT_NONE, HRT_NONE, HRT_DISP },
		{ HRT_MAX_BWL, HRT_MAX_BWL, HRT_NONE, HRT_NONE, HRT_NONE,
			HRT_NONE, HRT_CAM, HRT_CAM, HRT_DISP_BY_LARB },
	},
	.report_bw_larbs = {SLAVE_LARB(9), SLAVE_LARB(15), SLAVE_LARB(22), SLAVE_LARB(28),
			SLAVE_LARB(7), SLAVE_LARB(41), SLAVE_LARB(8), SLAVE_LARB(42),
			SLAVE_LARB(5), SLAVE_LARB(49), SLAVE_LARB(4), SLAVE_LARB(50),
			SLAVE_LARB(48),},
	.report_bw_real_larbs = {SLAVE_LARB(9), SLAVE_LARB(15), SLAVE_LARB(22), SLAVE_LARB(28),
			SLAVE_LARB(7), SLAVE_LARB(41), SLAVE_LARB(8), SLAVE_LARB(42),
			SLAVE_LARB(5), SLAVE_LARB(5), SLAVE_LARB(4), SLAVE_LARB(4),
			SLAVE_LARB(3),},
	.disp_virt_larbs = { SLAVE_LARB(51), SLAVE_LARB(52), SLAVE_LARB(53) },
	.freq_mode = BY_VMMRC,
};
static const struct of_device_id mtk_mmqos_mt6989_of_ids[] = {
	{
		.compatible = "mediatek,mt6989-mmqos",
		.data = &mmqos_desc_mt6989,
	},
	{}
};
MODULE_DEVICE_TABLE(of, mtk_mmqos_mt6989_of_ids);
static struct platform_driver mtk_mmqos_mt6989_driver = {
	.probe = mtk_mmqos_v2_probe,
	.remove = mtk_mmqos_remove,
	.driver = {
		.name = "mtk-mt6989-mmqos",
		.of_match_table = mtk_mmqos_mt6989_of_ids,
	},
};
module_platform_driver(mtk_mmqos_mt6989_driver);
MODULE_LICENSE("GPL");
