<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://blogs.gnome.org/rbultje/2017/07/14/writing-x86-simd-using-x86inc-asm/">Original</a>
    <h1>Writing x86 SIMD using x86inc.asm (2017)</h1>
    
    <div id="readability-page-1" class="page"><div>
						<p>In multimedia, we often write vector assembly (SIMD) implementations of computationally expensive functions to make our software faster. At a high level, there are three basic approaches to write assembly optimizations (for any architecture):</p>
<ul>
<li>intrinsics;</li>
<li>inline assembly;</li>
<li>hand-written assembly.</li>
</ul>
<p>Inline assembly is typically disliked because of its poor readability and portability. Intrinsics hide complex stuff (like register count or stack memory) from you, which makes writing optimizations easier, but at the same time typically carries a performance penalty (because of poor code generation by compilers) – compared to hand-written (or inline) assembly. <code>x86inc.asm</code> is a helper developed originally by various <a href="http://www.videolan.org/developers/x264.html">x264</a> developers, licensed under the <a href="https://en.wikipedia.org/wiki/ISC_license">ISC</a>, which aims to make writing hand-written assembly on x86 easier. Other than <a href="http://git.videolan.org/?p=x264.git;a=blob;f=common/x86/x86inc.asm;h=3be387debd3f325297d2d5ecfaa14bae5bb1a667;hb=HEAD">x264</a>, <code>x86inc.asm</code> is also used in <a href="https://chromium.googlesource.com/webm/libvpx/+/master/third_party/x86inc/x86inc.asm">libvpx</a>, <a href="https://aomedia.googlesource.com/aom/+/master/third_party/x86inc/x86inc.asm">libaom</a>, <a href="https://bitbucket.org/multicoreware/x265/src/3f6841d271e36dc324936f09846d1f2cb77c63e5/source/common/x86/x86inc.asm?at=default&amp;fileviewer=file-view-default">x265</a> and <a href="http://git.videolan.org/?p=ffmpeg.git;a=blob;f=libavutil/x86/x86inc.asm;h=c4ec29bd9da320179f91bf10006a78e568ca1bb5;hb=HEAD">FFmpeg</a>.</p>
<p>This guide is intended to serve as an introduction to <code>x86inc.asm</code> for developers (somewhat) familiar with (x86) vector assembly (either intrinsics or hand-written assembly), but not familiar with <code>x86inc.asm</code>.</p>
<h2>Basic example of how to use <code>x86inc.asm</code></h2>
<p>To explain how this works, it’s probably best to start with an example. Imagine the following C function to calculate the SAD (sum-of-absolute-differences) of a 16×16 block (this would typically be invoked as distortion metric in a motion search):</p>
<pre><code>#include &lt;stddef.h&gt;
#include &lt;stdint.h&gt;
#include &lt;stdlib.h&gt;

typedef uint8_t pixel;
static unsigned sad_16x16_c(const pixel *src, ptrdiff_t src_stride,
                            const pixel *dst, ptrdiff_t dst_stride)
{
    unsigned sum = 0;
    int y, x;

    for (y = 0; y &lt; 16; y++) {
        for (x = 0; x &lt; 16; x++)
            sum += abs(src[x] - dst[x]);
        src += src_stride;
        dst += dst_stride;
    }

    return sum;
}
</code></pre>
<p>In <code>x86inc.asm</code> syntax, this would look like this:</p>
<pre><code>%include &#34;x86inc.asm&#34;

SECTION .text

INIT_XMM sse2
cglobal sad_16x16, 4, 7, 5, src, src_stride, dst, dst_stride, \
                            src_stride3, dst_stride3, cnt
    lea    src_stride3q, [src_strideq*3]
    lea    dst_stride3q, [dst_strideq*3]
    mov            cntd, 4
    pxor             m0, m0
.loop:
    mova             m1, [srcq+src_strideq*0]
    mova             m2, [srcq+src_strideq*1]
    mova             m3, [srcq+src_strideq*2]
    mova             m4, [srcq+src_stride3q]
    lea            srcq, [srcq+src_strideq*4]
    psadbw           m1, [dstq+dst_strideq*0]
    psadbw           m2, [dstq+dst_strideq*1]
    psadbw           m3, [dstq+dst_strideq*2]
    psadbw           m4, [dstq+dst_stride3q]
    lea            dstq, [dstq+dst_strideq*4]
    paddw            m1, m2
    paddw            m3, m4
    paddw            m0, m1
    paddw            m0, m3
    dec            cntd
    jg .loop
    movhlps          m1, m0
    paddw            m0, m1
    movd            eax, m0
    RET 
</code></pre>
<p>That’s a whole lot of stuff. The critical things to understand in the above example are:</p>
<ul>
<li>functions (symbols) are declared by cglobal;</li>
<li>we don’t refer to vector registers by their official typed name (e.g. <code>mm0</code>, <code>xmm0</code>, <code>ymm0</code> or <code>zmm0</code>), but by a templated name (<code>m0</code>) which is generated in <code>INIT_*</code>;</li>
<li>we use <code>mova</code>, not <code>movdqa</code>, to move data between registers or from/to memory;</li>
<li>we don’t refer to general-purpose registers by their official name (e.g. <code>rdi</code> or <code>edi</code>), but by a templated name (e.g. <code>srcq</code>), which is generated (and populated) in <code>cglobal</code> – unless it is to store return values (<code>eax</code>);</li>
<li>use <code>RET</code> (not <code>ret</code>!) to return.</li>
<li>in your build system, this would be treated like any other hand-written assembly file, so you’d build an object file using <a href="http://www.nasm.us/"><code>nasm</code></a> or <a href="http://yasm.tortall.net/"><code>yasm</code></a>.</li>
</ul>
<p>Let’s explore and understand all of this in more detail.</p>
<h2>Understanding <code>INIT_*</code>, <code>cglobal</code>, <code>DEFINE_ARGS</code> and <code>RET</code></h2>
<p><code>INIT_*</code> indicates what type of vector registers we want to use: MMX (<code>mm0</code>), SSE (<code>xmm0</code>), AVX (<code>ymm0</code>) or AVX-512 (<code>zmm0</code>). The invocation also allows us to target a specific CPU instruction set (e.g. <code>ssse3</code> or <code>avx2</code>). This has various features:</p>
<ul>
<li>templated vector register names (<code>m0</code>) which mirror a specific class of registers (<code>mm0</code>, <code>xmm0</code>, <code>ymm0</code> or <code>zmm0</code>);</li>
<li>templated instruction names (e.g. <code>psadbw</code>) which can warn if we’re using instructions unsupported for the chosen set (e.g. <code>pmulhrsw</code> in SSE2 functions);</li>
<li>templated instruction names also hide VEX-coding (<code>vpsadbw</code> vs. <code>psadbw</code>) when targeting AVX;</li>
<li>aliases for moving data to or from full aligned (<code>mova</code>, which translates to <code>movq</code> for <code>mm</code>, <code>(v)movdqa</code> for <code>xmm</code> or <code>vmovdqa</code> for <code>ymm</code> registers), full unaligned (<code>movu</code>) or half (<code>movh</code>) vector registers;</li>
<li>convenience aliases <code>mmsize</code> and <code>gprsize</code> to indicate the size (in bytes) of vector and general-purpose registers.</li>
</ul>
<p>For example, to write an AVX2 function using <code>ymm</code> registers, you’d use <code>INIT_YMM avx2</code>. To write a SSSE3 function using <code>xmm</code> registers, you’d use <code>INIT_XMM ssse3</code>. To write a “extended MMX” (the integer instructions introduced as part of SSE) function using <code>mm</code> registers, you’d use <code>INIT_MMX mmxext</code>. Finally, for AVX-512, you use <code>INIT_ZMM avx512</code>.</p>
<p><code>cglobal</code> indicates a single function declaration. This has various features:</p>
<ul>
<li>portably declaring a global (exported) symbol with project name prefix and instruction set suffix;</li>
<li>portably making callee-save general-purpose registers available (by pushing their contents to the stack);</li>
<li>portably loading function arguments from stack into general-purpose registers;</li>
<li>portably making callee-save <code>xmm</code> vector registers available (on Win64);</li>
<li>generating named and numbered general-purpose register aliases whose mapping to native registers is optimized for each particular target platform;</li>
<li>allocating aligned stack memory (see “Using stack memory”).</li>
</ul>
<p>The <code>sad_16x16</code> function declared above, for example, had the following <code>cglobal</code> line:</p>
<pre><code>cglobal sad_16x16, 4, 7, 5, src, src_stride, dst, dst_stride, \
                            src_stride3, dst_stride3, cnt
</code></pre>
<p>Using the first argument (<code>sad_16x16</code>), this creates a global symbol <code>&lt;prefix&gt;_sad_16x16_sse2()</code> which is accessible from C functions elsewhere. The prefix is a project-wide setting defined in your <code>nasm</code>/<code>yasm</code> build flags (<code>-Dprefix=name</code>).</p>
<p>Using the third argument, it requests 7 general-purpose registers (GPRs):</p>
<ul>
<li>on x86-32, where only the first 3 GPRs are caller-save, this would push the contents of the other 4 GPRs to the stack, so that we have 7 GPRs available in the function body;</li>
<li>on unix64/win64, we have 7 or more caller-save GPRs available, so no GPR contents are pushed to the stack.</li>
</ul>
<p>Using the second argument, 4 GPRs are indicated to be loaded with function arguments upon function entry:</p>
<ul>
<li>on x86-32, where all function arguments are transferred on the stack, this means that we <code>mov</code> each argument from the stack into an appropriate register;</li>
<li>on win64/unix64, the first 4/6 arguments are transferred through GPRs (<code>rdi</code>, <code>rsi</code>, <code>rdx</code>, <code>rcx</code>, <code>R8</code>, <code>R9</code> on unix64; <code>rcx</code>, <code>rdx</code>, <code>R8</code>, <code>R9</code> on win64), so no actual <code>mov</code> instructions are needed in this particular case.</li>
</ul>
<p>This should also explain why we want to use templated register names instead of their native names (e.g. <code>rdi</code>), since we want the <code>src</code> variable to be kept in <code>rcx</code> on win64 and <code>rdi</code> on unix64. At this level inside <code>x86inc.asm</code>, these registers have numbered aliases (<code>r0</code>, <code>r1</code>, <code>r2</code>, etc.). The specific order in which each numbered register is associated with a native register per target platform depends on the function call argument order mandated by the ABI; then caller-save registers; and lastly callee-save registers.</p>
<p>Lastly, using the fourth argument, we indicate that we’ll be using 5 <code>xmm</code> registers. On win64, if this number is larger than 6 (or 22 for AVX-512), we’ll be using callee-save <code>xmm</code> registers and thus have to back up their contents to the stack. On other platforms, this value is ignored.</p>
<p>The remaining arguments are named aliases for each GPR (e.g. <code>src</code> will refer to <code>r0</code>, etc.). For each named or numbered register, you’ll notice a suffix (e.g. the <code>q</code> suffix for <code>srcq</code>). A full list of suffixes:</p>
<ul>
<li><code>q</code>: qword (on 64-bit) or dword (on 32-bit) – note how <code>q</code> is missing from numbered aliases, e.g. on unix64, <code>rdi = r0 = srcq</code>, but on 32-bit <code>eax = r0 = srcq</code>;</li>
<li><code>d</code>: dword, e.g. on unix64, <code>eax = r6d = cntd</code>, but on 32-bit <code>ebp = r6d = cntd</code>;</li>
<li><code>w</code>: word, e.g. on unix64 <code>ax = r6w = cntw</code>, but on 32-bit <code>bp = r6w = cntw</code>;</li>
<li><code>b</code>: (low-)byte in a word, e.g. on unix64 <code>al = r6b = cntb</code>;</li>
<li><code>h</code>: high-byte in a word, e.g. on unix64 <code>ah = r6h = cnth</code>;</li>
<li><code>m</code>: the stack location of this variable, if any, else the dword alias (e.g. on 32-bit <code>[esp + stack_offset + 4] = r0m = srcm</code>);</li>
<li><code>mp</code>: similar to <code>m</code>, but using a qword register alias and memory size indicator (e.g. on unix64 <code>qword [rsp + stack_offset + 8] = r6mp = cntmp</code>, but on 32-bit <code>dword [rsp + stack_offset + 28] = r6mp = cntmp</code>).</li>
</ul>
<p><code>DEFINE_ARGS</code> is a way to re-name named registers defined with the last arguments of <code>cglobal</code>. It allows you to re-use the same physical/numbered general-purpose registers under a different name, typically implying a different purpose, and thus allows for more readable code without requiring more general-purpose registers than strictly necessary.</p>
<p><code>RET</code> restores any callee-save register (GPR or vector) from the stack that was pushed by <code>cglobal</code>, undoes any additional stack memory allocated for custom use (see “Using stack memory”). It will also call <code>vzeroupper</code> to clear the upper half of <code>ymm</code> registers (if invoked with <code>INIT_YMM</code> or higher). At the end, it calls <code>ret</code> to return to the caller.</p>
<h2>Templating functions for multiple register types</h2>
<p>At this point, it should be fairly obvious why we use templated names (<code>r0</code> or <code>src</code> instead of <code>rdi</code> (unix64), <code>rcx</code> (win64) or <code>eax</code> (32-bit)) for general-purpose registers: portability. However, we have not yet explained why we use templated names for vector registers (<code>m0</code>instead of <code>mm0</code>, <code>xmm0</code>, <code>ymm0</code> or <code>zmm0</code>). The reason for this is function templating. Let’s go back to the <code>sad_16x16</code> function above and use templates:</p>
<pre><code>%macro SAD_FN 2 ; width, height
cglobal sad_%1x%2, 4, 7, 5, src, src_stride, dst, dst_stride, \
                            src_stride3, dst_stride3, cnt
    lea    src_stride3q, [src_strideq*3]
    lea    dst_stride3q, [dst_strideq*3]
    mov            cntd, %2 / 4
    pxor             m0, m0
.loop:
    mova             m1, [srcq+src_strideq*0]
    mova             m2, [srcq+src_strideq*1]
    mova             m3, [srcq+src_strideq*2]
    mova             m4, [srcq+src_stride3q]
    lea            srcq, [srcq+src_strideq*4]
    psadbw           m1, [dstq+dst_strideq*0]
    psadbw           m2, [dstq+dst_strideq*1]
    psadbw           m3, [dstq+dst_strideq*2]
    psadbw           m4, [dstq+dst_stride3q]
    lea            dstq, [dstq+dst_strideq*4]
    paddw            m1, m2
    paddw            m3, m4
    paddw            m0, m1
    paddw            m0, m3
    dec            cntd
    jg .loop

%if mmsize &gt;= 16
%if mmsize &gt;= 32
    vextracti128    xm1, m0, 1
    paddw           xm0, xm1
%endif
    movhlps         xm1, xm0
    paddw           xm0, xm1
%endif
    movd            eax, xm0
    RET
%endmacro

INIT_MMX mmxext
SAD_FN 8, 4
SAD_FN 8, 8
SAD_FN 8, 16

INIT_XMM sse2
SAD_FN 16, 8
SAD_FN 16, 16
SAD_FN 16, 32

INIT_YMM avx2
SAD_FN 32, 16
SAD_FN 32, 32
SAD_FN 32, 64
</code></pre>
<p>This indeed generates 9 functions for square and rectangular sizes for each register type. More could be done to reduce binary size, but for the purposes of this tutorial, the take-home message is that we can use the same source code to write functions for multiple vector register types (<code>mm0</code>, <code>xmm0</code>, <code>ymm0</code> or <code>zmm0</code>).</p>
<p>Some readers may at this point notice that <code>x86inc.asm</code> allows a programmer to use non-VEX instruction names (such as <code>psadbw</code>) for VEX instructions (such as <code>vpsadbw</code>), since you can only operate on <code>ymm</code> registers using VEX-coded instructions. This is indeed the case, and is discussed in more detail in “AVX three-operand instruction emulation” below. You’ll also notice how we use <code>xm0</code> at the end of the function, this allows us to explicitly access <code>xmm</code> registers in functions otherwise templated for <code>ymm</code> registers, but will still correctly map to <code>mm</code> registers in MMX functions.</p>
<h2>Templating functions for multiple instruction sets</h2>
<p>We can also use this same approach to template multiple variants of a function that vary in instruction sets. Consider, for example, the <code>pabsw</code> instruction that was added in SSSE3. You could use templates to write two versions of a SAD version for 10- or 12-bits per pixel component pictures (<code>typedef uint16_t pixel</code> in the C code above):</p>
<pre><code>%macro ABSW 2 ; dst/src, tmp
%if cpuflag(ssse3)
    pabsw   %1, %1
%else
    pxor    %2, %2
    psubw   %2, %1
    pmaxsw  %1, %2
%endif
%endmacro

%macro SAD_8x8_FN 0
cglobal sad_8x8, 4, 7, 6, src, src_stride, dst, dst_stride, \
                          src_stride3, dst_stride3, cnt
    lea    src_stride3q, [src_strideq*3]
    lea    dst_stride3q, [dst_strideq*3]
    mov            cntd, 2
    pxor             m0, m0
.loop:
    mova             m1, [srcq+src_strideq*0]
    mova             m2, [srcq+src_strideq*1]
    mova             m3, [srcq+src_strideq*2]
    mova             m4, [srcq+src_stride3q]
    lea            srcq, [srcq+src_strideq*4]
    psubw            m1, [dstq+dst_strideq*0]
    psubw            m2, [dstq+dst_strideq*1]
    psubw            m3, [dstq+dst_strideq*2]
    psubw            m4, [dstq+dst_stride3q]
    lea            dstq, [dstq+dst_strideq*4]
    ABSW             m1, m5
    ABSW             m2, m5
    ABSW             m3, m5
    ABSW             m4, m5
    paddw            m1, m2
    paddw            m3, m4
    paddw            m0, m1
    paddw            m0, m3
    dec            cntd
    jg .loop
    movhlps          m1, m0
    paddw            m0, m1
    pshuflw      m1, m0, q1010
    paddw            m0, m1
    pshuflw      m1, m0, q0000 ; qNNNN is a base4-notation for imm8 arguments
    paddw            m0, m0
    movd            eax, m0
    movsxwd         eax, ax
    RET
%endmacro

INIT_XMM sse2
SAD_8x8_FN

INIT_XMM ssse3
SAD_8x8_FN
</code></pre>
<p>Altogether, function templating allows for making easily-maintainable code, as long as developers understand how templating works and what the goals are. Templating can partially hide complexity of a function in macros, which can be very confusing and thus make code harder to understand. At the same time, it will significantly reduce source code duplication, which makes code maintenance easier.</p>
<h2>AVX three-operand instruction emulation</h2>
<p>One of the key features introduced as part of AVX – independent of <code>ymm</code> registers – is VEX encoding, which allows three-operand instructions. Since VEX-instructions (e.g. <code>vpsadbw</code>) in <code>x86inc.asm</code> are defined from non-VEX versions (e.g. <code>psadbw</code>) for templating purposes, the three-operand instruction support actually exists in the non-VEX versions, too. Therefore, code like this (to interleave vertically adjacent pixels) is actually valid:</p>
<pre><code>[..]
    mova           m0, [srcq+src_strideq*0]
    mova           m1, [srcq+src_strideq*1]
    punpckhbw  m2, m0, m1
    punpcklbw      m0, m1
[..]
</code></pre>
<p>An AVX version of this function (using <code>xmm</code> vector registers, through <code>INIT_XMM avx</code>) would translate this literally to the following on unix64:</p>
<pre><code>[..]
    vmovdqa    xmm0, [rdi]
    vmovdqa    xmm1, [rdi+rsi]
    vpunpckhbw xmm2, xmm0, xmm1
    vpunpcklbw xmm0, xmm0, xmm1
[..]
</code></pre>
<p>On the other hand, a SSE2 version of the same source code (through <code>INIT_XMM sse2</code>) would translate literally to the following on unix64:</p>
<pre><code>[..]
    movdqa    xmm0, [rdi]
    movdqa    xmm1, [rdi+rsi]
    movdqa    xmm2, xmm0
    punpckhbw xmm2, xmm1
    punpcklbw xmm0, xmm1
[..]
</code></pre>
<p>In practice, as demonstrated earlier, AVX/VEX emulation also allows using the same (templated) source code for pre-AVX functions and AVX functions.</p>
<h2>Using <code>SWAP</code></h2>
<p>Another noteworthy feature in <code>x86inc.asm</code> is <code>SWAP</code>, a assembler-time and instruction-less register swapper. The typical use case for this is to be numerically consistent in ordering data in vector registers. As an example: <code>SWAP 0, 1</code> would switch the assembler’s internal meaning of the templated vector register names <code>m0</code> and <code>m1</code>. Before, <code>m0</code> might refer to <code>xmm0</code> and <code>m1</code> might refer to <code>xmm1</code>; after, <code>m0</code> would refer to <code>xmm1</code> and <code>m1</code> would refer to <code>xmm0</code>.</p>
<p><code>SWAP</code> can take more than 2 arguments, in which case <code>SWAP</code> is sequentially invoked on each subsequent pair of numbers. For example, <code>SWAP 1, 2, 3, 4</code> would be identical to <code>SWAP 1, 2</code>, followed by <code>SWAP 2, 3</code>, and finally followed by <code>SWAP 3, 4</code>.</p>
<p>The ordering is re-set at the beginning of each function (in <code>cglobal</code>).</p>
<h2>Using stack memory</h2>
<p>Using stack memory in hand-written assembly is relatively easy if all you want is unaligned data or if the platform provides aligned stack access at each function’s entry point. For example, on Linux/Mac (32-bit and 64-bit) or Windows (64-bit), the stack upon function entry is guaranteed by the ABI to be 16-byte aligned. Unfortunately, sometimes we need 32-byte alignment (for aligned <code>vmovdqa</code> of <code>ymm</code> register contents), or we need aligned memory on 32-bit Windows. Therefore, <code>x86inc.asm</code> provides portable alignment. The fourth (optional) numeric argument to <code>cglobal</code> is the number of bytes you need in terms of stack memory. If this value is 0 or missing, no stack memory is allocated. If the alignment constraint (<code>mmsize</code>) is greater than that guaranteed by the platform, the stack is manually aligned.</p>
<p>If the stack was manually aligned, there’s two ways to restore the original (pre-aligned) stack pointer in <code>RET</code>, each of which have implications for the function body/implementation:</p>
<ul>
<li>if we saved the original stack pointer in a general-purpose register (GPR), we will still have access to the original <code>m</code> and <code>mp</code> named register aliases in the function body. However, it means that one GPR (the one holding the stack pointer) is not available for other uses in our function body. Specifically, on 32-bit, this would limit the number of available GPRs in the function body to 6. To use this option, specify a positive stack size;</li>
</ul>
<pre><code>cglobal sad_16x16, 4, 7, 5, 64, src, src_stride, dst, dst_stride, \
                                src_stride3, dst_stride3, cnt
</code></pre>
<ul>
<li>if we saved the original stack pointer on the (post-aligned) stack, we will not have access to <code>m</code> or <code>mp</code> named register aliases in the function body, but we don’t occupy a GPR. To use this option, specify a negative stack size. Note how we write a negative number as <code>0 - 64</code>, not just <code>-64</code>, because of a bug in some older versions of <code>yasm</code>.</li>
</ul>
<pre><code>cglobal sad_16x16, 4, 7, 5, 0 - 64, src, src_stride, dst, dst_stride, \
                                    src_stride3, dst_stride3, cnt</code></pre>
<p>After stack memory allocation, it can be accessed using <code>[rsp]</code> (which is an alias for <code>[esp]</code> on 32-bit).</p>
<h2>Conclusion</h2>
<p>This post was meant as an introduction to <code>x86inc.asm</code>, an x86 hand-written assembly helper, for developers (somewhat) familiar with hand-written assembly or intrinsics. It was inspired by an earlier guide called <a href="https://wiki.videolan.org/X264_asm_intro/">x264asm</a>.</p>
											</div></div>
  </body>
</html>
