

================================================================
== Vivado HLS Report for 'PE_array_Block_preh_3'
================================================================
* Date:           Sun Feb 28 21:28:43 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.692 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      41|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      27|    -|
|Register         |        -|      -|       2|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|       2|      68|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln207_2_out_out_din  |     +    |      0|  0|  39|          32|           2|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  41|          33|           3|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |add_ln207_2_out_out_blk_n  |   9|          2|    1|          2|
    |ap_done                    |   9|          2|    1|          2|
    |cho_blk_n                  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  27|          6|    3|          6|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | PE_array_Block_.preh.3 | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | PE_array_Block_.preh.3 | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | PE_array_Block_.preh.3 | return value |
|ap_done                     | out |    1| ap_ctrl_hs | PE_array_Block_.preh.3 | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs | PE_array_Block_.preh.3 | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | PE_array_Block_.preh.3 | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | PE_array_Block_.preh.3 | return value |
|cho_dout                    |  in |   32|   ap_fifo  |           cho          |    pointer   |
|cho_empty_n                 |  in |    1|   ap_fifo  |           cho          |    pointer   |
|cho_read                    | out |    1|   ap_fifo  |           cho          |    pointer   |
|add_ln207_2_out_out_din     | out |   32|   ap_fifo  |   add_ln207_2_out_out  |    pointer   |
|add_ln207_2_out_out_full_n  |  in |    1|   ap_fifo  |   add_ln207_2_out_out  |    pointer   |
|add_ln207_2_out_out_write   | out |    1|   ap_fifo  |   add_ln207_2_out_out  |    pointer   |
+----------------------------+-----+-----+------------+------------------------+--------------+

