[SETTINGS]
UUT_module%adc_to_packet%
TB_module%adc_to_packet_tb%
DSN_PATH%C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\adc%
OUTPUT_DIRECTORY%C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\adc%
STIMULUS%NO%
VECTORS_FILE%%
AWF_FILE%%
TB_FILE%adc_to_packet_TB.v%
MACRO_FILE%adc_to_packet_TB_runtest.do%
UUT_module_FILE%IceBreak_Test/adc/adc_to_packet.v%
LIBRARY_NAME%DMM_top%
LIBRARY_TYPE%work%
TestBench_TYPE%simple%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]
pPacketSize%244%
pPacketVersion%0%
pSamplesPerPacket%15%
pAdcDataWidth%16%
pPacketBitWidth%pPacketSize*8%
pHeaderOffset%32%
IDLE%0%
READ_ADC%1%
WRITE_HEADER%2%
PACKET_WRITE%3%
PACKET_DONE%4%
ERROR%5%

[PORTS]
iClk%in%wire%NO%NOCLK%
iRst%in%wire%NO%NOCLK%
oErr%out%wire%NO%NOCLK%
iWrEn%in%wire%NO%NOCLK%
iAdcSampleData%in%[pAdcDataWidth*8-1:0]wire%NO%NOCLK%
oPacketWr%out%wire%NO%NOCLK%
iPackerWrFull%in%wire%NO%NOCLK%
oPacketData%out%[pPacketSize-1:0]wire%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]
c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\adc\adc_to_packet.v

