///Register `VCTR30` reader
pub type R = crate::R<VCTR30rs>;
///Register `VCTR30` writer
pub type W = crate::W<VCTR30rs>;
///Field `B960` reader - B960
pub type B960_R = crate::BitReader;
///Field `B960` writer - B960
pub type B960_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B961` reader - B961
pub type B961_R = crate::BitReader;
///Field `B961` writer - B961
pub type B961_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B962` reader - B962
pub type B962_R = crate::BitReader;
///Field `B962` writer - B962
pub type B962_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B963` reader - B963
pub type B963_R = crate::BitReader;
///Field `B963` writer - B963
pub type B963_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B964` reader - B964
pub type B964_R = crate::BitReader;
///Field `B964` writer - B964
pub type B964_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B965` reader - B965
pub type B965_R = crate::BitReader;
///Field `B965` writer - B965
pub type B965_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B966` reader - B966
pub type B966_R = crate::BitReader;
///Field `B966` writer - B966
pub type B966_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B967` reader - B967
pub type B967_R = crate::BitReader;
///Field `B967` writer - B967
pub type B967_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B968` reader - B968
pub type B968_R = crate::BitReader;
///Field `B968` writer - B968
pub type B968_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B969` reader - B969
pub type B969_R = crate::BitReader;
///Field `B969` writer - B969
pub type B969_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B970` reader - B970
pub type B970_R = crate::BitReader;
///Field `B970` writer - B970
pub type B970_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B971` reader - B971
pub type B971_R = crate::BitReader;
///Field `B971` writer - B971
pub type B971_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B972` reader - B972
pub type B972_R = crate::BitReader;
///Field `B972` writer - B972
pub type B972_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B973` reader - B973
pub type B973_R = crate::BitReader;
///Field `B973` writer - B973
pub type B973_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B974` reader - B974
pub type B974_R = crate::BitReader;
///Field `B974` writer - B974
pub type B974_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B975` reader - B975
pub type B975_R = crate::BitReader;
///Field `B975` writer - B975
pub type B975_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B976` reader - B976
pub type B976_R = crate::BitReader;
///Field `B976` writer - B976
pub type B976_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B977` reader - B977
pub type B977_R = crate::BitReader;
///Field `B977` writer - B977
pub type B977_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B978` reader - B978
pub type B978_R = crate::BitReader;
///Field `B978` writer - B978
pub type B978_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B979` reader - B979
pub type B979_R = crate::BitReader;
///Field `B979` writer - B979
pub type B979_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B980` reader - B980
pub type B980_R = crate::BitReader;
///Field `B980` writer - B980
pub type B980_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B981` reader - B981
pub type B981_R = crate::BitReader;
///Field `B981` writer - B981
pub type B981_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B982` reader - B982
pub type B982_R = crate::BitReader;
///Field `B982` writer - B982
pub type B982_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B983` reader - B983
pub type B983_R = crate::BitReader;
///Field `B983` writer - B983
pub type B983_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B984` reader - B984
pub type B984_R = crate::BitReader;
///Field `B984` writer - B984
pub type B984_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B985` reader - B985
pub type B985_R = crate::BitReader;
///Field `B985` writer - B985
pub type B985_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B986` reader - B986
pub type B986_R = crate::BitReader;
///Field `B986` writer - B986
pub type B986_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B987` reader - B987
pub type B987_R = crate::BitReader;
///Field `B987` writer - B987
pub type B987_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B988` reader - B988
pub type B988_R = crate::BitReader;
///Field `B988` writer - B988
pub type B988_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B989` reader - B989
pub type B989_R = crate::BitReader;
///Field `B989` writer - B989
pub type B989_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B990` reader - B990
pub type B990_R = crate::BitReader;
///Field `B990` writer - B990
pub type B990_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B991` reader - B991
pub type B991_R = crate::BitReader;
///Field `B991` writer - B991
pub type B991_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - B960
    #[inline(always)]
    pub fn b960(&self) -> B960_R {
        B960_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - B961
    #[inline(always)]
    pub fn b961(&self) -> B961_R {
        B961_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - B962
    #[inline(always)]
    pub fn b962(&self) -> B962_R {
        B962_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - B963
    #[inline(always)]
    pub fn b963(&self) -> B963_R {
        B963_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - B964
    #[inline(always)]
    pub fn b964(&self) -> B964_R {
        B964_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - B965
    #[inline(always)]
    pub fn b965(&self) -> B965_R {
        B965_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - B966
    #[inline(always)]
    pub fn b966(&self) -> B966_R {
        B966_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - B967
    #[inline(always)]
    pub fn b967(&self) -> B967_R {
        B967_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - B968
    #[inline(always)]
    pub fn b968(&self) -> B968_R {
        B968_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - B969
    #[inline(always)]
    pub fn b969(&self) -> B969_R {
        B969_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - B970
    #[inline(always)]
    pub fn b970(&self) -> B970_R {
        B970_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - B971
    #[inline(always)]
    pub fn b971(&self) -> B971_R {
        B971_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - B972
    #[inline(always)]
    pub fn b972(&self) -> B972_R {
        B972_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - B973
    #[inline(always)]
    pub fn b973(&self) -> B973_R {
        B973_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - B974
    #[inline(always)]
    pub fn b974(&self) -> B974_R {
        B974_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - B975
    #[inline(always)]
    pub fn b975(&self) -> B975_R {
        B975_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - B976
    #[inline(always)]
    pub fn b976(&self) -> B976_R {
        B976_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - B977
    #[inline(always)]
    pub fn b977(&self) -> B977_R {
        B977_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - B978
    #[inline(always)]
    pub fn b978(&self) -> B978_R {
        B978_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - B979
    #[inline(always)]
    pub fn b979(&self) -> B979_R {
        B979_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - B980
    #[inline(always)]
    pub fn b980(&self) -> B980_R {
        B980_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - B981
    #[inline(always)]
    pub fn b981(&self) -> B981_R {
        B981_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - B982
    #[inline(always)]
    pub fn b982(&self) -> B982_R {
        B982_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - B983
    #[inline(always)]
    pub fn b983(&self) -> B983_R {
        B983_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - B984
    #[inline(always)]
    pub fn b984(&self) -> B984_R {
        B984_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - B985
    #[inline(always)]
    pub fn b985(&self) -> B985_R {
        B985_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - B986
    #[inline(always)]
    pub fn b986(&self) -> B986_R {
        B986_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - B987
    #[inline(always)]
    pub fn b987(&self) -> B987_R {
        B987_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - B988
    #[inline(always)]
    pub fn b988(&self) -> B988_R {
        B988_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - B989
    #[inline(always)]
    pub fn b989(&self) -> B989_R {
        B989_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - B990
    #[inline(always)]
    pub fn b990(&self) -> B990_R {
        B990_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - B991
    #[inline(always)]
    pub fn b991(&self) -> B991_R {
        B991_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VCTR30")
            .field("b960", &self.b960())
            .field("b961", &self.b961())
            .field("b962", &self.b962())
            .field("b963", &self.b963())
            .field("b964", &self.b964())
            .field("b965", &self.b965())
            .field("b966", &self.b966())
            .field("b967", &self.b967())
            .field("b968", &self.b968())
            .field("b969", &self.b969())
            .field("b970", &self.b970())
            .field("b971", &self.b971())
            .field("b972", &self.b972())
            .field("b973", &self.b973())
            .field("b974", &self.b974())
            .field("b975", &self.b975())
            .field("b976", &self.b976())
            .field("b977", &self.b977())
            .field("b978", &self.b978())
            .field("b979", &self.b979())
            .field("b980", &self.b980())
            .field("b981", &self.b981())
            .field("b982", &self.b982())
            .field("b983", &self.b983())
            .field("b984", &self.b984())
            .field("b985", &self.b985())
            .field("b986", &self.b986())
            .field("b987", &self.b987())
            .field("b988", &self.b988())
            .field("b989", &self.b989())
            .field("b990", &self.b990())
            .field("b991", &self.b991())
            .finish()
    }
}
impl W {
    ///Bit 0 - B960
    #[inline(always)]
    pub fn b960(&mut self) -> B960_W<VCTR30rs> {
        B960_W::new(self, 0)
    }
    ///Bit 1 - B961
    #[inline(always)]
    pub fn b961(&mut self) -> B961_W<VCTR30rs> {
        B961_W::new(self, 1)
    }
    ///Bit 2 - B962
    #[inline(always)]
    pub fn b962(&mut self) -> B962_W<VCTR30rs> {
        B962_W::new(self, 2)
    }
    ///Bit 3 - B963
    #[inline(always)]
    pub fn b963(&mut self) -> B963_W<VCTR30rs> {
        B963_W::new(self, 3)
    }
    ///Bit 4 - B964
    #[inline(always)]
    pub fn b964(&mut self) -> B964_W<VCTR30rs> {
        B964_W::new(self, 4)
    }
    ///Bit 5 - B965
    #[inline(always)]
    pub fn b965(&mut self) -> B965_W<VCTR30rs> {
        B965_W::new(self, 5)
    }
    ///Bit 6 - B966
    #[inline(always)]
    pub fn b966(&mut self) -> B966_W<VCTR30rs> {
        B966_W::new(self, 6)
    }
    ///Bit 7 - B967
    #[inline(always)]
    pub fn b967(&mut self) -> B967_W<VCTR30rs> {
        B967_W::new(self, 7)
    }
    ///Bit 8 - B968
    #[inline(always)]
    pub fn b968(&mut self) -> B968_W<VCTR30rs> {
        B968_W::new(self, 8)
    }
    ///Bit 9 - B969
    #[inline(always)]
    pub fn b969(&mut self) -> B969_W<VCTR30rs> {
        B969_W::new(self, 9)
    }
    ///Bit 10 - B970
    #[inline(always)]
    pub fn b970(&mut self) -> B970_W<VCTR30rs> {
        B970_W::new(self, 10)
    }
    ///Bit 11 - B971
    #[inline(always)]
    pub fn b971(&mut self) -> B971_W<VCTR30rs> {
        B971_W::new(self, 11)
    }
    ///Bit 12 - B972
    #[inline(always)]
    pub fn b972(&mut self) -> B972_W<VCTR30rs> {
        B972_W::new(self, 12)
    }
    ///Bit 13 - B973
    #[inline(always)]
    pub fn b973(&mut self) -> B973_W<VCTR30rs> {
        B973_W::new(self, 13)
    }
    ///Bit 14 - B974
    #[inline(always)]
    pub fn b974(&mut self) -> B974_W<VCTR30rs> {
        B974_W::new(self, 14)
    }
    ///Bit 15 - B975
    #[inline(always)]
    pub fn b975(&mut self) -> B975_W<VCTR30rs> {
        B975_W::new(self, 15)
    }
    ///Bit 16 - B976
    #[inline(always)]
    pub fn b976(&mut self) -> B976_W<VCTR30rs> {
        B976_W::new(self, 16)
    }
    ///Bit 17 - B977
    #[inline(always)]
    pub fn b977(&mut self) -> B977_W<VCTR30rs> {
        B977_W::new(self, 17)
    }
    ///Bit 18 - B978
    #[inline(always)]
    pub fn b978(&mut self) -> B978_W<VCTR30rs> {
        B978_W::new(self, 18)
    }
    ///Bit 19 - B979
    #[inline(always)]
    pub fn b979(&mut self) -> B979_W<VCTR30rs> {
        B979_W::new(self, 19)
    }
    ///Bit 20 - B980
    #[inline(always)]
    pub fn b980(&mut self) -> B980_W<VCTR30rs> {
        B980_W::new(self, 20)
    }
    ///Bit 21 - B981
    #[inline(always)]
    pub fn b981(&mut self) -> B981_W<VCTR30rs> {
        B981_W::new(self, 21)
    }
    ///Bit 22 - B982
    #[inline(always)]
    pub fn b982(&mut self) -> B982_W<VCTR30rs> {
        B982_W::new(self, 22)
    }
    ///Bit 23 - B983
    #[inline(always)]
    pub fn b983(&mut self) -> B983_W<VCTR30rs> {
        B983_W::new(self, 23)
    }
    ///Bit 24 - B984
    #[inline(always)]
    pub fn b984(&mut self) -> B984_W<VCTR30rs> {
        B984_W::new(self, 24)
    }
    ///Bit 25 - B985
    #[inline(always)]
    pub fn b985(&mut self) -> B985_W<VCTR30rs> {
        B985_W::new(self, 25)
    }
    ///Bit 26 - B986
    #[inline(always)]
    pub fn b986(&mut self) -> B986_W<VCTR30rs> {
        B986_W::new(self, 26)
    }
    ///Bit 27 - B987
    #[inline(always)]
    pub fn b987(&mut self) -> B987_W<VCTR30rs> {
        B987_W::new(self, 27)
    }
    ///Bit 28 - B988
    #[inline(always)]
    pub fn b988(&mut self) -> B988_W<VCTR30rs> {
        B988_W::new(self, 28)
    }
    ///Bit 29 - B989
    #[inline(always)]
    pub fn b989(&mut self) -> B989_W<VCTR30rs> {
        B989_W::new(self, 29)
    }
    ///Bit 30 - B990
    #[inline(always)]
    pub fn b990(&mut self) -> B990_W<VCTR30rs> {
        B990_W::new(self, 30)
    }
    ///Bit 31 - B991
    #[inline(always)]
    pub fn b991(&mut self) -> B991_W<VCTR30rs> {
        B991_W::new(self, 31)
    }
}
/**MPCBBx vector register

You can [`read`](crate::Reg::read) this register and get [`vctr30::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vctr30::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_MPCBB1:VCTR30)*/
pub struct VCTR30rs;
impl crate::RegisterSpec for VCTR30rs {
    type Ux = u32;
}
///`read()` method returns [`vctr30::R`](R) reader structure
impl crate::Readable for VCTR30rs {}
///`write(|w| ..)` method takes [`vctr30::W`](W) writer structure
impl crate::Writable for VCTR30rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets VCTR30 to value 0xffff_ffff
impl crate::Resettable for VCTR30rs {
    const RESET_VALUE: u32 = 0xffff_ffff;
}
