
---------- Begin Simulation Statistics ----------
final_tick                               207765798317                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 263329                       # Simulator instruction rate (inst/s)
host_mem_usage                                 673596                       # Number of bytes of host memory used
host_op_rate                                   263338                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   379.75                       # Real time elapsed on the host
host_tick_rate                              547106868                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.207766                       # Number of seconds simulated
sim_ticks                                207765798317                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003630                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.114930                       # CPI: cycles per instruction
system.cpu.discardedOps                         21199                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       194000653                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.321035                       # IPC: instructions per cycle
system.cpu.numCycles                        311492951                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995352     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892283     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115883     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003630                       # Class of committed instruction
system.cpu.tickCycles                       117492298                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1479702                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2967810                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        23275                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1569416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          214                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3139301                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            214                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606450                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604410                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               825                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602474                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601446                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.829370                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     557                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             375                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                174                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              201                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     45704995                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45704995                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45705026                       # number of overall hits
system.cpu.dcache.overall_hits::total        45705026                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3090203                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3090203                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3090224                       # number of overall misses
system.cpu.dcache.overall_misses::total       3090224                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 264775988500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 264775988500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 264775988500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 264775988500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795198                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795250                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795250                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063330                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063330                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063330                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063330                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 85682.393196                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85682.393196                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 85681.810930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85681.810930                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1545399                       # number of writebacks
system.cpu.dcache.writebacks::total           1545399                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1521191                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1521191                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1521191                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1521191                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1569012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1569012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1569028                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1569028                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 136436538177                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 136436538177                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 136437761455                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 136437761455                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.032155                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032155                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.032155                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032155                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86956.975585                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86956.975585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86956.868491                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86956.868491                       # average overall mshr miss latency
system.cpu.dcache.replacements                1568773                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35656012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35656012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        46652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         46652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1421134879                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1421134879                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702664                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702664                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001307                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001307                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30462.464182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30462.464182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        46644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1358450886                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1358450886                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29123.807692                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29123.807692                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10048983                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10048983                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3043551                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3043551                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 263354853621                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 263354853621                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.232465                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.232465                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86528.812437                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86528.812437                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1521183                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1521183                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1522368                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1522368                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 135078087291                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 135078087291                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.116278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.116278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88728.932355                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88728.932355                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           21                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           21                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.403846                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.403846                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1223278                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1223278                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.307692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.307692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76454.875000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76454.875000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        17342                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        17342                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        17342                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        17342                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        16008                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        16008                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        16008                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        16008                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 207765798317                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.934834                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47274082                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1569029                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.129514                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.934834                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999745                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999745                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          50364307                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         50364307                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 207765798317                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 207765798317                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 207765798317                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49669663                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37092290                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161115                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      6045722                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6045722                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6045722                       # number of overall hits
system.cpu.icache.overall_hits::total         6045722                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          857                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            857                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          857                       # number of overall misses
system.cpu.icache.overall_misses::total           857                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49205257                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49205257                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49205257                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49205257                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6046579                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6046579                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6046579                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6046579                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000142                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000142                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000142                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000142                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57415.702450                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57415.702450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57415.702450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57415.702450                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          642                       # number of writebacks
system.cpu.icache.writebacks::total               642                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          857                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          857                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          857                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          857                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48062019                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48062019                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48062019                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48062019                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56081.702450                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56081.702450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56081.702450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56081.702450                       # average overall mshr miss latency
system.cpu.icache.replacements                    642                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6045722                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6045722                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          857                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           857                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49205257                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49205257                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6046579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6046579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57415.702450                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57415.702450                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          857                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          857                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48062019                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48062019                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56081.702450                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56081.702450                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 207765798317                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           214.975903                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6046579                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               857                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7055.518086                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   214.975903                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.839750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.839750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          215                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6047436                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6047436                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 207765798317                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 207765798317                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 207765798317                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 207765798317                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003630                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  362                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                81413                       # number of demand (read+write) hits
system.l2.demand_hits::total                    81775                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 362                       # number of overall hits
system.l2.overall_hits::.cpu.data               81413                       # number of overall hits
system.l2.overall_hits::total                   81775                       # number of overall hits
system.l2.demand_misses::.cpu.inst                495                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1487616                       # number of demand (read+write) misses
system.l2.demand_misses::total                1488111                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               495                       # number of overall misses
system.l2.overall_misses::.cpu.data           1487616                       # number of overall misses
system.l2.overall_misses::total               1488111                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41240610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 130785859583                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     130827100193                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41240610                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 130785859583                       # number of overall miss cycles
system.l2.overall_miss_latency::total    130827100193                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1569029                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1569886                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1569029                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1569886                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.577596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.948112                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.947910                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.577596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.948112                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.947910                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83314.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87916.410944                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87914.880135                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83314.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87916.410944                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87914.880135                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1479329                       # number of writebacks
system.l2.writebacks::total                   1479329                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1487614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1488108                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1487614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1488108                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34431327                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 110511233824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 110545665151                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34431327                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 110511233824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 110545665151                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.576429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.948111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.947908                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.576429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.948111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.947908                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69699.042510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74287.573137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74286.049904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69699.042510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74287.573137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74286.049904                       # average overall mshr miss latency
system.l2.replacements                        1479916                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1545399                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1545399                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1545399                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1545399                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          616                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              616                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          616                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          616                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             34865                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 34865                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1487503                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487503                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 130776144728                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  130776144728                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1522368                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1522368                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.977098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.977098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87916.558641                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87916.558641                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1487503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1487503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 110503175067                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 110503175067                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.977098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.977098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74287.698961                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74287.698961                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            362                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                362                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41240610                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41240610                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.577596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.577596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83314.363636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83314.363636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          494                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          494                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34431327                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34431327                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.576429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.576429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69699.042510                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69699.042510                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         46548                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             46548                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9714855                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9714855                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        46661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         46661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002422                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002422                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85972.168142                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85972.168142                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8058757                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8058757                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72601.414414                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72601.414414                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 207765798317                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8170.427378                       # Cycle average of tags in use
system.l2.tags.total_refs                     3116023                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1488108                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.093949                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         3.046809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8167.380569                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997367                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          647                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1031                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7720160                       # Number of tag accesses
system.l2.tags.data_accesses                  7720160                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 207765798317                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1479329.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000587192600                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        89344                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        89344                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4418542                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1391650                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1488108                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1479329                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488108                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1479329                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488108                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1479329                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1488016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  39161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  89349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  89360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  89373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  89385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  89357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  89350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  89362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  90025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  89344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  89344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  89344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  89344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  89344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  89344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  89348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  89344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        89344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.655881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.546205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.880619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         89343    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         89344                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        89344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.557430                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.542800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.704711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            50377     56.39%     56.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            28459     31.85%     88.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10180     11.39%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              328      0.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         89344                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95238912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94677056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    458.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    455.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  207765774972                       # Total gap between requests
system.mem_ctrls.avgGap                      70015.23                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        31616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95207296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     94675648                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 152171.340307713603                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 458243352.713601350784                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 455684471.491058468819                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          494                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1487614                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1479329                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12233755                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  43932659441                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 5047377823070                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24764.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29532.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3411937.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        31616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95207296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95238912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        31616                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        31616                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     94677056                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     94677056                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          494                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1487614                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1488108                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1479329                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1479329                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       152171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    458243353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        458395524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       152171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       152171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    455691248                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       455691248                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    455691248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       152171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    458243353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       914086772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1488108                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1479307                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        92979                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        92998                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        92955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        92980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        93078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        92958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        92994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        92972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        92420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        92456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        92442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        92431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        92422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        92481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        92527                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        92416                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             16042868196                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7440540000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        43944893196                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10780.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29530.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1337888                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1348286                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.91                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.14                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       281240                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   675.274641                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   454.138417                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   406.243939                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        50138     17.83%     17.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        24582      8.74%     26.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        12377      4.40%     30.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        11234      3.99%     34.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10371      3.69%     38.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        10744      3.82%     42.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        11153      3.97%     46.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        11323      4.03%     50.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       139318     49.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       281240                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95238912                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           94675648                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              458.395524                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              455.684471                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.14                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 207765798317                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1005283440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       534320820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5312788320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3861442800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 16400439120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  48845132550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  38649323520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  114608730570                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   551.624625                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  98931345507                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6937580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 101896872810                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1002777300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       532984980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5312302800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3860539740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 16400439120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  48797352870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  38689559040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  114595955850                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   551.563139                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  99040983825                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6937580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 101787234492                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 207765798317                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                605                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1479329                       # Transaction distribution
system.membus.trans_dist::CleanEvict              373                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487503                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1487503                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           605                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      4455918                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                4455918                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    189915968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               189915968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1488108                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1488108    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1488108                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 207765798317                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         10140370184                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7858863925                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             47518                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3024728                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          642                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23961                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1522368                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1522368                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           857                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        46661                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2356                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4706831                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4709187                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        95936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    199323392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              199419328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1479916                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94677056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3049802                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007702                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.087423                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3026312     99.23%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23490      0.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3049802                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 207765798317                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4156332461                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1715523                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3139628361                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
