###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID srge04.ecn.purdue.edu)
#  Generated on:      Thu Apr 26 12:43:48 2012
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/U_4/\tsrDataReg_reg[0] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.862
- Setup                         0.128
+ Phase Shift                   7.000
= Required Time                 7.734
- Arrival Time                  7.917
= Slack Time                   -0.183
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.083 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.054 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    0.376 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    0.641 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    1.413 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    1.701 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    1.862 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    2.074 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    2.668 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 0.886 | 0.848 |   3.700 |    3.516 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.598 | 0.692 |   4.391 |    4.208 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.232 | 0.026 |   4.418 |    4.234 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X1   | 0.388 | 0.430 |   4.848 |    4.665 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX1   | 0.171 | 0.172 |   5.020 |    4.837 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.392 | 0.362 |   5.382 |    5.199 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.236 | 0.295 |   5.677 |    5.494 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.159 | 0.256 |   5.933 |    5.750 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.356 | 0.284 |   6.217 |    6.034 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.161 | 0.129 |   6.346 |    6.163 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.495 | 0.486 |   6.832 |    6.648 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 0.203 | 0.245 |   7.077 |    6.894 | 
     | I0/U_4/FE_OFC26_n5        | A v -> Y v     | BUFX2   | 0.472 | 0.522 |   7.599 |    7.416 | 
     | I0/U_4/U6                 | A v -> Y ^     | AOI22X1 | 0.238 | 0.214 |   7.813 |    7.629 | 
     | I0/U_4/U5                 | C ^ -> Y v     | OAI21X1 | 0.171 | 0.104 |   7.917 |    7.734 | 
     | I0/U_4/\tsrDataReg_reg[0] | D v            | DFFSR   | 0.171 | 0.000 |   7.917 |    7.734 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.283 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |    0.421 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |    0.743 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.828 |    1.011 | 
     | I0/U_4/\tsrDataReg_reg[0] | CLK ^          | DFFSR  | 0.280 | 0.035 |   0.862 |    1.046 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/U_4/\tsrDataReg_reg[6] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.861
- Setup                         0.141
+ Phase Shift                   7.000
= Required Time                 7.721
- Arrival Time                  7.899
= Slack Time                   -0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.079 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.059 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    0.380 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    0.646 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    1.418 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    1.705 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    1.866 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    2.079 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    2.672 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 0.886 | 0.848 |   3.700 |    3.521 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.598 | 0.692 |   4.391 |    4.213 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.232 | 0.026 |   4.418 |    4.239 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X1   | 0.388 | 0.430 |   4.848 |    4.669 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX1   | 0.171 | 0.172 |   5.020 |    4.841 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.392 | 0.362 |   5.382 |    5.203 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.236 | 0.295 |   5.677 |    5.498 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.159 | 0.256 |   5.933 |    5.754 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.356 | 0.284 |   6.217 |    6.038 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.161 | 0.129 |   6.346 |    6.167 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.495 | 0.486 |   6.832 |    6.653 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 0.203 | 0.245 |   7.077 |    6.898 | 
     | I0/U_4/FE_OFC26_n5        | A v -> Y v     | BUFX2   | 0.472 | 0.522 |   7.599 |    7.420 | 
     | I0/U_4/U24                | B v -> Y ^     | AOI22X1 | 0.209 | 0.182 |   7.781 |    7.602 | 
     | I0/U_4/U23                | C ^ -> Y v     | OAI21X1 | 0.230 | 0.118 |   7.899 |    7.720 | 
     | I0/U_4/\tsrDataReg_reg[6] | D v            | DFFSR   | 0.230 | 0.001 |   7.899 |    7.721 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.279 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |    0.417 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |    0.738 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.828 |    1.006 | 
     | I0/U_4/\tsrDataReg_reg[6] | CLK ^          | DFFSR  | 0.280 | 0.034 |   0.861 |    1.040 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/U_4/\tsrDataReg_reg[7] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[7] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.860
- Setup                         0.139
+ Phase Shift                   7.000
= Required Time                 7.721
- Arrival Time                  7.888
= Slack Time                   -0.167
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.067 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.071 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    0.392 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    0.657 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    1.430 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    1.717 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    1.878 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    2.090 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    2.684 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 0.886 | 0.848 |   3.700 |    3.532 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.598 | 0.692 |   4.391 |    4.224 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.232 | 0.026 |   4.418 |    4.251 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X1   | 0.388 | 0.430 |   4.848 |    4.681 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX1   | 0.171 | 0.172 |   5.020 |    4.853 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.392 | 0.362 |   5.382 |    5.215 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.236 | 0.295 |   5.677 |    5.510 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.159 | 0.256 |   5.933 |    5.766 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.356 | 0.284 |   6.217 |    6.050 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.161 | 0.129 |   6.346 |    6.179 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.495 | 0.486 |   6.832 |    6.665 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 0.203 | 0.245 |   7.077 |    6.910 | 
     | I0/U_4/FE_OFC26_n5        | A v -> Y v     | BUFX2   | 0.472 | 0.522 |   7.599 |    7.432 | 
     | I0/U_4/U27                | B v -> Y ^     | AOI22X1 | 0.221 | 0.177 |   7.777 |    7.609 | 
     | I0/U_4/U26                | C ^ -> Y v     | OAI21X1 | 0.224 | 0.111 |   7.888 |    7.720 | 
     | I0/U_4/\tsrDataReg_reg[7] | D v            | DFFSR   | 0.224 | 0.001 |   7.888 |    7.721 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.267 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |    0.405 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |    0.726 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.828 |    0.995 | 
     | I0/U_4/\tsrDataReg_reg[7] | CLK ^          | DFFSR  | 0.280 | 0.033 |   0.860 |    1.028 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/U_4/\tsrDataReg_reg[5] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.858
- Setup                         0.137
+ Phase Shift                   7.000
= Required Time                 7.721
- Arrival Time                  7.881
= Slack Time                   -0.160
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.060 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.078 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    0.400 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    0.665 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    1.437 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    1.724 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    1.885 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    2.098 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    2.692 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 0.886 | 0.848 |   3.700 |    3.540 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.598 | 0.692 |   4.391 |    4.232 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.232 | 0.026 |   4.418 |    4.258 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X1   | 0.388 | 0.430 |   4.848 |    4.688 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX1   | 0.171 | 0.172 |   5.020 |    4.860 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.392 | 0.362 |   5.382 |    5.223 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.236 | 0.295 |   5.677 |    5.517 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.159 | 0.256 |   5.933 |    5.773 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.356 | 0.284 |   6.217 |    6.057 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.161 | 0.129 |   6.346 |    6.187 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.495 | 0.486 |   6.832 |    6.672 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 0.203 | 0.245 |   7.077 |    6.917 | 
     | I0/U_4/FE_OFC26_n5        | A v -> Y v     | BUFX2   | 0.472 | 0.522 |   7.599 |    7.439 | 
     | I0/U_4/U21                | B v -> Y ^     | AOI22X1 | 0.211 | 0.183 |   7.782 |    7.623 | 
     | I0/U_4/U20                | C ^ -> Y v     | OAI21X1 | 0.213 | 0.098 |   7.881 |    7.721 | 
     | I0/U_4/\tsrDataReg_reg[5] | D v            | DFFSR   | 0.213 | 0.000 |   7.881 |    7.721 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.260 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |    0.397 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |    0.719 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.828 |    0.987 | 
     | I0/U_4/\tsrDataReg_reg[5] | CLK ^          | DFFSR  | 0.280 | 0.031 |   0.858 |    1.018 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/U_4/\tsrDataReg_reg[3] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.868
- Setup                         0.137
+ Phase Shift                   7.000
= Required Time                 7.731
- Arrival Time                  7.884
= Slack Time                   -0.153
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.053 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.085 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    0.406 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    0.671 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    1.444 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    1.731 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    1.892 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    2.104 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    2.698 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 0.886 | 0.848 |   3.700 |    3.547 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.598 | 0.692 |   4.391 |    4.239 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.232 | 0.026 |   4.418 |    4.265 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X1   | 0.388 | 0.430 |   4.848 |    4.695 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX1   | 0.171 | 0.172 |   5.020 |    4.867 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.392 | 0.362 |   5.382 |    5.229 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.236 | 0.295 |   5.677 |    5.524 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.159 | 0.256 |   5.933 |    5.780 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.356 | 0.284 |   6.217 |    6.064 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.161 | 0.129 |   6.346 |    6.193 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.495 | 0.486 |   6.832 |    6.679 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 0.203 | 0.245 |   7.077 |    6.924 | 
     | I0/U_4/FE_OFC26_n5        | A v -> Y v     | BUFX2   | 0.472 | 0.522 |   7.599 |    7.446 | 
     | I0/U_4/U15                | B v -> Y ^     | AOI22X1 | 0.220 | 0.191 |   7.790 |    7.637 | 
     | I0/U_4/U14                | C ^ -> Y v     | OAI21X1 | 0.209 | 0.093 |   7.883 |    7.730 | 
     | I0/U_4/\tsrDataReg_reg[3] | D v            | DFFSR   | 0.209 | 0.000 |   7.884 |    7.731 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.253 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |    0.391 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |    0.712 | 
     | nclk__L2_I2               | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.839 |    0.992 | 
     | I0/U_4/\tsrDataReg_reg[3] | CLK ^          | DFFSR  | 0.297 | 0.029 |   0.868 |    1.021 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/U_4/\tsrDataReg_reg[1] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.863
- Setup                         0.128
+ Phase Shift                   7.000
= Required Time                 7.735
- Arrival Time                  7.884
= Slack Time                   -0.149
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.049 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.089 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    0.410 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    0.675 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    1.448 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    1.735 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    1.896 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    2.108 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    2.702 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 0.886 | 0.848 |   3.700 |    3.551 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.598 | 0.692 |   4.391 |    4.242 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.232 | 0.026 |   4.418 |    4.269 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X1   | 0.388 | 0.430 |   4.848 |    4.699 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX1   | 0.171 | 0.172 |   5.020 |    4.871 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.392 | 0.362 |   5.382 |    5.233 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.236 | 0.295 |   5.677 |    5.528 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.159 | 0.256 |   5.933 |    5.784 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.356 | 0.284 |   6.217 |    6.068 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.161 | 0.129 |   6.346 |    6.197 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.495 | 0.486 |   6.832 |    6.683 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 0.203 | 0.245 |   7.077 |    6.928 | 
     | I0/U_4/FE_OFC26_n5        | A v -> Y v     | BUFX2   | 0.472 | 0.522 |   7.599 |    7.450 | 
     | I0/U_4/U9                 | B v -> Y ^     | AOI22X1 | 0.211 | 0.182 |   7.781 |    7.632 | 
     | I0/U_4/U8                 | C ^ -> Y v     | OAI21X1 | 0.170 | 0.102 |   7.883 |    7.734 | 
     | I0/U_4/\tsrDataReg_reg[1] | D v            | DFFSR   | 0.170 | 0.000 |   7.884 |    7.735 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.249 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |    0.387 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |    0.708 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.828 |    0.977 | 
     | I0/U_4/\tsrDataReg_reg[1] | CLK ^          | DFFSR  | 0.280 | 0.035 |   0.863 |    1.012 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/U_4/\tsrDataReg_reg[4] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.868
- Setup                         0.140
+ Phase Shift                   7.000
= Required Time                 7.728
- Arrival Time                  7.875
= Slack Time                   -0.147
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.047 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.090 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    0.412 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    0.677 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    1.449 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    1.737 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    1.898 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    2.110 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    2.704 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 0.886 | 0.848 |   3.700 |    3.552 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.598 | 0.692 |   4.391 |    4.244 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.232 | 0.026 |   4.418 |    4.270 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X1   | 0.388 | 0.430 |   4.848 |    4.701 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX1   | 0.171 | 0.172 |   5.020 |    4.873 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.392 | 0.362 |   5.382 |    5.235 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.236 | 0.295 |   5.677 |    5.530 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.159 | 0.256 |   5.933 |    5.786 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.356 | 0.284 |   6.217 |    6.070 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.161 | 0.129 |   6.346 |    6.199 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.495 | 0.486 |   6.832 |    6.685 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 0.203 | 0.245 |   7.077 |    6.930 | 
     | I0/U_4/FE_OFC26_n5        | A v -> Y v     | BUFX2   | 0.472 | 0.522 |   7.599 |    7.452 | 
     | I0/U_4/U18                | B v -> Y ^     | AOI22X1 | 0.201 | 0.169 |   7.768 |    7.621 | 
     | I0/U_4/U17                | C ^ -> Y v     | OAI21X1 | 0.221 | 0.107 |   7.875 |    7.727 | 
     | I0/U_4/\tsrDataReg_reg[4] | D v            | DFFSR   | 0.221 | 0.001 |   7.875 |    7.728 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.247 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |    0.385 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |    0.707 | 
     | nclk__L2_I2               | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.839 |    0.986 | 
     | I0/U_4/\tsrDataReg_reg[4] | CLK ^          | DFFSR  | 0.297 | 0.028 |   0.868 |    1.015 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/U_4/\tsrDataReg_reg[2] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.868
- Setup                         0.138
+ Phase Shift                   7.000
= Required Time                 7.730
- Arrival Time                  7.875
= Slack Time                   -0.145
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.045 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.093 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    0.414 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    0.679 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    1.452 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    1.739 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    1.900 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    2.112 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    2.706 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 0.886 | 0.848 |   3.700 |    3.555 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.598 | 0.692 |   4.391 |    4.246 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.232 | 0.026 |   4.418 |    4.273 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X1   | 0.388 | 0.430 |   4.848 |    4.703 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX1   | 0.171 | 0.172 |   5.020 |    4.875 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.392 | 0.362 |   5.382 |    5.237 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.236 | 0.295 |   5.677 |    5.532 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.159 | 0.256 |   5.933 |    5.788 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.356 | 0.284 |   6.217 |    6.072 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.161 | 0.129 |   6.346 |    6.201 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.495 | 0.486 |   6.832 |    6.687 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 0.203 | 0.245 |   7.077 |    6.932 | 
     | I0/U_4/FE_OFC26_n5        | A v -> Y v     | BUFX2   | 0.472 | 0.522 |   7.599 |    7.454 | 
     | I0/U_4/U12                | B v -> Y ^     | AOI22X1 | 0.210 | 0.178 |   7.777 |    7.632 | 
     | I0/U_4/U11                | C ^ -> Y v     | OAI21X1 | 0.213 | 0.098 |   7.875 |    7.730 | 
     | I0/U_4/\tsrDataReg_reg[2] | D v            | DFFSR   | 0.213 | 0.000 |   7.875 |    7.730 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.245 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |    0.383 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |    0.704 | 
     | nclk__L2_I2               | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.839 |    0.984 | 
     | I0/U_4/\tsrDataReg_reg[2] | CLK ^          | DFFSR  | 0.297 | 0.029 |   0.868 |    1.013 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/U_6/\count1_reg[2] /CLK 
Endpoint:   I0/U_6/\count1_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.854
- Setup                         0.147
+ Phase Shift                   7.000
= Required Time                 7.708
- Arrival Time                  7.037
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.771 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.909 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.230 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    1.495 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.268 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    2.555 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    2.716 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    2.928 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    3.522 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.408 | 0.461 |   3.313 |    3.983 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.632 | 0.521 |   3.834 |    4.505 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.299 | 0.291 |   4.125 |    4.796 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.615 | 0.449 |   4.573 |    5.244 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.206 | 0.355 |   4.929 |    5.599 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.272 | 0.138 |   5.066 |    5.737 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.322 | 0.207 |   5.274 |    5.945 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.391 | 0.359 |   5.633 |    6.304 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.306 | 0.149 |   5.782 |    6.453 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.265 | 0.262 |   6.044 |    6.715 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.363 | 0.218 |   6.262 |    6.933 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.185 | 0.090 |   6.352 |    7.023 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X2  | 0.433 | 0.501 |   6.853 |    7.524 | 
     | I0/U_6/U89            | A v -> Y ^     | OAI21X1 | 0.211 | 0.184 |   7.037 |    7.707 | 
     | I0/U_6/\count1_reg[2] | D ^            | DFFSR   | 0.211 | 0.000 |   7.037 |    7.708 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.571 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.433 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.112 | 
     | nclk__L2_I5           | A v -> Y ^     | INVX8  | 0.269 | 0.282 |   0.841 |    0.170 | 
     | I0/U_6/\count1_reg[2] | CLK ^          | DFFSR  | 0.274 | 0.014 |   0.854 |    0.184 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/U_6/\count1_reg[0] /CLK 
Endpoint:   I0/U_6/\count1_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.854
- Setup                         0.147
+ Phase Shift                   7.000
= Required Time                 7.707
- Arrival Time                  7.036
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.771 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.909 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.231 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    1.496 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.268 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    2.555 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    2.716 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    2.929 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    3.523 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.408 | 0.461 |   3.313 |    3.984 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.632 | 0.521 |   3.834 |    4.505 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.299 | 0.291 |   4.125 |    4.796 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.615 | 0.449 |   4.573 |    5.245 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.206 | 0.355 |   4.929 |    5.600 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.272 | 0.138 |   5.066 |    5.738 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.322 | 0.207 |   5.274 |    5.945 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.391 | 0.359 |   5.633 |    6.304 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.306 | 0.149 |   5.782 |    6.454 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.265 | 0.262 |   6.044 |    6.716 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.363 | 0.218 |   6.262 |    6.934 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.185 | 0.090 |   6.352 |    7.024 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X2  | 0.433 | 0.501 |   6.853 |    7.524 | 
     | I0/U_6/U93            | A v -> Y ^     | OAI21X1 | 0.211 | 0.183 |   7.035 |    7.707 | 
     | I0/U_6/\count1_reg[0] | D ^            | DFFSR   | 0.211 | 0.000 |   7.036 |    7.707 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.571 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.434 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.112 | 
     | nclk__L2_I5           | A v -> Y ^     | INVX8  | 0.269 | 0.282 |   0.841 |    0.170 | 
     | I0/U_6/\count1_reg[0] | CLK ^          | DFFSR  | 0.274 | 0.013 |   0.854 |    0.182 | 
     +--------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/U_6/\count1_reg[4] /CLK 
Endpoint:   I0/U_6/\count1_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.866
- Setup                         0.140
+ Phase Shift                   7.000
= Required Time                 7.726
- Arrival Time                  7.043
= Slack Time                    0.682
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.782 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.920 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.242 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    1.507 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.279 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    2.566 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    2.727 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    2.940 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    3.534 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.408 | 0.461 |   3.313 |    3.995 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.632 | 0.521 |   3.834 |    4.516 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.299 | 0.291 |   4.125 |    4.807 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.615 | 0.449 |   4.573 |    5.256 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.206 | 0.355 |   4.929 |    5.611 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.272 | 0.138 |   5.066 |    5.749 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.322 | 0.207 |   5.274 |    5.956 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.391 | 0.359 |   5.633 |    6.315 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.306 | 0.149 |   5.782 |    6.465 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.265 | 0.262 |   6.044 |    6.727 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.363 | 0.218 |   6.262 |    6.945 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.185 | 0.090 |   6.352 |    7.035 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X2  | 0.433 | 0.501 |   6.853 |    7.535 | 
     | I0/U_6/U85            | A v -> Y ^     | OAI21X1 | 0.215 | 0.190 |   7.043 |    7.725 | 
     | I0/U_6/\count1_reg[4] | D ^            | DFFSR   | 0.215 | 0.001 |   7.043 |    7.726 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.582 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.445 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.123 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |    0.142 | 
     | I0/U_6/\count1_reg[4] | CLK ^          | DFFSR  | 0.295 | 0.041 |   0.866 |    0.184 | 
     +--------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/U_6/\count1_reg[5] /CLK 
Endpoint:   I0/U_6/\count1_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.866
- Setup                         0.140
+ Phase Shift                   7.000
= Required Time                 7.726
- Arrival Time                  7.043
= Slack Time                    0.683
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.783 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.921 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.243 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    1.508 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.280 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    2.567 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    2.728 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    2.941 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    3.535 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.408 | 0.461 |   3.313 |    3.996 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.632 | 0.521 |   3.834 |    4.517 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.299 | 0.291 |   4.125 |    4.808 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.615 | 0.449 |   4.573 |    5.257 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.206 | 0.355 |   4.929 |    5.612 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.272 | 0.138 |   5.066 |    5.750 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.322 | 0.207 |   5.274 |    5.957 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.391 | 0.359 |   5.633 |    6.316 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.306 | 0.149 |   5.782 |    6.466 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.265 | 0.262 |   6.044 |    6.727 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.363 | 0.218 |   6.262 |    6.946 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.185 | 0.090 |   6.352 |    7.036 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X2  | 0.433 | 0.501 |   6.853 |    7.536 | 
     | I0/U_6/U82            | A v -> Y ^     | OAI21X1 | 0.214 | 0.189 |   7.042 |    7.725 | 
     | I0/U_6/\count1_reg[5] | D ^            | DFFSR   | 0.214 | 0.001 |   7.043 |    7.726 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.583 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.446 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.124 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |    0.141 | 
     | I0/U_6/\count1_reg[5] | CLK ^          | DFFSR  | 0.295 | 0.041 |   0.866 |    0.183 | 
     +--------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/U_6/\count1_reg[6] /CLK 
Endpoint:   I0/U_6/\count1_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.862
- Setup                         0.139
+ Phase Shift                   7.000
= Required Time                 7.723
- Arrival Time                  7.037
= Slack Time                    0.686
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.786 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.924 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.245 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    1.510 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.283 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    2.570 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    2.731 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    2.943 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    3.537 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.408 | 0.461 |   3.313 |    3.999 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.632 | 0.521 |   3.834 |    4.520 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.299 | 0.291 |   4.125 |    4.811 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.615 | 0.449 |   4.573 |    5.259 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.206 | 0.355 |   4.929 |    5.615 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.272 | 0.138 |   5.066 |    5.752 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.322 | 0.207 |   5.274 |    5.960 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.391 | 0.359 |   5.633 |    6.319 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.306 | 0.149 |   5.782 |    6.468 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.265 | 0.262 |   6.044 |    6.730 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.363 | 0.218 |   6.262 |    6.948 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.185 | 0.090 |   6.352 |    7.038 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X2  | 0.433 | 0.501 |   6.853 |    7.539 | 
     | I0/U_6/U76            | A v -> Y ^     | OAI21X1 | 0.209 | 0.184 |   7.037 |    7.723 | 
     | I0/U_6/\count1_reg[6] | D ^            | DFFSR   | 0.209 | 0.000 |   7.037 |    7.723 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.586 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.448 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.127 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |    0.138 | 
     | I0/U_6/\count1_reg[6] | CLK ^          | DFFSR  | 0.294 | 0.038 |   0.862 |    0.176 | 
     +--------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/U_6/\count1_reg[1] /CLK 
Endpoint:   I0/U_6/\count1_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.849
- Setup                         0.139
+ Phase Shift                   7.000
= Required Time                 7.710
- Arrival Time                  7.023
= Slack Time                    0.687
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.787 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.925 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.246 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    1.511 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.284 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    2.571 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    2.732 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    2.944 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    3.538 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.408 | 0.461 |   3.313 |    4.000 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.632 | 0.521 |   3.834 |    4.521 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.299 | 0.291 |   4.125 |    4.812 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.615 | 0.449 |   4.573 |    5.260 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.206 | 0.355 |   4.929 |    5.616 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.272 | 0.138 |   5.066 |    5.753 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.322 | 0.207 |   5.274 |    5.961 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.391 | 0.359 |   5.633 |    6.320 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.306 | 0.149 |   5.782 |    6.469 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.265 | 0.262 |   6.044 |    6.731 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.363 | 0.218 |   6.262 |    6.949 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.185 | 0.090 |   6.352 |    7.039 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X2  | 0.433 | 0.501 |   6.853 |    7.540 | 
     | I0/U_6/U91            | A v -> Y ^     | OAI21X1 | 0.202 | 0.170 |   7.023 |    7.710 | 
     | I0/U_6/\count1_reg[1] | D ^            | DFFSR   | 0.202 | 0.000 |   7.023 |    7.710 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.587 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.449 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.128 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |    0.137 | 
     | I0/U_6/\count1_reg[1] | CLK ^          | DFFSR  | 0.290 | 0.025 |   0.849 |    0.162 | 
     +--------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/U_6/\count1_reg[3] /CLK 
Endpoint:   I0/U_6/\count1_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.866
- Setup                         0.137
+ Phase Shift                   7.000
= Required Time                 7.729
- Arrival Time                  7.028
= Slack Time                    0.701
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.801 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.939 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.260 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    1.525 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.298 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    2.585 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    2.746 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    2.958 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    3.552 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.408 | 0.461 |   3.313 |    4.014 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.632 | 0.521 |   3.834 |    4.535 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.299 | 0.291 |   4.125 |    4.826 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.615 | 0.449 |   4.573 |    5.274 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.206 | 0.355 |   4.929 |    5.630 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.272 | 0.138 |   5.066 |    5.767 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.322 | 0.207 |   5.274 |    5.975 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.391 | 0.359 |   5.633 |    6.334 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.306 | 0.149 |   5.782 |    6.483 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.265 | 0.262 |   6.044 |    6.745 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.363 | 0.218 |   6.262 |    6.963 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.185 | 0.090 |   6.352 |    7.053 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X2  | 0.433 | 0.501 |   6.853 |    7.554 | 
     | I0/U_6/U87            | A v -> Y ^     | OAI21X1 | 0.202 | 0.175 |   7.027 |    7.728 | 
     | I0/U_6/\count1_reg[3] | D ^            | DFFSR   | 0.202 | 0.000 |   7.028 |    7.729 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.601 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.463 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.142 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |    0.123 | 
     | I0/U_6/\count1_reg[3] | CLK ^          | DFFSR  | 0.295 | 0.042 |   0.866 |    0.165 | 
     +--------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/U_6/\count2_reg[1] /CLK 
Endpoint:   I0/U_6/\count2_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         0.149
+ Phase Shift                   7.000
= Required Time                 7.721
- Arrival Time                  6.960
= Slack Time                    0.761
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.861 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.999 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.320 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    1.585 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.358 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    2.645 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    2.806 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    3.018 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    3.612 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.408 | 0.461 |   3.313 |    4.074 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.632 | 0.521 |   3.834 |    4.595 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.299 | 0.291 |   4.125 |    4.886 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.615 | 0.449 |   4.573 |    5.334 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.206 | 0.355 |   4.929 |    5.690 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.272 | 0.138 |   5.066 |    5.827 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.322 | 0.207 |   5.274 |    6.035 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.391 | 0.359 |   5.633 |    6.394 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.306 | 0.149 |   5.782 |    6.543 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.265 | 0.262 |   6.044 |    6.805 | 
     | I0/U_6/U72            | C v -> Y ^     | OAI21X1 | 0.302 | 0.244 |   6.289 |    7.050 | 
     | I0/U_6/U71            | A ^ -> Y v     | INVX1   | 0.506 | 0.461 |   6.749 |    7.510 | 
     | I0/U_6/U68            | A v -> Y ^     | OAI21X1 | 0.250 | 0.210 |   6.960 |    7.721 | 
     | I0/U_6/\count2_reg[1] | D ^            | DFFSR   | 0.250 | 0.001 |   6.960 |    7.721 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.661 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.523 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.202 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |    0.063 | 
     | I0/U_6/\count2_reg[1] | CLK ^          | DFFSR  | 0.296 | 0.045 |   0.870 |    0.109 | 
     +--------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/U_6/\count2_reg[2] /CLK 
Endpoint:   I0/U_6/\count2_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.867
- Setup                         0.145
+ Phase Shift                   7.000
= Required Time                 7.722
- Arrival Time                  6.946
= Slack Time                    0.776
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.876 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    1.013 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.335 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    1.600 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.372 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    2.660 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    2.821 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    3.033 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    3.627 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.408 | 0.461 |   3.313 |    4.088 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.632 | 0.521 |   3.834 |    4.610 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.299 | 0.291 |   4.125 |    4.901 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.615 | 0.449 |   4.573 |    5.349 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.206 | 0.355 |   4.929 |    5.704 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.272 | 0.138 |   5.066 |    5.842 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.322 | 0.207 |   5.274 |    6.050 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.391 | 0.359 |   5.633 |    6.409 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.306 | 0.149 |   5.782 |    6.558 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.265 | 0.262 |   6.044 |    6.820 | 
     | I0/U_6/U72            | C v -> Y ^     | OAI21X1 | 0.302 | 0.244 |   6.289 |    7.064 | 
     | I0/U_6/U71            | A ^ -> Y v     | INVX1   | 0.506 | 0.461 |   6.749 |    7.525 | 
     | I0/U_6/U66            | A v -> Y ^     | OAI21X1 | 0.239 | 0.197 |   6.946 |    7.722 | 
     | I0/U_6/\count2_reg[2] | D ^            | DFFSR   | 0.239 | 0.001 |   6.946 |    7.722 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.676 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.538 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.217 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |    0.049 | 
     | I0/U_6/\count2_reg[2] | CLK ^          | DFFSR  | 0.295 | 0.043 |   0.867 |    0.091 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/U_6/\count2_reg[0] /CLK 
Endpoint:   I0/U_6/\count2_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         0.145
+ Phase Shift                   7.000
= Required Time                 7.725
- Arrival Time                  6.949
= Slack Time                    0.776
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.876 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    1.014 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.335 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    1.600 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.373 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    2.660 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    2.821 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    3.033 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    3.627 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.408 | 0.461 |   3.313 |    4.089 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.632 | 0.521 |   3.834 |    4.610 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.299 | 0.291 |   4.125 |    4.901 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.615 | 0.449 |   4.573 |    5.349 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.206 | 0.355 |   4.929 |    5.705 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.272 | 0.138 |   5.066 |    5.842 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.322 | 0.207 |   5.274 |    6.050 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.391 | 0.359 |   5.633 |    6.409 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.306 | 0.149 |   5.782 |    6.558 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.265 | 0.262 |   6.044 |    6.820 | 
     | I0/U_6/U72            | C v -> Y ^     | OAI21X1 | 0.302 | 0.244 |   6.289 |    7.065 | 
     | I0/U_6/U71            | A ^ -> Y v     | INVX1   | 0.506 | 0.461 |   6.749 |    7.525 | 
     | I0/U_6/U70            | A v -> Y ^     | MUX2X1  | 0.240 | 0.199 |   6.949 |    7.725 | 
     | I0/U_6/\count2_reg[0] | D ^            | DFFSR   | 0.240 | 0.000 |   6.949 |    7.725 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.676 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.538 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.217 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |    0.048 | 
     | I0/U_6/\count2_reg[0] | CLK ^          | DFFSR  | 0.296 | 0.046 |   0.870 |    0.094 | 
     +--------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/U_6/\count2_reg[3] /CLK 
Endpoint:   I0/U_6/\count2_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.864
- Setup                         0.143
+ Phase Shift                   7.000
= Required Time                 7.721
- Arrival Time                  6.934
= Slack Time                    0.787
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    0.887 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    1.025 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.346 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    1.611 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.384 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    2.671 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    2.832 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    3.044 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    3.638 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.408 | 0.461 |   3.313 |    4.100 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.632 | 0.521 |   3.834 |    4.621 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.299 | 0.291 |   4.125 |    4.912 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.615 | 0.449 |   4.573 |    5.360 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.206 | 0.355 |   4.929 |    5.716 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.272 | 0.138 |   5.066 |    5.853 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.322 | 0.207 |   5.274 |    6.061 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.391 | 0.359 |   5.633 |    6.420 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.306 | 0.149 |   5.782 |    6.569 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.265 | 0.262 |   6.044 |    6.831 | 
     | I0/U_6/U72            | C v -> Y ^     | OAI21X1 | 0.302 | 0.244 |   6.289 |    7.076 | 
     | I0/U_6/U71            | A ^ -> Y v     | INVX1   | 0.506 | 0.461 |   6.749 |    7.536 | 
     | I0/U_6/U64            | A v -> Y ^     | OAI21X1 | 0.228 | 0.184 |   6.934 |    7.721 | 
     | I0/U_6/\count2_reg[3] | D ^            | DFFSR   | 0.228 | 0.000 |   6.934 |    7.721 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.687 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.549 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.228 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |    0.037 | 
     | I0/U_6/\count2_reg[3] | CLK ^          | DFFSR  | 0.294 | 0.040 |   0.864 |    0.077 | 
     +--------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/U_6/\count2_reg[4] /CLK 
Endpoint:   I0/U_6/\count2_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.867
- Setup                         0.115
+ Phase Shift                   7.000
= Required Time                 7.751
- Arrival Time                  6.559
= Slack Time                    1.192
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.292 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    1.430 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.751 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    2.016 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.789 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    3.076 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    3.237 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    3.449 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    4.043 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.408 | 0.461 |   3.313 |    4.505 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.632 | 0.521 |   3.834 |    5.026 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.299 | 0.291 |   4.125 |    5.317 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.615 | 0.449 |   4.573 |    5.765 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.206 | 0.355 |   4.929 |    6.120 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.272 | 0.138 |   5.066 |    6.258 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.322 | 0.207 |   5.274 |    6.466 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.391 | 0.359 |   5.633 |    6.825 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.306 | 0.149 |   5.782 |    6.974 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.265 | 0.262 |   6.044 |    7.236 | 
     | I0/U_6/U72            | C v -> Y ^     | OAI21X1 | 0.302 | 0.244 |   6.289 |    7.480 | 
     | I0/U_6/U26            | A ^ -> Y v     | AOI22X1 | 0.229 | 0.173 |   6.461 |    7.653 | 
     | I0/U_6/U27            | A v -> Y ^     | INVX2   | 0.096 | 0.098 |   6.559 |    7.751 | 
     | I0/U_6/\count2_reg[4] | D ^            | DFFSR   | 0.096 | 0.000 |   6.559 |    7.751 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -1.092 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.954 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.633 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -0.367 | 
     | I0/U_6/\count2_reg[4] | CLK ^          | DFFSR  | 0.295 | 0.042 |   0.867 |   -0.325 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/U_5/\count_reg[1] /CLK 
Endpoint:   I0/U_5/\count_reg[1] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.860
- Setup                         0.118
+ Phase Shift                   7.000
= Required Time                 7.742
- Arrival Time                  6.543
= Slack Time                    1.199
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.299 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    1.437 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.758 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    2.023 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.796 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    3.083 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    3.244 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    3.456 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    4.050 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 0.886 | 0.848 |   3.700 |    4.899 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.598 | 0.692 |   4.391 |    5.591 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.232 | 0.026 |   4.418 |    5.617 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X1   | 0.388 | 0.430 |   4.848 |    6.047 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.237 | 0.297 |   5.145 |    6.344 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.248 | 0.234 |   5.378 |    6.577 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.259 | 0.245 |   5.623 |    6.822 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.731 | 0.507 |   6.130 |    7.329 | 
     | I0/U_5/U27            | B v -> Y v     | AND2X1  | 0.116 | 0.413 |   6.543 |    7.742 | 
     | I0/U_5/\count_reg[1]  | D v            | DFFSR   | 0.116 | 0.000 |   6.543 |    7.742 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -1.099 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.961 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.640 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.839 |   -0.360 | 
     | I0/U_5/\count_reg[1] | CLK ^          | DFFSR  | 0.297 | 0.021 |   0.860 |   -0.339 | 
     +-------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/U_5/\count_reg[2] /CLK 
Endpoint:   I0/U_5/\count_reg[2] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.860
- Setup                         0.117
+ Phase Shift                   7.000
= Required Time                 7.743
- Arrival Time                  6.541
= Slack Time                    1.202
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.302 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    1.440 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.762 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    2.027 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.799 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    3.086 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    3.247 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    3.460 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    4.054 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 0.886 | 0.848 |   3.700 |    4.902 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.598 | 0.692 |   4.391 |    5.594 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.232 | 0.026 |   4.418 |    5.620 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X1   | 0.388 | 0.430 |   4.848 |    6.050 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.237 | 0.297 |   5.145 |    6.347 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.248 | 0.234 |   5.378 |    6.581 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.259 | 0.245 |   5.623 |    6.825 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.731 | 0.507 |   6.130 |    7.332 | 
     | I0/U_5/U26            | B v -> Y v     | AND2X1  | 0.114 | 0.410 |   6.540 |    7.743 | 
     | I0/U_5/\count_reg[2]  | D v            | DFFSR   | 0.114 | 0.000 |   6.541 |    7.743 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -1.102 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.965 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.643 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.839 |   -0.363 | 
     | I0/U_5/\count_reg[2] | CLK ^          | DFFSR  | 0.297 | 0.021 |   0.860 |   -0.342 | 
     +-------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/U_5/\count_reg[0] /CLK 
Endpoint:   I0/U_5/\count_reg[0] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.863
- Setup                         0.117
+ Phase Shift                   7.000
= Required Time                 7.746
- Arrival Time                  6.539
= Slack Time                    1.207
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.307 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    1.445 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.767 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    2.032 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.804 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    3.091 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    3.252 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    3.465 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    4.059 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 0.886 | 0.848 |   3.700 |    4.907 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.598 | 0.692 |   4.391 |    5.599 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.232 | 0.026 |   4.418 |    5.625 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X1   | 0.388 | 0.430 |   4.848 |    6.056 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.237 | 0.297 |   5.145 |    6.352 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.248 | 0.234 |   5.378 |    6.586 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.259 | 0.245 |   5.623 |    6.831 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.731 | 0.507 |   6.130 |    7.337 | 
     | I0/U_5/U28            | B v -> Y v     | AND2X1  | 0.111 | 0.408 |   6.538 |    7.746 | 
     | I0/U_5/\count_reg[0]  | D v            | DFFSR   | 0.111 | 0.000 |   6.539 |    7.746 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -1.107 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.970 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.648 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.839 |   -0.368 | 
     | I0/U_5/\count_reg[0] | CLK ^          | DFFSR  | 0.297 | 0.023 |   0.863 |   -0.345 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/U_5/\count_reg[3] /CLK 
Endpoint:   I0/U_5/\count_reg[3] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.862
- Setup                         0.115
+ Phase Shift                   7.000
= Required Time                 7.746
- Arrival Time                  6.532
= Slack Time                    1.215
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.314 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    1.452 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.774 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    2.039 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.811 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    3.098 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    3.259 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    3.472 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    4.066 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 0.886 | 0.848 |   3.700 |    4.914 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.598 | 0.692 |   4.391 |    5.606 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.232 | 0.026 |   4.418 |    5.632 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X1   | 0.388 | 0.430 |   4.848 |    6.063 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.237 | 0.297 |   5.145 |    6.359 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.248 | 0.234 |   5.378 |    6.593 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.259 | 0.245 |   5.623 |    6.838 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.731 | 0.507 |   6.130 |    7.345 | 
     | I0/U_5/U25            | B v -> Y v     | AND2X1  | 0.105 | 0.402 |   6.531 |    7.746 | 
     | I0/U_5/\count_reg[3]  | D v            | DFFSR   | 0.105 | 0.000 |   6.532 |    7.746 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -1.115 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.977 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.655 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.839 |   -0.375 | 
     | I0/U_5/\count_reg[3] | CLK ^          | DFFSR  | 0.297 | 0.023 |   0.862 |   -0.353 | 
     +-------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/U_5/\count_reg[5] /CLK 
Endpoint:   I0/U_5/\count_reg[5] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
- Setup                         0.117
+ Phase Shift                   7.000
= Required Time                 7.755
- Arrival Time                  6.539
= Slack Time                    1.216
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.316 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    1.454 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.776 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    2.041 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.813 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    3.100 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    3.261 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    3.474 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    4.068 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 0.886 | 0.848 |   3.700 |    4.916 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.598 | 0.692 |   4.391 |    5.608 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.232 | 0.026 |   4.418 |    5.634 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X1   | 0.388 | 0.430 |   4.848 |    6.064 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.237 | 0.297 |   5.145 |    6.361 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.248 | 0.234 |   5.378 |    6.595 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.259 | 0.245 |   5.623 |    6.839 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.731 | 0.507 |   6.130 |    7.346 | 
     | I0/U_5/U23            | B v -> Y v     | AND2X1  | 0.113 | 0.409 |   6.539 |    7.755 | 
     | I0/U_5/\count_reg[5]  | D v            | DFFSR   | 0.113 | 0.000 |   6.539 |    7.755 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -1.116 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.979 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.657 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.839 |   -0.377 | 
     | I0/U_5/\count_reg[5] | CLK ^          | DFFSR  | 0.297 | 0.034 |   0.873 |   -0.344 | 
     +-------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/U_5/\count_reg[6] /CLK 
Endpoint:   I0/U_5/\count_reg[6] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.872
- Setup                         0.116
+ Phase Shift                   7.000
= Required Time                 7.756
- Arrival Time                  6.532
= Slack Time                    1.224
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.324 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    1.462 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.783 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    2.048 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.821 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    3.108 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    3.269 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    3.481 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    4.075 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 0.886 | 0.848 |   3.700 |    4.924 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.598 | 0.692 |   4.391 |    5.616 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.232 | 0.026 |   4.418 |    5.642 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X1   | 0.388 | 0.430 |   4.848 |    6.072 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.237 | 0.297 |   5.145 |    6.369 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.248 | 0.234 |   5.378 |    6.602 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.259 | 0.245 |   5.623 |    6.847 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.731 | 0.507 |   6.130 |    7.354 | 
     | I0/U_5/U22            | B v -> Y v     | AND2X1  | 0.106 | 0.402 |   6.532 |    7.756 | 
     | I0/U_5/\count_reg[6]  | D v            | DFFSR   | 0.106 | 0.000 |   6.532 |    7.756 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -1.124 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.986 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.665 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.839 |   -0.385 | 
     | I0/U_5/\count_reg[6] | CLK ^          | DFFSR  | 0.297 | 0.033 |   0.872 |   -0.352 | 
     +-------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/U_5/\count_reg[8] /CLK 
Endpoint:   I0/U_5/\count_reg[8] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.871
- Setup                         0.116
+ Phase Shift                   7.000
= Required Time                 7.755
- Arrival Time                  6.531
= Slack Time                    1.224
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.324 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    1.462 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.783 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    2.048 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.821 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    3.108 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    3.269 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    3.481 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    4.075 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 0.886 | 0.848 |   3.700 |    4.924 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.598 | 0.692 |   4.391 |    5.616 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.232 | 0.026 |   4.418 |    5.642 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X1   | 0.388 | 0.430 |   4.848 |    6.072 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.237 | 0.297 |   5.145 |    6.369 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.248 | 0.234 |   5.378 |    6.602 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.259 | 0.245 |   5.623 |    6.847 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.731 | 0.507 |   6.130 |    7.354 | 
     | I0/U_5/U20            | B v -> Y v     | AND2X1  | 0.109 | 0.400 |   6.530 |    7.754 | 
     | I0/U_5/\count_reg[8]  | D v            | DFFSR   | 0.109 | 0.000 |   6.531 |    7.755 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -1.124 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.986 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.665 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.839 |   -0.385 | 
     | I0/U_5/\count_reg[8] | CLK ^          | DFFSR  | 0.297 | 0.032 |   0.871 |   -0.353 | 
     +-------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/U_5/\count_reg[4] /CLK 
Endpoint:   I0/U_5/\count_reg[4] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
- Setup                         0.115
+ Phase Shift                   7.000
= Required Time                 7.758
- Arrival Time                  6.530
= Slack Time                    1.227
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.327 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    1.465 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.787 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    2.052 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.824 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    3.111 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    3.272 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    3.485 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    4.079 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 0.886 | 0.848 |   3.700 |    4.927 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.598 | 0.692 |   4.391 |    5.619 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.232 | 0.026 |   4.418 |    5.645 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X1   | 0.388 | 0.430 |   4.848 |    6.075 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.237 | 0.297 |   5.145 |    6.372 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.248 | 0.234 |   5.378 |    6.606 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.259 | 0.245 |   5.623 |    6.850 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.731 | 0.507 |   6.130 |    7.357 | 
     | I0/U_5/U24            | B v -> Y v     | AND2X1  | 0.103 | 0.400 |   6.530 |    7.758 | 
     | I0/U_5/\count_reg[4]  | D v            | DFFSR   | 0.103 | 0.000 |   6.530 |    7.758 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -1.127 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.990 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.668 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.839 |   -0.388 | 
     | I0/U_5/\count_reg[4] | CLK ^          | DFFSR  | 0.296 | 0.034 |   0.873 |   -0.355 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/U_5/\count_reg[7] /CLK 
Endpoint:   I0/U_5/\count_reg[7] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.872
- Setup                         0.116
+ Phase Shift                   7.000
= Required Time                 7.756
- Arrival Time                  6.528
= Slack Time                    1.228
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.328 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    1.465 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    1.787 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    2.052 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    2.824 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    3.112 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    3.273 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    3.485 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    4.079 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 0.886 | 0.848 |   3.700 |    4.927 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.598 | 0.692 |   4.391 |    5.619 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.232 | 0.026 |   4.418 |    5.646 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X1   | 0.388 | 0.430 |   4.848 |    6.076 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.237 | 0.297 |   5.145 |    6.372 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.248 | 0.234 |   5.378 |    6.606 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.259 | 0.245 |   5.623 |    6.851 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.731 | 0.507 |   6.130 |    7.358 | 
     | I0/U_5/U21            | B v -> Y v     | AND2X1  | 0.106 | 0.398 |   6.528 |    7.756 | 
     | I0/U_5/\count_reg[7]  | D v            | DFFSR   | 0.106 | 0.000 |   6.528 |    7.756 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -1.128 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -0.990 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -0.669 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.839 |   -0.389 | 
     | I0/U_5/\count_reg[7] | CLK ^          | DFFSR  | 0.297 | 0.032 |   0.872 |   -0.356 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/U_6/\sd_reg[1] /CLK 
Endpoint:   I0/U_6/\sd_reg[1] /D     (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.858
- Setup                         0.136
+ Phase Shift                   7.000
= Required Time                 7.722
- Arrival Time                  5.881
= Slack Time                    1.841
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    1.941 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.079 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.400 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    2.666 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    3.438 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    3.725 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    3.886 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    4.099 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    4.692 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.408 | 0.461 |   3.313 |    5.154 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.632 | 0.521 |   3.834 |    5.675 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.299 | 0.291 |   4.125 |    5.966 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.615 | 0.449 |   4.573 |    6.414 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.206 | 0.355 |   4.929 |    6.770 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.272 | 0.138 |   5.066 |    6.907 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.322 | 0.207 |   5.274 |    7.115 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.391 | 0.359 |   5.633 |    7.474 | 
     | I0/U_6/U48            | B v -> Y ^     | NAND3X1 | 0.191 | 0.247 |   5.880 |    7.721 | 
     | I0/U_6/\sd_reg[1]     | D ^            | DFFSR   | 0.191 | 0.000 |   5.881 |    7.722 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |   -1.741 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -1.603 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.282 | 
     | nclk__L2_I4       | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -1.017 | 
     | I0/U_6/\sd_reg[1] | CLK ^          | DFFSR  | 0.292 | 0.034 |   0.858 |   -0.983 | 
     +----------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/U_5/sclReg_reg/CLK 
Endpoint:   I0/U_5/sclReg_reg/D  (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\sd_reg[2] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.868
- Setup                         0.147
+ Phase Shift                   7.000
= Required Time                 7.721
- Arrival Time                  5.737
= Slack Time                    1.984
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                   |                |         |       |       |  Time   |   Time   | 
     |-------------------+----------------+---------+-------+-------+---------+----------| 
     |                   | clk ^          |         | 0.161 |       |   0.100 |    2.084 | 
     | U6                | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.222 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.543 | 
     | nclk__L2_I4       | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    2.809 | 
     | I0/U_6/\sd_reg[2] | CLK ^ -> Q v   | DFFSR   | 0.691 | 1.041 |   1.865 |    3.850 | 
     | I0/U_6/U227       | B v -> Y ^     | NOR2X1  | 0.439 | 0.385 |   2.251 |    4.235 | 
     | I0/U_6/U210       | C ^ -> Y v     | NAND3X1 | 0.523 | 0.328 |   2.578 |    4.562 | 
     | I0/U_6/U206       | A v -> Y ^     | NAND2X1 | 0.413 | 0.442 |   3.020 |    5.004 | 
     | I0/U_6/U205       | A ^ -> Y v     | INVX1   | 0.366 | 0.367 |   3.387 |    5.371 | 
     | I0/U_6/U204       | B v -> Y ^     | NAND2X1 | 0.512 | 0.460 |   3.847 |    5.831 | 
     | I0/U_6/U198       | A ^ -> Y v     | NOR3X1  | 0.462 | 0.515 |   4.362 |    6.346 | 
     | I0/U_6/U197       | C v -> Y ^     | OAI21X1 | 0.336 | 0.225 |   4.587 |    6.571 | 
     | I0/U_6/U196       | B ^ -> Y ^     | OR2X1   | 0.361 | 0.479 |   5.066 |    7.050 | 
     | I0/U_5/U38        | A ^ -> Y v     | INVX1   | 0.167 | 0.164 |   5.231 |    7.215 | 
     | I0/U_5/U37        | A v -> Y ^     | NOR2X1  | 0.360 | 0.243 |   5.474 |    7.458 | 
     | I0/U_5/U36        | B ^ -> Y v     | NAND2X1 | 0.177 | 0.123 |   5.596 |    7.581 | 
     | I0/U_5/U35        | C v -> Y ^     | OAI21X1 | 0.247 | 0.140 |   5.737 |    7.721 | 
     | I0/U_5/sclReg_reg | D ^            | DFFSR   | 0.247 | 0.001 |   5.737 |    7.721 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |   -1.884 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -1.746 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.425 | 
     | nclk__L2_I2       | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.839 |   -1.145 | 
     | I0/U_5/sclReg_reg | CLK ^          | DFFSR  | 0.297 | 0.029 |   0.868 |   -1.116 | 
     +----------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/U_6/\sd_reg[0] /CLK 
Endpoint:   I0/U_6/\sd_reg[0] /D     (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.842
- Setup                         0.117
+ Phase Shift                   7.000
= Required Time                 7.725
- Arrival Time                  5.692
= Slack Time                    2.033
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    2.133 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.271 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.592 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    2.857 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    3.630 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    3.917 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    4.078 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    4.290 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    4.884 | 
     | I0/U_6/U134           | B ^ -> Y v     | NOR2X1  | 0.919 | 0.890 |   3.741 |    5.774 | 
     | I0/U_6/U133           | A v -> Y ^     | NAND2X1 | 0.468 | 0.565 |   4.306 |    6.338 | 
     | I0/U_6/U132           | A ^ -> Y v     | NOR2X1  | 0.387 | 0.391 |   4.697 |    6.730 | 
     | I0/U_6/U131           | A v -> Y ^     | INVX1   | 0.364 | 0.348 |   5.045 |    7.078 | 
     | I0/U_6/U59            | C ^ -> Y v     | OAI21X1 | 0.379 | 0.192 |   5.237 |    7.270 | 
     | I0/U_6/U58            | A v -> Y ^     | INVX1   | 0.178 | 0.177 |   5.414 |    7.447 | 
     | I0/U_6/U55            | B ^ -> Y v     | NAND3X1 | 0.136 | 0.083 |   5.497 |    7.530 | 
     | I0/U_6/U54            | B v -> Y v     | OR2X1   | 0.115 | 0.195 |   5.692 |    7.724 | 
     | I0/U_6/\sd_reg[0]     | D v            | DFFSR   | 0.115 | 0.000 |   5.692 |    7.725 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |   -1.933 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -1.795 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.474 | 
     | nclk__L2_I4       | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -1.208 | 
     | I0/U_6/\sd_reg[0] | CLK ^          | DFFSR  | 0.286 | 0.017 |   0.842 |   -1.191 | 
     +----------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/U_6/\sd_reg[2] /CLK 
Endpoint:   I0/U_6/\sd_reg[2] /D     (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.871
- Setup                         0.138
+ Phase Shift                   7.000
= Required Time                 7.733
- Arrival Time                  5.682
= Slack Time                    2.051
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    2.151 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.289 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.610 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    2.875 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    3.648 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    3.935 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    4.096 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    4.308 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    4.902 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.408 | 0.461 |   3.313 |    5.364 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.632 | 0.521 |   3.834 |    5.885 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.299 | 0.291 |   4.125 |    6.176 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.615 | 0.449 |   4.573 |    6.624 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.206 | 0.355 |   4.929 |    6.980 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.272 | 0.138 |   5.066 |    7.117 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.322 | 0.207 |   5.274 |    7.325 | 
     | I0/U_6/U44            | C ^ -> Y v     | AOI21X1 | 0.189 | 0.210 |   5.484 |    7.534 | 
     | I0/U_6/U40            | B v -> Y ^     | NAND3X1 | 0.208 | 0.197 |   5.681 |    7.732 | 
     | I0/U_6/\sd_reg[2]     | D ^            | DFFSR   | 0.208 | 0.001 |   5.682 |    7.733 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |   -1.951 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -1.813 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.492 | 
     | nclk__L2_I4       | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -1.227 | 
     | I0/U_6/\sd_reg[2] | CLK ^          | DFFSR  | 0.296 | 0.047 |   0.871 |   -1.180 | 
     +----------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/U_3/U_4/\state_reg[0] /CLK 
Endpoint:   I0/U_3/U_4/\state_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_3/U_4/\cntr_reg[4] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.855
- Setup                         0.145
+ Phase Shift                   7.000
= Required Time                 7.710
- Arrival Time                  5.442
= Slack Time                    2.267
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                |         |       |       |  Time   |   Time   | 
     |--------------------------+----------------+---------+-------+-------+---------+----------| 
     |                          | clk ^          |         | 0.161 |       |   0.100 |    2.368 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.505 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.827 | 
     | nclk__L2_I5              | A v -> Y ^     | INVX8   | 0.269 | 0.282 |   0.841 |    3.108 | 
     | I0/U_3/U_4/\cntr_reg[4]  | CLK ^ -> Q ^   | DFFSR   | 0.434 | 0.729 |   1.570 |    3.838 | 
     | I0/U_3/U_4/U107          | A ^ -> Y v     | NOR2X1  | 0.299 | 0.341 |   1.911 |    4.179 | 
     | I0/U_3/U_4/U106          | C v -> Y ^     | NAND3X1 | 0.309 | 0.260 |   2.172 |    4.439 | 
     | I0/U_3/U_4/U93           | A ^ -> Y v     | NOR2X1  | 0.394 | 0.398 |   2.570 |    4.837 | 
     | I0/U_3/U_4/U92           | A v -> Y ^     | INVX1   | 0.294 | 0.297 |   2.867 |    5.134 | 
     | I0/U_3/U_4/U91           | D ^ -> Y v     | AOI22X1 | 0.226 | 0.123 |   2.990 |    5.257 | 
     | I0/U_3/U_4/U90           | C v -> Y ^     | OAI21X1 | 0.188 | 0.141 |   3.131 |    5.398 | 
     | I0/U_3/U_4/U89           | A ^ -> Y v     | INVX1   | 0.249 | 0.242 |   3.373 |    5.641 | 
     | I0/U_3/U_4/U44           | A v -> Y v     | AND2X1  | 0.237 | 0.338 |   3.711 |    5.978 | 
     | I0/U_3/U_4/U43           | C v -> Y ^     | OAI21X1 | 0.263 | 0.215 |   3.926 |    6.193 | 
     | I0/U_3/U_4/U23           | A ^ -> Y v     | INVX1   | 0.144 | 0.146 |   4.072 |    6.339 | 
     | I0/U_3/U_4/U20           | B v -> Y ^     | NAND3X1 | 0.443 | 0.337 |   4.409 |    6.676 | 
     | I0/U_3/U_4/U19           | A ^ -> Y v     | INVX1   | 0.367 | 0.371 |   4.780 |    7.047 | 
     | I0/U_3/U_4/U17           | A v -> Y v     | AND2X1  | 0.368 | 0.472 |   5.251 |    7.519 | 
     | I0/U_3/U_4/U12           | A v -> Y ^     | OAI22X1 | 0.233 | 0.191 |   5.442 |    7.709 | 
     | I0/U_3/U_4/\state_reg[0] | D ^            | DFFSR   | 0.233 | 0.001 |   5.442 |    7.710 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.161 |       |   0.100 |   -2.167 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -2.030 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.708 | 
     | nclk__L2_I6              | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.844 |   -1.424 | 
     | I0/U_3/U_4/\state_reg[0] | CLK ^          | DFFSR  | 0.293 | 0.011 |   0.855 |   -1.413 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/U_3/U_4/\state_reg[2] /CLK 
Endpoint:   I0/U_3/U_4/\state_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_3/U_4/\cntr_reg[4] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.851
- Setup                         0.145
+ Phase Shift                   7.000
= Required Time                 7.705
- Arrival Time                  5.428
= Slack Time                    2.277
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                |         |       |       |  Time   |   Time   | 
     |--------------------------+----------------+---------+-------+-------+---------+----------| 
     |                          | clk ^          |         | 0.161 |       |   0.100 |    2.377 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.515 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.836 | 
     | nclk__L2_I5              | A v -> Y ^     | INVX8   | 0.269 | 0.282 |   0.841 |    3.118 | 
     | I0/U_3/U_4/\cntr_reg[4]  | CLK ^ -> Q ^   | DFFSR   | 0.434 | 0.729 |   1.570 |    3.848 | 
     | I0/U_3/U_4/U107          | A ^ -> Y v     | NOR2X1  | 0.299 | 0.341 |   1.911 |    4.189 | 
     | I0/U_3/U_4/U106          | C v -> Y ^     | NAND3X1 | 0.309 | 0.260 |   2.172 |    4.449 | 
     | I0/U_3/U_4/U93           | A ^ -> Y v     | NOR2X1  | 0.394 | 0.398 |   2.570 |    4.847 | 
     | I0/U_3/U_4/U92           | A v -> Y ^     | INVX1   | 0.294 | 0.297 |   2.867 |    5.144 | 
     | I0/U_3/U_4/U91           | D ^ -> Y v     | AOI22X1 | 0.226 | 0.123 |   2.990 |    5.267 | 
     | I0/U_3/U_4/U90           | C v -> Y ^     | OAI21X1 | 0.188 | 0.141 |   3.131 |    5.408 | 
     | I0/U_3/U_4/U89           | A ^ -> Y v     | INVX1   | 0.249 | 0.242 |   3.373 |    5.650 | 
     | I0/U_3/U_4/U44           | A v -> Y v     | AND2X1  | 0.237 | 0.338 |   3.711 |    5.988 | 
     | I0/U_3/U_4/U43           | C v -> Y ^     | OAI21X1 | 0.263 | 0.215 |   3.926 |    6.203 | 
     | I0/U_3/U_4/U23           | A ^ -> Y v     | INVX1   | 0.144 | 0.146 |   4.072 |    6.349 | 
     | I0/U_3/U_4/U20           | B v -> Y ^     | NAND3X1 | 0.443 | 0.337 |   4.409 |    6.686 | 
     | I0/U_3/U_4/U19           | A ^ -> Y v     | INVX1   | 0.367 | 0.371 |   4.780 |    7.057 | 
     | I0/U_3/U_4/U17           | A v -> Y v     | AND2X1  | 0.368 | 0.472 |   5.251 |    7.529 | 
     | I0/U_3/U_4/U14           | A v -> Y ^     | OAI21X1 | 0.203 | 0.176 |   5.428 |    7.705 | 
     | I0/U_3/U_4/\state_reg[2] | D ^            | DFFSR   | 0.203 | 0.001 |   5.428 |    7.705 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.161 |       |   0.100 |   -2.177 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -2.039 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.718 | 
     | nclk__L2_I5              | A v -> Y ^     | INVX8  | 0.269 | 0.282 |   0.841 |   -1.436 | 
     | I0/U_3/U_4/\state_reg[2] | CLK ^          | DFFSR  | 0.273 | 0.010 |   0.851 |   -1.427 | 
     +-----------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/U_3/U_4/\state_reg[3] /CLK 
Endpoint:   I0/U_3/U_4/\state_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_3/U_4/\cntr_reg[4] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         0.150
+ Phase Shift                   7.000
= Required Time                 7.720
- Arrival Time                  5.413
= Slack Time                    2.307
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                |         |       |       |  Time   |   Time   | 
     |--------------------------+----------------+---------+-------+-------+---------+----------| 
     |                          | clk ^          |         | 0.161 |       |   0.100 |    2.407 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.545 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.867 | 
     | nclk__L2_I5              | A v -> Y ^     | INVX8   | 0.269 | 0.282 |   0.841 |    3.148 | 
     | I0/U_3/U_4/\cntr_reg[4]  | CLK ^ -> Q ^   | DFFSR   | 0.434 | 0.729 |   1.570 |    3.878 | 
     | I0/U_3/U_4/U107          | A ^ -> Y v     | NOR2X1  | 0.299 | 0.341 |   1.911 |    4.219 | 
     | I0/U_3/U_4/U106          | C v -> Y ^     | NAND3X1 | 0.309 | 0.260 |   2.172 |    4.479 | 
     | I0/U_3/U_4/U93           | A ^ -> Y v     | NOR2X1  | 0.394 | 0.398 |   2.570 |    4.877 | 
     | I0/U_3/U_4/U92           | A v -> Y ^     | INVX1   | 0.294 | 0.297 |   2.867 |    5.174 | 
     | I0/U_3/U_4/U91           | D ^ -> Y v     | AOI22X1 | 0.226 | 0.123 |   2.990 |    5.297 | 
     | I0/U_3/U_4/U90           | C v -> Y ^     | OAI21X1 | 0.188 | 0.141 |   3.131 |    5.438 | 
     | I0/U_3/U_4/U89           | A ^ -> Y v     | INVX1   | 0.249 | 0.242 |   3.373 |    5.680 | 
     | I0/U_3/U_4/U44           | A v -> Y v     | AND2X1  | 0.237 | 0.338 |   3.711 |    6.018 | 
     | I0/U_3/U_4/U43           | C v -> Y ^     | OAI21X1 | 0.263 | 0.215 |   3.926 |    6.233 | 
     | I0/U_3/U_4/U23           | A ^ -> Y v     | INVX1   | 0.144 | 0.146 |   4.072 |    6.379 | 
     | I0/U_3/U_4/U20           | B v -> Y ^     | NAND3X1 | 0.443 | 0.337 |   4.409 |    6.716 | 
     | I0/U_3/U_4/U19           | A ^ -> Y v     | INVX1   | 0.367 | 0.371 |   4.780 |    7.087 | 
     | I0/U_3/U_4/U17           | A v -> Y v     | AND2X1  | 0.368 | 0.472 |   5.251 |    7.559 | 
     | I0/U_3/U_4/U6            | C v -> Y ^     | OAI22X1 | 0.253 | 0.161 |   5.413 |    7.720 | 
     | I0/U_3/U_4/\state_reg[3] | D ^            | DFFSR   | 0.253 | 0.001 |   5.413 |    7.720 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.161 |       |   0.100 |   -2.207 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -2.070 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.748 | 
     | nclk__L2_I6              | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.844 |   -1.464 | 
     | I0/U_3/U_4/\state_reg[3] | CLK ^          | DFFSR  | 0.295 | 0.027 |   0.870 |   -1.437 | 
     +-----------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/U_6/\sd_reg[3] /CLK 
Endpoint:   I0/U_6/\sd_reg[3] /D     (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.872
- Setup                         0.146
+ Phase Shift                   7.000
= Required Time                 7.726
- Arrival Time                  5.340
= Slack Time                    2.386
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.161 |       |   0.100 |    2.486 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.623 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.945 | 
     | nclk__L2_I4           | A v -> Y ^     | INVX8   | 0.274 | 0.265 |   0.824 |    3.210 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.456 | 0.772 |   1.597 |    3.982 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.243 | 0.287 |   1.884 |    4.269 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.190 | 0.161 |   2.045 |    4.430 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.213 | 0.213 |   2.257 |    4.643 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.810 | 0.594 |   2.851 |    5.237 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.408 | 0.461 |   3.313 |    5.698 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.632 | 0.521 |   3.834 |    6.219 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.299 | 0.291 |   4.125 |    6.510 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.615 | 0.449 |   4.573 |    6.959 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.206 | 0.355 |   4.929 |    7.314 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.272 | 0.138 |   5.066 |    7.452 | 
     | I0/U_6/U39            | A v -> Y ^     | INVX1   | 0.147 | 0.147 |   5.213 |    7.598 | 
     | I0/U_6/U37            | A ^ -> Y v     | OAI21X1 | 0.249 | 0.127 |   5.340 |    7.725 | 
     | I0/U_6/\sd_reg[3]     | D v            | DFFSR   | 0.249 | 0.001 |   5.340 |    7.726 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |   -2.286 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -2.148 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.826 | 
     | nclk__L2_I4       | A v -> Y ^     | INVX8  | 0.274 | 0.265 |   0.824 |   -1.561 | 
     | I0/U_6/\sd_reg[3] | CLK ^          | DFFSR  | 0.296 | 0.048 |   0.872 |   -1.514 | 
     +----------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][3] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][3] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.843
- Setup                         0.127
+ Phase Shift                   7.000
= Required Time                 7.716
- Arrival Time                  5.318
= Slack Time                    2.398
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.498 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.635 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.957 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.270 | 0.273 |   0.832 |    3.229 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.299 | 0.643 |   1.474 |    3.872 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.305 | 0.303 |   1.777 |    4.175 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.210 | 0.221 |   1.998 |    4.396 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.286 | 0.275 |   2.273 |    4.671 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.640 | 0.503 |   2.776 |    5.174 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.584 | 0.563 |   3.339 |    5.737 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.205 | 0.194 |   3.533 |    5.931 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.481 | 0.443 |   3.976 |    6.373 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.225 | 0.305 |   4.281 |    6.679 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.647 | 0.571 |   4.852 |    7.250 | 
     | I0/U_2/U_0/U67                 | S ^ -> Y v     | MUX2X1  | 0.237 | 0.350 |   5.202 |    7.600 | 
     | I0/U_2/U_0/U66                 | A v -> Y ^     | INVX1   | 0.116 | 0.115 |   5.318 |    7.715 | 
     | I0/U_2/U_0/\gregData_reg[1][3] | D ^            | DFFSR   | 0.116 | 0.000 |   5.318 |    7.716 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.298 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -2.160 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.838 | 
     | nclk__L2_I3                    | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.829 |   -1.568 | 
     | I0/U_2/U_0/\gregData_reg[1][3] | CLK ^          | DFFSR  | 0.272 | 0.014 |   0.843 |   -1.555 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[3][4] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[3][4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.839
- Setup                         0.133
+ Phase Shift                   7.000
= Required Time                 7.706
- Arrival Time                  5.306
= Slack Time                    2.400
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.500 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.638 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.960 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.270 | 0.273 |   0.832 |    3.232 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.299 | 0.643 |   1.474 |    3.875 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.305 | 0.303 |   1.777 |    4.177 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.210 | 0.221 |   1.998 |    4.399 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.286 | 0.275 |   2.273 |    4.674 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.640 | 0.503 |   2.776 |    5.177 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.584 | 0.563 |   3.339 |    5.740 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.205 | 0.194 |   3.533 |    5.934 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.481 | 0.443 |   3.976 |    6.376 | 
     | I0/U_2/U_0/U100                | B v -> Y ^     | NAND3X1 | 0.234 | 0.265 |   4.241 |    6.641 | 
     | I0/U_2/U_0/FE_OFC10_n30        | A ^ -> Y ^     | BUFX2   | 0.676 | 0.589 |   4.830 |    7.230 | 
     | I0/U_2/U_0/U63                 | S ^ -> Y v     | MUX2X1  | 0.244 | 0.350 |   5.179 |    7.580 | 
     | I0/U_2/U_0/U62                 | A v -> Y ^     | INVX1   | 0.126 | 0.126 |   5.305 |    7.706 | 
     | I0/U_2/U_0/\gregData_reg[3][4] | D ^            | DFFSR   | 0.126 | 0.000 |   5.306 |    7.706 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.300 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -2.163 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.841 | 
     | nclk__L2_I1                    | A v -> Y ^     | INVX8  | 0.258 | 0.263 |   0.822 |   -1.578 | 
     | I0/U_2/U_0/\gregData_reg[3][4] | CLK ^          | DFFSR  | 0.263 | 0.017 |   0.839 |   -1.562 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[3][5] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[3][5] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.843
- Setup                         0.135
+ Phase Shift                   7.000
= Required Time                 7.708
- Arrival Time                  5.303
= Slack Time                    2.405
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.505 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.642 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.964 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.270 | 0.273 |   0.832 |    3.236 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.299 | 0.643 |   1.474 |    3.879 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.305 | 0.303 |   1.777 |    4.182 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.210 | 0.221 |   1.998 |    4.403 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.286 | 0.275 |   2.273 |    4.678 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.640 | 0.503 |   2.776 |    5.181 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.584 | 0.563 |   3.339 |    5.744 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.205 | 0.194 |   3.533 |    5.938 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.481 | 0.443 |   3.976 |    6.381 | 
     | I0/U_2/U_0/U100                | B v -> Y ^     | NAND3X1 | 0.234 | 0.265 |   4.241 |    6.645 | 
     | I0/U_2/U_0/FE_OFC10_n30        | A ^ -> Y ^     | BUFX2   | 0.676 | 0.589 |   4.830 |    7.234 | 
     | I0/U_2/U_0/U55                 | S ^ -> Y v     | MUX2X1  | 0.217 | 0.330 |   5.159 |    7.564 | 
     | I0/U_2/U_0/U54                 | A v -> Y ^     | INVX1   | 0.142 | 0.143 |   5.303 |    7.707 | 
     | I0/U_2/U_0/\gregData_reg[3][5] | D ^            | DFFSR   | 0.142 | 0.001 |   5.303 |    7.708 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.305 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -2.167 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.845 | 
     | nclk__L2_I1                    | A v -> Y ^     | INVX8  | 0.258 | 0.263 |   0.822 |   -1.583 | 
     | I0/U_2/U_0/\gregData_reg[3][5] | CLK ^          | DFFSR  | 0.264 | 0.021 |   0.843 |   -1.561 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][5] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][5] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.845
- Setup                         0.131
+ Phase Shift                   7.000
= Required Time                 7.714
- Arrival Time                  5.300
= Slack Time                    2.414
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.514 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.651 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.973 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.270 | 0.273 |   0.832 |    3.245 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.299 | 0.643 |   1.474 |    3.888 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.305 | 0.303 |   1.777 |    4.191 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.210 | 0.221 |   1.998 |    4.412 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.286 | 0.275 |   2.273 |    4.687 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.640 | 0.503 |   2.776 |    5.190 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.584 | 0.563 |   3.339 |    5.753 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.205 | 0.194 |   3.533 |    5.947 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.481 | 0.443 |   3.976 |    6.390 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.225 | 0.305 |   4.281 |    6.695 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.647 | 0.571 |   4.852 |    7.266 | 
     | I0/U_2/U_0/U51                 | S ^ -> Y v     | MUX2X1  | 0.225 | 0.327 |   5.179 |    7.592 | 
     | I0/U_2/U_0/U50                 | A v -> Y ^     | INVX1   | 0.120 | 0.121 |   5.300 |    7.714 | 
     | I0/U_2/U_0/\gregData_reg[1][5] | D ^            | DFFSR   | 0.120 | 0.000 |   5.300 |    7.714 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.314 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -2.176 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.854 | 
     | nclk__L2_I1                    | A v -> Y ^     | INVX8  | 0.258 | 0.263 |   0.822 |   -1.592 | 
     | I0/U_2/U_0/\gregData_reg[1][5] | CLK ^          | DFFSR  | 0.265 | 0.023 |   0.845 |   -1.569 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][2] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][2] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.855
- Setup                         0.126
+ Phase Shift                   7.000
= Required Time                 7.729
- Arrival Time                  5.315
= Slack Time                    2.414
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.514 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.652 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.973 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.270 | 0.273 |   0.832 |    3.246 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.299 | 0.643 |   1.474 |    3.888 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.305 | 0.303 |   1.777 |    4.191 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.210 | 0.221 |   1.998 |    4.412 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.286 | 0.275 |   2.273 |    4.687 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.640 | 0.503 |   2.776 |    5.190 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.584 | 0.563 |   3.339 |    5.753 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.205 | 0.194 |   3.533 |    5.947 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.481 | 0.443 |   3.976 |    6.390 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.225 | 0.305 |   4.281 |    6.695 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.647 | 0.571 |   4.852 |    7.266 | 
     | I0/U_2/U_0/U75                 | S ^ -> Y v     | MUX2X1  | 0.236 | 0.341 |   5.194 |    7.608 | 
     | I0/U_2/U_0/U74                 | A v -> Y ^     | INVX1   | 0.121 | 0.122 |   5.315 |    7.729 | 
     | I0/U_2/U_0/\gregData_reg[1][2] | D ^            | DFFSR   | 0.121 | 0.000 |   5.315 |    7.729 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.314 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -2.176 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.855 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.828 |   -1.587 | 
     | I0/U_2/U_0/\gregData_reg[1][2] | CLK ^          | DFFSR  | 0.280 | 0.028 |   0.855 |   -1.559 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][0] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.843
- Setup                         0.127
+ Phase Shift                   7.000
= Required Time                 7.716
- Arrival Time                  5.301
= Slack Time                    2.414
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.514 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.652 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.974 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.270 | 0.273 |   0.832 |    3.246 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.299 | 0.643 |   1.474 |    3.889 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.305 | 0.303 |   1.777 |    4.191 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.210 | 0.221 |   1.998 |    4.413 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.286 | 0.275 |   2.273 |    4.688 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.640 | 0.503 |   2.776 |    5.191 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.584 | 0.563 |   3.339 |    5.754 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.205 | 0.194 |   3.533 |    5.948 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.481 | 0.443 |   3.976 |    6.390 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.225 | 0.305 |   4.281 |    6.696 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.647 | 0.571 |   4.852 |    7.266 | 
     | I0/U_2/U_0/U92                 | S ^ -> Y v     | MUX2X1  | 0.200 | 0.333 |   5.185 |    7.599 | 
     | I0/U_2/U_0/U91                 | A v -> Y ^     | INVX1   | 0.114 | 0.116 |   5.301 |    7.715 | 
     | I0/U_2/U_0/\gregData_reg[1][0] | D ^            | DFFSR   | 0.114 | 0.000 |   5.301 |    7.716 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.314 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -2.177 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.855 | 
     | nclk__L2_I3                    | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.829 |   -1.585 | 
     | I0/U_2/U_0/\gregData_reg[1][0] | CLK ^          | DFFSR  | 0.272 | 0.013 |   0.843 |   -1.572 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][4] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.853
- Setup                         0.127
+ Phase Shift                   7.000
= Required Time                 7.726
- Arrival Time                  5.310
= Slack Time                    2.416
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.516 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.654 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.975 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.270 | 0.273 |   0.832 |    3.248 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.299 | 0.643 |   1.474 |    3.890 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.305 | 0.303 |   1.777 |    4.193 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.210 | 0.221 |   1.998 |    4.414 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.286 | 0.275 |   2.273 |    4.689 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.640 | 0.503 |   2.776 |    5.192 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.584 | 0.563 |   3.339 |    5.755 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.205 | 0.194 |   3.533 |    5.949 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.481 | 0.443 |   3.976 |    6.392 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.225 | 0.305 |   4.281 |    6.697 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.647 | 0.571 |   4.852 |    7.268 | 
     | I0/U_2/U_0/U59                 | S ^ -> Y v     | MUX2X1  | 0.226 | 0.329 |   5.181 |    7.596 | 
     | I0/U_2/U_0/U58                 | A v -> Y ^     | INVX1   | 0.128 | 0.129 |   5.310 |    7.725 | 
     | I0/U_2/U_0/\gregData_reg[1][4] | D ^            | DFFSR   | 0.128 | 0.001 |   5.310 |    7.726 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.316 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -2.178 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.856 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.828 |   -1.588 | 
     | I0/U_2/U_0/\gregData_reg[1][4] | CLK ^          | DFFSR  | 0.280 | 0.025 |   0.853 |   -1.563 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[3][0] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[3][0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.829
- Setup                         0.131
+ Phase Shift                   7.000
= Required Time                 7.698
- Arrival Time                  5.277
= Slack Time                    2.421
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.521 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.658 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.980 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.270 | 0.273 |   0.832 |    3.252 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.299 | 0.643 |   1.474 |    3.895 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.305 | 0.303 |   1.777 |    4.198 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.210 | 0.221 |   1.998 |    4.419 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.286 | 0.275 |   2.273 |    4.694 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.640 | 0.503 |   2.776 |    5.197 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.584 | 0.563 |   3.339 |    5.760 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.205 | 0.194 |   3.533 |    5.954 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.481 | 0.443 |   3.976 |    6.397 | 
     | I0/U_2/U_0/U100                | B v -> Y ^     | NAND3X1 | 0.234 | 0.265 |   4.241 |    6.661 | 
     | I0/U_2/U_0/FE_OFC10_n30        | A ^ -> Y ^     | BUFX2   | 0.676 | 0.589 |   4.830 |    7.250 | 
     | I0/U_2/U_0/U99                 | S ^ -> Y v     | MUX2X1  | 0.197 | 0.333 |   5.163 |    7.583 | 
     | I0/U_2/U_0/U98                 | A v -> Y ^     | INVX1   | 0.113 | 0.114 |   5.277 |    7.698 | 
     | I0/U_2/U_0/\gregData_reg[3][0] | D ^            | DFFSR   | 0.113 | 0.000 |   5.277 |    7.698 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.321 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -2.183 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.861 | 
     | nclk__L2_I1                    | A v -> Y ^     | INVX8  | 0.258 | 0.263 |   0.822 |   -1.599 | 
     | I0/U_2/U_0/\gregData_reg[3][0] | CLK ^          | DFFSR  | 0.260 | 0.007 |   0.829 |   -1.592 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][1] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][1] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.862
- Setup                         0.122
+ Phase Shift                   7.000
= Required Time                 7.740
- Arrival Time                  5.316
= Slack Time                    2.423
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.523 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.661 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.982 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.270 | 0.273 |   0.832 |    3.255 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.299 | 0.643 |   1.474 |    3.898 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.305 | 0.303 |   1.777 |    4.200 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.210 | 0.221 |   1.998 |    4.421 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.286 | 0.275 |   2.273 |    4.696 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.640 | 0.503 |   2.776 |    5.200 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.584 | 0.563 |   3.339 |    5.763 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.205 | 0.194 |   3.533 |    5.956 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.481 | 0.443 |   3.976 |    6.399 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.225 | 0.305 |   4.281 |    6.704 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.647 | 0.571 |   4.852 |    7.275 | 
     | I0/U_2/U_0/U83                 | S ^ -> Y v     | MUX2X1  | 0.228 | 0.330 |   5.182 |    7.605 | 
     | I0/U_2/U_0/U82                 | A v -> Y ^     | INVX1   | 0.133 | 0.134 |   5.316 |    7.739 | 
     | I0/U_2/U_0/\gregData_reg[1][1] | D ^            | DFFSR   | 0.133 | 0.001 |   5.316 |    7.740 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.323 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -2.185 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.864 | 
     | nclk__L2_I2                    | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.839 |   -1.584 | 
     | I0/U_2/U_0/\gregData_reg[1][1] | CLK ^          | DFFSR  | 0.297 | 0.023 |   0.862 |   -1.561 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[3][1] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[3][1] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.860
- Setup                         0.122
+ Phase Shift                   7.000
= Required Time                 7.738
- Arrival Time                  5.313
= Slack Time                    2.424
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.525 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.662 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.984 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.270 | 0.273 |   0.832 |    3.256 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.299 | 0.643 |   1.474 |    3.899 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.305 | 0.303 |   1.777 |    4.202 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.210 | 0.221 |   1.998 |    4.423 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.286 | 0.275 |   2.273 |    4.698 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.640 | 0.503 |   2.776 |    5.201 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.584 | 0.563 |   3.339 |    5.764 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.205 | 0.194 |   3.533 |    5.958 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.481 | 0.443 |   3.976 |    6.400 | 
     | I0/U_2/U_0/U100                | B v -> Y ^     | NAND3X1 | 0.234 | 0.265 |   4.241 |    6.665 | 
     | I0/U_2/U_0/FE_OFC10_n30        | A ^ -> Y ^     | BUFX2   | 0.676 | 0.589 |   4.830 |    7.254 | 
     | I0/U_2/U_0/U87                 | S ^ -> Y v     | MUX2X1  | 0.244 | 0.352 |   5.182 |    7.607 | 
     | I0/U_2/U_0/U86                 | A v -> Y ^     | INVX1   | 0.130 | 0.131 |   5.313 |    7.737 | 
     | I0/U_2/U_0/\gregData_reg[3][1] | D ^            | DFFSR   | 0.130 | 0.000 |   5.313 |    7.738 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.325 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -2.187 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.865 | 
     | nclk__L2_I2                    | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.839 |   -1.585 | 
     | I0/U_2/U_0/\gregData_reg[3][1] | CLK ^          | DFFSR  | 0.297 | 0.020 |   0.860 |   -1.565 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[2][4] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[2][4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.833
- Setup                         0.133
+ Phase Shift                   7.000
= Required Time                 7.700
- Arrival Time                  5.270
= Slack Time                    2.429
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.529 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.667 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.989 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.270 | 0.273 |   0.832 |    3.261 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.299 | 0.643 |   1.474 |    3.904 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.305 | 0.303 |   1.777 |    4.207 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.210 | 0.221 |   1.998 |    4.428 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.286 | 0.275 |   2.273 |    4.703 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.640 | 0.503 |   2.776 |    5.206 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.584 | 0.563 |   3.339 |    5.769 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.205 | 0.194 |   3.533 |    5.963 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.481 | 0.443 |   3.976 |    6.405 | 
     | I0/U_2/U_0/U97                 | A v -> Y ^     | NAND3X1 | 0.216 | 0.297 |   4.273 |    6.703 | 
     | I0/U_2/U_0/FE_OFC9_n28         | A ^ -> Y ^     | BUFX2   | 0.582 | 0.555 |   4.828 |    7.257 | 
     | I0/U_2/U_0/U61                 | S ^ -> Y v     | MUX2X1  | 0.223 | 0.313 |   5.141 |    7.571 | 
     | I0/U_2/U_0/U60                 | A v -> Y ^     | INVX1   | 0.128 | 0.128 |   5.270 |    7.699 | 
     | I0/U_2/U_0/\gregData_reg[2][4] | D ^            | DFFSR   | 0.128 | 0.000 |   5.270 |    7.700 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.329 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -2.192 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.870 | 
     | nclk__L2_I1                    | A v -> Y ^     | INVX8  | 0.258 | 0.263 |   0.822 |   -1.607 | 
     | I0/U_2/U_0/\gregData_reg[2][4] | CLK ^          | DFFSR  | 0.261 | 0.011 |   0.833 |   -1.597 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[3][6] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[3][6] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.837
- Setup                         0.128
+ Phase Shift                   7.000
= Required Time                 7.710
- Arrival Time                  5.279
= Slack Time                    2.431
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.531 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.668 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.990 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.270 | 0.273 |   0.832 |    3.262 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.299 | 0.643 |   1.474 |    3.905 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.305 | 0.303 |   1.777 |    4.208 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.210 | 0.221 |   1.998 |    4.429 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.286 | 0.275 |   2.273 |    4.704 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.640 | 0.503 |   2.776 |    5.207 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.584 | 0.563 |   3.339 |    5.770 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.205 | 0.194 |   3.533 |    5.964 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.481 | 0.443 |   3.976 |    6.406 | 
     | I0/U_2/U_0/U100                | B v -> Y ^     | NAND3X1 | 0.234 | 0.265 |   4.241 |    6.671 | 
     | I0/U_2/U_0/FE_OFC10_n30        | A ^ -> Y ^     | BUFX2   | 0.676 | 0.589 |   4.830 |    7.260 | 
     | I0/U_2/U_0/U47                 | S ^ -> Y v     | MUX2X1  | 0.225 | 0.329 |   5.159 |    7.589 | 
     | I0/U_2/U_0/U46                 | A v -> Y ^     | INVX1   | 0.119 | 0.120 |   5.279 |    7.709 | 
     | I0/U_2/U_0/\gregData_reg[3][6] | D ^            | DFFSR   | 0.119 | 0.000 |   5.279 |    7.710 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.331 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -2.193 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.871 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.828 |   -1.603 | 
     | I0/U_2/U_0/\gregData_reg[3][6] | CLK ^          | DFFSR  | 0.273 | 0.010 |   0.837 |   -1.593 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][6] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][6] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.846
- Setup                         0.125
+ Phase Shift                   7.000
= Required Time                 7.721
- Arrival Time                  5.289
= Slack Time                    2.432
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.161 |       |   0.100 |    2.532 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    2.669 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8   | 0.398 | 0.321 |   0.559 |    2.991 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8   | 0.270 | 0.273 |   0.832 |    3.263 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.299 | 0.643 |   1.474 |    3.906 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.305 | 0.303 |   1.777 |    4.209 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.210 | 0.221 |   1.998 |    4.430 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.286 | 0.275 |   2.273 |    4.705 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.640 | 0.503 |   2.776 |    5.208 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.584 | 0.563 |   3.339 |    5.771 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.205 | 0.194 |   3.533 |    5.965 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.481 | 0.443 |   3.976 |    6.407 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.225 | 0.305 |   4.281 |    6.713 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.647 | 0.571 |   4.852 |    7.284 | 
     | I0/U_2/U_0/U43                 | S ^ -> Y v     | MUX2X1  | 0.224 | 0.324 |   5.176 |    7.608 | 
     | I0/U_2/U_0/U42                 | A v -> Y ^     | INVX1   | 0.112 | 0.112 |   5.289 |    7.720 | 
     | I0/U_2/U_0/\gregData_reg[1][6] | D ^            | DFFSR   | 0.112 | 0.000 |   5.289 |    7.721 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -2.332 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -2.194 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.398 | 0.321 |   0.559 |   -1.872 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.269 | 0.268 |   0.828 |   -1.604 | 
     | I0/U_2/U_0/\gregData_reg[1][6] | CLK ^          | DFFSR  | 0.277 | 0.018 |   0.846 |   -1.586 | 
     +-----------------------------------------------------------------------------------------------+ 

