<profile>

<section name = "Vitis HLS Report for 'runge_kutta_45'" level="0">
<item name = "Date">Tue Jun 13 00:34:52 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">rk45_vitis</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 36.500 ns, 13.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_ode_fpga_fu_941">ode_fpga, 1440, 1440, 72.000 us, 72.000 us, 1440, 1440, no</column>
<column name="grp_macply_fu_973">macply, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="grp_multiply_fu_1035">multiply, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="grp_ap_fixed_base_fu_1062">ap_fixed_base, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="atol_loc_V_ap_fixed_base_fu_1067">ap_fixed_base, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="tf_loc_V_ap_fixed_base_fu_1072">ap_fixed_base, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078">runge_kutta_45_Pipeline_VITIS_LOOP_161_1, 16, 16, 0.800 us, 0.800 us, 16, 16, no</column>
<column name="grp_runge_kutta_45_Pipeline_VITIS_LOOP_179_2_fu_1087">runge_kutta_45_Pipeline_VITIS_LOOP_179_2, 12291, 12291, 0.615 ms, 0.615 ms, 12291, 12291, no</column>
<column name="grp_runge_kutta_45_Pipeline_VITIS_LOOP_182_3_fu_1095">runge_kutta_45_Pipeline_VITIS_LOOP_182_3, 2051, 2051, 0.103 ms, 0.103 ms, 2051, 2051, no</column>
<column name="grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103">runge_kutta_45_Pipeline_sq_sum_loop, 8, 8, 0.400 us, 0.400 us, 8, 8, no</column>
<column name="grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1109">runge_kutta_45_Pipeline_sqrt_loop, 103, 103, 5.150 us, 5.150 us, 103, 103, no</column>
<column name="grp_runge_kutta_45_Pipeline_update_1_fu_1115">runge_kutta_45_Pipeline_update_1, 8, 8, 0.400 us, 0.400 us, 8, 8, no</column>
<column name="grp_runge_kutta_45_Pipeline_update_2_fu_1124">runge_kutta_45_Pipeline_update_2, 8, 8, 0.400 us, 0.400 us, 8, 8, no</column>
<column name="grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133">runge_kutta_45_Pipeline_last_copy_y, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_runge_kutta_45_Pipeline_last_copy_t_fu_1144">runge_kutta_45_Pipeline_last_copy_t, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- main_loop">10400, 22886999999, 10401 ~ 22887, -, -, 0 ~ 1000000, no</column>
<column name=" + k_outer">7274, 7454, 1455 ~ 1491, -, -, 5, no</column>
<column name="  ++ k_middle">11, 47, 2 ~ 8, -, -, 6, no</column>
<column name="   +++ k_inner">1, 5, 2, 1, 1, 1 ~ 5, yes</column>
<column name=" + y_new_outer">59, 59, 10, -, -, 6, no</column>
<column name="  ++ y_new_inner">7, 7, 2, 1, 1, 7, yes</column>
<column name=" + err_outer">59, 59, 10, -, -, 6, no</column>
<column name="  ++ err_inner">7, 7, 2, 1, 1, 7, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 5104, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 96, 13193, 31817, -</column>
<column name="Memory">117, -, 518, 34, 0</column>
<column name="Multiplexer">-, -, -, 1420, -</column>
<column name="Register">-, -, 3182, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">41, 43, 15, 72, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="T_BUS_m_axi_U">T_BUS_m_axi, 0, 0, 1621, 2323, 0</column>
<column name="X_BUS_m_axi_U">X_BUS_m_axi, 0, 0, 1621, 2323, 0</column>
<column name="grp_ap_fixed_base_fu_1062">ap_fixed_base, 0, 0, 0, 1123, 0</column>
<column name="atol_loc_V_ap_fixed_base_fu_1067">ap_fixed_base, 0, 0, 0, 1123, 0</column>
<column name="tf_loc_V_ap_fixed_base_fu_1072">ap_fixed_base, 0, 0, 0, 1123, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 641, 1130, 0</column>
<column name="grp_macply_fu_973">macply, 0, 15, 0, 334, 0</column>
<column name="mul_61ns_100s_160_1_1_U101">mul_61ns_100s_160_1_1, 0, 12, 0, 167, 0</column>
<column name="grp_multiply_fu_1035">multiply, 0, 16, 0, 167, 0</column>
<column name="grp_ode_fpga_fu_941">ode_fpga, 0, 37, 4894, 4022, 0</column>
<column name="grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078">runge_kutta_45_Pipeline_VITIS_LOOP_161_1, 0, 0, 923, 2492, 0</column>
<column name="grp_runge_kutta_45_Pipeline_VITIS_LOOP_179_2_fu_1087">runge_kutta_45_Pipeline_VITIS_LOOP_179_2, 0, 0, 534, 2451, 0</column>
<column name="grp_runge_kutta_45_Pipeline_VITIS_LOOP_182_3_fu_1095">runge_kutta_45_Pipeline_VITIS_LOOP_182_3, 0, 0, 532, 2446, 0</column>
<column name="grp_runge_kutta_45_Pipeline_last_copy_t_fu_1144">runge_kutta_45_Pipeline_last_copy_t, 0, 0, 684, 4527, 0</column>
<column name="grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133">runge_kutta_45_Pipeline_last_copy_y, 0, 0, 982, 4638, 0</column>
<column name="grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103">runge_kutta_45_Pipeline_sq_sum_loop, 0, 16, 208, 442, 0</column>
<column name="grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1109">runge_kutta_45_Pipeline_sqrt_loop, 0, 0, 513, 590, 0</column>
<column name="grp_runge_kutta_45_Pipeline_update_1_fu_1115">runge_kutta_45_Pipeline_update_1, 0, 0, 20, 198, 0</column>
<column name="grp_runge_kutta_45_Pipeline_update_2_fu_1124">runge_kutta_45_Pipeline_update_2, 0, 0, 20, 198, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="A_U">A_ROM_AUTO_1R, 2, 0, 0, 0, 30, 65, 1, 1950</column>
<column name="B_U">B_ROM_AUTO_1R, 0, 61, 7, 0, 7, 61, 1, 427</column>
<column name="E1_U">E1_ROM_AUTO_1R, 0, 57, 7, 0, 7, 57, 1, 399</column>
<column name="c_V_U">c_V_RAM_AUTO_1R1W, 0, 200, 10, 0, 6, 100, 1, 600</column>
<column name="e_V_U">e_V_RAM_AUTO_1R1W, 0, 200, 10, 0, 6, 100, 1, 600</column>
<column name="k_V_U">k_V_RAM_AUTO_1R1W, 3, 0, 0, 0, 42, 100, 1, 4200</column>
<column name="tt_loc_V_U">tt_loc_V_RAM_AUTO_1R1W, 12, 0, 0, 0, 2048, 100, 1, 204800</column>
<column name="yy_loc_V_U">yy_loc_V_RAM_AUTO_1R1W, 100, 0, 0, 0, 12288, 100, 1, 1228800</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add413_fu_2794_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln179_fu_2130_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln182_fu_2157_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln191_fu_2082_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln211_1_fu_2280_p2">+, 0, 0, 13, 5, 5</column>
<column name="add_ln211_2_fu_2320_p2">+, 0, 0, 7, 6, 6</column>
<column name="add_ln211_fu_2258_p2">+, 0, 0, 13, 5, 5</column>
<column name="add_ln227_fu_2412_p2">+, 0, 0, 7, 6, 6</column>
<column name="add_ln239_fu_2506_p2">+, 0, 0, 7, 6, 6</column>
<column name="add_ln616_1_fu_1552_p2">+, 0, 0, 12, 12, 7</column>
<column name="add_ln616_2_fu_1825_p2">+, 0, 0, 12, 12, 7</column>
<column name="add_ln616_fu_1279_p2">+, 0, 0, 12, 12, 7</column>
<column name="cycles_1_fu_2192_p2">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_1168_p2">+, 0, 0, 107, 100, 100</column>
<column name="i_fu_2359_p2">+, 0, 0, 11, 3, 1</column>
<column name="j_1_fu_2423_p2">+, 0, 0, 11, 3, 1</column>
<column name="j_2_fu_2528_p2">+, 0, 0, 11, 3, 1</column>
<column name="j_fu_2331_p2">+, 0, 0, 11, 3, 1</column>
<column name="mul397_fu_2778_p2">+, 0, 0, 32, 32, 3</column>
<column name="n_3_fu_2371_p2">+, 0, 0, 11, 3, 1</column>
<column name="n_4_fu_2459_p2">+, 0, 0, 11, 3, 1</column>
<column name="n_fu_2270_p2">+, 0, 0, 11, 3, 1</column>
<column name="ret_V_fu_2206_p2">+, 0, 0, 108, 101, 101</column>
<column name="size">+, 0, 0, 39, 32, 32</column>
<column name="F2_1_fu_1540_p2">-, 0, 0, 12, 11, 12</column>
<column name="F2_2_fu_1813_p2">-, 0, 0, 12, 11, 12</column>
<column name="F2_fu_1267_p2">-, 0, 0, 12, 11, 12</column>
<column name="empty_72_fu_2772_p2">-, 0, 0, 32, 32, 32</column>
<column name="h_loc_fu_2217_p2">-, 0, 0, 107, 100, 100</column>
<column name="man_V_2_fu_1247_p2">-, 0, 0, 61, 1, 54</column>
<column name="man_V_6_fu_1520_p2">-, 0, 0, 61, 1, 54</column>
<column name="man_V_7_fu_1793_p2">-, 0, 0, 61, 1, 54</column>
<column name="sub_ln211_fu_2310_p2">-, 0, 0, 7, 6, 6</column>
<column name="sub_ln227_fu_2402_p2">-, 0, 0, 7, 6, 6</column>
<column name="sub_ln239_fu_2500_p2">-, 0, 0, 7, 6, 6</column>
<column name="sub_ln256_fu_2598_p2">-, 0, 0, 17, 14, 14</column>
<column name="sub_ln266_fu_2628_p2">-, 0, 0, 17, 14, 14</column>
<column name="sub_ln616_1_fu_1558_p2">-, 0, 0, 12, 6, 12</column>
<column name="sub_ln616_2_fu_1831_p2">-, 0, 0, 12, 6, 12</column>
<column name="sub_ln616_fu_1285_p2">-, 0, 0, 12, 6, 12</column>
<column name="sub_ln859_fu_2664_p2">-, 0, 0, 17, 14, 14</column>
<column name="y_gap_1_fu_2112_p2">-, 0, 0, 39, 32, 32</column>
<column name="y_gap_fu_2754_p2">-, 0, 0, 39, 32, 32</column>
<column name="and_ln174_fu_2070_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln617_1_fu_1640_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln617_2_fu_1913_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln617_fu_1367_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln620_1_fu_1399_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln620_2_fu_1666_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln620_3_fu_1672_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln620_4_fu_1931_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln620_5_fu_1937_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln620_fu_1393_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln638_1_fu_1455_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln638_2_fu_1702_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln638_3_fu_1728_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln638_4_fu_1955_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln638_5_fu_1973_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln638_fu_1429_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op528_call_state46">and, 0, 0, 2, 1, 1</column>
<column name="h_loc_2_fu_1875_p2">ashr, 0, 0, 161, 54, 54</column>
<column name="h_max_loc_1_fu_1329_p2">ashr, 0, 0, 161, 54, 54</column>
<column name="h_min_loc_1_fu_1602_p2">ashr, 0, 0, 161, 54, 54</column>
<column name="addr_cmp_fu_2519_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln1695_1_fu_2705_p2">icmp, 0, 0, 40, 100, 100</column>
<column name="icmp_ln1695_fu_2212_p2">icmp, 0, 0, 41, 101, 101</column>
<column name="icmp_ln1696_1_fu_2693_p2">icmp, 0, 0, 40, 100, 100</column>
<column name="icmp_ln1696_2_fu_2049_p2">icmp, 0, 0, 40, 100, 100</column>
<column name="icmp_ln1696_fu_2717_p2">icmp, 0, 0, 40, 100, 100</column>
<column name="icmp_ln1698_1_fu_2605_p2">icmp, 0, 0, 40, 100, 100</column>
<column name="icmp_ln1698_fu_2574_p2">icmp, 0, 0, 41, 101, 101</column>
<column name="icmp_ln174_1_fu_2064_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln174_fu_2058_p2">icmp, 0, 0, 18, 32, 11</column>
<column name="icmp_ln190_fu_2076_p2">icmp, 0, 0, 18, 32, 11</column>
<column name="icmp_ln202_fu_2365_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln204_fu_2353_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln207_1_fu_2264_p2">icmp, 0, 0, 8, 3, 1</column>
<column name="icmp_ln207_fu_2337_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln221_fu_2444_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln224_fu_2429_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln235_fu_2561_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln236_fu_2534_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln606_1_fu_1534_p2">icmp, 0, 0, 28, 63, 1</column>
<column name="icmp_ln606_2_fu_1807_p2">icmp, 0, 0, 28, 63, 1</column>
<column name="icmp_ln606_fu_1261_p2">icmp, 0, 0, 28, 63, 1</column>
<column name="icmp_ln616_1_fu_1546_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln616_2_fu_1819_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln616_3_fu_1443_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln616_4_fu_1716_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln616_5_fu_1961_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln616_fu_1273_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln617_1_fu_1572_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln617_2_fu_1845_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln617_fu_1299_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln620_1_fu_1582_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln620_2_fu_1855_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln620_fu_1309_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln638_1_fu_1588_p2">icmp, 0, 0, 12, 12, 7</column>
<column name="icmp_ln638_2_fu_1861_p2">icmp, 0, 0, 12, 12, 7</column>
<column name="icmp_ln638_fu_1315_p2">icmp, 0, 0, 12, 12, 7</column>
<column name="ap_block_state12_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state46_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state49_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="or_ln616_1_fu_1690_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln616_2_fu_1943_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln616_fu_1417_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln617_1_fu_1654_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln617_2_fu_1919_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln617_fu_1381_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln638_1_fu_1734_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln638_2_fu_1979_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln638_3_fu_1993_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln638_4_fu_2011_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln638_5_fu_2025_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln638_fu_1461_p2">or, 0, 0, 2, 1, 1</column>
<column name="h_loc_5_fu_2031_p3">select, 0, 0, 100, 1, 100</column>
<column name="h_loc_8_fu_2710_p3">select, 0, 0, 100, 1, 100</column>
<column name="h_loc_9_fu_2222_p3">select, 0, 0, 100, 1, 100</column>
<column name="h_max_loc_4_fu_1373_p3">select, 0, 0, 54, 1, 54</column>
<column name="h_max_loc_5_fu_1405_p3">select, 0, 0, 54, 1, 54</column>
<column name="h_max_loc_6_fu_1435_p3">select, 0, 0, 100, 1, 100</column>
<column name="h_max_loc_7_fu_1467_p3">select, 0, 0, 100, 1, 1</column>
<column name="h_min_loc_4_fu_1646_p3">select, 0, 0, 54, 1, 54</column>
<column name="h_min_loc_5_fu_1678_p3">select, 0, 0, 54, 1, 54</column>
<column name="h_min_loc_6_fu_1708_p3">select, 0, 0, 100, 1, 100</column>
<column name="h_min_loc_7_fu_1740_p3">select, 0, 0, 100, 1, 1</column>
<column name="man_V_10_fu_1526_p3">select, 0, 0, 54, 1, 54</column>
<column name="man_V_9_fu_1253_p3">select, 0, 0, 54, 1, 54</column>
<column name="man_V_fu_1799_p3">select, 0, 0, 54, 1, 54</column>
<column name="reuse_select_fu_2548_p3">select, 0, 0, 100, 1, 100</column>
<column name="select_ln156_1_fu_1616_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln156_fu_1343_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln279_fu_2698_p3">select, 0, 0, 100, 1, 100</column>
<column name="select_ln623_fu_1889_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln638_1_fu_1999_p3">select, 0, 0, 54, 1, 54</column>
<column name="select_ln638_2_fu_2017_p3">select, 0, 0, 100, 1, 100</column>
<column name="select_ln638_fu_1985_p3">select, 0, 0, 100, 1, 1</column>
<column name="sh_amt_1_fu_1564_p3">select, 0, 0, 12, 1, 12</column>
<column name="sh_amt_2_fu_1837_p3">select, 0, 0, 12, 1, 12</column>
<column name="sh_amt_fu_1291_p3">select, 0, 0, 12, 1, 12</column>
<column name="tk_next_1_fu_2088_p3">select, 0, 0, 32, 1, 32</column>
<column name="h_loc_4_fu_1901_p2">shl, 0, 0, 325, 100, 100</column>
<column name="h_max_loc_3_fu_1355_p2">shl, 0, 0, 325, 100, 100</column>
<column name="h_min_loc_3_fu_1628_p2">shl, 0, 0, 325, 100, 100</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln606_1_fu_1634_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln606_2_fu_1907_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln606_fu_1361_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln616_1_fu_1696_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln616_2_fu_1949_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln616_fu_1423_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln617_1_fu_1660_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln617_2_fu_1925_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln617_fu_1387_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln638_1_fu_1722_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln638_2_fu_1967_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln638_fu_1449_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="T_BUS_AWADDR">20, 4, 64, 256</column>
<column name="T_BUS_AWLEN">20, 4, 32, 128</column>
<column name="T_BUS_AWVALID">20, 4, 1, 4</column>
<column name="T_BUS_BREADY">20, 4, 1, 4</column>
<column name="T_BUS_WDATA">14, 3, 512, 1536</column>
<column name="T_BUS_WSTRB">14, 3, 64, 192</column>
<column name="T_BUS_WVALID">14, 3, 1, 3</column>
<column name="T_BUS_blk_n_AR">9, 2, 1, 2</column>
<column name="T_BUS_blk_n_AW">9, 2, 1, 2</column>
<column name="T_BUS_blk_n_B">9, 2, 1, 2</column>
<column name="T_BUS_blk_n_R">9, 2, 1, 2</column>
<column name="X_BUS_ARVALID">9, 2, 1, 2</column>
<column name="X_BUS_AWADDR">20, 4, 64, 256</column>
<column name="X_BUS_AWLEN">20, 4, 32, 128</column>
<column name="X_BUS_AWVALID">20, 4, 1, 4</column>
<column name="X_BUS_BREADY">20, 4, 1, 4</column>
<column name="X_BUS_RREADY">9, 2, 1, 2</column>
<column name="X_BUS_WDATA">14, 3, 512, 1536</column>
<column name="X_BUS_WSTRB">14, 3, 64, 192</column>
<column name="X_BUS_WVALID">14, 3, 1, 3</column>
<column name="X_BUS_blk_n_AW">9, 2, 1, 2</column>
<column name="X_BUS_blk_n_B">9, 2, 1, 2</column>
<column name="ap_NS_fsm">205, 47, 1, 47</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_j25_phi_fu_769_p4">9, 2, 3, 6</column>
<column name="ap_phi_mux_j_120_phi_fu_814_p4">9, 2, 3, 6</column>
<column name="ap_phi_mux_j_216_phi_fu_848_p4">9, 2, 3, 6</column>
<column name="ap_phi_mux_sum_V_1_023_phi_fu_791_p4">9, 2, 100, 200</column>
<column name="ap_phi_mux_tk_prev_phi_fu_859_p6">9, 2, 32, 64</column>
<column name="atol_loc_V_ap_fixed_base_fu_1067_d">14, 3, 64, 192</column>
<column name="c_V_address0">42, 8, 3, 24</column>
<column name="c_V_address1">25, 5, 3, 15</column>
<column name="c_V_ce0">25, 5, 1, 5</column>
<column name="c_V_d0">14, 3, 100, 300</column>
<column name="c_V_d1">14, 3, 100, 300</column>
<column name="cycles39_reg_917">9, 2, 21, 42</column>
<column name="cycles40_reg_682">9, 2, 32, 64</column>
<column name="cycles_reg_716">9, 2, 32, 64</column>
<column name="e_V_address0">31, 6, 3, 18</column>
<column name="e_V_address1">25, 5, 3, 15</column>
<column name="e_V_ce0">14, 3, 1, 3</column>
<column name="e_V_d0">20, 4, 100, 400</column>
<column name="flag_loc_V37_reg_694">9, 2, 1, 2</column>
<column name="flag_loc_V38_reg_928">9, 2, 1, 2</column>
<column name="flag_loc_V_reg_888">9, 2, 1, 2</column>
<column name="grp_ap_fixed_base_fu_1062_d">14, 3, 64, 192</column>
<column name="grp_macply_fu_973_result_V_read">20, 4, 100, 400</column>
<column name="grp_macply_fu_973_x">20, 4, 100, 400</column>
<column name="grp_multiply_fu_1035_y">20, 4, 100, 400</column>
<column name="grp_ode_fpga_fu_941_out_offset">20, 4, 64, 256</column>
<column name="h_loc_1436_reg_706">9, 2, 100, 200</column>
<column name="i_927_reg_741">9, 2, 3, 6</column>
<column name="j25_reg_765">9, 2, 3, 6</column>
<column name="j_120_reg_810">9, 2, 3, 6</column>
<column name="j_216_reg_844">9, 2, 3, 6</column>
<column name="k_V_address0">25, 5, 6, 30</column>
<column name="k_V_ce0">14, 3, 1, 3</column>
<column name="k_V_we0">9, 2, 1, 2</column>
<column name="lhs_V46_reg_637">9, 2, 100, 200</column>
<column name="n21_reg_798">9, 2, 3, 6</column>
<column name="n_126_reg_753">9, 2, 3, 6</column>
<column name="n_217_reg_832">9, 2, 3, 6</column>
<column name="reuse_addr_reg_fu_286">9, 2, 64, 128</column>
<column name="reuse_reg_fu_290">9, 2, 100, 200</column>
<column name="scale_V_1_reg_871">14, 3, 39, 117</column>
<column name="sub_ln85945_reg_647">9, 2, 13, 26</column>
<column name="sum_V_019_reg_821">9, 2, 100, 200</column>
<column name="sum_V_1_023_reg_787">9, 2, 100, 200</column>
<column name="sum_V_1_024_reg_776">9, 2, 100, 200</column>
<column name="tk_next41_reg_905">9, 2, 32, 64</column>
<column name="tk_next42_reg_671">9, 2, 32, 64</column>
<column name="tk_next_reg_728">9, 2, 32, 64</column>
<column name="tk_prev_reg_855">9, 2, 32, 64</column>
<column name="tt_loc_V_address0">37, 7, 11, 77</column>
<column name="tt_loc_V_ce0">20, 4, 1, 4</column>
<column name="tt_loc_V_d0">14, 3, 100, 300</column>
<column name="yy_loc_V_address0">37, 7, 14, 98</column>
<column name="yy_loc_V_address1">14, 3, 14, 42</column>
<column name="yy_loc_V_ce0">37, 7, 1, 7</column>
<column name="yy_loc_V_ce1">14, 3, 1, 3</column>
<column name="yy_loc_V_d0">20, 4, 100, 400</column>
<column name="yy_loc_V_we0">20, 4, 1, 4</column>
<column name="zext_ln17144_reg_659">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add413_reg_3279">32, 0, 32, 0</column>
<column name="add_ln211_reg_3099">5, 0, 5, 0</column>
<column name="addr_cmp_reg_3208">1, 0, 1, 0</column>
<column name="and_ln174_reg_3033">1, 0, 1, 0</column>
<column name="ap_CS_fsm">46, 0, 46, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="atol_loc_V_reg_2913">100, 0, 100, 0</column>
<column name="atol_read_reg_2850">64, 0, 64, 0</column>
<column name="conv_i514_reg_3019">101, 0, 101, 0</column>
<column name="cycles39_reg_917">21, 0, 21, 0</column>
<column name="cycles40_reg_682">32, 0, 32, 0</column>
<column name="cycles_reg_716">32, 0, 32, 0</column>
<column name="e_V_addr_reg_3187">3, 0, 3, 0</column>
<column name="flag_loc_V37_reg_694">1, 0, 1, 0</column>
<column name="flag_loc_V38_reg_928">1, 0, 1, 0</column>
<column name="flag_loc_V_reg_888">1, 0, 1, 0</column>
<column name="grp_ode_fpga_fu_941_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_runge_kutta_45_Pipeline_VITIS_LOOP_179_2_fu_1087_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_runge_kutta_45_Pipeline_VITIS_LOOP_182_3_fu_1095_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_runge_kutta_45_Pipeline_last_copy_t_fu_1144_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1109_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_runge_kutta_45_Pipeline_update_1_fu_1115_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_runge_kutta_45_Pipeline_update_2_fu_1124_ap_start_reg">1, 0, 1, 0</column>
<column name="h0_read_reg_2855">64, 0, 64, 0</column>
<column name="h_loc_1436_reg_706">100, 0, 100, 0</column>
<column name="h_loc_9_reg_3069">100, 0, 100, 0</column>
<column name="h_max_loc_7_reg_2931">100, 0, 100, 0</column>
<column name="h_max_read_reg_2845">64, 0, 64, 0</column>
<column name="h_min_loc_7_reg_2937">100, 0, 100, 0</column>
<column name="h_min_read_reg_2840">64, 0, 64, 0</column>
<column name="i_927_reg_741">3, 0, 3, 0</column>
<column name="i_reg_3135">3, 0, 3, 0</column>
<column name="icmp_ln1696_2_reg_3024">1, 0, 1, 0</column>
<column name="icmp_ln1698_1_reg_3237">1, 0, 1, 0</column>
<column name="icmp_ln1698_reg_3228">1, 0, 1, 0</column>
<column name="icmp_ln202_reg_3140">1, 0, 1, 0</column>
<column name="icmp_ln207_1_reg_3104">1, 0, 1, 0</column>
<column name="icmp_ln207_reg_3128">1, 0, 1, 0</column>
<column name="icmp_ln224_reg_3164">1, 0, 1, 0</column>
<column name="icmp_ln236_reg_3218">1, 0, 1, 0</column>
<column name="j25_reg_765">3, 0, 3, 0</column>
<column name="j_120_reg_810">3, 0, 3, 0</column>
<column name="j_1_reg_3159">3, 0, 3, 0</column>
<column name="j_216_reg_844">3, 0, 3, 0</column>
<column name="j_2_reg_3213">3, 0, 3, 0</column>
<column name="j_reg_3123">3, 0, 3, 0</column>
<column name="lhs_V46_reg_637">100, 0, 100, 0</column>
<column name="lhs_V_1_reg_2954">101, 0, 101, 0</column>
<column name="macply_ret_reg_962">100, 0, 100, 0</column>
<column name="mu_loc_V_reg_2908">100, 0, 100, 0</column>
<column name="mu_read_reg_2835">64, 0, 64, 0</column>
<column name="mul397_reg_3269">31, 0, 32, 1</column>
<column name="n21_reg_798">3, 0, 3, 0</column>
<column name="n_126_reg_753">3, 0, 3, 0</column>
<column name="n_217_reg_832">3, 0, 3, 0</column>
<column name="n_3_reg_3144">3, 0, 3, 0</column>
<column name="n_4_reg_3193">3, 0, 3, 0</column>
<column name="n_reg_3108">3, 0, 3, 0</column>
<column name="reuse_addr_reg_fu_286">64, 0, 64, 0</column>
<column name="reuse_reg_fu_290">100, 0, 100, 0</column>
<column name="scale_V_1_reg_871">39, 0, 61, 22</column>
<column name="shl_ln1_reg_3274">20, 0, 35, 15</column>
<column name="shl_ln4_reg_3284">21, 0, 35, 14</column>
<column name="sub_ln256_reg_3232">13, 0, 14, 1</column>
<column name="sub_ln266_reg_3241">13, 0, 14, 1</column>
<column name="sub_ln85945_reg_647">13, 0, 14, 1</column>
<column name="sub_ln859_reg_3246">13, 0, 14, 1</column>
<column name="sum_V_019_reg_821">100, 0, 100, 0</column>
<column name="sum_V_1_023_reg_787">100, 0, 100, 0</column>
<column name="sum_V_1_024_reg_776">100, 0, 100, 0</column>
<column name="sum_V_1_reg_965">100, 0, 100, 0</column>
<column name="sum_V_reg_970">100, 0, 100, 0</column>
<column name="tf_loc_V_reg_2918">100, 0, 100, 0</column>
<column name="tf_read_reg_2860">64, 0, 64, 0</column>
<column name="tk_next41_reg_905">32, 0, 32, 0</column>
<column name="tk_next42_reg_671">32, 0, 32, 0</column>
<column name="tk_next_reg_728">32, 0, 32, 0</column>
<column name="tk_prev_reg_855">32, 0, 32, 0</column>
<column name="trunc_ln162_reg_2891">6, 0, 6, 0</column>
<column name="trunc_ln164_1_reg_2897">58, 0, 58, 0</column>
<column name="trunc_ln164_reg_2926">64, 0, 64, 0</column>
<column name="trunc_ln167_1_reg_3082">13, 0, 13, 0</column>
<column name="trunc_ln167_2_reg_3088">11, 0, 11, 0</column>
<column name="trunc_ln167_reg_3077">21, 0, 21, 0</column>
<column name="trunc_ln291_reg_3289">6, 0, 6, 0</column>
<column name="trunc_ln4_reg_3042">58, 0, 58, 0</column>
<column name="trunc_ln9_reg_3048">58, 0, 58, 0</column>
<column name="tt_read_reg_2865">64, 0, 64, 0</column>
<column name="yy_read_reg_2872">64, 0, 64, 0</column>
<column name="zext_ln158_reg_3028">32, 0, 64, 32</column>
<column name="zext_ln17144_reg_659">32, 0, 32, 0</column>
<column name="zext_ln202_reg_3094">3, 0, 64, 61</column>
<column name="zext_ln221_reg_3168">3, 0, 64, 61</column>
<column name="zext_ln235_1_reg_3182">3, 0, 6, 3</column>
<column name="zext_ln235_reg_3176">3, 0, 64, 61</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWADDR">in, 8, s_axi, control, pointer</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, pointer</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, pointer</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARADDR">in, 8, s_axi, control, pointer</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, pointer</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, pointer</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, runge_kutta_45, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, runge_kutta_45, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, runge_kutta_45, return value</column>
<column name="m_axi_X_BUS_AWVALID">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWREADY">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWADDR">out, 64, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWID">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWLEN">out, 8, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWSIZE">out, 3, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWBURST">out, 2, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWLOCK">out, 2, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWCACHE">out, 4, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWPROT">out, 3, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWQOS">out, 4, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWREGION">out, 4, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWUSER">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WVALID">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WREADY">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WDATA">out, 512, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WSTRB">out, 64, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WLAST">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WID">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WUSER">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARVALID">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARREADY">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARADDR">out, 64, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARID">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARLEN">out, 8, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARSIZE">out, 3, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARBURST">out, 2, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARLOCK">out, 2, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARCACHE">out, 4, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARPROT">out, 3, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARQOS">out, 4, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARREGION">out, 4, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARUSER">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RVALID">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RREADY">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RDATA">in, 512, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RLAST">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RID">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RUSER">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RRESP">in, 2, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_BVALID">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_BREADY">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_BRESP">in, 2, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_BID">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_BUSER">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_T_BUS_AWVALID">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWREADY">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWADDR">out, 64, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWID">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWLEN">out, 8, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWSIZE">out, 3, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWBURST">out, 2, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWLOCK">out, 2, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWCACHE">out, 4, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWPROT">out, 3, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWQOS">out, 4, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWREGION">out, 4, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWUSER">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WVALID">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WREADY">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WDATA">out, 512, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WSTRB">out, 64, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WLAST">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WID">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WUSER">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARVALID">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARREADY">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARADDR">out, 64, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARID">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARLEN">out, 8, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARSIZE">out, 3, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARBURST">out, 2, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARLOCK">out, 2, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARCACHE">out, 4, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARPROT">out, 3, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARQOS">out, 4, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARREGION">out, 4, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARUSER">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RVALID">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RREADY">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RDATA">in, 512, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RLAST">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RID">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RUSER">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RRESP">in, 2, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_BVALID">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_BREADY">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_BRESP">in, 2, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_BID">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_BUSER">in, 1, m_axi, T_BUS, pointer</column>
</table>
</item>
</section>
</profile>
