

================================================================
== Vitis HLS Report for 'linear_single_ap_fixed_8_1_5_3_0_ap_fixed_8_1_4_0_0_linear_config3_s'
================================================================
* Date:           Tue Sep 19 13:53:49 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.730 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026|  4.104 us|  4.104 us|  1026|  1026|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LinearLoop  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       38|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|       15|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       15|      101|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_7_fu_68_p2                      |         +|   0|  0|  18|          11|           1|
    |ap_condition_101                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_62_p2                |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  38|          26|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6     |   9|          2|   11|         22|
    |i_fu_36                  |   9|          2|   11|         22|
    |layer2_out1_blk_n        |   9|          2|    1|          2|
    |layer3_out2_blk_n        |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   27|         54|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_36                  |  11|   0|   11|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  15|   0|   15|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                                  Source Object                                  |    C Type    |
+----------------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  linear_single<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 4, 0, 0>, linear_config3>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  linear_single<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 4, 0, 0>, linear_config3>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  linear_single<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 4, 0, 0>, linear_config3>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  linear_single<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 4, 0, 0>, linear_config3>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  linear_single<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 4, 0, 0>, linear_config3>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  linear_single<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 4, 0, 0>, linear_config3>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  linear_single<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 4, 0, 0>, linear_config3>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  linear_single<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 4, 0, 0>, linear_config3>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  linear_single<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 4, 0, 0>, linear_config3>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  linear_single<ap_fixed<8, 1, 5, 3, 0>, ap_fixed<8, 1, 4, 0, 0>, linear_config3>|  return value|
|layer2_out1_dout            |   in|    8|     ap_fifo|                                                                      layer2_out1|       pointer|
|layer2_out1_num_data_valid  |   in|    2|     ap_fifo|                                                                      layer2_out1|       pointer|
|layer2_out1_fifo_cap        |   in|    2|     ap_fifo|                                                                      layer2_out1|       pointer|
|layer2_out1_empty_n         |   in|    1|     ap_fifo|                                                                      layer2_out1|       pointer|
|layer2_out1_read            |  out|    1|     ap_fifo|                                                                      layer2_out1|       pointer|
|layer3_out2_din             |  out|    8|     ap_fifo|                                                                      layer3_out2|       pointer|
|layer3_out2_num_data_valid  |   in|    2|     ap_fifo|                                                                      layer3_out2|       pointer|
|layer3_out2_fifo_cap        |   in|    2|     ap_fifo|                                                                      layer3_out2|       pointer|
|layer3_out2_full_n          |   in|    1|     ap_fifo|                                                                      layer3_out2|       pointer|
|layer3_out2_write           |  out|    1|     ap_fifo|                                                                      layer3_out2|       pointer|
+----------------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+

