Analysis & Synthesis Status : Successful - Sun Mar  6 01:14:53 2022
Quartus Prime Version : 21.1.0 Build 842 10/21/2021 SJ Lite Edition
Revision Name : bus_test
Top-level Entity Name : simple_SDC_sm
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 39
Total pins : 20
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
