// Seed: 2988096382
module module_0 (
    input tri   id_0,
    input tri0  id_1,
    input wor   id_2,
    input tri   id_3,
    input tri   id_4,
    input uwire id_5
);
  wire id_7 = id_3;
  initial $unsigned(86);
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd49,
    parameter id_3 = 32'd51,
    parameter id_6 = 32'd30
) (
    output tri0 _id_0
    , id_11,
    input supply0 id_1,
    output wand id_2,
    input uwire _id_3,
    input supply0 id_4,
    output tri0 id_5,
    output wire _id_6,
    input tri1 id_7,
    inout uwire id_8,
    output supply0 id_9
);
  logic [7:0] id_12;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_4,
      id_1,
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
  struct packed {logic [id_6 : 1] id_13;} [id_3 : id_0] id_14;
  wire id_15;
  parameter id_16 = (-1'b0);
  wire id_17;
  assign id_12[-1'd0] = 1 ? 1'b0 : 1 ? id_14 : id_1;
endmodule
