<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rte_cpuflags.c source code [dpdk_18.05/lib/librte_eal/common/arch/x86/rte_cpuflags.c] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="feature_entry "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_18.05/lib/librte_eal/common/arch/x86/rte_cpuflags.c'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>dpdk_18.05</a>/<a href='../../../..'>lib</a>/<a href='../../..'>librte_eal</a>/<a href='../..'>common</a>/<a href='..'>arch</a>/<a href='./'>x86</a>/<a href='rte_cpuflags.c.html'>rte_cpuflags.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2010-2015 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="../../include/arch/x86/rte_cpuflags.h.html">"rte_cpuflags.h"</a></u></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><u>#include <a href="../../../../../../include/stdio.h.html">&lt;stdio.h&gt;</a></u></td></tr>
<tr><th id="8">8</th><td><u>#include <a href="../../../../../../include/errno.h.html">&lt;errno.h&gt;</a></u></td></tr>
<tr><th id="9">9</th><td><u>#include &lt;stdint.h&gt;</u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="rte_cpuid.h.html">"rte_cpuid.h"</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><i class="doc">/**</i></td></tr>
<tr><th id="14">14</th><td><i class="doc"> * Struct to hold a processor feature entry</i></td></tr>
<tr><th id="15">15</th><td><i class="doc"> */</i></td></tr>
<tr><th id="16">16</th><td><b>struct</b> <dfn class="type def" id="feature_entry" title='feature_entry' data-ref="feature_entry">feature_entry</dfn> {</td></tr>
<tr><th id="17">17</th><td>	<a class="typedef" href="../../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl field" id="feature_entry::leaf" title='feature_entry::leaf' data-type='uint32_t' data-ref="feature_entry::leaf">leaf</dfn>;				<i class="doc" data-doc="feature_entry::leaf">/**&lt; cpuid leaf */</i></td></tr>
<tr><th id="18">18</th><td>	<a class="typedef" href="../../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl field" id="feature_entry::subleaf" title='feature_entry::subleaf' data-type='uint32_t' data-ref="feature_entry::subleaf">subleaf</dfn>;			<i class="doc" data-doc="feature_entry::subleaf">/**&lt; cpuid subleaf */</i></td></tr>
<tr><th id="19">19</th><td>	<a class="typedef" href="../../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl field" id="feature_entry::reg" title='feature_entry::reg' data-type='uint32_t' data-ref="feature_entry::reg">reg</dfn>;				<i class="doc" data-doc="feature_entry::reg">/**&lt; cpuid register */</i></td></tr>
<tr><th id="20">20</th><td>	<a class="typedef" href="../../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl field" id="feature_entry::bit" title='feature_entry::bit' data-type='uint32_t' data-ref="feature_entry::bit">bit</dfn>;				<i class="doc" data-doc="feature_entry::bit">/**&lt; cpuid register bit */</i></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/CPU_FLAG_NAME_MAX_LEN" data-ref="_M/CPU_FLAG_NAME_MAX_LEN">CPU_FLAG_NAME_MAX_LEN</dfn> 64</u></td></tr>
<tr><th id="22">22</th><td>	<em>char</em> <dfn class="tu decl field" id="feature_entry::name" title='feature_entry::name' data-type='char [64]' data-ref="feature_entry::name">name</dfn>[<a class="macro" href="#21" title="64" data-ref="_M/CPU_FLAG_NAME_MAX_LEN">CPU_FLAG_NAME_MAX_LEN</a>];       <i class="doc" data-doc="feature_entry::name">/**&lt; String for printing */</i></td></tr>
<tr><th id="23">23</th><td>};</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/FEAT_DEF" data-ref="_M/FEAT_DEF">FEAT_DEF</dfn>(name, leaf, subleaf, reg, bit) \</u></td></tr>
<tr><th id="26">26</th><td><u>	[RTE_CPUFLAG_##name] = {leaf, subleaf, reg, bit, #name },</u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><em>const</em> <b>struct</b> <a class="type" href="#feature_entry" title='feature_entry' data-ref="feature_entry">feature_entry</a> <dfn class="decl def" id="rte_cpu_feature_table" title='rte_cpu_feature_table' data-ref="rte_cpu_feature_table">rte_cpu_feature_table</dfn>[] = {</td></tr>
<tr><th id="29">29</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_SSE3] = {0x00000001, 0, RTE_REG_ECX, 0, &quot;SSE3&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(SSE3, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>,  <var>0</var>)</td></tr>
<tr><th id="30">30</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_PCLMULQDQ] = {0x00000001, 0, RTE_REG_ECX, 1, &quot;PCLMULQDQ&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(PCLMULQDQ, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>,  <var>1</var>)</td></tr>
<tr><th id="31">31</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_DTES64] = {0x00000001, 0, RTE_REG_ECX, 2, &quot;DTES64&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(DTES64, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>,  <var>2</var>)</td></tr>
<tr><th id="32">32</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_MONITOR] = {0x00000001, 0, RTE_REG_ECX, 3, &quot;MONITOR&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(MONITOR, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>,  <var>3</var>)</td></tr>
<tr><th id="33">33</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_DS_CPL] = {0x00000001, 0, RTE_REG_ECX, 4, &quot;DS_CPL&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(DS_CPL, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>,  <var>4</var>)</td></tr>
<tr><th id="34">34</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_VMX] = {0x00000001, 0, RTE_REG_ECX, 5, &quot;VMX&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(VMX, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>,  <var>5</var>)</td></tr>
<tr><th id="35">35</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_SMX] = {0x00000001, 0, RTE_REG_ECX, 6, &quot;SMX&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(SMX, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>,  <var>6</var>)</td></tr>
<tr><th id="36">36</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_EIST] = {0x00000001, 0, RTE_REG_ECX, 7, &quot;EIST&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(EIST, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>,  <var>7</var>)</td></tr>
<tr><th id="37">37</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_TM2] = {0x00000001, 0, RTE_REG_ECX, 8, &quot;TM2&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(TM2, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>,  <var>8</var>)</td></tr>
<tr><th id="38">38</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_SSSE3] = {0x00000001, 0, RTE_REG_ECX, 9, &quot;SSSE3&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(SSSE3, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>,  <var>9</var>)</td></tr>
<tr><th id="39">39</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_CNXT_ID] = {0x00000001, 0, RTE_REG_ECX, 10, &quot;CNXT_ID&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(CNXT_ID, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>10</var>)</td></tr>
<tr><th id="40">40</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_FMA] = {0x00000001, 0, RTE_REG_ECX, 12, &quot;FMA&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(FMA, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>12</var>)</td></tr>
<tr><th id="41">41</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_CMPXCHG16B] = {0x00000001, 0, RTE_REG_ECX, 13, &quot;CMPXCHG16B&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(CMPXCHG16B, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>13</var>)</td></tr>
<tr><th id="42">42</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_XTPR] = {0x00000001, 0, RTE_REG_ECX, 14, &quot;XTPR&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(XTPR, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>14</var>)</td></tr>
<tr><th id="43">43</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_PDCM] = {0x00000001, 0, RTE_REG_ECX, 15, &quot;PDCM&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(PDCM, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>15</var>)</td></tr>
<tr><th id="44">44</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_PCID] = {0x00000001, 0, RTE_REG_ECX, 17, &quot;PCID&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(PCID, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>17</var>)</td></tr>
<tr><th id="45">45</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_DCA] = {0x00000001, 0, RTE_REG_ECX, 18, &quot;DCA&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(DCA, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>18</var>)</td></tr>
<tr><th id="46">46</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_SSE4_1] = {0x00000001, 0, RTE_REG_ECX, 19, &quot;SSE4_1&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(SSE4_1, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>19</var>)</td></tr>
<tr><th id="47">47</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_SSE4_2] = {0x00000001, 0, RTE_REG_ECX, 20, &quot;SSE4_2&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(SSE4_2, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>20</var>)</td></tr>
<tr><th id="48">48</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_X2APIC] = {0x00000001, 0, RTE_REG_ECX, 21, &quot;X2APIC&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(X2APIC, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>21</var>)</td></tr>
<tr><th id="49">49</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_MOVBE] = {0x00000001, 0, RTE_REG_ECX, 22, &quot;MOVBE&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(MOVBE, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>22</var>)</td></tr>
<tr><th id="50">50</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_POPCNT] = {0x00000001, 0, RTE_REG_ECX, 23, &quot;POPCNT&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(POPCNT, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>23</var>)</td></tr>
<tr><th id="51">51</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_TSC_DEADLINE] = {0x00000001, 0, RTE_REG_ECX, 24, &quot;TSC_DEADLINE&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(TSC_DEADLINE, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>24</var>)</td></tr>
<tr><th id="52">52</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_AES] = {0x00000001, 0, RTE_REG_ECX, 25, &quot;AES&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(AES, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>25</var>)</td></tr>
<tr><th id="53">53</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_XSAVE] = {0x00000001, 0, RTE_REG_ECX, 26, &quot;XSAVE&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(XSAVE, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>26</var>)</td></tr>
<tr><th id="54">54</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_OSXSAVE] = {0x00000001, 0, RTE_REG_ECX, 27, &quot;OSXSAVE&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(OSXSAVE, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>27</var>)</td></tr>
<tr><th id="55">55</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_AVX] = {0x00000001, 0, RTE_REG_ECX, 28, &quot;AVX&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(AVX, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>28</var>)</td></tr>
<tr><th id="56">56</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_F16C] = {0x00000001, 0, RTE_REG_ECX, 29, &quot;F16C&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(F16C, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>29</var>)</td></tr>
<tr><th id="57">57</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_RDRAND] = {0x00000001, 0, RTE_REG_ECX, 30, &quot;RDRAND&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(RDRAND, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>30</var>)</td></tr>
<tr><th id="58">58</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_HYPERVISOR] = {0x00000001, 0, RTE_REG_ECX, 31, &quot;HYPERVISOR&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(HYPERVISOR, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>, <var>31</var>)</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_FPU] = {0x00000001, 0, RTE_REG_EDX, 0, &quot;FPU&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(FPU, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>,  <var>0</var>)</td></tr>
<tr><th id="61">61</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_VME] = {0x00000001, 0, RTE_REG_EDX, 1, &quot;VME&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(VME, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>,  <var>1</var>)</td></tr>
<tr><th id="62">62</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_DE] = {0x00000001, 0, RTE_REG_EDX, 2, &quot;DE&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(DE, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>,  <var>2</var>)</td></tr>
<tr><th id="63">63</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_PSE] = {0x00000001, 0, RTE_REG_EDX, 3, &quot;PSE&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(PSE, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>,  <var>3</var>)</td></tr>
<tr><th id="64">64</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_TSC] = {0x00000001, 0, RTE_REG_EDX, 4, &quot;TSC&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(TSC, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>,  <var>4</var>)</td></tr>
<tr><th id="65">65</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_MSR] = {0x00000001, 0, RTE_REG_EDX, 5, &quot;MSR&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(MSR, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>,  <var>5</var>)</td></tr>
<tr><th id="66">66</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_PAE] = {0x00000001, 0, RTE_REG_EDX, 6, &quot;PAE&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(PAE, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>,  <var>6</var>)</td></tr>
<tr><th id="67">67</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_MCE] = {0x00000001, 0, RTE_REG_EDX, 7, &quot;MCE&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(MCE, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>,  <var>7</var>)</td></tr>
<tr><th id="68">68</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_CX8] = {0x00000001, 0, RTE_REG_EDX, 8, &quot;CX8&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(CX8, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>,  <var>8</var>)</td></tr>
<tr><th id="69">69</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_APIC] = {0x00000001, 0, RTE_REG_EDX, 9, &quot;APIC&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(APIC, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>,  <var>9</var>)</td></tr>
<tr><th id="70">70</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_SEP] = {0x00000001, 0, RTE_REG_EDX, 11, &quot;SEP&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(SEP, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>11</var>)</td></tr>
<tr><th id="71">71</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_MTRR] = {0x00000001, 0, RTE_REG_EDX, 12, &quot;MTRR&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(MTRR, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>12</var>)</td></tr>
<tr><th id="72">72</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_PGE] = {0x00000001, 0, RTE_REG_EDX, 13, &quot;PGE&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(PGE, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>13</var>)</td></tr>
<tr><th id="73">73</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_MCA] = {0x00000001, 0, RTE_REG_EDX, 14, &quot;MCA&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(MCA, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>14</var>)</td></tr>
<tr><th id="74">74</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_CMOV] = {0x00000001, 0, RTE_REG_EDX, 15, &quot;CMOV&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(CMOV, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>15</var>)</td></tr>
<tr><th id="75">75</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_PAT] = {0x00000001, 0, RTE_REG_EDX, 16, &quot;PAT&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(PAT, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>16</var>)</td></tr>
<tr><th id="76">76</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_PSE36] = {0x00000001, 0, RTE_REG_EDX, 17, &quot;PSE36&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(PSE36, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>17</var>)</td></tr>
<tr><th id="77">77</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_PSN] = {0x00000001, 0, RTE_REG_EDX, 18, &quot;PSN&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(PSN, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>18</var>)</td></tr>
<tr><th id="78">78</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_CLFSH] = {0x00000001, 0, RTE_REG_EDX, 19, &quot;CLFSH&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(CLFSH, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>19</var>)</td></tr>
<tr><th id="79">79</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_DS] = {0x00000001, 0, RTE_REG_EDX, 21, &quot;DS&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(DS, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>21</var>)</td></tr>
<tr><th id="80">80</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_ACPI] = {0x00000001, 0, RTE_REG_EDX, 22, &quot;ACPI&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(ACPI, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>22</var>)</td></tr>
<tr><th id="81">81</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_MMX] = {0x00000001, 0, RTE_REG_EDX, 23, &quot;MMX&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(MMX, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>23</var>)</td></tr>
<tr><th id="82">82</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_FXSR] = {0x00000001, 0, RTE_REG_EDX, 24, &quot;FXSR&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(FXSR, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>24</var>)</td></tr>
<tr><th id="83">83</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_SSE] = {0x00000001, 0, RTE_REG_EDX, 25, &quot;SSE&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(SSE, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>25</var>)</td></tr>
<tr><th id="84">84</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_SSE2] = {0x00000001, 0, RTE_REG_EDX, 26, &quot;SSE2&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(SSE2, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>26</var>)</td></tr>
<tr><th id="85">85</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_SS] = {0x00000001, 0, RTE_REG_EDX, 27, &quot;SS&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(SS, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>27</var>)</td></tr>
<tr><th id="86">86</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_HTT] = {0x00000001, 0, RTE_REG_EDX, 28, &quot;HTT&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(HTT, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>28</var>)</td></tr>
<tr><th id="87">87</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_TM] = {0x00000001, 0, RTE_REG_EDX, 29, &quot;TM&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(TM, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>29</var>)</td></tr>
<tr><th id="88">88</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_PBE] = {0x00000001, 0, RTE_REG_EDX, 31, &quot;PBE&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(PBE, <var>0x00000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>31</var>)</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_DIGTEMP] = {0x00000006, 0, RTE_REG_EAX, 0, &quot;DIGTEMP&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(DIGTEMP, <var>0x00000006</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EAX" title='RTE_REG_EAX' data-ref="RTE_REG_EAX">RTE_REG_EAX</a>,  <var>0</var>)</td></tr>
<tr><th id="91">91</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_TRBOBST] = {0x00000006, 0, RTE_REG_EAX, 1, &quot;TRBOBST&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(TRBOBST, <var>0x00000006</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EAX" title='RTE_REG_EAX' data-ref="RTE_REG_EAX">RTE_REG_EAX</a>,  <var>1</var>)</td></tr>
<tr><th id="92">92</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_ARAT] = {0x00000006, 0, RTE_REG_EAX, 2, &quot;ARAT&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(ARAT, <var>0x00000006</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EAX" title='RTE_REG_EAX' data-ref="RTE_REG_EAX">RTE_REG_EAX</a>,  <var>2</var>)</td></tr>
<tr><th id="93">93</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_PLN] = {0x00000006, 0, RTE_REG_EAX, 4, &quot;PLN&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(PLN, <var>0x00000006</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EAX" title='RTE_REG_EAX' data-ref="RTE_REG_EAX">RTE_REG_EAX</a>,  <var>4</var>)</td></tr>
<tr><th id="94">94</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_ECMD] = {0x00000006, 0, RTE_REG_EAX, 5, &quot;ECMD&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(ECMD, <var>0x00000006</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EAX" title='RTE_REG_EAX' data-ref="RTE_REG_EAX">RTE_REG_EAX</a>,  <var>5</var>)</td></tr>
<tr><th id="95">95</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_PTM] = {0x00000006, 0, RTE_REG_EAX, 6, &quot;PTM&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(PTM, <var>0x00000006</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EAX" title='RTE_REG_EAX' data-ref="RTE_REG_EAX">RTE_REG_EAX</a>,  <var>6</var>)</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_MPERF_APERF_MSR] = {0x00000006, 0, RTE_REG_ECX, 0, &quot;MPERF_APERF_MSR&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(MPERF_APERF_MSR, <var>0x00000006</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>,  <var>0</var>)</td></tr>
<tr><th id="98">98</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_ACNT2] = {0x00000006, 0, RTE_REG_ECX, 1, &quot;ACNT2&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(ACNT2, <var>0x00000006</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>,  <var>1</var>)</td></tr>
<tr><th id="99">99</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_ENERGY_EFF] = {0x00000006, 0, RTE_REG_ECX, 3, &quot;ENERGY_EFF&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(ENERGY_EFF, <var>0x00000006</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>,  <var>3</var>)</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_FSGSBASE] = {0x00000007, 0, RTE_REG_EBX, 0, &quot;FSGSBASE&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(FSGSBASE, <var>0x00000007</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EBX" title='RTE_REG_EBX' data-ref="RTE_REG_EBX">RTE_REG_EBX</a>,  <var>0</var>)</td></tr>
<tr><th id="102">102</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_BMI1] = {0x00000007, 0, RTE_REG_EBX, 2, &quot;BMI1&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(BMI1, <var>0x00000007</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EBX" title='RTE_REG_EBX' data-ref="RTE_REG_EBX">RTE_REG_EBX</a>,  <var>2</var>)</td></tr>
<tr><th id="103">103</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_HLE] = {0x00000007, 0, RTE_REG_EBX, 4, &quot;HLE&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(HLE, <var>0x00000007</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EBX" title='RTE_REG_EBX' data-ref="RTE_REG_EBX">RTE_REG_EBX</a>,  <var>4</var>)</td></tr>
<tr><th id="104">104</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_AVX2] = {0x00000007, 0, RTE_REG_EBX, 5, &quot;AVX2&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(AVX2, <var>0x00000007</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EBX" title='RTE_REG_EBX' data-ref="RTE_REG_EBX">RTE_REG_EBX</a>,  <var>5</var>)</td></tr>
<tr><th id="105">105</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_SMEP] = {0x00000007, 0, RTE_REG_EBX, 6, &quot;SMEP&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(SMEP, <var>0x00000007</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EBX" title='RTE_REG_EBX' data-ref="RTE_REG_EBX">RTE_REG_EBX</a>,  <var>6</var>)</td></tr>
<tr><th id="106">106</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_BMI2] = {0x00000007, 0, RTE_REG_EBX, 7, &quot;BMI2&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(BMI2, <var>0x00000007</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EBX" title='RTE_REG_EBX' data-ref="RTE_REG_EBX">RTE_REG_EBX</a>,  <var>7</var>)</td></tr>
<tr><th id="107">107</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_ERMS] = {0x00000007, 0, RTE_REG_EBX, 8, &quot;ERMS&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(ERMS, <var>0x00000007</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EBX" title='RTE_REG_EBX' data-ref="RTE_REG_EBX">RTE_REG_EBX</a>,  <var>8</var>)</td></tr>
<tr><th id="108">108</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_INVPCID] = {0x00000007, 0, RTE_REG_EBX, 10, &quot;INVPCID&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(INVPCID, <var>0x00000007</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EBX" title='RTE_REG_EBX' data-ref="RTE_REG_EBX">RTE_REG_EBX</a>, <var>10</var>)</td></tr>
<tr><th id="109">109</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_RTM] = {0x00000007, 0, RTE_REG_EBX, 11, &quot;RTM&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(RTM, <var>0x00000007</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EBX" title='RTE_REG_EBX' data-ref="RTE_REG_EBX">RTE_REG_EBX</a>, <var>11</var>)</td></tr>
<tr><th id="110">110</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_AVX512F] = {0x00000007, 0, RTE_REG_EBX, 16, &quot;AVX512F&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(AVX512F, <var>0x00000007</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EBX" title='RTE_REG_EBX' data-ref="RTE_REG_EBX">RTE_REG_EBX</a>, <var>16</var>)</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_LAHF_SAHF] = {0x80000001, 0, RTE_REG_ECX, 0, &quot;LAHF_SAHF&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(LAHF_SAHF, <var>0x80000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>,  <var>0</var>)</td></tr>
<tr><th id="113">113</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_LZCNT] = {0x80000001, 0, RTE_REG_ECX, 4, &quot;LZCNT&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(LZCNT, <var>0x80000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>,  <var>4</var>)</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_SYSCALL] = {0x80000001, 0, RTE_REG_EDX, 11, &quot;SYSCALL&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(SYSCALL, <var>0x80000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>11</var>)</td></tr>
<tr><th id="116">116</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_XD] = {0x80000001, 0, RTE_REG_EDX, 20, &quot;XD&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(XD, <var>0x80000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>20</var>)</td></tr>
<tr><th id="117">117</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_1GB_PG] = {0x80000001, 0, RTE_REG_EDX, 26, &quot;1GB_PG&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(<var>1GB_PG</var>, <var>0x80000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>26</var>)</td></tr>
<tr><th id="118">118</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_RDTSCP] = {0x80000001, 0, RTE_REG_EDX, 27, &quot;RDTSCP&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(RDTSCP, <var>0x80000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>27</var>)</td></tr>
<tr><th id="119">119</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_EM64T] = {0x80000001, 0, RTE_REG_EDX, 29, &quot;EM64T&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(EM64T, <var>0x80000001</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>, <var>29</var>)</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>	<a class="macro" href="#25" title="[RTE_CPUFLAG_INVTSC] = {0x80000007, 0, RTE_REG_EDX, 8, &quot;INVTSC&quot; }," data-ref="_M/FEAT_DEF">FEAT_DEF</a>(INVTSC, <var>0x80000007</var>, <var>0</var>, <a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>,  <var>8</var>)</td></tr>
<tr><th id="122">122</th><td>};</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><em>int</em></td></tr>
<tr><th id="125">125</th><td><dfn class="decl def fn" id="rte_cpu_get_flag_enabled" title='rte_cpu_get_flag_enabled' data-ref="rte_cpu_get_flag_enabled">rte_cpu_get_flag_enabled</dfn>(<b>enum</b> <a class="type" href="../../include/arch/x86/rte_cpuflags.h.html#rte_cpu_flag_t" title='rte_cpu_flag_t' data-ref="rte_cpu_flag_t">rte_cpu_flag_t</a> <dfn class="local col1 decl" id="1feature" title='feature' data-type='enum rte_cpu_flag_t' data-ref="1feature">feature</dfn>)</td></tr>
<tr><th id="126">126</th><td>{</td></tr>
<tr><th id="127">127</th><td>	<em>const</em> <b>struct</b> <a class="type" href="#feature_entry" title='feature_entry' data-ref="feature_entry">feature_entry</a> *<dfn class="local col2 decl" id="2feat" title='feat' data-type='const struct feature_entry *' data-ref="2feat">feat</dfn>;</td></tr>
<tr><th id="128">128</th><td>	<a class="typedef" href="rte_cpuid.h.html#cpuid_registers_t" title='cpuid_registers_t' data-type='uint32_t [4]' data-ref="cpuid_registers_t">cpuid_registers_t</a> <dfn class="local col3 decl" id="3regs" title='regs' data-type='cpuid_registers_t' data-ref="3regs">regs</dfn>;</td></tr>
<tr><th id="129">129</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="4maxleaf" title='maxleaf' data-type='unsigned int' data-ref="4maxleaf">maxleaf</dfn>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>	<b>if</b> (<a class="local col1 ref" href="#1feature" title='feature' data-ref="1feature">feature</a> &gt;= <a class="enum" href="../../include/arch/x86/rte_cpuflags.h.html#RTE_CPUFLAG_NUMFLAGS" title='RTE_CPUFLAG_NUMFLAGS' data-ref="RTE_CPUFLAG_NUMFLAGS">RTE_CPUFLAG_NUMFLAGS</a>)</td></tr>
<tr><th id="132">132</th><td>		<i>/* Flag does not match anything in the feature tables */</i></td></tr>
<tr><th id="133">133</th><td>		<b>return</b> -<a class="macro" href="../../../../../../include/asm-generic/errno-base.h.html#5" title="2" data-ref="_M/ENOENT">ENOENT</a>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>	<a class="local col2 ref" href="#2feat" title='feat' data-ref="2feat">feat</a> = &amp;<a class="ref" href="#rte_cpu_feature_table" title='rte_cpu_feature_table' data-ref="rte_cpu_feature_table">rte_cpu_feature_table</a>[<a class="local col1 ref" href="#1feature" title='feature' data-ref="1feature">feature</a>];</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>	<b>if</b> (!<a class="local col2 ref" href="#2feat" title='feat' data-ref="2feat">feat</a>-&gt;<a class="tu ref field" href="#feature_entry::leaf" title='feature_entry::leaf' data-use='r' data-ref="feature_entry::leaf">leaf</a>)</td></tr>
<tr><th id="138">138</th><td>		<i>/* This entry in the table wasn't filled out! */</i></td></tr>
<tr><th id="139">139</th><td>		<b>return</b> -<a class="macro" href="../../../../../../include/asm-generic/errno-base.h.html#17" title="14" data-ref="_M/EFAULT">EFAULT</a>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>	<a class="local col4 ref" href="#4maxleaf" title='maxleaf' data-ref="4maxleaf">maxleaf</a> = <span class='ref fn' title='__get_cpuid_max' data-ref="__get_cpuid_max">__get_cpuid_max</span>(<a class="local col2 ref" href="#2feat" title='feat' data-ref="2feat">feat</a>-&gt;<a class="tu ref field" href="#feature_entry::leaf" title='feature_entry::leaf' data-use='r' data-ref="feature_entry::leaf">leaf</a> &amp; <var>0x80000000</var>, <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>);</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>	<b>if</b> (<a class="local col4 ref" href="#4maxleaf" title='maxleaf' data-ref="4maxleaf">maxleaf</a> &lt; <a class="local col2 ref" href="#2feat" title='feat' data-ref="2feat">feat</a>-&gt;<a class="tu ref field" href="#feature_entry::leaf" title='feature_entry::leaf' data-use='r' data-ref="feature_entry::leaf">leaf</a>)</td></tr>
<tr><th id="144">144</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>	 <span class="macro" title="__asm(&quot;  xchgq  %%rbx,%q1\n&quot; &quot;  cpuid\n&quot; &quot;  xchgq  %%rbx,%q1&quot; : &quot;=a&quot;(regs[RTE_REG_EAX]), &quot;=r&quot; (regs[RTE_REG_EBX]), &quot;=c&quot;(regs[RTE_REG_ECX]), &quot;=d&quot;(regs[RTE_REG_EDX]) : &quot;0&quot;(feat-&gt;leaf), &quot;2&quot;(feat-&gt;subleaf))" data-ref="_M/__cpuid_count">__cpuid_count</span>(<a class="local col2 ref" href="#2feat" title='feat' data-ref="2feat">feat</a>-&gt;<a class="tu ref field" href="#feature_entry::leaf" title='feature_entry::leaf' data-use='r' data-ref="feature_entry::leaf">leaf</a>, <a class="local col2 ref" href="#2feat" title='feat' data-ref="2feat">feat</a>-&gt;<a class="tu ref field" href="#feature_entry::subleaf" title='feature_entry::subleaf' data-use='r' data-ref="feature_entry::subleaf">subleaf</a>,</td></tr>
<tr><th id="147">147</th><td>			 <a class="local col3 ref" href="#3regs" title='regs' data-ref="3regs">regs</a>[<a class="enum" href="rte_cpuid.h.html#RTE_REG_EAX" title='RTE_REG_EAX' data-ref="RTE_REG_EAX">RTE_REG_EAX</a>], <a class="local col3 ref" href="#3regs" title='regs' data-ref="3regs">regs</a>[<a class="enum" href="rte_cpuid.h.html#RTE_REG_EBX" title='RTE_REG_EBX' data-ref="RTE_REG_EBX">RTE_REG_EBX</a>],</td></tr>
<tr><th id="148">148</th><td>			 <a class="local col3 ref" href="#3regs" title='regs' data-ref="3regs">regs</a>[<a class="enum" href="rte_cpuid.h.html#RTE_REG_ECX" title='RTE_REG_ECX' data-ref="RTE_REG_ECX">RTE_REG_ECX</a>], <a class="local col3 ref" href="#3regs" title='regs' data-ref="3regs">regs</a>[<a class="enum" href="rte_cpuid.h.html#RTE_REG_EDX" title='RTE_REG_EDX' data-ref="RTE_REG_EDX">RTE_REG_EDX</a>]);</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>	<i>/* check if the feature is enabled */</i></td></tr>
<tr><th id="151">151</th><td>	<b>return</b> (<a class="local col3 ref" href="#3regs" title='regs' data-ref="3regs">regs</a>[<a class="local col2 ref" href="#2feat" title='feat' data-ref="2feat">feat</a>-&gt;<a class="tu ref field" href="#feature_entry::reg" title='feature_entry::reg' data-use='r' data-ref="feature_entry::reg">reg</a>] &gt;&gt; <a class="local col2 ref" href="#2feat" title='feat' data-ref="2feat">feat</a>-&gt;<a class="tu ref field" href="#feature_entry::bit" title='feature_entry::bit' data-use='r' data-ref="feature_entry::bit">bit</a>) &amp; <var>1</var>;</td></tr>
<tr><th id="152">152</th><td>}</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><em>const</em> <em>char</em> *</td></tr>
<tr><th id="155">155</th><td><dfn class="decl def fn" id="rte_cpu_get_flag_name" title='rte_cpu_get_flag_name' data-ref="rte_cpu_get_flag_name">rte_cpu_get_flag_name</dfn>(<b>enum</b> <a class="type" href="../../include/arch/x86/rte_cpuflags.h.html#rte_cpu_flag_t" title='rte_cpu_flag_t' data-ref="rte_cpu_flag_t">rte_cpu_flag_t</a> <dfn class="local col5 decl" id="5feature" title='feature' data-type='enum rte_cpu_flag_t' data-ref="5feature">feature</dfn>)</td></tr>
<tr><th id="156">156</th><td>{</td></tr>
<tr><th id="157">157</th><td>	<b>if</b> (<a class="local col5 ref" href="#5feature" title='feature' data-ref="5feature">feature</a> &gt;= <a class="enum" href="../../include/arch/x86/rte_cpuflags.h.html#RTE_CPUFLAG_NUMFLAGS" title='RTE_CPUFLAG_NUMFLAGS' data-ref="RTE_CPUFLAG_NUMFLAGS">RTE_CPUFLAG_NUMFLAGS</a>)</td></tr>
<tr><th id="158">158</th><td>		<b>return</b> <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>;</td></tr>
<tr><th id="159">159</th><td>	<b>return</b> <a class="ref" href="#rte_cpu_feature_table" title='rte_cpu_feature_table' data-ref="rte_cpu_feature_table">rte_cpu_feature_table</a>[<a class="local col5 ref" href="#5feature" title='feature' data-ref="5feature">feature</a>].<a class="tu ref field" href="#feature_entry::name" title='feature_entry::name' data-use='r' data-ref="feature_entry::name">name</a>;</td></tr>
<tr><th id="160">160</th><td>}</td></tr>
<tr><th id="161">161</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2018-Jul-25</em> from project dpdk_18.05 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
