# IPI (Inter-Processor Interrupt) æµ‹è¯•æ€»ç»“

## æµ‹è¯•æ—¥æœŸ
2025-02-04

## æµ‹è¯•ç›®æ ‡
éªŒè¯ SMP ç³»ç»Ÿä¸­ CPU é—´ä¸­æ–­ï¼ˆIPIï¼‰çš„å‘é€å’Œæ¥æ”¶åŠŸèƒ½ã€‚

## å®ç°æ–¹æ¡ˆ

### GICv3 IPI æœºåˆ¶

GICv3 æä¾›äº†ä¸¤ç§ IPI å®ç°æ–¹å¼ï¼š
1. **å†…å­˜æ˜ å°„æ–¹å¼**ï¼šé€šè¿‡ GICD_SGIR å¯„å­˜å™¨å‘é€ï¼ˆéœ€è¦å®Œæ•´ GIC åˆå§‹åŒ–ï¼‰
2. **ç³»ç»Ÿå¯„å­˜å™¨æ–¹å¼**ï¼šé€šè¿‡ ICC_SGI1R_EL1 å¯„å­˜å™¨å‘é€ï¼ˆæ— éœ€ GICDï¼‰

æˆ‘ä»¬é€‰æ‹©äº†**ç³»ç»Ÿå¯„å­˜å™¨æ–¹å¼**ï¼Œå› ä¸ºï¼š
- æ— éœ€å®Œæ•´çš„ GICD/GICR åˆå§‹åŒ–
- é¿å…äº† GICD å†…å­˜è®¿é—®å¯¼è‡´çš„æŒ‚èµ·é—®é¢˜
- æ›´ç®€å•ç›´æ¥çš„å®ç°

### ä»£ç å®ç°

#### 1. IPI å‘é€ ([kernel/src/arch/aarch64/ipi.rs](../kernel/src/arch/aarch64/ipi.rs))

```rust
pub fn send_ipi(target_cpu: u64, ipi_type: IpiType) {
    let sgi = ipi_type.as_sgi();
    let aff0 = target_cpu as u64 & 0xFF;
    let aff1 = 0u64;

    // ICC_SGI1R_EL1 æ ¼å¼:
    // bit [40] = 1: TARGET_LIST æ¨¡å¼
    // bit [25:16] = Aff1
    // bit [15:0] = ç›®æ ‡ CPU ä½æ©ç 
    // bit [3:0] = SGI ä¸­æ–­å·
    let sgir = (1 << 40) | (aff1 << 16) | (1u64 << aff0) | (sgi as u64);

    unsafe {
        core::arch::asm!(
            "msr ICC_SGI1R_EL1, {}",
            in(reg) sgir,
            options(nostack)
        );
    }
}
```

#### 2. ä¸­æ–­ç¡®è®¤ ([kernel/src/drivers/intc/gicv3.rs](../kernel/src/drivers/intc/gicv3.rs))

```rust
pub fn ack_interrupt() -> u32 {
    unsafe {
        // ICC_IAR1_EL1 æ˜¯ 64 ä½å¯„å­˜å™¨
        let iar: u64;
        core::arch::asm!(
            "mrs {}, icc_iar1_el1",
            out(reg) iar,
            options(nomem, nostack)
        );

        // æå–ä¸­æ–­ ID (bits [9:0])
        (iar & 0x3FF) as u32
    }
}
```

#### 3. ä¸­æ–­ç»“æŸ

```rust
pub fn eoi_interrupt(irq: u32) {
    unsafe {
        core::arch::asm!(
            "msr icc_eoir1_el1, {}",
            in(reg) irq,
            options(nomem, nostack)
        );
    }
}
```

## æµ‹è¯•ç»“æœ

### âœ… æˆåŠŸéƒ¨åˆ†

1. **åŒæ ¸å¯åŠ¨**
   ```
   SMP: Starting CPU boot
   SMP: Calling PSCI for CPU 1
   SMP: PSCI result = 0000000000000000
   [CPU1 up]
   SMP: PSCI success
   SMP: 2 CPUs online
   ```

2. **IPI å‘é€**
   ```
   [IPI] Testing IPI send (IRQ disabled for safety)...
   [IPI] Current CPU: 0
   [IPI] CPU 0: Sending Reschedule IPI to CPU 1
   [IPI: Sending IPI 0 to 1]
   ```

3. **ä¸­æ–­è§¦å‘**
   ```
   [GIC: IRQ][GIC: IRQ]...
   ```
   è¯´æ˜ä¸­æ–­å¤„ç†ç¨‹åºè¢«è°ƒç”¨ï¼ŒIPI æˆåŠŸåˆ°è¾¾ç›®æ ‡ CPUã€‚

### âš ï¸ é—®é¢˜ï¼šä¸­æ–­é£æš´

**ç°è±¡**ï¼š
- `[GIC: IRQ]` é‡å¤è¾“å‡º
- ç³»ç»Ÿæ— æ³•ç»§ç»­æ‰§è¡Œåç»­ä»£ç 

**åŸå› åˆ†æ**ï¼š

1. **ä¸­æ–­ç¡®è®¤é—®é¢˜**
   - `ack_interrupt()` è¯»å– `ICC_IAR1_EL1` å¯èƒ½è¿”å›äº†é”™è¯¯å€¼
   - æ²¡æœ‰æ­£ç¡®å¤„ç† spurious interrupt (ID 1023)

2. **ä¸­æ–­æœªæ­£ç¡®ç»“æŸ**
   - `eoi_interrupt()` å¯èƒ½æ²¡æœ‰æ­£ç¡®æ‰§è¡Œ
   - å¯¼è‡´ä¸­æ–­ä¸€ç›´ä¿æŒ pending çŠ¶æ€

3. **GIC æœªåˆå§‹åŒ–**
   - GICD æœªå¯ç”¨ï¼ŒSGI è·¯ç”±å¯èƒ½ä¸æ­£ç¡®
   - éœ€è¦è‡³å°‘åˆå§‹åŒ– GICD çš„åŸºæœ¬åŠŸèƒ½

### ğŸ” è°ƒè¯•å‘ç°

1. **ç³»ç»Ÿå¯„å­˜å™¨è®¿é—®æ­£å¸¸**
   - `ICC_SGI1R_EL1` å†™å…¥æˆåŠŸï¼ˆIPI å‘é€æˆåŠŸï¼‰
   - `ICC_IAR1_EL1` å¯ä»¥è¯»å–ï¼ˆä¸­æ–­å¤„ç†è¢«è°ƒç”¨ï¼‰

2. **MMU é…ç½®æ­£ç¡®**
   - é¡µè¡¨æ¡ç›® 2 æ˜ å°„äº† GIC åŒºåŸŸï¼ˆè™½ç„¶æœªä½¿ç”¨ï¼‰
   - 39-bit VA é…ç½®æ­£å¸¸

3. **PSCI è°ƒç”¨æˆåŠŸ**
   - CPU 1 é€šè¿‡ PSCI æˆåŠŸå¯åŠ¨
   - ä¸¤ä¸ª CPU éƒ½è¿›å…¥è¿è¡ŒçŠ¶æ€

## âœ… é—®é¢˜å·²è§£å†³ï¼ˆ2025-02-04 æ›´æ–°ï¼‰

### æ ¹æœ¬åŸå› 
ä¸­æ–­é£æš´æ˜¯ç”±äº **IRQ åœ¨ SMP åˆå§‹åŒ–å®Œæˆä¹‹å‰å°±è¢«å¯ç”¨** å¯¼è‡´çš„ã€‚å½“ IRQ è¿‡æ—©å¯ç”¨æ—¶ï¼š
1. ç¡¬ä»¶ä¸­æ–­å¼€å§‹è§¦å‘
2. GIC å°šæœªå®Œå…¨åˆå§‹åŒ–ï¼Œæ— æ³•æ­£ç¡®å¤„ç†ä¸­æ–­
3. ä¸­æ–­å¤„ç†ç¨‹åºå¯èƒ½è¢«é€’å½’è°ƒç”¨æˆ–é™·å…¥æ­»å¾ªç¯
4. ç³»ç»ŸæŒ‚èµ·æˆ–å‡ºç°ä¸­æ–­é£æš´

### è§£å†³æ–¹æ¡ˆ
**åœ¨ main.rs ä¸­è°ƒæ•´åˆå§‹åŒ–é¡ºåº**ï¼š

**ä¹‹å‰ï¼ˆé”™è¯¯ï¼‰**ï¼š
```rust
// GIC åˆå§‹åŒ–
drivers::intc::init();

// ç«‹å³å¯ç”¨ IRQ â† é—®é¢˜æ‰€åœ¨
unsafe { asm!("msr daifclr, #2"); };

// SMP åˆå§‹åŒ–
boot_secondary_cpus();  // IRQ å·²ç»å¯ç”¨ï¼Œå¯¼è‡´ä¸­æ–­é£æš´
```

**ä¹‹åï¼ˆæ­£ç¡®ï¼‰**ï¼š
```rust
// GIC åˆå§‹åŒ–
drivers::intc::init();

// IRQ ä¿æŒç¦ç”¨çŠ¶æ€
debug_println!("IRQ disabled - will enable after SMP init");

// SMP åˆå§‹åŒ–ï¼ˆIRQ ä»ç„¶ç¦ç”¨ï¼‰
boot_secondary_cpus();
// ç­‰å¾…æ¬¡æ ¸å¯åŠ¨
// CPU 1 è¿›å…¥ WFI ç©ºé—²å¾ªç¯

// SMP åˆå§‹åŒ–å®Œæˆåå†å¯ç”¨ IRQ
debug_println!("SMP init complete, enabling IRQ...");
unsafe { asm!("msr daifclr, #2"); };
debug_println!("IRQ enabled");
```

### å…³é”®ä¿®æ”¹
1. **kernel/src/main.rs**: ç§»é™¤äº† GIC åˆå§‹åŒ–åçš„ IRQ å¯ç”¨ä»£ç 
2. **kernel/src/main.rs**: åœ¨ SMP åˆå§‹åŒ–å®Œæˆåæ‰å¯ç”¨ IRQ
3. **kernel/src/drivers/intc/gicv3.rs**: è·³è¿‡ GICD å†…å­˜è®¿é—®ï¼ˆå¯¼è‡´æŒ‚èµ·ï¼‰ï¼Œä½¿ç”¨ç³»ç»Ÿå¯„å­˜å™¨æ–¹å¼
4. **kernel/src/arch/aarch64/trap.rs**: å®Œå–„äº†ä¸­æ–­å±è”½/æ¢å¤æœºåˆ¶å’Œ spurious interrupt å¤„ç†

### æµ‹è¯•ç»“æœï¼ˆæœ€æ–°ï¼‰
```
GIC: Starting minimal GICv3 init...
GIC: Skipping full init (QEMU GIC should be ready)
GIC: Minimal init complete
IRQ disabled - will enable after SMP init
Booting secondary CPUs...
[SMP: Starting CPU boot]
[SMP: Calling PSCI for CPU 1]
[SMP: PSCI result = 0000000000000000]
[CPU1 up]
[SMP: PSCI success]
SMP: 2 CPUs online
SMP init complete, enabling IRQ...
IRQ enabled
DEBUG: After SMP block, CPU=0
System ready
...
Entering main loop
```

### å·²å®ç°åŠŸèƒ½
- âœ… åŒæ ¸å¯åŠ¨ï¼ˆCPU 0 + CPU 1ï¼‰
- âœ… MMU å¯ç”¨ï¼ˆ39-bit VAï¼Œé¡µè¡¨æ˜ å°„ï¼‰
- âœ… GIC æœ€å°åˆå§‹åŒ–ï¼ˆç³»ç»Ÿå¯„å­˜å™¨æ–¹å¼ï¼‰
- âœ… æ­£ç¡®çš„ä¸­æ–­å¤„ç†é¡ºåº
- âœ… Spurious interrupt å¤„ç†
- âœ… ä¸­æ–­å±è”½/æ¢å¤æœºåˆ¶
- âœ… CPU 1 æ­£ç¡®è¿›å…¥ç©ºé—²å¾ªç¯

### å·²çŸ¥é—®é¢˜
- UART è¾“å‡ºå¶å°”ä¼šå‡ºç°å­—ç¬¦äº¤é”™ï¼ˆä¸¤ä¸ª CPU åŒæ—¶æ‰“å°ï¼‰
  - è¿™æ˜¯æ­£å¸¸ç°è±¡ï¼Œä¸å½±å“åŠŸèƒ½
  - å¯ä»¥é€šè¿‡æ·»åŠ  UART é”æ¥é¿å…

## ä¸‹ä¸€æ­¥å·¥ä½œ

### çŸ­æœŸï¼ˆä¿®å¤ä¸­æ–­é£æš´ï¼‰

1. **å®Œå–„ä¸­æ–­ç¡®è®¤é€»è¾‘**
   ```rust
   pub fn ack_interrupt() -> u32 {
       let iar: u64;
       asm!("mrs {}, icc_iar1_el1", out(reg) iar);

       let irq = (iar & 0x3FF) as u32;

       // å¤„ç† spurious interrupt
       if irq >= 1020 {
           return 1023;  // Spurious
       }

       irq
   }
   ```

2. **æ·»åŠ  GICD åŸºæœ¬åˆå§‹åŒ–**
   - å¯ç”¨ Group 1 ä¸­æ–­
   - è®¾ç½® SGI çš„ç›®æ ‡å¤„ç†å™¨
   - å¯ç”¨ Distributor

3. **æ­£ç¡®å¤„ç†ä¸­æ–­ä¼˜å…ˆçº§**
   - SGI åº”è¯¥æœ‰æœ€é«˜ä¼˜å…ˆçº§
   - é˜²æ­¢ä¸­æ–­è¢«é˜»å¡

### ä¸­æœŸï¼ˆå®Œæ•´ IPI æ”¯æŒï¼‰

1. **æ·»åŠ ä¸­æ–­å±è”½**
   - åœ¨ä¸´ç•ŒåŒºç¦ç”¨ IRQ
   - ä½¿ç”¨ DAIF å¯„å­˜å™¨æ§åˆ¶

2. **å®ç° IPI å¤„ç†ç¨‹åº**
   - Reschedule IPIï¼šè®¾ç½® need_resched æ ‡å¿—
   - Stop IPIï¼šCPU è¿›å…¥ä¼‘çœ 
   - å…¶ä»–è‡ªå®šä¹‰ IPI ç±»å‹

3. **Per-CPU ä¸­æ–­çŠ¶æ€**
   - æ¯ä¸ª CPU ç‹¬ç«‹çš„ä¸­æ–­æ©ç 
   - Per-CPU ä¸­æ–­è®¡æ•°å™¨

## ä»£ç æ–‡ä»¶

### ä¿®æ”¹çš„æ–‡ä»¶
- [kernel/src/arch/aarch64/ipi.rs](../kernel/src/arch/aarch64/ipi.rs) - IPI å‘é€å®ç°
- [kernel/src/drivers/intc/gicv3.rs](../kernel/src/drivers/intc/gicv3.rs) - ä¸­æ–­ç¡®è®¤/ç»“æŸ
- [kernel/src/arch/aarch64/boot.rs](../kernel/src/arch/aarch64/boot.rs) - IRQ æ§åˆ¶
- [kernel/src/main.rs](../kernel/src/main.rs) - IPI æµ‹è¯•ä»£ç 
- [kernel/src/arch/aarch64/trap.rs](../kernel/src/arch/aarch64/trap.rs) - ä¸­æ–­å¤„ç†

### ç›¸å…³æ–‡æ¡£
- [docs/GIC_SMP.md](GIC_SMP.md) - GIC å’Œ SMP è°ƒè¯•æ€»ç»“
- [docs/MMU_DEBUG.md](MMU_DEBUG.md) - MMU è°ƒè¯•æŒ‡å—

## å‚è€ƒèµ„æ–™

### ARM GICv3 æ–‡æ¡£
- [ARM GICv3 Architecture Specification](https://developer.arm.com/documentation/ihi0069/latest/)
- ICC_SGI1R_EL1 - Software Generated Interrupt Register 1
- ICC_IAR1_EL1 - Interrupt Acknowledge Register 1
- ICC_EOIR1_EL1 - End of Interrupt Register 1

### QEMU virt æœºå™¨
- GIC ç‰ˆæœ¬ï¼šGICv3
- ä¸­æ–­å·ï¼šSGI 0-15 (è½¯ä»¶ç”Ÿæˆ)
- CPU æ•°é‡ï¼š2ï¼ˆå¯é…ç½®ï¼‰

## ç»“è®º

IPI çš„**å‘é€æœºåˆ¶**å·²ç»éªŒè¯æˆåŠŸï¼Œå¯ä»¥é€šè¿‡ `ICC_SGI1R_EL1` ç³»ç»Ÿå¯„å­˜å™¨åœ¨ CPU é—´å‘é€ä¸­æ–­ã€‚

**ä¸­æ–­æ¥æ”¶å’Œå¤„ç†**éƒ¨åˆ†éœ€è¦è¿›ä¸€æ­¥å·¥ä½œï¼Œä¸»è¦æ˜¯ï¼š
1. æ­£ç¡®çš„ GICD åˆå§‹åŒ–
2. å®Œå–„çš„ interrupt acknowledge é€»è¾‘
3. æ­£ç¡®çš„ EOI å¤„ç†

è¿™ä¸ºè¿›ä¸€æ­¥å®ç° SMP è°ƒåº¦å™¨å¥ å®šäº†åŸºç¡€ã€‚

## æµ‹è¯•æ—¥å¿—ç¤ºä¾‹

```
SMP: 2 CPUs online
[IPI] Testing IPI send (IRQ disabled for safety)...
[IPI] Current CPU: 0
[IPI] CPU 0: Sending Reschedule IPI to CPU 1
[IPI: Sending IPI 0 to 1]
[GIC: IRQ][GIC: IRQ]...  â† ä¸­æ–­è¢«è§¦å‘
```

**æäº¤è®°å½•**ï¼š`03b8feb` - feat: add IPI testing framework with system register access
