Protel Design System Design Rule Check
PCB File : F:\Dientu\Hardware\Altium\NhanVe\MarlinHardwareReWork\Tang2\SecondBoard\second.PcbDoc
Date     : 9/18/2020
Time     : 5:55:14 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=20mil) (InNamedPolygon('GND_L02_P000')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=30mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1708.819mil,3068.176mil) on Top Overlay And Pad C49-1(1708.819mil,2928.176mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.623mil < 10mil) Between Arc (1708.819mil,3068.176mil) on Top Overlay And Pad C49-2(1708.819mil,3218.176mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1708.819mil,3068.176mil) on Top Overlay And Pad C49-2(1708.819mil,3218.176mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2144.538mil,3068.176mil) on Top Overlay And Pad C48-1(2144.538mil,2928.176mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.088mil < 10mil) Between Arc (5154.031mil,1972.425mil) on Top Overlay And Pad Q1-3(5055mil,1960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (1668.957mil,3064.731mil) (1745.728mil,3244.849mil) on Top Overlay And Pad C49-2(1708.819mil,3218.176mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.878mil < 10mil) Between Pad C15-2(2425mil,1590mil) on Top Layer And Track (2395mil,1560mil)(2395mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C15-2(2425mil,1590mil) on Top Layer And Track (2395mil,1560mil)(2525mil,1560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C15-2(2425mil,1590mil) on Top Layer And Track (2395mil,1620mil)(2525mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.472mil < 10mil) Between Pad C15-2(2425mil,1590mil) on Top Layer And Track (2458.031mil,1574.252mil)(2461.968mil,1574.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.472mil < 10mil) Between Pad C15-2(2425mil,1590mil) on Top Layer And Track (2458.031mil,1605.748mil)(2461.968mil,1605.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C21-1(4585mil,2145mil) on Top Layer And Track (4555mil,2115mil)(4555mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.878mil < 10mil) Between Pad C21-1(4585mil,2145mil) on Top Layer And Track (4555mil,2115mil)(4615mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad C21-1(4585mil,2145mil) on Top Layer And Track (4569.252mil,2178.032mil)(4569.252mil,2181.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad C21-1(4585mil,2145mil) on Top Layer And Track (4600.748mil,2178.032mil)(4600.748mil,2181.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C21-1(4585mil,2145mil) on Top Layer And Track (4615mil,2115mil)(4615mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C21-2(4585mil,2215mil) on Top Layer And Track (4555mil,2115mil)(4555mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.878mil < 10mil) Between Pad C21-2(4585mil,2215mil) on Top Layer And Track (4555mil,2245mil)(4615mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.472mil < 10mil) Between Pad C21-2(4585mil,2215mil) on Top Layer And Track (4569.252mil,2178.032mil)(4569.252mil,2181.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.172mil < 10mil) Between Pad C21-2(4585mil,2215mil) on Top Layer And Track (4600.748mil,2178.032mil)(4600.748mil,2181.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.172mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C21-2(4585mil,2215mil) on Top Layer And Track (4615mil,2115mil)(4615mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C22-1(4335mil,1545mil) on Top Layer And Track (4235mil,1515mil)(4365mil,1515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C22-1(4335mil,1545mil) on Top Layer And Track (4235mil,1575mil)(4365mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad C22-1(4335mil,1545mil) on Top Layer And Track (4298.031mil,1529.252mil)(4301.968mil,1529.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.172mil < 10mil) Between Pad C22-1(4335mil,1545mil) on Top Layer And Track (4298.031mil,1560.748mil)(4301.968mil,1560.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.172mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.878mil < 10mil) Between Pad C22-1(4335mil,1545mil) on Top Layer And Track (4365mil,1515mil)(4365mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C25-1(4055mil,2145mil) on Top Layer And Track (4025mil,2115mil)(4025mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.878mil < 10mil) Between Pad C25-1(4055mil,2145mil) on Top Layer And Track (4025mil,2115mil)(4085mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad C25-1(4055mil,2145mil) on Top Layer And Track (4039.252mil,2178.032mil)(4039.252mil,2181.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad C25-1(4055mil,2145mil) on Top Layer And Track (4070.748mil,2178.032mil)(4070.748mil,2181.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C25-1(4055mil,2145mil) on Top Layer And Track (4085mil,2115mil)(4085mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.384mil < 10mil) Between Pad C26-2(3715mil,1550mil) on Top Layer And Text "R19" (3645.006mil,1644.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.384mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.878mil < 10mil) Between Pad C26-2(3715mil,1550mil) on Top Layer And Track (3685mil,1520mil)(3685mil,1580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C26-2(3715mil,1550mil) on Top Layer And Track (3685mil,1520mil)(3815mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C26-2(3715mil,1550mil) on Top Layer And Track (3685mil,1580mil)(3815mil,1580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.472mil < 10mil) Between Pad C26-2(3715mil,1550mil) on Top Layer And Track (3748.031mil,1534.252mil)(3751.968mil,1534.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.472mil < 10mil) Between Pad C26-2(3715mil,1550mil) on Top Layer And Track (3748.031mil,1565.748mil)(3751.968mil,1565.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C27-2(3770mil,2215mil) on Top Layer And Track (3740mil,2115mil)(3740mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.878mil < 10mil) Between Pad C27-2(3770mil,2215mil) on Top Layer And Track (3740mil,2245mil)(3800mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.472mil < 10mil) Between Pad C27-2(3770mil,2215mil) on Top Layer And Track (3754.252mil,2178.032mil)(3754.252mil,2181.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.172mil < 10mil) Between Pad C27-2(3770mil,2215mil) on Top Layer And Track (3785.748mil,2178.032mil)(3785.748mil,2181.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.172mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C27-2(3770mil,2215mil) on Top Layer And Track (3800mil,2115mil)(3800mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.385mil < 10mil) Between Pad C28-2(3425mil,1555mil) on Top Layer And Text "R24" (3355.006mil,1643.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.878mil < 10mil) Between Pad C28-2(3425mil,1555mil) on Top Layer And Track (3395mil,1525mil)(3395mil,1585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C28-2(3425mil,1555mil) on Top Layer And Track (3395mil,1525mil)(3525mil,1525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C28-2(3425mil,1555mil) on Top Layer And Track (3395mil,1585mil)(3525mil,1585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.472mil < 10mil) Between Pad C28-2(3425mil,1555mil) on Top Layer And Track (3458.031mil,1539.252mil)(3461.968mil,1539.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.472mil < 10mil) Between Pad C28-2(3425mil,1555mil) on Top Layer And Track (3458.031mil,1570.748mil)(3461.968mil,1570.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C30-1(3210mil,1555mil) on Top Layer And Track (3110mil,1525mil)(3240mil,1525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C30-1(3210mil,1555mil) on Top Layer And Track (3110mil,1585mil)(3240mil,1585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad C30-1(3210mil,1555mil) on Top Layer And Track (3173.031mil,1539.252mil)(3176.968mil,1539.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.172mil < 10mil) Between Pad C30-1(3210mil,1555mil) on Top Layer And Track (3173.031mil,1570.748mil)(3176.968mil,1570.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.172mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.878mil < 10mil) Between Pad C30-1(3210mil,1555mil) on Top Layer And Track (3240mil,1525mil)(3240mil,1585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.385mil < 10mil) Between Pad C30-2(3140mil,1555mil) on Top Layer And Text "R29" (3065.006mil,1648.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.878mil < 10mil) Between Pad C30-2(3140mil,1555mil) on Top Layer And Track (3110mil,1525mil)(3110mil,1585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C30-2(3140mil,1555mil) on Top Layer And Track (3110mil,1525mil)(3240mil,1525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C30-2(3140mil,1555mil) on Top Layer And Track (3110mil,1585mil)(3240mil,1585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.472mil < 10mil) Between Pad C30-2(3140mil,1555mil) on Top Layer And Track (3173.031mil,1539.252mil)(3176.968mil,1539.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.472mil < 10mil) Between Pad C30-2(3140mil,1555mil) on Top Layer And Track (3173.031mil,1570.748mil)(3176.968mil,1570.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C34-2(5585mil,1550mil) on Top Layer And Track (5555mil,1520mil)(5555mil,1650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.878mil < 10mil) Between Pad C34-2(5585mil,1550mil) on Top Layer And Track (5555mil,1520mil)(5615mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.472mil < 10mil) Between Pad C34-2(5585mil,1550mil) on Top Layer And Track (5569.252mil,1583.031mil)(5569.252mil,1586.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.472mil < 10mil) Between Pad C34-2(5585mil,1550mil) on Top Layer And Track (5600.748mil,1583.031mil)(5600.748mil,1586.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C34-2(5585mil,1550mil) on Top Layer And Track (5615mil,1520mil)(5615mil,1650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.878mil < 10mil) Between Pad C35-1(5435mil,2625mil) on Top Layer And Track (5405mil,2595mil)(5405mil,2655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C35-1(5435mil,2625mil) on Top Layer And Track (5405mil,2595mil)(5535mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C35-1(5435mil,2625mil) on Top Layer And Track (5405mil,2655mil)(5535mil,2655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad C35-1(5435mil,2625mil) on Top Layer And Track (5468.032mil,2609.252mil)(5471.969mil,2609.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad C35-1(5435mil,2625mil) on Top Layer And Track (5468.032mil,2640.748mil)(5471.969mil,2640.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C41-1(6540mil,1595mil) on Top Layer And Track (6510mil,1495mil)(6510mil,1625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.878mil < 10mil) Between Pad C41-1(6540mil,1595mil) on Top Layer And Track (6510mil,1625mil)(6570mil,1625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad C41-1(6540mil,1595mil) on Top Layer And Track (6524.252mil,1558.031mil)(6524.252mil,1561.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.172mil < 10mil) Between Pad C41-1(6540mil,1595mil) on Top Layer And Track (6555.748mil,1558.031mil)(6555.748mil,1561.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.172mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C41-1(6540mil,1595mil) on Top Layer And Track (6570mil,1495mil)(6570mil,1625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C41-2(6540mil,1525mil) on Top Layer And Track (6510mil,1495mil)(6510mil,1625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.878mil < 10mil) Between Pad C41-2(6540mil,1525mil) on Top Layer And Track (6510mil,1495mil)(6570mil,1495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.472mil < 10mil) Between Pad C41-2(6540mil,1525mil) on Top Layer And Track (6524.252mil,1558.031mil)(6524.252mil,1561.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.472mil < 10mil) Between Pad C41-2(6540mil,1525mil) on Top Layer And Track (6555.748mil,1558.031mil)(6555.748mil,1561.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.846mil < 10mil) Between Pad C41-2(6540mil,1525mil) on Top Layer And Track (6570mil,1495mil)(6570mil,1625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.737mil < 10mil) Between Pad C48-1(2144.538mil,2928.176mil) on Top Layer And Text "+" (2109.105mil,2941.207mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.737mil < 10mil) Between Pad C48-1(2144.538mil,2928.176mil) on Top Layer And Track (1981.153mil,2901.837mil)(2144.538mil,2901.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.737mil < 10mil) Between Pad C48-1(2144.538mil,2928.176mil) on Top Layer And Track (2014.617mil,2901.837mil)(2144.538mil,2901.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.737mil < 10mil) Between Pad C48-1(2144.538mil,2928.176mil) on Top Layer And Track (2040.208mil,2901.837mil)(2144.538mil,2901.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C48-1(2144.538mil,2928.176mil) on Top Layer And Track (2114.027mil,2876.247mil)(2114.027mil,2901.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C48-1(2144.538mil,2928.176mil) on Top Layer And Track (2144.538mil,2901.837mil)(2248.869mil,2901.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C48-1(2144.538mil,2928.176mil) on Top Layer And Track (2144.538mil,2901.837mil)(2274.46mil,2901.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C48-1(2144.538mil,2928.176mil) on Top Layer And Track (2144.538mil,2901.837mil)(2307.924mil,2901.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C48-1(2144.538mil,2928.176mil) on Top Layer And Track (2175.05mil,2876.247mil)(2175.05mil,2901.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.737mil < 10mil) Between Pad C49-1(1708.819mil,2928.176mil) on Top Layer And Text "+" (1673.386mil,2941.207mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.737mil < 10mil) Between Pad C49-1(1708.819mil,2928.176mil) on Top Layer And Track (1545.433mil,2901.837mil)(1708.819mil,2901.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.737mil < 10mil) Between Pad C49-1(1708.819mil,2928.176mil) on Top Layer And Track (1578.897mil,2901.837mil)(1708.819mil,2901.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.737mil < 10mil) Between Pad C49-1(1708.819mil,2928.176mil) on Top Layer And Track (1604.488mil,2901.837mil)(1708.819mil,2901.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.737mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C49-1(1708.819mil,2928.176mil) on Top Layer And Track (1678.307mil,2876.247mil)(1678.307mil,2901.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C49-1(1708.819mil,2928.176mil) on Top Layer And Track (1708.819mil,2901.837mil)(1813.149mil,2901.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C49-1(1708.819mil,2928.176mil) on Top Layer And Track (1708.819mil,2901.837mil)(1838.74mil,2901.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C49-1(1708.819mil,2928.176mil) on Top Layer And Track (1708.819mil,2901.837mil)(1872.204mil,2901.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C49-1(1708.819mil,2928.176mil) on Top Layer And Track (1739.33mil,2876.247mil)(1739.33mil,2901.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C49-2(1708.819mil,3218.176mil) on Top Layer And Track (1545.433mil,3228.609mil)(1707.834mil,3228.609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.484mil < 10mil) Between Pad C49-2(1708.819mil,3218.176mil) on Top Layer And Track (1678.307mil,3228.609mil)(1678.307mil,3255.184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.624mil < 10mil) Between Pad C49-2(1708.819mil,3218.176mil) on Top Layer And Track (1707.834mil,3228.609mil)(1707.834mil,3228.609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.593mil < 10mil) Between Pad C49-2(1708.819mil,3218.176mil) on Top Layer And Track (1709.803mil,3228.609mil)(1709.803mil,3228.609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.593mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.593mil < 10mil) Between Pad C49-2(1708.819mil,3218.176mil) on Top Layer And Track (1709.803mil,3228.609mil)(1872.204mil,3228.609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.593mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.014mil < 10mil) Between Pad C49-2(1708.819mil,3218.176mil) on Top Layer And Track (1739.33mil,3228.609mil)(1739.33mil,3255.184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.014mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.968mil < 10mil) Between Pad D3-2(5725mil,1560mil) on Top Layer And Track (5670mil,1500mil)(5670mil,1597.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Pad D3-2(5725mil,1560mil) on Top Layer And Track (5670mil,1500mil)(5780mil,1500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-2(5725mil,1560mil) on Top Layer And Track (5780mil,1500mil)(5780mil,1597.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-1(6360mil,1720mil) on Top Layer And Track (6305mil,1692.244mil)(6305mil,1775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.85mil < 10mil) Between Pad D5-1(6360mil,1720mil) on Top Layer And Track (6305mil,1775mil)(6415mil,1775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-1(6360mil,1720mil) on Top Layer And Track (6415mil,1692.244mil)(6415mil,1775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.968mil < 10mil) Between Pad D5-2(6360mil,1560mil) on Top Layer And Track (6305mil,1500mil)(6305mil,1597.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Pad D5-2(6360mil,1560mil) on Top Layer And Track (6305mil,1500mil)(6415mil,1500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-2(6360mil,1560mil) on Top Layer And Track (6415mil,1500mil)(6415mil,1597.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.506mil < 10mil) Between Pad LED1-2(4450mil,1640mil) on Top Layer And Text "LED1" (4375.007mil,1656.645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(4450mil,1640mil) on Top Layer And Track (4415mil,1550mil)(4415mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(4450mil,1640mil) on Top Layer And Track (4415mil,1640mil)(4420mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(4450mil,1640mil) on Top Layer And Track (4480mil,1640mil)(4485mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(4450mil,1640mil) on Top Layer And Track (4485mil,1550mil)(4485mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-1(3605mil,1545mil) on Top Layer And Track (3570mil,1545mil)(3570mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-1(3605mil,1545mil) on Top Layer And Track (3570mil,1545mil)(3575mil,1545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.339mil < 10mil) Between Pad LED4-1(3605mil,1545mil) on Top Layer And Track (3630mil,1469.997mil)(3630mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-1(3605mil,1545mil) on Top Layer And Track (3635mil,1545mil)(3640mil,1545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-1(3605mil,1545mil) on Top Layer And Track (3640mil,1545mil)(3640mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.542mil < 10mil) Between Pad LED4-2(3605mil,1635mil) on Top Layer And Text "LED4" (3530.006mil,1788.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.542mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.506mil < 10mil) Between Pad LED4-2(3605mil,1635mil) on Top Layer And Text "R19" (3645.006mil,1644.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-2(3605mil,1635mil) on Top Layer And Track (3570mil,1545mil)(3570mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-2(3605mil,1635mil) on Top Layer And Track (3570mil,1635mil)(3575mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-2(3605mil,1635mil) on Top Layer And Track (3635mil,1635mil)(3640mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-2(3605mil,1635mil) on Top Layer And Track (3640mil,1545mil)(3640mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.506mil < 10mil) Between Pad LED5-1(3315mil,1550mil) on Top Layer And Text "R24" (3355.006mil,1643.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-1(3315mil,1550mil) on Top Layer And Track (3280mil,1550mil)(3280mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-1(3315mil,1550mil) on Top Layer And Track (3280mil,1550mil)(3285mil,1550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-1(3315mil,1550mil) on Top Layer And Track (3345mil,1550mil)(3350mil,1550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-1(3315mil,1550mil) on Top Layer And Track (3350mil,1550mil)(3350mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.893mil < 10mil) Between Pad LED5-2(3315mil,1640mil) on Top Layer And Text "LED5" (3240.006mil,1823.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.506mil < 10mil) Between Pad LED5-2(3315mil,1640mil) on Top Layer And Text "R24" (3355.006mil,1643.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-2(3315mil,1640mil) on Top Layer And Track (3280mil,1550mil)(3280mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-2(3315mil,1640mil) on Top Layer And Track (3280mil,1640mil)(3285mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-2(3315mil,1640mil) on Top Layer And Track (3345mil,1640mil)(3350mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-2(3315mil,1640mil) on Top Layer And Track (3350mil,1550mil)(3350mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.506mil < 10mil) Between Pad LED6-1(3025mil,1550mil) on Top Layer And Text "R29" (3065.006mil,1648.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED6-1(3025mil,1550mil) on Top Layer And Track (2990mil,1550mil)(2990mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED6-1(3025mil,1550mil) on Top Layer And Track (2990mil,1550mil)(2995mil,1550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED6-1(3025mil,1550mil) on Top Layer And Track (3055mil,1550mil)(3060mil,1550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED6-1(3025mil,1550mil) on Top Layer And Track (3060mil,1550mil)(3060mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED7-1(5195mil,1680mil) on Top Layer And Track (5160mil,1680mil)(5160mil,1770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED7-1(5195mil,1680mil) on Top Layer And Track (5160mil,1680mil)(5165mil,1680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED7-1(5195mil,1680mil) on Top Layer And Track (5225mil,1680mil)(5230mil,1680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED7-1(5195mil,1680mil) on Top Layer And Track (5230mil,1680mil)(5230mil,1770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED7-2(5195mil,1770mil) on Top Layer And Track (5160mil,1680mil)(5160mil,1770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED7-2(5195mil,1770mil) on Top Layer And Track (5160mil,1770mil)(5165mil,1770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED7-2(5195mil,1770mil) on Top Layer And Track (5225mil,1770mil)(5230mil,1770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED7-2(5195mil,1770mil) on Top Layer And Track (5230mil,1680mil)(5230mil,1770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED8-2(5520mil,1775mil) on Top Layer And Track (5485mil,1685mil)(5485mil,1775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED8-2(5520mil,1775mil) on Top Layer And Track (5485mil,1775mil)(5490mil,1775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED8-2(5520mil,1775mil) on Top Layer And Track (5550mil,1775mil)(5555mil,1775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED8-2(5520mil,1775mil) on Top Layer And Track (5555mil,1685mil)(5555mil,1775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.655mil < 10mil) Between Pad Q1-3(5055mil,1960mil) on Multi-Layer And Track (5037mil,1999mil)(5050mil,2025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.655mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad R10-1(4345mil,1410mil) on Top Layer And Text "R10" (4325.007mil,1379.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R10-1(4345mil,1410mil) on Top Layer And Track (4315mil,1390mil)(4315mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R10-1(4345mil,1410mil) on Top Layer And Track (4315mil,1390mil)(4375mil,1390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R10-1(4345mil,1410mil) on Top Layer And Track (4325mil,1434.997mil)(4325mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R10-1(4345mil,1410mil) on Top Layer And Track (4325mil,1434.997mil)(4365mil,1434.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R10-1(4345mil,1410mil) on Top Layer And Track (4365mil,1434.997mil)(4365mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R10-1(4345mil,1410mil) on Top Layer And Track (4375mil,1390mil)(4375mil,1469.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.752mil < 10mil) Between Pad R10-2(4345mil,1490mil) on Top Layer And Track (4235mil,1515mil)(4365mil,1515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R10-2(4345mil,1490mil) on Top Layer And Track (4315mil,1390mil)(4315mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R10-2(4345mil,1490mil) on Top Layer And Track (4315mil,1510mil)(4375mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R10-2(4345mil,1490mil) on Top Layer And Track (4325mil,1434.997mil)(4325mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Pad R10-2(4345mil,1490mil) on Top Layer And Track (4325mil,1464.997mil)(4365mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Pad R10-2(4345mil,1490mil) on Top Layer And Track (4365mil,1434.997mil)(4365mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.752mil < 10mil) Between Pad R10-2(4345mil,1490mil) on Top Layer And Track (4365mil,1515mil)(4365mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.4mil < 10mil) Between Pad R10-2(4345mil,1490mil) on Top Layer And Track (4375mil,1390mil)(4375mil,1469.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R10-2(4345mil,1490mil) on Top Layer And Track (4375mil,1469.997mil)(4375mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R11-1(3910mil,2215mil) on Top Layer And Track (3880mil,2155.003mil)(3880mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R11-1(3910mil,2215mil) on Top Layer And Track (3880mil,2235mil)(3940mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R11-1(3910mil,2215mil) on Top Layer And Track (3890mil,2160.003mil)(3890mil,2190.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.427mil < 10mil) Between Pad R11-1(3910mil,2215mil) on Top Layer And Track (3890mil,2190.003mil)(3930mil,2190.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.427mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.427mil < 10mil) Between Pad R11-1(3910mil,2215mil) on Top Layer And Track (3930mil,2160.003mil)(3930mil,2190.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.427mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R11-1(3910mil,2215mil) on Top Layer And Track (3940mil,2115mil)(3940mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R11-2(3910mil,2135mil) on Top Layer And Track (3880mil,2115mil)(3880mil,2155.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R11-2(3910mil,2135mil) on Top Layer And Track (3880mil,2115mil)(3940mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.4mil < 10mil) Between Pad R11-2(3910mil,2135mil) on Top Layer And Track (3880mil,2155.003mil)(3880mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R11-2(3910mil,2135mil) on Top Layer And Track (3890mil,2160.003mil)(3890mil,2190.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R11-2(3910mil,2135mil) on Top Layer And Track (3890mil,2160.003mil)(3930mil,2160.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R11-2(3910mil,2135mil) on Top Layer And Track (3930mil,2160.003mil)(3930mil,2190.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R11-2(3910mil,2135mil) on Top Layer And Track (3940mil,2115mil)(3940mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R12-1(3985mil,2215mil) on Top Layer And Track (3955mil,2155.003mil)(3955mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R12-1(3985mil,2215mil) on Top Layer And Track (3955mil,2235mil)(4015mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R12-1(3985mil,2215mil) on Top Layer And Track (3965mil,2160.003mil)(3965mil,2190.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.427mil < 10mil) Between Pad R12-1(3985mil,2215mil) on Top Layer And Track (3965mil,2190.003mil)(4005mil,2190.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.427mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.427mil < 10mil) Between Pad R12-1(3985mil,2215mil) on Top Layer And Track (4005mil,2160.003mil)(4005mil,2190.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.427mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R12-1(3985mil,2215mil) on Top Layer And Track (4015mil,2115mil)(4015mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R12-2(3985mil,2135mil) on Top Layer And Track (3955mil,2115mil)(3955mil,2155.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R12-2(3985mil,2135mil) on Top Layer And Track (3955mil,2115mil)(4015mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.4mil < 10mil) Between Pad R12-2(3985mil,2135mil) on Top Layer And Track (3955mil,2155.003mil)(3955mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R12-2(3985mil,2135mil) on Top Layer And Track (3965mil,2160.003mil)(3965mil,2190.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R12-2(3985mil,2135mil) on Top Layer And Track (3965mil,2160.003mil)(4005mil,2160.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R12-2(3985mil,2135mil) on Top Layer And Track (4005mil,2160.003mil)(4005mil,2190.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R12-2(3985mil,2135mil) on Top Layer And Track (4015mil,2115mil)(4015mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R15-1(4060mil,1410mil) on Top Layer And Track (4030mil,1390mil)(4030mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R15-1(4060mil,1410mil) on Top Layer And Track (4030mil,1390mil)(4090mil,1390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R15-1(4060mil,1410mil) on Top Layer And Track (4040mil,1434.997mil)(4040mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R15-1(4060mil,1410mil) on Top Layer And Track (4040mil,1434.997mil)(4080mil,1434.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R15-1(4060mil,1410mil) on Top Layer And Track (4080mil,1434.997mil)(4080mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R15-1(4060mil,1410mil) on Top Layer And Track (4090mil,1390mil)(4090mil,1469.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R2-1(4515mil,2214.468mil) on Top Layer And Track (4485mil,2154.472mil)(4485mil,2234.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R2-1(4515mil,2214.468mil) on Top Layer And Track (4485mil,2234.468mil)(4545mil,2234.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R2-1(4515mil,2214.468mil) on Top Layer And Track (4495mil,2159.472mil)(4495mil,2189.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.427mil < 10mil) Between Pad R2-1(4515mil,2214.468mil) on Top Layer And Track (4495mil,2189.472mil)(4535mil,2189.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.427mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.427mil < 10mil) Between Pad R2-1(4515mil,2214.468mil) on Top Layer And Track (4535mil,2159.472mil)(4535mil,2189.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.427mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R2-1(4515mil,2214.468mil) on Top Layer And Track (4545mil,2114.468mil)(4545mil,2234.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R21-2(3335mil,2135mil) on Top Layer And Track (3305mil,2115mil)(3305mil,2155.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R21-2(3335mil,2135mil) on Top Layer And Track (3305mil,2115mil)(3365mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.4mil < 10mil) Between Pad R21-2(3335mil,2135mil) on Top Layer And Track (3305mil,2155.003mil)(3305mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R21-2(3335mil,2135mil) on Top Layer And Track (3315mil,2160.003mil)(3315mil,2190.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R21-2(3335mil,2135mil) on Top Layer And Track (3315mil,2160.003mil)(3355mil,2160.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R21-2(3335mil,2135mil) on Top Layer And Track (3355mil,2160.003mil)(3355mil,2190.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R21-2(3335mil,2135mil) on Top Layer And Track (3365mil,2115mil)(3365mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R23-2(3305mil,1490mil) on Top Layer And Track (3275mil,1390mil)(3275mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R23-2(3305mil,1490mil) on Top Layer And Track (3275mil,1510mil)(3335mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R23-2(3305mil,1490mil) on Top Layer And Track (3285mil,1434.997mil)(3285mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Pad R23-2(3305mil,1490mil) on Top Layer And Track (3285mil,1464.997mil)(3325mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Pad R23-2(3305mil,1490mil) on Top Layer And Track (3325mil,1434.997mil)(3325mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.4mil < 10mil) Between Pad R23-2(3305mil,1490mil) on Top Layer And Track (3335mil,1390mil)(3335mil,1469.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R23-2(3305mil,1490mil) on Top Layer And Track (3335mil,1469.997mil)(3335mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R28-1(3020mil,1410mil) on Top Layer And Track (2990mil,1390mil)(2990mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R28-1(3020mil,1410mil) on Top Layer And Track (2990mil,1390mil)(3050mil,1390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R28-1(3020mil,1410mil) on Top Layer And Track (3000mil,1434.997mil)(3000mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R28-1(3020mil,1410mil) on Top Layer And Track (3000mil,1434.997mil)(3040mil,1434.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R28-1(3020mil,1410mil) on Top Layer And Track (3040mil,1434.997mil)(3040mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R28-1(3020mil,1410mil) on Top Layer And Track (3050mil,1390mil)(3050mil,1469.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.4mil < 10mil) Between Pad R29-2(3225mil,1635mil) on Top Layer And Track (3125mil,1605mil)(3204.997mil,1605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R29-2(3225mil,1635mil) on Top Layer And Track (3125mil,1665mil)(3245mil,1665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R29-2(3225mil,1635mil) on Top Layer And Track (3169.997mil,1615mil)(3199.997mil,1615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Pad R29-2(3225mil,1635mil) on Top Layer And Track (3169.997mil,1655mil)(3199.997mil,1655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Pad R29-2(3225mil,1635mil) on Top Layer And Track (3199.997mil,1615mil)(3199.997mil,1655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R29-2(3225mil,1635mil) on Top Layer And Track (3204.997mil,1605mil)(3245mil,1605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R29-2(3225mil,1635mil) on Top Layer And Track (3245mil,1605mil)(3245mil,1665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R30-1(3215mil,1410mil) on Top Layer And Track (3185mil,1390mil)(3185mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R30-1(3215mil,1410mil) on Top Layer And Track (3185mil,1390mil)(3245mil,1390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R30-1(3215mil,1410mil) on Top Layer And Track (3195mil,1434.997mil)(3195mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R30-1(3215mil,1410mil) on Top Layer And Track (3195mil,1434.997mil)(3235mil,1434.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R30-1(3215mil,1410mil) on Top Layer And Track (3235mil,1434.997mil)(3235mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R30-1(3215mil,1410mil) on Top Layer And Track (3245mil,1390mil)(3245mil,1469.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R30-2(3215mil,1490mil) on Top Layer And Track (3185mil,1390mil)(3185mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R30-2(3215mil,1490mil) on Top Layer And Track (3185mil,1510mil)(3245mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R30-2(3215mil,1490mil) on Top Layer And Track (3195mil,1434.997mil)(3195mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Pad R30-2(3215mil,1490mil) on Top Layer And Track (3195mil,1464.997mil)(3235mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Pad R30-2(3215mil,1490mil) on Top Layer And Track (3235mil,1434.997mil)(3235mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.4mil < 10mil) Between Pad R30-2(3215mil,1490mil) on Top Layer And Track (3245mil,1390mil)(3245mil,1469.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R30-2(3215mil,1490mil) on Top Layer And Track (3245mil,1469.997mil)(3245mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R31-2(5190mil,1540mil) on Top Layer And Track (5160mil,1520mil)(5160mil,1560.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R31-2(5190mil,1540mil) on Top Layer And Track (5160mil,1520mil)(5220mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.4mil < 10mil) Between Pad R31-2(5190mil,1540mil) on Top Layer And Track (5160mil,1560.003mil)(5160mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R31-2(5190mil,1540mil) on Top Layer And Track (5170mil,1565.003mil)(5170mil,1595.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R31-2(5190mil,1540mil) on Top Layer And Track (5170mil,1565.003mil)(5210mil,1565.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R31-2(5190mil,1540mil) on Top Layer And Track (5210mil,1565.003mil)(5210mil,1595.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R31-2(5190mil,1540mil) on Top Layer And Track (5220mil,1520mil)(5220mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R3-2(4450mil,1490mil) on Top Layer And Track (4420mil,1390mil)(4420mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R3-2(4450mil,1490mil) on Top Layer And Track (4420mil,1510mil)(4480mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R3-2(4450mil,1490mil) on Top Layer And Track (4430mil,1434.997mil)(4430mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Pad R3-2(4450mil,1490mil) on Top Layer And Track (4430mil,1464.997mil)(4470mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Pad R3-2(4450mil,1490mil) on Top Layer And Track (4470mil,1434.997mil)(4470mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.4mil < 10mil) Between Pad R3-2(4450mil,1490mil) on Top Layer And Track (4480mil,1390mil)(4480mil,1469.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R3-2(4450mil,1490mil) on Top Layer And Track (4480mil,1469.997mil)(4480mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R34-1(5195mil,2090mil) on Top Layer And Track (5095mil,2060mil)(5215mil,2060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R34-1(5195mil,2090mil) on Top Layer And Track (5135.003mil,2120mil)(5215mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R34-1(5195mil,2090mil) on Top Layer And Track (5140.003mil,2070mil)(5170.003mil,2070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.427mil < 10mil) Between Pad R34-1(5195mil,2090mil) on Top Layer And Track (5140.003mil,2110mil)(5170.003mil,2110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.427mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.427mil < 10mil) Between Pad R34-1(5195mil,2090mil) on Top Layer And Track (5170.003mil,2070mil)(5170.003mil,2110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.427mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R34-1(5195mil,2090mil) on Top Layer And Track (5215mil,2060mil)(5215mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R36-1(5430mil,2705mil) on Top Layer And Track (5410mil,2675mil)(5410mil,2735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R36-1(5430mil,2705mil) on Top Layer And Track (5410mil,2675mil)(5489.997mil,2675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R36-1(5430mil,2705mil) on Top Layer And Track (5410mil,2735mil)(5530mil,2735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R36-1(5430mil,2705mil) on Top Layer And Track (5454.997mil,2685mil)(5454.997mil,2725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R36-1(5430mil,2705mil) on Top Layer And Track (5454.997mil,2685mil)(5484.997mil,2685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R36-1(5430mil,2705mil) on Top Layer And Track (5454.997mil,2725mil)(5484.997mil,2725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.4mil < 10mil) Between Pad R36-2(5510mil,2705mil) on Top Layer And Track (5410mil,2675mil)(5489.997mil,2675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R36-2(5510mil,2705mil) on Top Layer And Track (5410mil,2735mil)(5530mil,2735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R36-2(5510mil,2705mil) on Top Layer And Track (5454.997mil,2685mil)(5484.997mil,2685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Pad R36-2(5510mil,2705mil) on Top Layer And Track (5454.997mil,2725mil)(5484.997mil,2725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Pad R36-2(5510mil,2705mil) on Top Layer And Track (5484.997mil,2685mil)(5484.997mil,2725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R36-2(5510mil,2705mil) on Top Layer And Track (5489.997mil,2675mil)(5530mil,2675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R36-2(5510mil,2705mil) on Top Layer And Track (5530mil,2675mil)(5530mil,2735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R42-1(5809.23mil,2090mil) on Top Layer And Track (5709.23mil,2060mil)(5829.23mil,2060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R42-1(5809.23mil,2090mil) on Top Layer And Track (5749.233mil,2120mil)(5829.23mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R42-1(5809.23mil,2090mil) on Top Layer And Track (5754.233mil,2070mil)(5784.233mil,2070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.427mil < 10mil) Between Pad R42-1(5809.23mil,2090mil) on Top Layer And Track (5754.233mil,2110mil)(5784.233mil,2110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.427mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.427mil < 10mil) Between Pad R42-1(5809.23mil,2090mil) on Top Layer And Track (5784.233mil,2070mil)(5784.233mil,2110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.427mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R42-1(5809.23mil,2090mil) on Top Layer And Track (5829.23mil,2060mil)(5829.23mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R42-2(5729.23mil,2090mil) on Top Layer And Track (5709.23mil,2060mil)(5709.23mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R42-2(5729.23mil,2090mil) on Top Layer And Track (5709.23mil,2060mil)(5829.23mil,2060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R42-2(5729.23mil,2090mil) on Top Layer And Track (5709.23mil,2120mil)(5749.233mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.4mil < 10mil) Between Pad R42-2(5729.23mil,2090mil) on Top Layer And Track (5749.233mil,2120mil)(5829.23mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R42-2(5729.23mil,2090mil) on Top Layer And Track (5754.233mil,2070mil)(5754.233mil,2110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R42-2(5729.23mil,2090mil) on Top Layer And Track (5754.233mil,2070mil)(5784.233mil,2070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R42-2(5729.23mil,2090mil) on Top Layer And Track (5754.233mil,2110mil)(5784.233mil,2110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R44-1(6050mil,2705mil) on Top Layer And Track (6030mil,2675mil)(6030mil,2735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R44-1(6050mil,2705mil) on Top Layer And Track (6030mil,2675mil)(6109.997mil,2675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R44-1(6050mil,2705mil) on Top Layer And Track (6030mil,2735mil)(6150mil,2735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R44-1(6050mil,2705mil) on Top Layer And Track (6074.997mil,2685mil)(6074.997mil,2725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R44-1(6050mil,2705mil) on Top Layer And Track (6074.997mil,2685mil)(6104.997mil,2685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R44-1(6050mil,2705mil) on Top Layer And Track (6074.997mil,2725mil)(6104.997mil,2725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R46-2(6040mil,2090mil) on Top Layer And Track (6020mil,2060mil)(6020mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R46-2(6040mil,2090mil) on Top Layer And Track (6020mil,2060mil)(6140mil,2060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R46-2(6040mil,2090mil) on Top Layer And Track (6020mil,2120mil)(6060.003mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.4mil < 10mil) Between Pad R46-2(6040mil,2090mil) on Top Layer And Track (6060.003mil,2120mil)(6140mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R46-2(6040mil,2090mil) on Top Layer And Track (6065.003mil,2070mil)(6065.003mil,2110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R46-2(6040mil,2090mil) on Top Layer And Track (6065.003mil,2070mil)(6095.003mil,2070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R46-2(6040mil,2090mil) on Top Layer And Track (6065.003mil,2110mil)(6095.003mil,2110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R50-2(6360mil,2090mil) on Top Layer And Track (6340mil,2060mil)(6340mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R50-2(6360mil,2090mil) on Top Layer And Track (6340mil,2060mil)(6460mil,2060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R50-2(6360mil,2090mil) on Top Layer And Track (6340mil,2120mil)(6380.003mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.4mil < 10mil) Between Pad R50-2(6360mil,2090mil) on Top Layer And Track (6380.003mil,2120mil)(6460mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R50-2(6360mil,2090mil) on Top Layer And Track (6385.003mil,2070mil)(6385.003mil,2110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R50-2(6360mil,2090mil) on Top Layer And Track (6385.003mil,2070mil)(6415.003mil,2070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.287mil < 10mil) Between Pad R50-2(6360mil,2090mil) on Top Layer And Track (6385.003mil,2110mil)(6415.003mil,2110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R5-1(4610mil,1410mil) on Top Layer And Track (4580mil,1390mil)(4580mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R5-1(4610mil,1410mil) on Top Layer And Track (4580mil,1390mil)(4640mil,1390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R5-1(4610mil,1410mil) on Top Layer And Track (4590mil,1434.997mil)(4590mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R5-1(4610mil,1410mil) on Top Layer And Track (4590mil,1434.997mil)(4630mil,1434.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R5-1(4610mil,1410mil) on Top Layer And Track (4630mil,1434.997mil)(4630mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R5-1(4610mil,1410mil) on Top Layer And Track (4640mil,1390mil)(4640mil,1469.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Pad R5-2(4610mil,1490mil) on Top Layer And Track (4590mil,1464.997mil)(4630mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R8-1(4175mil,1410mil) on Top Layer And Track (4145mil,1390mil)(4145mil,1510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.284mil < 10mil) Between Pad R8-1(4175mil,1410mil) on Top Layer And Track (4145mil,1390mil)(4205mil,1390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R8-1(4175mil,1410mil) on Top Layer And Track (4155mil,1434.997mil)(4155mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R8-1(4175mil,1410mil) on Top Layer And Track (4155mil,1434.997mil)(4195mil,1434.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.28mil < 10mil) Between Pad R8-1(4175mil,1410mil) on Top Layer And Track (4195mil,1434.997mil)(4195mil,1464.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad R8-1(4175mil,1410mil) on Top Layer And Track (4205mil,1390mil)(4205mil,1469.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.415mil < 10mil) Between Pad Ther1-7(1466.237mil,1958.819mil) on Top Layer And Track (1390.843mil,1913.543mil)(1591.63mil,1913.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.415mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.415mil < 10mil) Between Pad Ther3-7(2120mil,1932.441mil) on Top Layer And Track (2044.606mil,1887.165mil)(2245.394mil,1887.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.415mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.872mil < 10mil) Between Pad Ther4-3(2495mil,1710mil) on Top Layer And Track (2369.606mil,1755.276mil)(2570.394mil,1755.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.415mil < 10mil) Between Pad Ther4-5(2545mil,1932.441mil) on Top Layer And Track (2369.606mil,1887.165mil)(2570.394mil,1887.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.415mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.415mil < 10mil) Between Pad Ther4-6(2495mil,1932.441mil) on Top Layer And Track (2369.606mil,1887.165mil)(2570.394mil,1887.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.415mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.595mil < 10mil) Between Pad U1-1(4465mil,1745mil) on Top Layer And Track (4415mil,1695mil)(4615mil,1695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.595mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U1-2(4565mil,1745mil) on Top Layer And Track (4415mil,1695mil)(4615mil,1695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U1-3(4565mil,2045mil) on Top Layer And Track (4415mil,2095mil)(4615mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U1-4(4465mil,2045mil) on Top Layer And Track (4415mil,2095mil)(4615mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U2-4(4190mil,2045mil) on Top Layer And Track (4140mil,2095mil)(4340mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.595mil < 10mil) Between Pad U4-1(3635mil,1745mil) on Top Layer And Track (3585mil,1695mil)(3785mil,1695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.595mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.595mil < 10mil) Between Pad U5-1(3345mil,1745mil) on Top Layer And Track (3295mil,1695mil)(3495mil,1695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.595mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U5-2(3445mil,1745mil) on Top Layer And Track (3295mil,1695mil)(3495mil,1695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U5-3(3445mil,2045mil) on Top Layer And Track (3295mil,2095mil)(3495mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U5-4(3345mil,2045mil) on Top Layer And Track (3295mil,2095mil)(3495mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U6-4(3065mil,2045mil) on Top Layer And Track (3015mil,2095mil)(3215mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U7-2(5085mil,2515mil) on Top Layer And Track (5035mil,2565mil)(5235mil,2565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U7-3(5085mil,2215mil) on Top Layer And Track (5035mil,2165mil)(5235mil,2165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U7-4(5185mil,2215mil) on Top Layer And Track (5035mil,2165mil)(5235mil,2165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.071mil < 10mil) Between Pad U8-1(5520mil,2515mil) on Top Layer And Track (5370mil,2565mil)(5570mil,2565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.071mil]
Rule Violations :350

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room Main (Bounding Region = (7305mil, 2345mil, 19060mil, 7845mil) (InComponentClass('Main'))
   Violation between Room Definition: Between DIP Component HD1-IDC 13X2 (1166.237mil,2721.788mil) on Top Layer And Room Main (Bounding Region = (7305mil, 2345mil, 19060mil, 7845mil) (InComponentClass('Main')) 
   Violation between Room Definition: Between Room Main (Bounding Region = (7305mil, 2345mil, 19060mil, 7845mil) (InComponentClass('Main')) And Small Component C10-JP2 (6040mil,2825mil) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (7305mil, 2345mil, 19060mil, 7845mil) (InComponentClass('Main')) And Small Component C11-JP2 (6365mil,2825mil) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (7305mil, 2345mil, 19060mil, 7845mil) (InComponentClass('Main')) And Small Component C1-JP2 (4590mil,2450mil) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (7305mil, 2345mil, 19060mil, 7845mil) (InComponentClass('Main')) And Small Component C2-JP2 (4330mil,2450mil) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (7305mil, 2345mil, 19060mil, 7845mil) (InComponentClass('Main')) And Small Component C3-JP2 (4050mil,2450mil) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (7305mil, 2345mil, 19060mil, 7845mil) (InComponentClass('Main')) And Small Component C4-JP2 (3760mil,2450mil) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (7305mil, 2345mil, 19060mil, 7845mil) (InComponentClass('Main')) And Small Component C5-JP2 (3460mil,2450mil) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (7305mil, 2345mil, 19060mil, 7845mil) (InComponentClass('Main')) And Small Component C6-JP2 (3180mil,2450mil) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (7305mil, 2345mil, 19060mil, 7845mil) (InComponentClass('Main')) And Small Component C7-JP2 (5095mil,2835mil) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (7305mil, 2345mil, 19060mil, 7845mil) (InComponentClass('Main')) And Small Component C8-JP2 (5430mil,2840mil) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (7305mil, 2345mil, 19060mil, 7845mil) (InComponentClass('Main')) And Small Component C9-JP2 (5725mil,2825mil) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (7305mil, 2345mil, 19060mil, 7845mil) (InComponentClass('Main')) And SMT Small Component C48-CN-ALU-SMD (2144.538mil,3068.176mil) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (7305mil, 2345mil, 19060mil, 7845mil) (InComponentClass('Main')) And SMT Small Component C49-CN-ALU-SMD (1708.819mil,3068.176mil) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (7305mil, 2345mil, 19060mil, 7845mil) (InComponentClass('Main')) And SMT Small Component mWorkLogo?-LogoMwork (3630mil,4895mil) on Top Layer 
Rule Violations :15

Processing Rule : Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor'))
   Violation between Room Definition: Between Component J1-DRB-09P11G1R (1850mil,1030mil) on Top Layer And Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SMT Small Component C12-10nF (1496.237mil,1602.598mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SMT Small Component C13-10nF (1825mil,1585mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SMT Small Component C14-10nF (2140mil,1585mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SMT Small Component C15-10nF (2460mil,1590mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SMT Small Component C16-100nF (2625mil,1750mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SMT Small Component C17-100nF (2300mil,1750mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SMT Small Component C18-100nF (1651.237mil,1762.598mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SMT Small Component C19-100nF (1975mil,1750mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SMT Small Component C45-10nF (2505mil,930mil) on Bottom Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SMT Small Component FB1-FB (1426.237mil,1467.598mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SMT Small Component FB2-FB (1566.237mil,1467.598mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SMT Small Component FB3-FB (1770mil,1442.402mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SMT Small Component FB4-FB (1905mil,1440mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SMT Small Component FB5-FB (2085mil,1447.402mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SMT Small Component FB6-FB (2210mil,1447.402mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SMT Small Component FB7-FB (2390mil,1452.598mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SMT Small Component FB8-FB (2515mil,1452.402mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SOIC Component Ther1-MAX31855 (1491.237mil,1847.598mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SOIC Component Ther2-MAX31855 (1820mil,1820mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SOIC Component Ther3-MAX31855 (2145mil,1821.22mil) on Top Layer 
   Violation between Room Definition: Between Room Thermitor (Bounding Region = (7305mil, 825mil, 19060mil, 7845mil) (InComponentClass('Thermitor')) And SOIC Component Ther4-MAX31855 (2470mil,1821.22mil) on Top Layer 
Rule Violations :22

Processing Rule : Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT'))
   Violation between Room Definition: Between Component J2-A32121-ND (3830.944mil,701.89mil) on Top Layer And Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) 
   Violation between Room Definition: Between Component J2-A32121-ND (5799.054mil,691.89mil) on Top Layer And Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) 
   Violation between Room Definition: Between Component U10-PC817 (6145mil,2515mil) on Top Layer And Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) 
   Violation between Room Definition: Between Component U11-PC817 (6455mil,2515mil) on Top Layer And Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) 
   Violation between Room Definition: Between Component U7-PC817 (5185mil,2515mil) on Top Layer And Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) 
   Violation between Room Definition: Between Component U8-PC817 (5520mil,2515mil) on Top Layer And Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) 
   Violation between Room Definition: Between Component U9-PC817 (5830mil,2515mil) on Top Layer And Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) 
   Violation between Room Definition: Between DIP Component C39-JP4x2 (4850mil,1360mil) on Top Layer And Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) 
   Violation between Room Definition: Between DIP Component C42-JP4x2 (6745mil,1420mil) on Top Layer And Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And Small Component Q1-2SC1815 (5155mil,1960mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And Small Component Q2-2SC1815 (5460mil,1960mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And Small Component Q3-2SC1815 (5770mil,1960mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And Small Component Q4-2SC1815 (6085mil,1960mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And Small Component Q5-2SC1815 (6410mil,1960mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component C32-CN (5265mil,1575mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component C33-CN (5139.468mil,2625mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component C34-CN (5585mil,1585mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component C35-CN (5470mil,2625mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component C36-CN (5890mil,1560mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component C37-CN (5765mil,2625mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component C38-CN (6215mil,1560mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component C40-CN (6090mil,2625mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component C41-CN (6540mil,1560mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component C43-CN (6405mil,2630mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component C47-CN (5150mil,920mil) on Bottom Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component D1-Diode (5095mil,1640mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component D2-Diode (5420mil,1640mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component D3-Diode (5725mil,1640mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component D4-Diode (6035mil,1640mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component D5-Diode (6360mil,1640mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component LED10-LED (6145mil,1665mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component LED11-LED (6465mil,1665mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component LED7-LED (5195mil,1680mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component LED8-LED (5520mil,1685mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component LED9-LED (5825mil,1665mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R31-120R (5190mil,1580mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R32-120R (5145mil,2705mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R33-1K (5300mil,2175mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R34-10k (5155mil,2090mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R35-120R (5515mil,1585mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R36-120R (5470mil,2705mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R37-1K (5620mil,2180mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R38-10k (5460mil,2090mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R39-120R (5825mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R40-120R (5765mil,2705mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R41-1K (5930mil,2180mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R42-10k (5769.23mil,2090mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R43-120R (6140mil,1555mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R44-120R (6090mil,2705mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R45-1K (6245mil,2180mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R46-10k (6080mil,2090mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R47-120R (6465mil,1555mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R48-120R (6400mil,2705mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R49-1K (6555mil,2175mil) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('OUTPUT')) And SMT Small Component R50-10k (6400mil,2090mil) on Top Layer 
Rule Violations :55

Processing Rule : Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT'))
   Violation between Room Definition: Between Component J2-A32121-ND (3830.944mil,701.89mil) on Top Layer And Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) 
   Violation between Room Definition: Between Component J2-A32121-ND (5799.054mil,691.89mil) on Top Layer And Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) 
   Violation between Room Definition: Between Component U1-PC817 (4465mil,1745mil) on Top Layer And Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) 
   Violation between Room Definition: Between Component U2-PC817 (4190mil,1745mil) on Top Layer And Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) 
   Violation between Room Definition: Between Component U3-PC817 (3915mil,1745mil) on Top Layer And Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) 
   Violation between Room Definition: Between Component U4-PC817 (3635mil,1745mil) on Top Layer And Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) 
   Violation between Room Definition: Between Component U5-PC817 (3345mil,1745mil) on Top Layer And Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) 
   Violation between Room Definition: Between Component U6-PC817 (3065mil,1745mil) on Top Layer And Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And Small Component C44-PowerSenSor (2898.5mil,1521.323mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component C20-CN (4570mil,1560mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component C21-CN (4585mil,2180mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component C22-CN (4300mil,1545mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component C23-CN (4320mil,2180mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component C24-CN (4015mil,1555mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component C25-CN (4055mil,2180mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component C26-CN (3750mil,1550mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component C27-CN (3770mil,2180mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component C28-CN (3460mil,1555mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component C29-CN (3490mil,2180mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component C30-CN (3175mil,1555mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component C31-CN (3190mil,2180mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component C46-CN (3175mil,920mil) on Bottom Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component LED1-MinZ (4450mil,1550mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component LED2-MinZ (4165mil,1550mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component LED3-MinZ (3885mil,1545mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component LED4-MinZ (3605mil,1545mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component LED5-MinZ (3315mil,1550mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component LED6-MinZ (3025mil,1550mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R10-1K (4345mil,1450mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R1-10K (4445mil,2174.468mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R11-10K (3910mil,2175mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R12-120R (3985mil,2175mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R13-R (3885mil,1450mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R14-R (4015mil,1630mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R15-1K (4060mil,1450mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R16-10K (3635mil,2174.468mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R17-120R (3700mil,2175mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R18-R (3600mil,1450mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R19-R (3745mil,1630mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R20-1K (3790mil,1450mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R21-10K (3335mil,2175mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R2-120R (4515mil,2174.468mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R22-120R (3410mil,2175mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R23-R (3305mil,1450mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R24-R (3460mil,1630mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R25-1K (3500mil,1450mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R26-10K (3065mil,2174.468mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R27-120R (3125mil,2175mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R28-R (3020mil,1450mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R29-R (3185mil,1635mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R30-1K (3215mil,1450mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R3-R (4450mil,1450mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R4-R (4570mil,1630mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R5-1K (4610mil,1450mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R6-10K (4180mil,2174.468mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R7-120R (4250mil,2175mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R8-R (4175mil,1450mil) on Top Layer 
   Violation between Room Definition: Between Room INPUT (Bounding Region = (7305mil, 825mil, 19235mil, 7845mil) (InComponentClass('INPUT')) And SMT Small Component R9-R (4300mil,1630mil) on Top Layer 
Rule Violations :58

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02