
---------- Begin Simulation Statistics ----------
# Stats desc: fft_transpose_datapath completed.
final_tick                                34941389301                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 103970                       # Simulator instruction rate (inst/s)
host_mem_usage                                4573572                       # Number of bytes of host memory used
host_op_rate                                   231502                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.26                       # Real time elapsed on the host
host_tick_rate                             2849265670                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1275009                       # Number of instructions simulated
sim_ops                                       2838973                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034941                       # Number of seconds simulated
sim_ticks                                 34941389301                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               422978                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             11910                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            467826                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             308772                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          422978                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           114206                       # Number of indirect misses.
system.cpu.branchPred.lookups                  498816                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14758                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4398                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2178788                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1000103                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             11917                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     389727                       # Number of branches committed
system.cpu.commit.bw_lim_events                135315                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          368646                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1275009                       # Number of instructions committed
system.cpu.commit.committedOps                2838973                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1076025                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.638389                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.560210                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       236018     21.93%     21.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       239157     22.23%     44.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       130407     12.12%     56.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       193049     17.94%     74.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        84649      7.87%     82.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        19493      1.81%     83.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        24285      2.26%     86.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        13652      1.27%     87.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       135315     12.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1076025                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      58537                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                13202                       # Number of function calls committed.
system.cpu.commit.int_insts                   2713218                       # Number of committed integer instructions.
system.cpu.commit.loads                        238330                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        92321      3.25%      3.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2276626     80.19%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1358      0.05%     83.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            35804      1.26%     84.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2060      0.07%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.01%     84.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           16500      0.58%     85.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              30      0.00%     85.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           10400      0.37%     85.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          10506      0.37%     86.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.01%     86.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     86.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         1024      0.04%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          223852      7.88%     94.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         150987      5.32%     99.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        14478      0.51%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2467      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2838973                       # Class of committed instruction
system.cpu.commit.refs                         391784                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1275009                       # Number of Instructions Simulated
system.cpu.committedOps                       2838973                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.885449                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.885449                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued       850962                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        63597                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified       925848                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage         38328                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 97675                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                3352419                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   465590                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    513632                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  12434                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 37497                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      262368                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           249                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      171061                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            25                       # TLB misses on write requests
system.cpu.fetch.Branches                      498816                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    324508                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        663029                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4390                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1464726                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            68                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   24868                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.441839                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             451277                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             323530                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.297418                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1126828                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.125118                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.509077                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   545320     48.39%     48.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    38695      3.43%     51.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44212      3.92%     55.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    41025      3.64%     59.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    44624      3.96%     63.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    41970      3.72%     67.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    31685      2.81%     69.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    21556      1.91%     71.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   317741     28.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1126828                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     93145                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    56315                       # number of floating regfile writes
system.cpu.icache.prefetcher.num_hwpf_issued      2509036                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit         9591                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      2521851                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         74213                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                13839                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   405097                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.664421                       # Inst execution rate
system.cpu.iew.exec_refs                       432179                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     171060                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   38368                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                273048                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 29                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               345                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               195878                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3228373                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                261119                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27805                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3008011                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    37                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  12434                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    36                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             9810                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        34718                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        42424                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         8340                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5499                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3608156                       # num instructions consuming a value
system.cpu.iew.wb_count                       2995281                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.580457                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2094380                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.653145                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3004447                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  4508150                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2425083                       # number of integer regfile writes
system.cpu.ipc                               1.129371                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.129371                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            105085      3.46%      3.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2409320     79.36%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1358      0.04%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39012      1.29%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2261      0.07%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.01%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16685      0.55%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   72      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                10435      0.34%     85.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               10524      0.35%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.01%     85.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            1024      0.03%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               239013      7.87%     93.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              161129      5.31%     98.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26655      0.88%     99.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          12677      0.42%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3035816                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   89655                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              171736                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        77154                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             112809                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       49863                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016425                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   40046     80.31%     80.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     80.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2066      4.14%     84.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.01%     84.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      2      0.00%     84.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1043      2.09%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1046      2.10%     88.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   532      1.07%     89.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              4089      8.20%     97.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1034      2.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2890939                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            7078011                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2918127                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3504977                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3228307                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3035816                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  66                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          389399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1424                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       823626                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1126828                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.694125                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.058128                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              216529     19.22%     19.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              183405     16.28%     35.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              151748     13.47%     48.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              163215     14.48%     63.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              156486     13.89%     77.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              135491     12.02%     89.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               90481      8.03%     97.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               22799      2.02%     99.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6674      0.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1126828                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.689050                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      324526                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            64                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              3185                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              242                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               273048                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              195878                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1078653                       # number of misc regfile reads
system.cpu.numCycles                          1128955                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   39325                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3305281                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  42684                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   479243                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     10                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups               8850224                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3298531                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3886485                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    534215                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  15208                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  12434                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 61141                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   581204                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            101498                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          5137827                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            470                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 36                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    138873                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             33                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      4141777                       # The number of ROB reads
system.cpu.rob.rob_writes                     6466204                       # The number of ROB writes
system.cpu.timesIdled                            1162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.fft_transpose_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::mean          nan                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::gmean          nan                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::stdev          nan                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::0            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::1            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::2            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::3            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::4            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::5            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::6            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::7            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::8            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::9            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::10            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::11            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::12            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::13            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::14            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::15            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::16            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::17            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::18            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::19            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::20            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::21            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::22            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::23            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::24            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::25            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::26            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::27            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::28            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::29            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::total            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::0            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::1            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::2            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::3            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::4            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::5            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::6            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::7            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::8            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::9            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::10            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::11            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::12            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::13            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::14            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::15            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::16            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::17            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::18            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::19            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::20            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::21            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::22            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::23            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::24            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::25            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::26            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::27            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::28            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::29            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.fft_transpose_datapath.cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.fft_transpose_datapath.cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.fft_transpose_datapath.cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.fft_transpose_datapath.cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.fft_transpose_datapath.cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.fft_transpose_datapath.cache_queue_reads            0                       # Number of reads to the fft_transpose_datapath.cache_queue
system.fft_transpose_datapath.cache_queue_writes            0                       # Number of writes to the fft_transpose_datapath.cache_queue
system.fft_transpose_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::0            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::1            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::2            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::3            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::4            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::5            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::6            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::7            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::8            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::9            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::10            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::11            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::12            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::13            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::14            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::15            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::16            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::17            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::18            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::19            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::20            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::21            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::22            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::23            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::24            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::25            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::26            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::27            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::28            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::29            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dma_setup_cycles            0                       # Total number of cycles spent on setting up DMA transfers.
system.fft_transpose_datapath.sim_cycles        24157                       # Total accelerator cycles
system.fft_transpose_datapath.tlb.hits              0                       # TLB hits
system.fft_transpose_datapath.tlb.misses            0                       # TLB misses
system.fft_transpose_datapath.tlb.reads             0                       # TLB reads
system.fft_transpose_datapath.tlb.updates            0                       # TLB updates
system.fft_transpose_datapath.total_acp_loads            0                       # Total number of ACP loads
system.fft_transpose_datapath.total_acp_stores            0                       # Total number of ACP stores.
system.fft_transpose_datapath.total_dcache_loads            0                       # Total number of dcache loads
system.fft_transpose_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.membus.snoop_filter.hit_multi_requests           45                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        43280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         87421                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  34941389301                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 128                       # Transaction distribution
system.membus.trans_dist::ReadResp              44019                       # Transaction distribution
system.membus.trans_dist::WriteReq                128                       # Transaction distribution
system.membus.trans_dist::WriteResp               128                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           38                       # Transaction distribution
system.membus.trans_dist::CleanEvict            42854                       # Transaction distribution
system.membus.trans_dist::ReadExReq               254                       # Transaction distribution
system.membus.trans_dist::ReadExResp              254                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         43891                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           128                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          128                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       129258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       129258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.fft_transpose_datapath.dma::system.mem_ctrls.port          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.fft_transpose_datapath.dma::total          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 131694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2767936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2767936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        59776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        59776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.fft_transpose_datapath.dma::system.mem_ctrls.port         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.fft_transpose_datapath.dma::total         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2835904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              256                       # Total snoops (count)
system.membus.snoopTraffic                       8192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             44529                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.006849                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.082479                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   44224     99.32%     99.32% # Request fanout histogram
system.membus.snoop_fanout::1                     305      0.68%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               44529                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2979253239                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.5                       # Layer utilization (%)
system.membus.respLayer7.occupancy           29750272                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6685999322                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          147688103                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.fft_transpose_datapath.pwrStateResidencyTicks::UNDEFINED  34941389301                       # Cumulative time (in ticks) in various power states
system.fft_transpose_datapath.cache.pwrStateResidencyTicks::UNDEFINED  34941389301                       # Cumulative time (in ticks) in various power states
system.fft_transpose_datapath.cache.demand_misses::.fft_transpose_datapath.system.fft_transpose_datapath.cache            1                       # number of demand (read+write) misses
system.fft_transpose_datapath.cache.demand_misses::total            1                       # number of demand (read+write) misses
system.fft_transpose_datapath.cache.overall_misses::.fft_transpose_datapath.system.fft_transpose_datapath.cache            1                       # number of overall misses
system.fft_transpose_datapath.cache.overall_misses::total            1                       # number of overall misses
system.fft_transpose_datapath.cache.demand_accesses::.fft_transpose_datapath.system.fft_transpose_datapath.cache            1                       # number of demand (read+write) accesses
system.fft_transpose_datapath.cache.demand_accesses::total            1                       # number of demand (read+write) accesses
system.fft_transpose_datapath.cache.overall_accesses::.fft_transpose_datapath.system.fft_transpose_datapath.cache            1                       # number of overall (read+write) accesses
system.fft_transpose_datapath.cache.overall_accesses::total            1                       # number of overall (read+write) accesses
system.fft_transpose_datapath.cache.demand_miss_rate::.fft_transpose_datapath.system.fft_transpose_datapath.cache            1                       # miss rate for demand accesses
system.fft_transpose_datapath.cache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.fft_transpose_datapath.cache.overall_miss_rate::.fft_transpose_datapath.system.fft_transpose_datapath.cache            1                       # miss rate for overall accesses
system.fft_transpose_datapath.cache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.fft_transpose_datapath.cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.fft_transpose_datapath.cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.fft_transpose_datapath.cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.fft_transpose_datapath.cache.blocked::no_targets            0                       # number of cycles access was blocked
system.fft_transpose_datapath.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.fft_transpose_datapath.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.fft_transpose_datapath.cache.demand_mshr_misses::.fft_transpose_datapath.system.fft_transpose_datapath.cache            1                       # number of demand (read+write) MSHR misses
system.fft_transpose_datapath.cache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.fft_transpose_datapath.cache.overall_mshr_misses::.fft_transpose_datapath.system.fft_transpose_datapath.cache            1                       # number of overall MSHR misses
system.fft_transpose_datapath.cache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.fft_transpose_datapath.cache.demand_mshr_miss_rate::.fft_transpose_datapath.system.fft_transpose_datapath.cache            1                       # mshr miss rate for demand accesses
system.fft_transpose_datapath.cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.fft_transpose_datapath.cache.overall_mshr_miss_rate::.fft_transpose_datapath.system.fft_transpose_datapath.cache            1                       # mshr miss rate for overall accesses
system.fft_transpose_datapath.cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.fft_transpose_datapath.cache.replacements            0                       # number of replacements
system.fft_transpose_datapath.cache.WriteReq_misses::.fft_transpose_datapath.system.fft_transpose_datapath.cache            1                       # number of WriteReq misses
system.fft_transpose_datapath.cache.WriteReq_misses::total            1                       # number of WriteReq misses
system.fft_transpose_datapath.cache.WriteReq_accesses::.fft_transpose_datapath.system.fft_transpose_datapath.cache            1                       # number of WriteReq accesses(hits+misses)
system.fft_transpose_datapath.cache.WriteReq_accesses::total            1                       # number of WriteReq accesses(hits+misses)
system.fft_transpose_datapath.cache.WriteReq_miss_rate::.fft_transpose_datapath.system.fft_transpose_datapath.cache            1                       # miss rate for WriteReq accesses
system.fft_transpose_datapath.cache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
system.fft_transpose_datapath.cache.WriteReq_mshr_misses::.fft_transpose_datapath.system.fft_transpose_datapath.cache            1                       # number of WriteReq MSHR misses
system.fft_transpose_datapath.cache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.fft_transpose_datapath.cache.WriteReq_mshr_miss_rate::.fft_transpose_datapath.system.fft_transpose_datapath.cache            1                       # mshr miss rate for WriteReq accesses
system.fft_transpose_datapath.cache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
system.fft_transpose_datapath.cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  34941389301                       # Cumulative time (in ticks) in various power states
system.fft_transpose_datapath.cache.tags.pwrStateResidencyTicks::UNDEFINED  34941389301                       # Cumulative time (in ticks) in various power states
system.fft_transpose_datapath.cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.fft_transpose_datapath.cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.fft_transpose_datapath.cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.fft_transpose_datapath.cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.fft_transpose_datapath.cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.fft_transpose_datapath.cache.tags.tag_accesses            1                       # Number of tag accesses
system.fft_transpose_datapath.cache.tags.data_accesses            1                       # Number of data accesses
system.fft_transpose_datapath.clk_domain.clock        30303                       # Clock period in ticks
system.clk_domain.clock                         30303                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  34941389301                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         271296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          25792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher        31552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.icache.prefetcher      2496640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2825280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       271296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        271296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.fft_transpose_datapath         8192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           10624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            4239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher          493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.icache.prefetcher        39010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               44145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           38                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.fft_transpose_datapath          128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                166                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7764316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            738150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher       902998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.icache.prefetcher     71452225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              80857689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7764316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7764316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          69602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.fft_transpose_datapath       234450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               304052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          69602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7764316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           738150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher       902998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.icache.prefetcher     71452225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.fft_transpose_datapath       234450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             81161741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples       492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.icache.prefetcher::samples     39010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.fft_transpose_datapath::samples       128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.062290515664                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            8                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            8                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               97335                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                138                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       44145                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        166                       # Number of write requests accepted
system.mem_ctrls.readBursts                     44145                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      166                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    415089712                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  220650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1242527212                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9406.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28156.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    32582                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     128                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 44145                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  166                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    245.008648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   190.820363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   180.581369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1697     14.67%     14.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5573     48.19%     62.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1935     16.73%     79.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          241      2.08%     81.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2027     17.53%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      0.31%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      0.16%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.05%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           31      0.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11564                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            8                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5516.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15555.089867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047            7     87.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            1     12.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             8                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            8                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.125000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.122063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.353553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7     87.50%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     12.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             8                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2824320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    9280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2825280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                10624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        80.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     80.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34940874150                       # Total gap between requests
system.mem_ctrls.avgGap                     788537.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       271296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        24896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher        31488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.icache.prefetcher      2496640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.fft_transpose_datapath         6848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 7764316.343089303002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 712507.444553370820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 901166.228072643746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.icache.prefetcher 71452224.709580957890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 69602.269647887122                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.fft_transpose_datapath 195985.338219050580                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         4239                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          403                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher          493                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.icache.prefetcher        39010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           38                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.fft_transpose_datapath          128                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    106544410                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12935119                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher     15932988                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.icache.prefetcher   1107114695                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 136228842789                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.fft_transpose_datapath    387238353                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25134.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32097.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     32318.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.icache.prefetcher     28380.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 3584969547.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.fft_transpose_datapath   3025299.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             16143540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              8580495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            36892380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              93960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2757889680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4183540650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9894512160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16897652865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        483.599914                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25678605880                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1166620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8096163421                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             66430560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             35304885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           278195820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             662940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2757889680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10091428770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4919448480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18149361135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.422997                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12693847006                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1166620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21080922295                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             1                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean        730696239                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value    730696239                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    730696239                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               1                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     34210693062                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    730696239                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  34941389301                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       317699                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           317699                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       317699                       # number of overall hits
system.cpu.icache.overall_hits::total          317699                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6809                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6809                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6809                       # number of overall misses
system.cpu.icache.overall_misses::total          6809                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3712784166                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3712784166                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3712784166                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3712784166                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       324508                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       324508                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       324508                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       324508                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020983                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020983                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020983                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020983                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 545275.982670                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 545275.982670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 545275.982670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 545275.982670                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             30741                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.demand_mshr_hits::.cpu.inst         2570                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2570                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2570                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2570                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4239                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4239                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4239                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        39010                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        43249                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2720663946                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2720663946                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2720663946                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher  28225437849                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  30946101795                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.133276                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 641817.397028                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 641817.397028                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 641817.397028                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 723543.651602                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 715533.348632                       # average overall mshr miss latency
system.cpu.icache.replacements                  42760                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       317699                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          317699                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6809                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6809                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3712784166                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3712784166                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       324508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       324508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020983                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020983                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 545275.982670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 545275.982670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2570                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2570                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2720663946                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2720663946                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 641817.397028                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 641817.397028                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        39010                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        39010                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher  28225437849                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total  28225437849                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 723543.651602                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 723543.651602                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  34941389301                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  34941389301                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           486.434336                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              141284                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42760                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.304116                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            393939                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    50.903735                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher   435.530601                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.099421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.850646                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.950067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          439                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::4          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.857422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            692265                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           692265                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  34941389301                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock         484848                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  34941389301                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  34941389301                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  34941389301                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  34941389301                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  34941389301                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  34941389301                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       402330                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           402330                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       405276                       # number of overall hits
system.cpu.dcache.overall_hits::total          405276                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          495                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            495                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          509                       # number of overall misses
system.cpu.dcache.overall_misses::total           509                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    306726966                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    306726966                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    306726966                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    306726966                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       402825                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       402825                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       405785                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       405785                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001229                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001229                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001254                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001254                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 619650.436364                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 619650.436364                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 602607.005894                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 602607.005894                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                30                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           38                       # number of writebacks
system.cpu.dcache.writebacks::total                38                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          403                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          493                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          896                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    210817971                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    210817971                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    216333117                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    318179445                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    534512562                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000966                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000966                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000993                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002208                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 541948.511568                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 541948.511568                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 536806.741935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 645394.411765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 596554.198661                       # average overall mshr miss latency
system.cpu.dcache.replacements                    132                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       249133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          249133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          237                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           237                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    165484683                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    165484683                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       249370                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       249370                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000950                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000950                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 698247.607595                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 698247.607595                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          102                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     87696882                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     87696882                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000541                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000541                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 649606.533333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 649606.533333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       153197                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         153197                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          258                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          258                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    141242283                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    141242283                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       153455                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       153455                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001681                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001681                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 547450.709302                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 547450.709302                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          254                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          254                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    123121089                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    123121089                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001655                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001655                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 484728.696850                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 484728.696850                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2946                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2946                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2960                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2960                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.004730                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.004730                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5515146                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5515146                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.004730                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004730                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       393939                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       393939                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          493                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          493                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    318179445                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    318179445                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 645394.411765                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 645394.411765                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  34941389301                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  34941389301                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           488.839444                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10601                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               260                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.773077                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           1787877                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   204.997079                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   283.842365                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.200192                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.277190                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.477382                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          435                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          171                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.424805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.196289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            812466                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           812466                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               149710365441                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 153826                       # Simulator instruction rate (inst/s)
host_mem_usage                                4573572                       # Number of bytes of host memory used
host_op_rate                                   311457                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    34.49                       # Real time elapsed on the host
host_tick_rate                             3327967151                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5304863                       # Number of instructions simulated
sim_ops                                      10740955                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.114769                       # Number of seconds simulated
sim_ticks                                114768976140                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1098495                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             58048                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1168724                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             634130                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1098495                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           464365                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1314128                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65553                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37451                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5250277                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2743654                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             58051                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     999164                       # Number of branches committed
system.cpu.commit.bw_lim_events                295859                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1035                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1280628                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4029854                       # Number of instructions committed
system.cpu.commit.committedOps                7901982                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3489407                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.264563                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.515677                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1180787     33.84%     33.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       618159     17.72%     51.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       391277     11.21%     62.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       473655     13.57%     76.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       222975      6.39%     82.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       115119      3.30%     86.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        95095      2.73%     88.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        96481      2.76%     91.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       295859      8.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3489407                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     168368                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                57577                       # Number of function calls committed.
system.cpu.commit.int_insts                   7700774                       # Number of committed integer instructions.
system.cpu.commit.loads                        825734                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       107674      1.36%      1.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6205749     78.53%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           19122      0.24%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            50016      0.63%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           8199      0.10%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           34888      0.44%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           20548      0.26%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          35938      0.45%     82.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         2048      0.03%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         4096      0.05%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          793365     10.04%     92.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         565898      7.16%     99.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        32369      0.41%     99.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        22048      0.28%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7901982                       # Class of committed instruction
system.cpu.commit.refs                        1413680                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4029854                       # Number of Instructions Simulated
system.cpu.committedOps                       7901982                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.939827                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.939827                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued      1530312                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        66502                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified      1612309                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage         39531                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                203611                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                9778076                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1750180                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1606292                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  58122                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 60281                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      918886                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1338                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      618849                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           759                       # TLB misses on write requests
system.cpu.fetch.Branches                     1314128                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1107555                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1863617                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 21472                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        5049909                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            27                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  116244                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.346977                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1756709                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             699683                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.333356                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3678486                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.756654                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.377334                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1938818     52.71%     52.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   148701      4.04%     56.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   115414      3.14%     59.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   155719      4.23%     64.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   117598      3.20%     67.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   113035      3.07%     70.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   158313      4.30%     74.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   138922      3.78%     78.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   791966     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3678486                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    235398                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   122501                       # number of floating regfile writes
system.cpu.icache.prefetcher.num_hwpf_issued      7786152                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit        66519                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      7871928                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            4                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        988512                       # number of prefetches that crossed the page
system.cpu.idleCycles                          108880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                72164                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1056773                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.266824                       # Inst execution rate
system.cpu.iew.exec_refs                      1535185                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     618720                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  130959                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                963657                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1107                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7886                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               677203                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9182610                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                916465                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            141206                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               8585291                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  58122                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     3                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            73499                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         1950                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       137923                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        89257                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            117                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        58642                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          13522                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9521071                       # num instructions consuming a value
system.cpu.iew.wb_count                       8540936                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.618778                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5891433                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.255112                       # insts written-back per cycle
system.cpu.iew.wb_sent                        8557327                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 12519277                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6844781                       # number of integer regfile writes
system.cpu.ipc                               1.064025                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.064025                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            125726      1.44%      1.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6844233     78.43%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19122      0.22%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 59948      0.69%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                8539      0.10%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                36532      0.42%     81.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   54      0.00%     81.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20580      0.24%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               35958      0.41%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            2048      0.02%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            4096      0.05%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               902990     10.35%     92.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              609766      6.99%     99.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           34675      0.40%     99.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          22230      0.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8726497                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  181532                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              354693                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       169969                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             183890                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       78153                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008956                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   63809     81.65%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   3183      4.07%     85.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     85.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1045      1.34%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     87.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4079      5.22%     92.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1655      2.12%     94.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1134      1.45%     95.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3248      4.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                8497392                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           20860253                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8370967                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10279455                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9181445                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   8726497                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1165                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1280628                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              5313                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            130                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2112051                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3678486                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.372307                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.127710                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1078038     29.31%     29.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              477946     12.99%     42.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              472035     12.83%     55.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              479848     13.04%     68.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              457696     12.44%     80.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              384066     10.44%     91.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              227065      6.17%     97.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               62903      1.71%     98.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               38889      1.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3678486                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.304107                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1107561                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            25                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             24793                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2541                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               963657                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              677203                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3490243                       # number of misc regfile reads
system.cpu.numCycles                          3787366                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.quiesceCycles                        24127                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.rename.BlockCycles                  131952                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               8969181                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  44505                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1788635                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     28                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              24578946                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                9574877                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            10976891                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1623044                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  11337                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  58122                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 61942                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2007710                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            243795                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         14357119                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          14791                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1078                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    160654                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1114                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     12376158                       # The number of ROB reads
system.cpu.rob.rob_writes                    18555040                       # The number of ROB writes
system.cpu.timesIdled                           11676                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                  1035                       # Number of system calls
system.fft_transpose_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::mean          nan                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::gmean          nan                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::stdev          nan                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::0            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::1            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::2            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::3            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::4            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::5            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::6            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::7            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::8            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::9            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::10            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::11            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::12            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::13            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::14            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::15            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::16            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::17            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::18            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::19            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::20            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::21            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::22            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::23            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::24            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::25            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::26            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::27            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::28            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::29            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_latency::total            0                       # Histogram of ACP transaction total latency
system.fft_transpose_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::0            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::1            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::2            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::3            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::4            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::5            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::6            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::7            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::8            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::9            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::10            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::11            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::12            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::13            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::14            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::15            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::16            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::17            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::18            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::19            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::20            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::21            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::22            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::23            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::24            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::25            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::26            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::27            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::28            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::29            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.fft_transpose_datapath.cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.fft_transpose_datapath.cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.fft_transpose_datapath.cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.fft_transpose_datapath.cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.fft_transpose_datapath.cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.fft_transpose_datapath.cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.fft_transpose_datapath.cache_queue_reads            0                       # Number of reads to the fft_transpose_datapath.cache_queue
system.fft_transpose_datapath.cache_queue_writes            0                       # Number of writes to the fft_transpose_datapath.cache_queue
system.fft_transpose_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::0            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::1            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::2            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::3            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::4            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::5            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::6            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::7            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::8            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::9            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::10            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::11            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::12            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::13            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::14            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::15            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::16            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::17            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::18            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::19            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::20            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::21            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::22            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::23            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::24            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::25            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::26            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::27            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::28            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::29            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.fft_transpose_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.fft_transpose_datapath.dma_setup_cycles            0                       # Total number of cycles spent on setting up DMA transfers.
system.fft_transpose_datapath.sim_cycles            1                       # Total accelerator cycles
system.fft_transpose_datapath.tlb.hits              0                       # TLB hits
system.fft_transpose_datapath.tlb.misses            0                       # TLB misses
system.fft_transpose_datapath.tlb.reads             0                       # TLB reads
system.fft_transpose_datapath.tlb.updates            0                       # TLB updates
system.fft_transpose_datapath.total_acp_loads            0                       # Total number of ACP loads
system.fft_transpose_datapath.total_acp_stores            0                       # Total number of ACP stores.
system.fft_transpose_datapath.total_dcache_loads            0                       # Total number of dcache loads
system.fft_transpose_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.membus.snoop_filter.hit_multi_requests         1130                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       240539                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        481369                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 114768976140                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             240793                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          236                       # Transaction distribution
system.membus.trans_dist::CleanEvict           240268                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                68                       # Transaction distribution
system.membus.trans_dist::ReadExResp               68                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        240796                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       720194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       720194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         2033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.fft_transpose_datapath.cache.mem_side::system.mem_ctrls.port            1                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.fft_transpose_datapath.cache.mem_side::total            1                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 722228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     15364352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     15364352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        65728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        65728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15430080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            240865                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.004837                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.069378                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  239700     99.52%     99.52% # Request fanout histogram
system.membus.snoop_fanout::1                    1165      0.48%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              240865                       # Request fanout histogram
system.membus.reqLayer2.occupancy         16001137931                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              13.9                       # Layer utilization (%)
system.membus.respLayer6.occupancy             151515                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36895825695                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             32.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          130422889                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.fft_transpose_datapath.pwrStateResidencyTicks::UNDEFINED 114768976140                       # Cumulative time (in ticks) in various power states
system.fft_transpose_datapath.cache.pwrStateResidencyTicks::UNDEFINED 114768976140                       # Cumulative time (in ticks) in various power states
system.fft_transpose_datapath.cache.demand_miss_latency::.fft_transpose_datapath.system.fft_transpose_datapath.cache       424242                       # number of demand (read+write) miss cycles
system.fft_transpose_datapath.cache.demand_miss_latency::total       424242                       # number of demand (read+write) miss cycles
system.fft_transpose_datapath.cache.overall_miss_latency::.fft_transpose_datapath.system.fft_transpose_datapath.cache       424242                       # number of overall miss cycles
system.fft_transpose_datapath.cache.overall_miss_latency::total       424242                       # number of overall miss cycles
system.fft_transpose_datapath.cache.demand_avg_miss_latency::.fft_transpose_datapath.system.fft_transpose_datapath.cache          inf                       # average overall miss latency
system.fft_transpose_datapath.cache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.fft_transpose_datapath.cache.overall_avg_miss_latency::.fft_transpose_datapath.system.fft_transpose_datapath.cache          inf                       # average overall miss latency
system.fft_transpose_datapath.cache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.fft_transpose_datapath.cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.fft_transpose_datapath.cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.fft_transpose_datapath.cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.fft_transpose_datapath.cache.blocked::no_targets            0                       # number of cycles access was blocked
system.fft_transpose_datapath.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.fft_transpose_datapath.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.fft_transpose_datapath.cache.demand_mshr_miss_latency::.fft_transpose_datapath.system.fft_transpose_datapath.cache       393939                       # number of demand (read+write) MSHR miss cycles
system.fft_transpose_datapath.cache.demand_mshr_miss_latency::total       393939                       # number of demand (read+write) MSHR miss cycles
system.fft_transpose_datapath.cache.overall_mshr_miss_latency::.fft_transpose_datapath.system.fft_transpose_datapath.cache       393939                       # number of overall MSHR miss cycles
system.fft_transpose_datapath.cache.overall_mshr_miss_latency::total       393939                       # number of overall MSHR miss cycles
system.fft_transpose_datapath.cache.demand_avg_mshr_miss_latency::.fft_transpose_datapath.system.fft_transpose_datapath.cache          inf                       # average overall mshr miss latency
system.fft_transpose_datapath.cache.demand_avg_mshr_miss_latency::total          inf                       # average overall mshr miss latency
system.fft_transpose_datapath.cache.overall_avg_mshr_miss_latency::.fft_transpose_datapath.system.fft_transpose_datapath.cache          inf                       # average overall mshr miss latency
system.fft_transpose_datapath.cache.overall_avg_mshr_miss_latency::total          inf                       # average overall mshr miss latency
system.fft_transpose_datapath.cache.replacements            0                       # number of replacements
system.fft_transpose_datapath.cache.WriteReq_miss_latency::.fft_transpose_datapath.system.fft_transpose_datapath.cache       424242                       # number of WriteReq miss cycles
system.fft_transpose_datapath.cache.WriteReq_miss_latency::total       424242                       # number of WriteReq miss cycles
system.fft_transpose_datapath.cache.WriteReq_avg_miss_latency::.fft_transpose_datapath.system.fft_transpose_datapath.cache          inf                       # average WriteReq miss latency
system.fft_transpose_datapath.cache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.fft_transpose_datapath.cache.WriteReq_mshr_miss_latency::.fft_transpose_datapath.system.fft_transpose_datapath.cache       393939                       # number of WriteReq MSHR miss cycles
system.fft_transpose_datapath.cache.WriteReq_mshr_miss_latency::total       393939                       # number of WriteReq MSHR miss cycles
system.fft_transpose_datapath.cache.WriteReq_avg_mshr_miss_latency::.fft_transpose_datapath.system.fft_transpose_datapath.cache          inf                       # average WriteReq mshr miss latency
system.fft_transpose_datapath.cache.WriteReq_avg_mshr_miss_latency::total          inf                       # average WriteReq mshr miss latency
system.fft_transpose_datapath.cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 114768976140                       # Cumulative time (in ticks) in various power states
system.fft_transpose_datapath.cache.tags.pwrStateResidencyTicks::UNDEFINED 114768976140                       # Cumulative time (in ticks) in various power states
system.fft_transpose_datapath.cache.tags.tagsinuse     0.000034                       # Cycle average of tags in use
system.fft_transpose_datapath.cache.tags.total_refs            1                       # Total number of references to valid blocks.
system.fft_transpose_datapath.cache.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.fft_transpose_datapath.cache.tags.avg_refs            1                       # Average number of references to valid blocks.
system.fft_transpose_datapath.cache.tags.warmup_cycle  34941783240                       # Cycle when the warmup percentage was hit.
system.fft_transpose_datapath.cache.tags.occ_blocks::.fft_transpose_datapath.system.fft_transpose_datapath.cache     0.000034                       # Average occupied blocks per requestor
system.fft_transpose_datapath.cache.tags.occ_percent::.fft_transpose_datapath.system.fft_transpose_datapath.cache     0.000000                       # Average percentage of cache occupancy
system.fft_transpose_datapath.cache.tags.occ_percent::total     0.000000                       # Average percentage of cache occupancy
system.fft_transpose_datapath.cache.tags.tag_accesses            1                       # Number of tag accesses
system.fft_transpose_datapath.cache.tags.data_accesses            1                       # Number of data accesses
system.fft_transpose_datapath.clk_domain.clock        30303                       # Clock period in ticks
system.clk_domain.clock                         30303                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 114768976140                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1475392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher        33152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.icache.prefetcher     13889152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15415168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1475392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1475392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        15104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           15104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           23053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher          518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.icache.prefetcher       217018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              240862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          236                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                236                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          12855321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            152236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher       288859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.icache.prefetcher    121018349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             134314764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     12855321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12855321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         131604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               131604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         131604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12855321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           152236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher       288859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.icache.prefetcher    121018349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            134446368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     23053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples       505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.icache.prefetcher::samples    217018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.171200649178                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              510914                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                221                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      240862                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        236                       # Number of write requests accepted
system.mem_ctrls.readBursts                    240862                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      236                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             52293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             54255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             39872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                7                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2027725943                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1204090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6543063443                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8420.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27170.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   197078                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     195                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                240862                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  236                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  215043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    352.382284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   264.141815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.771406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5551     12.68%     12.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11975     27.35%     40.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8735     19.95%     59.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4163      9.51%     69.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5728     13.08%     82.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4212      9.62%     92.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1320      3.02%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          765      1.75%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1330      3.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43779                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean          18507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   3111.909177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  52660.918860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191           10     76.92%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            2     15.38%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::188416-196607            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            13                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               13    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            13                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15412352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   14976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15415168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                15104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       134.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    134.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  114769218564                       # Total gap between requests
system.mem_ctrls.avgGap                     476027.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1475392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        15488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher        32320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.icache.prefetcher     13889152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        13632                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.fft_transpose_datapath         1344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 12855320.746263824403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 134949.361063455755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 281609.203872087412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.icache.prefetcher 121018348.922599345446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 118777.743415355682                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.fft_transpose_datapath 11710.481745175914                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        23053                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher          518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.icache.prefetcher       217018                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          236                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    566019145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7337016                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher     15894596                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.icache.prefetcher   5953812686                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2641563433336                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.fft_transpose_datapath   9180626351                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24552.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26875.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     30684.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.icache.prefetcher     27434.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 11193065395.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.fft_transpose_datapath          inf                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             40512360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             21532830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           190509480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             281880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9059793600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10168776630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35508106560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54989513340                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        479.132211                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  92206148770                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3832400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18730427370                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272069700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144608475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1528931040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             939600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9059793600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35127069660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14490596640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        60624008715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        528.226449                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  37295123536                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3832400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  73641452604                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             1                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           454545                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       454545                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value       454545                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               1                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    114768521595                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED       454545                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 114768976140                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1074704                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1074704                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1074704                       # number of overall hits
system.cpu.icache.overall_hits::total         1074704                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        32851                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          32851                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        32851                       # number of overall misses
system.cpu.icache.overall_misses::total         32851                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24440975559                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24440975559                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24440975559                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24440975559                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1107555                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1107555                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1107555                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1107555                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.029661                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.029661                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.029661                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.029661                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 743994.872576                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 743994.872576                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 743994.872576                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 743994.872576                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            152813                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.demand_mshr_hits::.cpu.inst         9798                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9798                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         9798                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9798                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        23053                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        23053                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        23053                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       217018                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       240071                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  18928981071                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  18928981071                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  18928981071                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher 186426764551                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 205355745622                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.020814                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020814                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.020814                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.216758                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 821107.060730                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 821107.060730                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 821107.060730                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 859038.257430                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 855395.885476                       # average overall mshr miss latency
system.cpu.icache.replacements                 240056                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1074704                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1074704                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        32851                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         32851                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24440975559                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24440975559                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1107555                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1107555                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.029661                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.029661                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 743994.872576                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 743994.872576                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         9798                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9798                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        23053                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        23053                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  18928981071                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  18928981071                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.020814                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020814                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 821107.060730                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 821107.060730                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       217018                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       217018                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher 186426764551                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total 186426764551                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 859038.257430                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 859038.257430                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 114768976140                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 114768976140                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.984229                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1534436                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            240557                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.378679                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    49.908541                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher   451.075688                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.097478                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.881007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978485                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          445                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1          190                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::4          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2455178                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2455178                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 114768976140                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock         484848                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 114768976140                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 114768976140                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 114768976140                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 114768976140                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 114768976140                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 114768976140                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1431080                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1431080                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1431080                       # number of overall hits
system.cpu.dcache.overall_hits::total         1431080                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          921                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            921                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          921                       # number of overall misses
system.cpu.dcache.overall_misses::total           921                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    433423809                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    433423809                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    433423809                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    433423809                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1432001                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1432001                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1432001                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1432001                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000643                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000643                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 470601.312704                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 470601.312704                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 470601.312704                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 470601.312704                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                45                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          236                       # number of writebacks
system.cpu.dcache.writebacks::total               236                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          646                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          646                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          646                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          646                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          275                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          275                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          275                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          518                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          793                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    135484713                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    135484713                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    135484713                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    332391419                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    467876132                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000192                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000192                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000554                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 492671.683636                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 492671.683636                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 492671.683636                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 641682.276062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 590007.732661                       # average overall mshr miss latency
system.cpu.dcache.replacements                    449                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       843202                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          843202                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          853                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           853                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    394302636                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    394302636                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       844055                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       844055                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 462253.969519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 462253.969519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          646                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          646                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          207                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          207                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    100484748                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    100484748                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 485433.565217                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 485433.565217                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       587878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         587878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           68                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     39121173                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39121173                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587946                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587946                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000116                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 575311.367647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 575311.367647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           68                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           68                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     34999965                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     34999965                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000116                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 514705.367647                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 514705.367647                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          518                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          518                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    332391419                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    332391419                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 641682.276062                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 641682.276062                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 114768976140                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114768976140                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           811.261355                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1827444                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1428                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1279.722689                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   301.355274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   509.906080                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.294292                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.497955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.792247                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          739                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          600                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.721680                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.233398                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2864794                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2864794                       # Number of data accesses

---------- End Simulation Statistics   ----------
