/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.09
Build    : 1.1.56
Hash     : 405a8db
Date     : Sep  3 2024
Type     : Production
Log Time   : Mon Sep  9 16:30:45 2024 GMT
#Timing report of worst 70 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 10

#Path 1
Startpoint: led[1].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : out:led[1].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                        0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
led[1].C[0] (dffre at (49,43))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
led[1].Q[0] (dffre at (49,43)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                               0.000     1.048
| (OPIN:816089 side: (RIGHT,) (49,43,0))                              0.000     1.048
| (CHANY:1327684 L4 length:2 (49,43,0-> (49,44,0))                    0.119     1.167
| (CHANX:1177276 L1 length:1 (50,43,0-> (50,43,0))                    0.061     1.228
| (CHANY:1330555 L1 length:1 (50,43,0-> (50,43,0))                    0.061     1.289
| (CHANX:1173047 L4 length:4 (50,42,0-> (47,42,0))                    0.119     1.408
| (CHANY:1327666 L4 length:2 (49,43,0-> (49,44,0))                    0.119     1.527
| (IPIN:960597 side: (RIGHT,) (49,44,0))                              0.101     1.628
| (intra 'io' routing)                                                0.733     2.360
out:led[1].outpad[0] (.output at (49,44))                       0.000     2.360
data arrival time                                                               2.360

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -2.360
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.360


#Path 2
Startpoint: done_sig.Q[0] (dffre at (50,43) clocked by $fclk_buf_div_clk)
Endpoint  : out:done_sig.outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'clb' routing)                                                 0.000     0.894
done_sig.C[0] (dffre at (50,43))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                           0.154     1.048
done_sig.Q[0] (dffre at (50,43)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                 0.000     1.048
| (OPIN:816223 side: (TOP,) (50,43,0))                                  0.000     1.048
| (CHANX:1177306 L4 length:4 (50,43,0-> (53,43,0))                      0.119     1.167
| (CHANY:1330654 L4 length:1 (50,44,0-> (50,44,0))                      0.119     1.286
| (CHANX:1181187 L4 length:4 (50,44,0-> (47,44,0))                      0.119     1.405
| (CHANY:1327731 L4 length:1 (49,44,0-> (49,44,0))                      0.119     1.524
| (IPIN:960599 side: (RIGHT,) (49,44,0))                                0.101     1.625
| (intra 'io' routing)                                                  0.733     2.357
out:done_sig.outpad[0] (.output at (49,44))                       0.000     2.357
data arrival time                                                                 2.357

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -2.357
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.357


#Path 3
Startpoint: led[0].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : out:led[0].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                        0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
led[0].C[0] (dffre at (49,43))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
led[0].Q[0] (dffre at (49,43)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                               0.000     1.048
| (OPIN:816090 side: (RIGHT,) (49,43,0))                              0.000     1.048
| (CHANY:1327670 L4 length:2 (49,43,0-> (49,44,0))                    0.119     1.167
| (CHANX:1177043 L4 length:4 (49,43,0-> (46,43,0))                    0.119     1.286
| (CHANY:1324806 L1 length:1 (48,44,0-> (48,44,0))                    0.061     1.347
| (CHANX:1181286 L1 length:1 (49,44,0-> (49,44,0))                    0.061     1.408
| (CHANY:1327717 L1 length:1 (49,44,0-> (49,44,0))                    0.061     1.469
| (IPIN:960598 side: (RIGHT,) (49,44,0))                              0.101     1.570
| (intra 'io' routing)                                                0.733     2.303
out:led[0].outpad[0] (.output at (49,44))                       0.000     2.303
data arrival time                                                               2.303

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -2.303
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.303


#Path 4
Startpoint: led[3].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : out:led[3].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                        0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
led[3].C[0] (dffre at (49,43))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
led[3].Q[0] (dffre at (49,43)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                               0.000     1.048
| (OPIN:816071 side: (TOP,) (49,43,0))                                0.000     1.048
| (CHANX:1177193 L1 length:1 (49,43,0-> (49,43,0))                    0.061     1.109
| (CHANY:1324581 L4 length:4 (48,43,0-> (48,40,0))                    0.119     1.228
| (CHANX:1165024 L1 length:1 (49,40,0-> (49,40,0))                    0.061     1.289
| (CHANY:1327536 L4 length:4 (49,41,0-> (49,44,0))                    0.119     1.408
| (IPIN:960595 side: (RIGHT,) (49,44,0))                              0.101     1.509
| (intra 'io' routing)                                                0.733     2.242
out:led[3].outpad[0] (.output at (49,44))                       0.000     2.242
data arrival time                                                               2.242

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -2.242
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.242


#Path 5
Startpoint: div_clk.Q[0] (dffre at (49,42) clocked by clk)
Endpoint  : out:div_clk.outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
div_clk.C[0] (dffre at (49,42))                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
div_clk.Q[0] (dffre at (49,42)) [clock-to-output]                     0.000     1.048
| (intra 'clb' routing)                                               0.000     1.048
| (OPIN:802460 side: (TOP,) (49,42,0))                                0.000     1.048
| (CHANX:1173131 L1 length:1 (49,42,0-> (49,42,0))                    0.061     1.109
| (CHANY:1324712 L1 length:1 (48,43,0-> (48,43,0))                    0.061     1.170
| (CHANX:1177252 L4 length:4 (49,43,0-> (52,43,0))                    0.119     1.289
| (CHANY:1327708 L1 length:1 (49,44,0-> (49,44,0))                    0.061     1.350
| (IPIN:960594 side: (RIGHT,) (49,44,0))                              0.101     1.451
| (intra 'io' routing)                                                0.733     2.184
out:div_clk.outpad[0] (.output at (49,44))                           -0.000     2.184
data arrival time                                                               2.184

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -2.184
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.184


#Path 6
Startpoint: clk_count[10].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : div_clk.D[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[10].C[0] (dffre at (49,31))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[10].Q[0] (dffre at (49,31)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632606 side: (TOP,) (49,31,0))                                   0.000     1.048
| (CHANX:1128470 L4 length:4 (49,31,0-> (52,31,0))                       0.119     1.167
| (CHANY:1329621 L4 length:4 (50,31,0-> (50,28,0))                       0.119     1.286
| (IPIN:632813 side: (RIGHT,) (50,31,0))                                 0.101     1.387
| (intra 'clb' routing)                                                  0.085     1.472
$abc$3810$new_new_n66__.in[3] (.names at (50,31))                        0.000     1.472
| (primitive '.names' combinational delay)                               0.103     1.575
$abc$3810$new_new_n66__.out[0] (.names at (50,31))                       0.000     1.575
| (intra 'clb' routing)                                                  0.000     1.575
| (OPIN:632764 side: (RIGHT,) (50,31,0))                                 0.000     1.575
| (CHANY:1329820 L4 length:4 (50,31,0-> (50,34,0))                       0.119     1.693
| (CHANX:1128357 L4 length:4 (50,31,0-> (47,31,0))                       0.119     1.812
| (IPIN:632485 side: (TOP,) (48,31,0))                                   0.101     1.913
| (intra 'clb' routing)                                                  0.085     1.998
$abc$3810$new_new_n69__.in[2] (.names at (48,31))                        0.000     1.998
| (primitive '.names' combinational delay)                               0.103     2.101
$abc$3810$new_new_n69__.out[0] (.names at (48,31))                       0.000     2.101
| (intra 'clb' routing)                                                  0.000     2.101
| (OPIN:632465 side: (RIGHT,) (48,31,0))                                 0.000     2.101
| (CHANY:1323986 L4 length:4 (48,31,0-> (48,34,0))                       0.119     2.220
| (CHANX:1140634 L1 length:1 (49,34,0-> (49,34,0))                       0.061     2.281
| (CHANY:1327158 L4 length:4 (49,35,0-> (49,38,0))                       0.119     2.400
| (CHANX:1156729 L4 length:4 (49,38,0-> (46,38,0))                       0.119     2.518
| (CHANY:1324504 L4 length:4 (48,39,0-> (48,42,0))                       0.119     2.637
| (CHANX:1173140 L1 length:1 (49,42,0-> (49,42,0))                       0.061     2.698
| (IPIN:802508 side: (TOP,) (49,42,0))                                   0.101     2.799
| (intra 'clb' routing)                                                  0.085     2.884
$abc$1903$li0_li0.in[1] (.names at (49,42))                              0.000     2.884
| (primitive '.names' combinational delay)                               0.136     3.020
$abc$1903$li0_li0.out[0] (.names at (49,42))                             0.000     3.020
| (intra 'clb' routing)                                                  0.000     3.020
div_clk.D[0] (dffre at (49,42))                                          0.000     3.020
data arrival time                                                                  3.020

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
div_clk.C[0] (dffre at (49,42))                                          0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -3.020
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.157


#Path 7
Startpoint: led[2].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : out:led[2].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                        0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
led[2].C[0] (dffre at (49,43))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
led[2].Q[0] (dffre at (49,43)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                               0.000     1.048
| (OPIN:816072 side: (TOP,) (49,43,0))                                0.000     1.048
| (CHANX:1177194 L1 length:1 (49,43,0-> (49,43,0))                    0.061     1.109
| (CHANY:1327750 L4 length:1 (49,44,0-> (49,44,0))                    0.119     1.228
| (IPIN:960596 side: (RIGHT,) (49,44,0))                              0.101     1.329
| (intra 'io' routing)                                                0.733     2.062
out:led[2].outpad[0] (.output at (49,44))                       0.000     2.062
data arrival time                                                               2.062

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                              -2.062
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.062


#Path 8
Startpoint: clk_count[10].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[5].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[10].C[0] (dffre at (49,31))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[10].Q[0] (dffre at (49,31)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632606 side: (TOP,) (49,31,0))                                   0.000     1.048
| (CHANX:1128470 L4 length:4 (49,31,0-> (52,31,0))                       0.119     1.167
| (CHANY:1329621 L4 length:4 (50,31,0-> (50,28,0))                       0.119     1.286
| (IPIN:632813 side: (RIGHT,) (50,31,0))                                 0.101     1.387
| (intra 'clb' routing)                                                  0.085     1.472
$abc$3810$new_new_n66__.in[3] (.names at (50,31))                        0.000     1.472
| (primitive '.names' combinational delay)                               0.103     1.575
$abc$3810$new_new_n66__.out[0] (.names at (50,31))                       0.000     1.575
| (intra 'clb' routing)                                                  0.000     1.575
| (OPIN:632764 side: (RIGHT,) (50,31,0))                                 0.000     1.575
| (CHANY:1329820 L4 length:4 (50,31,0-> (50,34,0))                       0.119     1.693
| (CHANX:1128357 L4 length:4 (50,31,0-> (47,31,0))                       0.119     1.812
| (IPIN:632485 side: (TOP,) (48,31,0))                                   0.101     1.913
| (intra 'clb' routing)                                                  0.085     1.998
$abc$3810$new_new_n69__.in[2] (.names at (48,31))                        0.000     1.998
| (primitive '.names' combinational delay)                               0.103     2.101
$abc$3810$new_new_n69__.out[0] (.names at (48,31))                       0.000     2.101
| (intra 'clb' routing)                                                  0.000     2.101
| (OPIN:632465 side: (RIGHT,) (48,31,0))                                 0.000     2.101
| (CHANY:1324002 L4 length:4 (48,31,0-> (48,34,0))                       0.119     2.220
| (CHANX:1128438 L1 length:1 (49,31,0-> (49,31,0))                       0.061     2.281
| (CHANY:1326869 L1 length:1 (49,31,0-> (49,31,0))                       0.061     2.342
| (IPIN:632660 side: (RIGHT,) (49,31,0))                                 0.101     2.442
| (intra 'clb' routing)                                                  0.085     2.527
$abc$1735$li05_li05.in[2] (.names at (49,31))                            0.000     2.527
| (primitive '.names' combinational delay)                               0.197     2.724
$abc$1735$li05_li05.out[0] (.names at (49,31))                           0.000     2.724
| (intra 'clb' routing)                                                  0.000     2.724
clk_count[5].D[0] (dffre at (49,31))                                     0.000     2.724
data arrival time                                                                  2.724

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[5].C[0] (dffre at (49,31))                                     0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.724
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.862


#Path 9
Startpoint: clk_count[10].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[6].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[10].C[0] (dffre at (49,31))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[10].Q[0] (dffre at (49,31)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632606 side: (TOP,) (49,31,0))                                   0.000     1.048
| (CHANX:1128470 L4 length:4 (49,31,0-> (52,31,0))                       0.119     1.167
| (CHANY:1329621 L4 length:4 (50,31,0-> (50,28,0))                       0.119     1.286
| (IPIN:632813 side: (RIGHT,) (50,31,0))                                 0.101     1.387
| (intra 'clb' routing)                                                  0.085     1.472
$abc$3810$new_new_n66__.in[3] (.names at (50,31))                        0.000     1.472
| (primitive '.names' combinational delay)                               0.103     1.575
$abc$3810$new_new_n66__.out[0] (.names at (50,31))                       0.000     1.575
| (intra 'clb' routing)                                                  0.000     1.575
| (OPIN:632764 side: (RIGHT,) (50,31,0))                                 0.000     1.575
| (CHANY:1329820 L4 length:4 (50,31,0-> (50,34,0))                       0.119     1.693
| (CHANX:1128357 L4 length:4 (50,31,0-> (47,31,0))                       0.119     1.812
| (IPIN:632485 side: (TOP,) (48,31,0))                                   0.101     1.913
| (intra 'clb' routing)                                                  0.085     1.998
$abc$3810$new_new_n69__.in[2] (.names at (48,31))                        0.000     1.998
| (primitive '.names' combinational delay)                               0.103     2.101
$abc$3810$new_new_n69__.out[0] (.names at (48,31))                       0.000     2.101
| (intra 'clb' routing)                                                  0.000     2.101
| (OPIN:632465 side: (RIGHT,) (48,31,0))                                 0.000     2.101
| (CHANY:1324002 L4 length:4 (48,31,0-> (48,34,0))                       0.119     2.220
| (CHANX:1128438 L1 length:1 (49,31,0-> (49,31,0))                       0.061     2.281
| (CHANY:1326869 L1 length:1 (49,31,0-> (49,31,0))                       0.061     2.342
| (IPIN:632660 side: (RIGHT,) (49,31,0))                                 0.101     2.442
| (intra 'clb' routing)                                                  0.085     2.527
$abc$1735$li06_li06.in[1] (.names at (49,31))                            0.000     2.527
| (primitive '.names' combinational delay)                               0.197     2.724
$abc$1735$li06_li06.out[0] (.names at (49,31))                           0.000     2.724
| (intra 'clb' routing)                                                  0.000     2.724
clk_count[6].D[0] (dffre at (49,31))                                     0.000     2.724
data arrival time                                                                  2.724

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[6].C[0] (dffre at (49,31))                                     0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.724
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.862


#Path 10
Startpoint: clk_count[10].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[8].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[10].C[0] (dffre at (49,31))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[10].Q[0] (dffre at (49,31)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632606 side: (TOP,) (49,31,0))                                   0.000     1.048
| (CHANX:1128470 L4 length:4 (49,31,0-> (52,31,0))                       0.119     1.167
| (CHANY:1329621 L4 length:4 (50,31,0-> (50,28,0))                       0.119     1.286
| (IPIN:632813 side: (RIGHT,) (50,31,0))                                 0.101     1.387
| (intra 'clb' routing)                                                  0.085     1.472
$abc$3810$new_new_n66__.in[3] (.names at (50,31))                        0.000     1.472
| (primitive '.names' combinational delay)                               0.103     1.575
$abc$3810$new_new_n66__.out[0] (.names at (50,31))                       0.000     1.575
| (intra 'clb' routing)                                                  0.000     1.575
| (OPIN:632764 side: (RIGHT,) (50,31,0))                                 0.000     1.575
| (CHANY:1329820 L4 length:4 (50,31,0-> (50,34,0))                       0.119     1.693
| (CHANX:1128357 L4 length:4 (50,31,0-> (47,31,0))                       0.119     1.812
| (IPIN:632485 side: (TOP,) (48,31,0))                                   0.101     1.913
| (intra 'clb' routing)                                                  0.085     1.998
$abc$3810$new_new_n69__.in[2] (.names at (48,31))                        0.000     1.998
| (primitive '.names' combinational delay)                               0.103     2.101
$abc$3810$new_new_n69__.out[0] (.names at (48,31))                       0.000     2.101
| (intra 'clb' routing)                                                  0.000     2.101
| (OPIN:632465 side: (RIGHT,) (48,31,0))                                 0.000     2.101
| (CHANY:1324002 L4 length:4 (48,31,0-> (48,34,0))                       0.119     2.220
| (CHANX:1128438 L1 length:1 (49,31,0-> (49,31,0))                       0.061     2.281
| (CHANY:1326869 L1 length:1 (49,31,0-> (49,31,0))                       0.061     2.342
| (IPIN:632660 side: (RIGHT,) (49,31,0))                                 0.101     2.442
| (intra 'clb' routing)                                                  0.085     2.527
$abc$1735$li08_li08.in[2] (.names at (49,31))                            0.000     2.527
| (primitive '.names' combinational delay)                               0.197     2.724
$abc$1735$li08_li08.out[0] (.names at (49,31))                           0.000     2.724
| (intra 'clb' routing)                                                  0.000     2.724
clk_count[8].D[0] (dffre at (49,31))                                     0.000     2.724
data arrival time                                                                  2.724

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[8].C[0] (dffre at (49,31))                                     0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.724
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.862


#Path 11
Startpoint: clk_count[10].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[9].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[10].C[0] (dffre at (49,31))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[10].Q[0] (dffre at (49,31)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632606 side: (TOP,) (49,31,0))                                   0.000     1.048
| (CHANX:1128470 L4 length:4 (49,31,0-> (52,31,0))                       0.119     1.167
| (CHANY:1329621 L4 length:4 (50,31,0-> (50,28,0))                       0.119     1.286
| (IPIN:632813 side: (RIGHT,) (50,31,0))                                 0.101     1.387
| (intra 'clb' routing)                                                  0.085     1.472
$abc$3810$new_new_n66__.in[3] (.names at (50,31))                        0.000     1.472
| (primitive '.names' combinational delay)                               0.103     1.575
$abc$3810$new_new_n66__.out[0] (.names at (50,31))                       0.000     1.575
| (intra 'clb' routing)                                                  0.000     1.575
| (OPIN:632764 side: (RIGHT,) (50,31,0))                                 0.000     1.575
| (CHANY:1329820 L4 length:4 (50,31,0-> (50,34,0))                       0.119     1.693
| (CHANX:1128357 L4 length:4 (50,31,0-> (47,31,0))                       0.119     1.812
| (IPIN:632485 side: (TOP,) (48,31,0))                                   0.101     1.913
| (intra 'clb' routing)                                                  0.085     1.998
$abc$3810$new_new_n69__.in[2] (.names at (48,31))                        0.000     1.998
| (primitive '.names' combinational delay)                               0.103     2.101
$abc$3810$new_new_n69__.out[0] (.names at (48,31))                       0.000     2.101
| (intra 'clb' routing)                                                  0.000     2.101
| (OPIN:632465 side: (RIGHT,) (48,31,0))                                 0.000     2.101
| (CHANY:1324002 L4 length:4 (48,31,0-> (48,34,0))                       0.119     2.220
| (CHANX:1128438 L1 length:1 (49,31,0-> (49,31,0))                       0.061     2.281
| (CHANY:1326869 L1 length:1 (49,31,0-> (49,31,0))                       0.061     2.342
| (IPIN:632660 side: (RIGHT,) (49,31,0))                                 0.101     2.442
| (intra 'clb' routing)                                                  0.085     2.527
$abc$1735$li09_li09.in[1] (.names at (49,31))                            0.000     2.527
| (primitive '.names' combinational delay)                               0.197     2.724
$abc$1735$li09_li09.out[0] (.names at (49,31))                           0.000     2.724
| (intra 'clb' routing)                                                  0.000     2.724
clk_count[9].D[0] (dffre at (49,31))                                     0.000     2.724
data arrival time                                                                  2.724

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[9].C[0] (dffre at (49,31))                                     0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.724
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.862


#Path 12
Startpoint: clk_count[10].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[17].D[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[10].C[0] (dffre at (49,31))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[10].Q[0] (dffre at (49,31)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632606 side: (TOP,) (49,31,0))                                   0.000     1.048
| (CHANX:1128470 L4 length:4 (49,31,0-> (52,31,0))                       0.119     1.167
| (CHANY:1329621 L4 length:4 (50,31,0-> (50,28,0))                       0.119     1.286
| (IPIN:632813 side: (RIGHT,) (50,31,0))                                 0.101     1.387
| (intra 'clb' routing)                                                  0.085     1.472
$abc$3810$new_new_n66__.in[3] (.names at (50,31))                        0.000     1.472
| (primitive '.names' combinational delay)                               0.103     1.575
$abc$3810$new_new_n66__.out[0] (.names at (50,31))                       0.000     1.575
| (intra 'clb' routing)                                                  0.000     1.575
| (OPIN:632764 side: (RIGHT,) (50,31,0))                                 0.000     1.575
| (CHANY:1329820 L4 length:4 (50,31,0-> (50,34,0))                       0.119     1.693
| (CHANX:1128357 L4 length:4 (50,31,0-> (47,31,0))                       0.119     1.812
| (IPIN:632485 side: (TOP,) (48,31,0))                                   0.101     1.913
| (intra 'clb' routing)                                                  0.085     1.998
$abc$3810$new_new_n69__.in[2] (.names at (48,31))                        0.000     1.998
| (primitive '.names' combinational delay)                               0.103     2.101
$abc$3810$new_new_n69__.out[0] (.names at (48,31))                       0.000     2.101
| (intra 'clb' routing)                                                  0.000     2.101
| (OPIN:632465 side: (RIGHT,) (48,31,0))                                 0.000     2.101
| (CHANY:1323954 L1 length:1 (48,31,0-> (48,31,0))                       0.061     2.162
| (CHANX:1128474 L4 length:4 (49,31,0-> (52,31,0))                       0.119     2.281
| (IPIN:632782 side: (TOP,) (50,31,0))                                   0.101     2.381
| (intra 'clb' routing)                                                  0.085     2.466
$abc$1735$li17_li17.in[1] (.names at (50,31))                            0.000     2.466
| (primitive '.names' combinational delay)                               0.218     2.685
$abc$1735$li17_li17.out[0] (.names at (50,31))                           0.000     2.685
| (intra 'clb' routing)                                                  0.000     2.685
clk_count[17].D[0] (dffre at (50,31))                                    0.000     2.685
data arrival time                                                                  2.685

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[17].C[0] (dffre at (50,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.685
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.822


#Path 13
Startpoint: clk_count[10].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[18].D[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[10].C[0] (dffre at (49,31))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[10].Q[0] (dffre at (49,31)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632606 side: (TOP,) (49,31,0))                                   0.000     1.048
| (CHANX:1128470 L4 length:4 (49,31,0-> (52,31,0))                       0.119     1.167
| (CHANY:1329621 L4 length:4 (50,31,0-> (50,28,0))                       0.119     1.286
| (IPIN:632813 side: (RIGHT,) (50,31,0))                                 0.101     1.387
| (intra 'clb' routing)                                                  0.085     1.472
$abc$3810$new_new_n66__.in[3] (.names at (50,31))                        0.000     1.472
| (primitive '.names' combinational delay)                               0.103     1.575
$abc$3810$new_new_n66__.out[0] (.names at (50,31))                       0.000     1.575
| (intra 'clb' routing)                                                  0.000     1.575
| (OPIN:632764 side: (RIGHT,) (50,31,0))                                 0.000     1.575
| (CHANY:1329820 L4 length:4 (50,31,0-> (50,34,0))                       0.119     1.693
| (CHANX:1128357 L4 length:4 (50,31,0-> (47,31,0))                       0.119     1.812
| (IPIN:632485 side: (TOP,) (48,31,0))                                   0.101     1.913
| (intra 'clb' routing)                                                  0.085     1.998
$abc$3810$new_new_n69__.in[2] (.names at (48,31))                        0.000     1.998
| (primitive '.names' combinational delay)                               0.103     2.101
$abc$3810$new_new_n69__.out[0] (.names at (48,31))                       0.000     2.101
| (intra 'clb' routing)                                                  0.000     2.101
| (OPIN:632465 side: (RIGHT,) (48,31,0))                                 0.000     2.101
| (CHANY:1323954 L1 length:1 (48,31,0-> (48,31,0))                       0.061     2.162
| (CHANX:1128474 L4 length:4 (49,31,0-> (52,31,0))                       0.119     2.281
| (IPIN:632782 side: (TOP,) (50,31,0))                                   0.101     2.381
| (intra 'clb' routing)                                                  0.085     2.466
$abc$1735$li18_li18.in[1] (.names at (50,31))                            0.000     2.466
| (primitive '.names' combinational delay)                               0.218     2.685
$abc$1735$li18_li18.out[0] (.names at (50,31))                           0.000     2.685
| (intra 'clb' routing)                                                  0.000     2.685
clk_count[18].D[0] (dffre at (50,31))                                    0.000     2.685
data arrival time                                                                  2.685

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[18].C[0] (dffre at (50,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.685
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.822


#Path 14
Startpoint: clk_count[10].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[0].D[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[10].C[0] (dffre at (49,31))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[10].Q[0] (dffre at (49,31)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632606 side: (TOP,) (49,31,0))                                   0.000     1.048
| (CHANX:1128470 L4 length:4 (49,31,0-> (52,31,0))                       0.119     1.167
| (CHANY:1329621 L4 length:4 (50,31,0-> (50,28,0))                       0.119     1.286
| (IPIN:632813 side: (RIGHT,) (50,31,0))                                 0.101     1.387
| (intra 'clb' routing)                                                  0.085     1.472
$abc$3810$new_new_n66__.in[3] (.names at (50,31))                        0.000     1.472
| (primitive '.names' combinational delay)                               0.103     1.575
$abc$3810$new_new_n66__.out[0] (.names at (50,31))                       0.000     1.575
| (intra 'clb' routing)                                                  0.000     1.575
| (OPIN:632764 side: (RIGHT,) (50,31,0))                                 0.000     1.575
| (CHANY:1329820 L4 length:4 (50,31,0-> (50,34,0))                       0.119     1.693
| (CHANX:1128357 L4 length:4 (50,31,0-> (47,31,0))                       0.119     1.812
| (IPIN:632485 side: (TOP,) (48,31,0))                                   0.101     1.913
| (intra 'clb' routing)                                                  0.085     1.998
$abc$3810$new_new_n69__.in[2] (.names at (48,31))                        0.000     1.998
| (primitive '.names' combinational delay)                               0.103     2.101
$abc$3810$new_new_n69__.out[0] (.names at (48,31))                       0.000     2.101
| (intra 'clb' routing)                                                  0.000     2.101
| (OPIN:632465 side: (RIGHT,) (48,31,0))                                 0.000     2.101
| (CHANY:1323954 L1 length:1 (48,31,0-> (48,31,0))                       0.061     2.162
| (CHANX:1128474 L4 length:4 (49,31,0-> (52,31,0))                       0.119     2.281
| (IPIN:632782 side: (TOP,) (50,31,0))                                   0.101     2.381
| (intra 'clb' routing)                                                  0.085     2.466
$abc$1735$li00_li00.in[0] (.names at (50,31))                            0.000     2.466
| (primitive '.names' combinational delay)                               0.148     2.614
$abc$1735$li00_li00.out[0] (.names at (50,31))                           0.000     2.614
| (intra 'clb' routing)                                                  0.000     2.614
clk_count[0].D[0] (dffre at (50,31))                                     0.000     2.614
data arrival time                                                                  2.614

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[0].C[0] (dffre at (50,31))                                     0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.614
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.752


#Path 15
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[13].D[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632766 side: (RIGHT,) (50,31,0))                                 0.000     1.048
| (CHANY:1329777 L1 length:1 (50,31,0-> (50,31,0))                       0.061     1.109
| (CHANX:1124289 L4 length:4 (50,30,0-> (47,30,0))                       0.119     1.228
| (CHANY:1321044 L1 length:1 (47,31,0-> (47,31,0))                       0.061     1.289
| (CHANX:1128408 L4 length:4 (48,31,0-> (51,31,0))                       0.119     1.408
| (IPIN:632627 side: (TOP,) (49,31,0))                                   0.101     1.509
| (intra 'clb' routing)                                                  0.085     1.594
$abc$3810$new_new_n77__.in[1] (.names at (49,31))                        0.000     1.594
| (primitive '.names' combinational delay)                               0.218     1.812
$abc$3810$new_new_n77__.out[0] (.names at (49,31))                       0.000     1.812
| (intra 'clb' routing)                                                  0.085     1.897
$abc$3810$new_new_n89__.in[0] (.names at (49,31))                        0.000     1.897
| (primitive '.names' combinational delay)                               0.136     2.033
$abc$3810$new_new_n89__.out[0] (.names at (49,31))                       0.000     2.033
| (intra 'clb' routing)                                                  0.000     2.033
| (OPIN:632608 side: (TOP,) (49,31,0))                                   0.000     2.033
| (CHANX:1128283 L4 length:4 (49,31,0-> (46,31,0))                       0.119     2.152
| (CHANX:1128223 L4 length:4 (48,31,0-> (45,31,0))                       0.119     2.270
| (IPIN:632487 side: (TOP,) (48,31,0))                                   0.101     2.371
| (intra 'clb' routing)                                                  0.085     2.456
$abc$1735$li13_li13.in[2] (.names at (48,31))                            0.000     2.456
| (primitive '.names' combinational delay)                               0.136     2.592
$abc$1735$li13_li13.out[0] (.names at (48,31))                           0.000     2.592
| (intra 'clb' routing)                                                  0.000     2.592
clk_count[13].D[0] (dffre at (48,31))                                    0.000     2.592
data arrival time                                                                  2.592

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[13].C[0] (dffre at (48,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.592
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.729


#Path 16
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[14].D[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632766 side: (RIGHT,) (50,31,0))                                 0.000     1.048
| (CHANY:1329777 L1 length:1 (50,31,0-> (50,31,0))                       0.061     1.109
| (CHANX:1124289 L4 length:4 (50,30,0-> (47,30,0))                       0.119     1.228
| (CHANY:1321044 L1 length:1 (47,31,0-> (47,31,0))                       0.061     1.289
| (CHANX:1128408 L4 length:4 (48,31,0-> (51,31,0))                       0.119     1.408
| (IPIN:632627 side: (TOP,) (49,31,0))                                   0.101     1.509
| (intra 'clb' routing)                                                  0.085     1.594
$abc$3810$new_new_n77__.in[1] (.names at (49,31))                        0.000     1.594
| (primitive '.names' combinational delay)                               0.218     1.812
$abc$3810$new_new_n77__.out[0] (.names at (49,31))                       0.000     1.812
| (intra 'clb' routing)                                                  0.085     1.897
$abc$3810$new_new_n89__.in[0] (.names at (49,31))                        0.000     1.897
| (primitive '.names' combinational delay)                               0.136     2.033
$abc$3810$new_new_n89__.out[0] (.names at (49,31))                       0.000     2.033
| (intra 'clb' routing)                                                  0.000     2.033
| (OPIN:632608 side: (TOP,) (49,31,0))                                   0.000     2.033
| (CHANX:1128283 L4 length:4 (49,31,0-> (46,31,0))                       0.119     2.152
| (CHANX:1128223 L4 length:4 (48,31,0-> (45,31,0))                       0.119     2.270
| (IPIN:632487 side: (TOP,) (48,31,0))                                   0.101     2.371
| (intra 'clb' routing)                                                  0.085     2.456
$abc$1735$li14_li14.in[2] (.names at (48,31))                            0.000     2.456
| (primitive '.names' combinational delay)                               0.136     2.592
$abc$1735$li14_li14.out[0] (.names at (48,31))                           0.000     2.592
| (intra 'clb' routing)                                                  0.000     2.592
clk_count[14].D[0] (dffre at (48,31))                                    0.000     2.592
data arrival time                                                                  2.592

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[14].C[0] (dffre at (48,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.592
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.729


#Path 17
Startpoint: clk_count[5].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[22].D[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[5].C[0] (dffre at (49,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[5].Q[0] (dffre at (49,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632621 side: (RIGHT,) (49,31,0))                                 0.000     1.048
| (CHANY:1326877 L1 length:1 (49,31,0-> (49,31,0))                       0.061     1.109
| (CHANX:1124213 L4 length:4 (49,30,0-> (46,30,0))                       0.119     1.228
| (CHANY:1323980 L4 length:4 (48,31,0-> (48,34,0))                       0.119     1.347
| (IPIN:632519 side: (RIGHT,) (48,31,0))                                 0.101     1.448
| (intra 'clb' routing)                                                  0.085     1.533
$abc$3810$new_new_n65__.in[1] (.names at (48,31))                        0.000     1.533
| (primitive '.names' combinational delay)                               0.099     1.632
$abc$3810$new_new_n65__.out[0] (.names at (48,31))                       0.000     1.632
| (intra 'clb' routing)                                                  0.000     1.632
| (OPIN:632449 side: (TOP,) (48,31,0))                                   0.000     1.632
| (CHANX:1128410 L4 length:4 (48,31,0-> (51,31,0))                       0.119     1.751
| (IPIN:632631 side: (TOP,) (49,31,0))                                   0.101     1.852
| (intra 'clb' routing)                                                  0.085     1.937
$abc$3810$new_new_n79__.in[2] (.names at (49,31))                        0.000     1.937
| (primitive '.names' combinational delay)                               0.148     2.085
$abc$3810$new_new_n79__.out[0] (.names at (49,31))                       0.000     2.085
| (intra 'clb' routing)                                                  0.000     2.085
| (OPIN:632600 side: (TOP,) (49,31,0))                                   0.000     2.085
| (CHANX:1128267 L4 length:4 (49,31,0-> (46,31,0))                       0.119     2.204
| (IPIN:632496 side: (TOP,) (48,31,0))                                   0.101     2.304
| (intra 'clb' routing)                                                  0.085     2.389
$abc$1735$li22_li22.in[2] (.names at (48,31))                            0.000     2.389
| (primitive '.names' combinational delay)                               0.197     2.586
$abc$1735$li22_li22.out[0] (.names at (48,31))                           0.000     2.586
| (intra 'clb' routing)                                                  0.000     2.586
clk_count[22].D[0] (dffre at (48,31))                                    0.000     2.586
data arrival time                                                                  2.586

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[22].C[0] (dffre at (48,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.586
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.724


#Path 18
Startpoint: clk_count[5].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[23].D[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[5].C[0] (dffre at (49,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[5].Q[0] (dffre at (49,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632621 side: (RIGHT,) (49,31,0))                                 0.000     1.048
| (CHANY:1326877 L1 length:1 (49,31,0-> (49,31,0))                       0.061     1.109
| (CHANX:1124213 L4 length:4 (49,30,0-> (46,30,0))                       0.119     1.228
| (CHANY:1323980 L4 length:4 (48,31,0-> (48,34,0))                       0.119     1.347
| (IPIN:632519 side: (RIGHT,) (48,31,0))                                 0.101     1.448
| (intra 'clb' routing)                                                  0.085     1.533
$abc$3810$new_new_n65__.in[1] (.names at (48,31))                        0.000     1.533
| (primitive '.names' combinational delay)                               0.099     1.632
$abc$3810$new_new_n65__.out[0] (.names at (48,31))                       0.000     1.632
| (intra 'clb' routing)                                                  0.000     1.632
| (OPIN:632449 side: (TOP,) (48,31,0))                                   0.000     1.632
| (CHANX:1128410 L4 length:4 (48,31,0-> (51,31,0))                       0.119     1.751
| (IPIN:632631 side: (TOP,) (49,31,0))                                   0.101     1.852
| (intra 'clb' routing)                                                  0.085     1.937
$abc$3810$new_new_n79__.in[2] (.names at (49,31))                        0.000     1.937
| (primitive '.names' combinational delay)                               0.148     2.085
$abc$3810$new_new_n79__.out[0] (.names at (49,31))                       0.000     2.085
| (intra 'clb' routing)                                                  0.000     2.085
| (OPIN:632600 side: (TOP,) (49,31,0))                                   0.000     2.085
| (CHANX:1128267 L4 length:4 (49,31,0-> (46,31,0))                       0.119     2.204
| (IPIN:632496 side: (TOP,) (48,31,0))                                   0.101     2.304
| (intra 'clb' routing)                                                  0.085     2.389
$abc$1735$li23_li23.in[2] (.names at (48,31))                            0.000     2.389
| (primitive '.names' combinational delay)                               0.152     2.541
$abc$1735$li23_li23.out[0] (.names at (48,31))                           0.000     2.541
| (intra 'clb' routing)                                                  0.000     2.541
clk_count[23].D[0] (dffre at (48,31))                                    0.000     2.541
data arrival time                                                                  2.541

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[23].C[0] (dffre at (48,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.541
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.678


#Path 19
Startpoint: clk_count[5].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[21].D[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[5].C[0] (dffre at (49,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[5].Q[0] (dffre at (49,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632621 side: (RIGHT,) (49,31,0))                                 0.000     1.048
| (CHANY:1326877 L1 length:1 (49,31,0-> (49,31,0))                       0.061     1.109
| (CHANX:1124213 L4 length:4 (49,30,0-> (46,30,0))                       0.119     1.228
| (CHANY:1323980 L4 length:4 (48,31,0-> (48,34,0))                       0.119     1.347
| (IPIN:632519 side: (RIGHT,) (48,31,0))                                 0.101     1.448
| (intra 'clb' routing)                                                  0.085     1.533
$abc$3810$new_new_n65__.in[1] (.names at (48,31))                        0.000     1.533
| (primitive '.names' combinational delay)                               0.099     1.632
$abc$3810$new_new_n65__.out[0] (.names at (48,31))                       0.000     1.632
| (intra 'clb' routing)                                                  0.000     1.632
| (OPIN:632449 side: (TOP,) (48,31,0))                                   0.000     1.632
| (CHANX:1128410 L4 length:4 (48,31,0-> (51,31,0))                       0.119     1.751
| (IPIN:632631 side: (TOP,) (49,31,0))                                   0.101     1.852
| (intra 'clb' routing)                                                  0.085     1.937
$abc$3810$new_new_n79__.in[2] (.names at (49,31))                        0.000     1.937
| (primitive '.names' combinational delay)                               0.148     2.085
$abc$3810$new_new_n79__.out[0] (.names at (49,31))                       0.000     2.085
| (intra 'clb' routing)                                                  0.000     2.085
| (OPIN:632600 side: (TOP,) (49,31,0))                                   0.000     2.085
| (CHANX:1128267 L4 length:4 (49,31,0-> (46,31,0))                       0.119     2.204
| (IPIN:632496 side: (TOP,) (48,31,0))                                   0.101     2.304
| (intra 'clb' routing)                                                  0.085     2.389
$abc$1735$li21_li21.in[2] (.names at (48,31))                            0.000     2.389
| (primitive '.names' combinational delay)                               0.136     2.525
$abc$1735$li21_li21.out[0] (.names at (48,31))                           0.000     2.525
| (intra 'clb' routing)                                                  0.000     2.525
clk_count[21].D[0] (dffre at (48,31))                                    0.000     2.525
data arrival time                                                                  2.525

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[21].C[0] (dffre at (48,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.525
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.662


#Path 20
Startpoint: clk_count[5].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[20].D[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[5].C[0] (dffre at (49,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[5].Q[0] (dffre at (49,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632621 side: (RIGHT,) (49,31,0))                                 0.000     1.048
| (CHANY:1326877 L1 length:1 (49,31,0-> (49,31,0))                       0.061     1.109
| (CHANX:1124213 L4 length:4 (49,30,0-> (46,30,0))                       0.119     1.228
| (CHANY:1323980 L4 length:4 (48,31,0-> (48,34,0))                       0.119     1.347
| (IPIN:632519 side: (RIGHT,) (48,31,0))                                 0.101     1.448
| (intra 'clb' routing)                                                  0.085     1.533
$abc$3810$new_new_n65__.in[1] (.names at (48,31))                        0.000     1.533
| (primitive '.names' combinational delay)                               0.099     1.632
$abc$3810$new_new_n65__.out[0] (.names at (48,31))                       0.000     1.632
| (intra 'clb' routing)                                                  0.000     1.632
| (OPIN:632449 side: (TOP,) (48,31,0))                                   0.000     1.632
| (CHANX:1128410 L4 length:4 (48,31,0-> (51,31,0))                       0.119     1.751
| (IPIN:632631 side: (TOP,) (49,31,0))                                   0.101     1.852
| (intra 'clb' routing)                                                  0.085     1.937
$abc$3810$new_new_n79__.in[2] (.names at (49,31))                        0.000     1.937
| (primitive '.names' combinational delay)                               0.148     2.085
$abc$3810$new_new_n79__.out[0] (.names at (49,31))                       0.000     2.085
| (intra 'clb' routing)                                                  0.000     2.085
| (OPIN:632600 side: (TOP,) (49,31,0))                                   0.000     2.085
| (CHANX:1128267 L4 length:4 (49,31,0-> (46,31,0))                       0.119     2.204
| (IPIN:632496 side: (TOP,) (48,31,0))                                   0.101     2.304
| (intra 'clb' routing)                                                  0.085     2.389
$abc$1735$li20_li20.in[3] (.names at (48,31))                            0.000     2.389
| (primitive '.names' combinational delay)                               0.136     2.525
$abc$1735$li20_li20.out[0] (.names at (48,31))                           0.000     2.525
| (intra 'clb' routing)                                                  0.000     2.525
clk_count[20].D[0] (dffre at (48,31))                                    0.000     2.525
data arrival time                                                                  2.525

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[20].C[0] (dffre at (48,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.525
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.662


#Path 21
Startpoint: clk_count[5].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[19].D[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[5].C[0] (dffre at (49,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[5].Q[0] (dffre at (49,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632621 side: (RIGHT,) (49,31,0))                                 0.000     1.048
| (CHANY:1326877 L1 length:1 (49,31,0-> (49,31,0))                       0.061     1.109
| (CHANX:1124213 L4 length:4 (49,30,0-> (46,30,0))                       0.119     1.228
| (CHANY:1323980 L4 length:4 (48,31,0-> (48,34,0))                       0.119     1.347
| (IPIN:632519 side: (RIGHT,) (48,31,0))                                 0.101     1.448
| (intra 'clb' routing)                                                  0.085     1.533
$abc$3810$new_new_n65__.in[1] (.names at (48,31))                        0.000     1.533
| (primitive '.names' combinational delay)                               0.099     1.632
$abc$3810$new_new_n65__.out[0] (.names at (48,31))                       0.000     1.632
| (intra 'clb' routing)                                                  0.000     1.632
| (OPIN:632449 side: (TOP,) (48,31,0))                                   0.000     1.632
| (CHANX:1128410 L4 length:4 (48,31,0-> (51,31,0))                       0.119     1.751
| (IPIN:632631 side: (TOP,) (49,31,0))                                   0.101     1.852
| (intra 'clb' routing)                                                  0.085     1.937
$abc$3810$new_new_n79__.in[2] (.names at (49,31))                        0.000     1.937
| (primitive '.names' combinational delay)                               0.148     2.085
$abc$3810$new_new_n79__.out[0] (.names at (49,31))                       0.000     2.085
| (intra 'clb' routing)                                                  0.000     2.085
| (OPIN:632600 side: (TOP,) (49,31,0))                                   0.000     2.085
| (CHANX:1128458 L4 length:4 (49,31,0-> (52,31,0))                       0.119     2.204
| (IPIN:632790 side: (TOP,) (50,31,0))                                   0.101     2.304
| (intra 'clb' routing)                                                  0.085     2.389
$abc$1735$li19_li19.in[1] (.names at (50,31))                            0.000     2.389
| (primitive '.names' combinational delay)                               0.136     2.525
$abc$1735$li19_li19.out[0] (.names at (50,31))                           0.000     2.525
| (intra 'clb' routing)                                                  0.000     2.525
clk_count[19].D[0] (dffre at (50,31))                                    0.000     2.525
data arrival time                                                                  2.525

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[19].C[0] (dffre at (50,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.525
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.662


#Path 22
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[12].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632766 side: (RIGHT,) (50,31,0))                                 0.000     1.048
| (CHANY:1329777 L1 length:1 (50,31,0-> (50,31,0))                       0.061     1.109
| (CHANX:1124289 L4 length:4 (50,30,0-> (47,30,0))                       0.119     1.228
| (CHANY:1321044 L1 length:1 (47,31,0-> (47,31,0))                       0.061     1.289
| (CHANX:1128408 L4 length:4 (48,31,0-> (51,31,0))                       0.119     1.408
| (IPIN:632627 side: (TOP,) (49,31,0))                                   0.101     1.509
| (intra 'clb' routing)                                                  0.085     1.594
$abc$3810$new_new_n77__.in[1] (.names at (49,31))                        0.000     1.594
| (primitive '.names' combinational delay)                               0.218     1.812
$abc$3810$new_new_n77__.out[0] (.names at (49,31))                       0.000     1.812
| (intra 'clb' routing)                                                  0.085     1.897
$abc$3810$new_new_n89__.in[0] (.names at (49,31))                        0.000     1.897
| (primitive '.names' combinational delay)                               0.136     2.033
$abc$3810$new_new_n89__.out[0] (.names at (49,31))                       0.000     2.033
| (intra 'clb' routing)                                                  0.000     2.033
| (OPIN:632608 side: (TOP,) (49,31,0))                                   0.000     2.033
| (CHANX:1128442 L1 length:1 (49,31,0-> (49,31,0))                       0.061     2.094
| (CHANY:1326873 L1 length:1 (49,31,0-> (49,31,0))                       0.061     2.155
| (IPIN:632662 side: (RIGHT,) (49,31,0))                                 0.101     2.255
| (intra 'clb' routing)                                                  0.085     2.340
$abc$1735$li12_li12.in[1] (.names at (49,31))                            0.000     2.340
| (primitive '.names' combinational delay)                               0.152     2.492
$abc$1735$li12_li12.out[0] (.names at (49,31))                           0.000     2.492
| (intra 'clb' routing)                                                  0.000     2.492
clk_count[12].D[0] (dffre at (49,31))                                    0.000     2.492
data arrival time                                                                  2.492

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[12].C[0] (dffre at (49,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.492
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.629


#Path 23
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[15].D[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632766 side: (RIGHT,) (50,31,0))                                 0.000     1.048
| (CHANY:1329777 L1 length:1 (50,31,0-> (50,31,0))                       0.061     1.109
| (CHANX:1124289 L4 length:4 (50,30,0-> (47,30,0))                       0.119     1.228
| (CHANY:1321044 L1 length:1 (47,31,0-> (47,31,0))                       0.061     1.289
| (CHANX:1128408 L4 length:4 (48,31,0-> (51,31,0))                       0.119     1.408
| (IPIN:632627 side: (TOP,) (49,31,0))                                   0.101     1.509
| (intra 'clb' routing)                                                  0.085     1.594
$abc$3810$new_new_n77__.in[1] (.names at (49,31))                        0.000     1.594
| (primitive '.names' combinational delay)                               0.218     1.812
$abc$3810$new_new_n77__.out[0] (.names at (49,31))                       0.000     1.812
| (intra 'clb' routing)                                                  0.085     1.897
$abc$3810$new_new_n89__.in[0] (.names at (49,31))                        0.000     1.897
| (primitive '.names' combinational delay)                               0.136     2.033
$abc$3810$new_new_n89__.out[0] (.names at (49,31))                       0.000     2.033
| (intra 'clb' routing)                                                  0.000     2.033
| (OPIN:632608 side: (TOP,) (49,31,0))                                   0.000     2.033
| (CHANX:1128283 L4 length:4 (49,31,0-> (46,31,0))                       0.119     2.152
| (IPIN:632480 side: (TOP,) (48,31,0))                                   0.101     2.252
| (intra 'clb' routing)                                                  0.085     2.337
$abc$1735$li15_li15.in[2] (.names at (48,31))                            0.000     2.337
| (primitive '.names' combinational delay)                               0.103     2.440
$abc$1735$li15_li15.out[0] (.names at (48,31))                           0.000     2.440
| (intra 'clb' routing)                                                  0.000     2.440
clk_count[15].D[0] (dffre at (48,31))                                    0.000     2.440
data arrival time                                                                  2.440

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[15].C[0] (dffre at (48,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.440
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.577


#Path 24
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[11].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632766 side: (RIGHT,) (50,31,0))                                 0.000     1.048
| (CHANY:1329777 L1 length:1 (50,31,0-> (50,31,0))                       0.061     1.109
| (CHANX:1124289 L4 length:4 (50,30,0-> (47,30,0))                       0.119     1.228
| (CHANY:1321044 L1 length:1 (47,31,0-> (47,31,0))                       0.061     1.289
| (CHANX:1128408 L4 length:4 (48,31,0-> (51,31,0))                       0.119     1.408
| (IPIN:632627 side: (TOP,) (49,31,0))                                   0.101     1.509
| (intra 'clb' routing)                                                  0.085     1.594
$abc$3810$new_new_n77__.in[1] (.names at (49,31))                        0.000     1.594
| (primitive '.names' combinational delay)                               0.218     1.812
$abc$3810$new_new_n77__.out[0] (.names at (49,31))                       0.000     1.812
| (intra 'clb' routing)                                                  0.085     1.897
$abc$3810$new_new_n89__.in[0] (.names at (49,31))                        0.000     1.897
| (primitive '.names' combinational delay)                               0.136     2.033
$abc$3810$new_new_n89__.out[0] (.names at (49,31))                       0.000     2.033
| (intra 'clb' routing)                                                  0.085     2.118
$abc$1735$li11_li11.in[1] (.names at (49,31))                            0.000     2.118
| (primitive '.names' combinational delay)                               0.148     2.266
$abc$1735$li11_li11.out[0] (.names at (49,31))                           0.000     2.266
| (intra 'clb' routing)                                                  0.000     2.266
clk_count[11].D[0] (dffre at (49,31))                                    0.000     2.266
data arrival time                                                                  2.266

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[11].C[0] (dffre at (49,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.266
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.403


#Path 25
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[10].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632766 side: (RIGHT,) (50,31,0))                                 0.000     1.048
| (CHANY:1329777 L1 length:1 (50,31,0-> (50,31,0))                       0.061     1.109
| (CHANX:1124289 L4 length:4 (50,30,0-> (47,30,0))                       0.119     1.228
| (CHANY:1321044 L1 length:1 (47,31,0-> (47,31,0))                       0.061     1.289
| (CHANX:1128408 L4 length:4 (48,31,0-> (51,31,0))                       0.119     1.408
| (IPIN:632627 side: (TOP,) (49,31,0))                                   0.101     1.509
| (intra 'clb' routing)                                                  0.085     1.594
$abc$3810$new_new_n77__.in[1] (.names at (49,31))                        0.000     1.594
| (primitive '.names' combinational delay)                               0.218     1.812
$abc$3810$new_new_n77__.out[0] (.names at (49,31))                       0.000     1.812
| (intra 'clb' routing)                                                  0.085     1.897
$abc$3810$new_new_n89__.in[0] (.names at (49,31))                        0.000     1.897
| (primitive '.names' combinational delay)                               0.136     2.033
$abc$3810$new_new_n89__.out[0] (.names at (49,31))                       0.000     2.033
| (intra 'clb' routing)                                                  0.085     2.118
$abc$1735$li10_li10.in[1] (.names at (49,31))                            0.000     2.118
| (primitive '.names' combinational delay)                               0.148     2.266
$abc$1735$li10_li10.out[0] (.names at (49,31))                           0.000     2.266
| (intra 'clb' routing)                                                  0.000     2.266
clk_count[10].D[0] (dffre at (49,31))                                    0.000     2.266
data arrival time                                                                  2.266

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[10].C[0] (dffre at (49,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.266
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.403


#Path 26
Startpoint: clk_count[5].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[16].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[5].C[0] (dffre at (49,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[5].Q[0] (dffre at (49,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632621 side: (RIGHT,) (49,31,0))                                 0.000     1.048
| (CHANY:1326877 L1 length:1 (49,31,0-> (49,31,0))                       0.061     1.109
| (CHANX:1124213 L4 length:4 (49,30,0-> (46,30,0))                       0.119     1.228
| (CHANY:1323980 L4 length:4 (48,31,0-> (48,34,0))                       0.119     1.347
| (IPIN:632519 side: (RIGHT,) (48,31,0))                                 0.101     1.448
| (intra 'clb' routing)                                                  0.085     1.533
$abc$3810$new_new_n65__.in[1] (.names at (48,31))                        0.000     1.533
| (primitive '.names' combinational delay)                               0.099     1.632
$abc$3810$new_new_n65__.out[0] (.names at (48,31))                       0.000     1.632
| (intra 'clb' routing)                                                  0.000     1.632
| (OPIN:632449 side: (TOP,) (48,31,0))                                   0.000     1.632
| (CHANX:1128410 L4 length:4 (48,31,0-> (51,31,0))                       0.119     1.751
| (IPIN:632631 side: (TOP,) (49,31,0))                                   0.101     1.852
| (intra 'clb' routing)                                                  0.085     1.937
$abc$1735$li16_li16.in[3] (.names at (49,31))                            0.000     1.937
| (primitive '.names' combinational delay)                               0.148     2.085
$abc$1735$li16_li16.out[0] (.names at (49,31))                           0.000     2.085
| (intra 'clb' routing)                                                  0.000     2.085
clk_count[16].D[0] (dffre at (49,31))                                    0.000     2.085
data arrival time                                                                  2.085

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[16].C[0] (dffre at (49,31))                                    0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.085
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.222


#Path 27
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[7].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (OPIN:632766 side: (RIGHT,) (50,31,0))                                 0.000     1.048
| (CHANY:1329777 L1 length:1 (50,31,0-> (50,31,0))                       0.061     1.109
| (CHANX:1124289 L4 length:4 (50,30,0-> (47,30,0))                       0.119     1.228
| (CHANY:1321044 L1 length:1 (47,31,0-> (47,31,0))                       0.061     1.289
| (CHANX:1128408 L4 length:4 (48,31,0-> (51,31,0))                       0.119     1.408
| (IPIN:632627 side: (TOP,) (49,31,0))                                   0.101     1.509
| (intra 'clb' routing)                                                  0.085     1.594
$abc$3810$new_new_n77__.in[1] (.names at (49,31))                        0.000     1.594
| (primitive '.names' combinational delay)                               0.218     1.812
$abc$3810$new_new_n77__.out[0] (.names at (49,31))                       0.000     1.812
| (intra 'clb' routing)                                                  0.085     1.897
$abc$1735$li07_li07.in[1] (.names at (49,31))                            0.000     1.897
| (primitive '.names' combinational delay)                               0.136     2.033
$abc$1735$li07_li07.out[0] (.names at (49,31))                           0.000     2.033
| (intra 'clb' routing)                                                  0.000     2.033
clk_count[7].D[0] (dffre at (49,31))                                     0.000     2.033
data arrival time                                                                  2.033

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
clk_count[7].C[0] (dffre at (49,31))                                     0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -2.033
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.170


#Path 28
Startpoint: state.Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : done_sig.E[0] (dffre at (50,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
state.C[0] (dffre at (49,43))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
state.Q[0] (dffre at (49,43)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:816093 side: (RIGHT,) (49,43,0))                             0.000     1.048
| (CHANY:1327660 L4 length:2 (49,43,0-> (49,44,0))                   0.119     1.167
| (CHANX:1177205 L1 length:1 (49,43,0-> (49,43,0))                   0.061     1.228
| (IPIN:816120 side: (TOP,) (49,43,0))                               0.101     1.329
| (intra 'clb' routing)                                              0.085     1.414
$abc$1879$new_n30_.in[1] (.names at (49,43))                        -0.000     1.414
| (primitive '.names' combinational delay)                           0.152     1.566
$abc$1879$new_n30_.out[0] (.names at (49,43))                        0.000     1.566
| (intra 'clb' routing)                                              0.000     1.566
| (OPIN:816088 side: (RIGHT,) (49,43,0))                             0.000     1.566
| (CHANY:1327635 L1 length:1 (49,43,0-> (49,43,0))                   0.061     1.627
| (CHANX:1173204 L1 length:1 (50,42,0-> (50,42,0))                   0.061     1.688
| (CHANY:1330588 L4 length:2 (50,43,0-> (50,44,0))                   0.119     1.807
| (IPIN:816301 side: (RIGHT,) (50,43,0))                             0.101     1.907
| (intra 'clb' routing)                                              0.085     1.992
done_sig.E[0] (dffre at (50,43))                               0.000     1.992
data arrival time                                                              1.992

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
done_sig.C[0] (dffre at (50,43))                               0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.992
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.130


#Path 29
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[15].R[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.373
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.492
| (CHANX:1128271 L4 length:4 (49,31,0-> (46,31,0))                    0.119     1.611
| (CHANX:1128379 L1 length:1 (48,31,0-> (48,31,0))                    0.061     1.672
| (IPIN:632500 side: (TOP,) (48,31,0))                                0.101     1.772
| (intra 'clb' routing)                                               0.085     1.858
clk_count[15].R[0] (dffre at (48,31))                                 0.000     1.858
data arrival time                                                               1.858

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[15].C[0] (dffre at (48,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.858
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.995


#Path 30
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[13].R[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.373
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.492
| (CHANX:1128271 L4 length:4 (49,31,0-> (46,31,0))                    0.119     1.611
| (CHANX:1128379 L1 length:1 (48,31,0-> (48,31,0))                    0.061     1.672
| (IPIN:632500 side: (TOP,) (48,31,0))                                0.101     1.772
| (intra 'clb' routing)                                               0.085     1.858
clk_count[13].R[0] (dffre at (48,31))                                 0.000     1.858
data arrival time                                                               1.858

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[13].C[0] (dffre at (48,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.858
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.995


#Path 31
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[23].R[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.373
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.492
| (CHANX:1128271 L4 length:4 (49,31,0-> (46,31,0))                    0.119     1.611
| (CHANX:1128379 L1 length:1 (48,31,0-> (48,31,0))                    0.061     1.672
| (IPIN:632500 side: (TOP,) (48,31,0))                                0.101     1.772
| (intra 'clb' routing)                                               0.085     1.858
clk_count[23].R[0] (dffre at (48,31))                                 0.000     1.858
data arrival time                                                               1.858

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[23].C[0] (dffre at (48,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.858
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.995


#Path 32
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[22].R[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.373
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.492
| (CHANX:1128271 L4 length:4 (49,31,0-> (46,31,0))                    0.119     1.611
| (CHANX:1128379 L1 length:1 (48,31,0-> (48,31,0))                    0.061     1.672
| (IPIN:632500 side: (TOP,) (48,31,0))                                0.101     1.772
| (intra 'clb' routing)                                               0.085     1.858
clk_count[22].R[0] (dffre at (48,31))                                 0.000     1.858
data arrival time                                                               1.858

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[22].C[0] (dffre at (48,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.858
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.995


#Path 33
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[21].R[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.373
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.492
| (CHANX:1128271 L4 length:4 (49,31,0-> (46,31,0))                    0.119     1.611
| (CHANX:1128379 L1 length:1 (48,31,0-> (48,31,0))                    0.061     1.672
| (IPIN:632500 side: (TOP,) (48,31,0))                                0.101     1.772
| (intra 'clb' routing)                                               0.085     1.858
clk_count[21].R[0] (dffre at (48,31))                                 0.000     1.858
data arrival time                                                               1.858

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[21].C[0] (dffre at (48,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.858
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.995


#Path 34
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[20].R[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.373
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.492
| (CHANX:1128271 L4 length:4 (49,31,0-> (46,31,0))                    0.119     1.611
| (CHANX:1128379 L1 length:1 (48,31,0-> (48,31,0))                    0.061     1.672
| (IPIN:632500 side: (TOP,) (48,31,0))                                0.101     1.772
| (intra 'clb' routing)                                               0.085     1.858
clk_count[20].R[0] (dffre at (48,31))                                 0.000     1.858
data arrival time                                                               1.858

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[20].C[0] (dffre at (48,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.858
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.995


#Path 35
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[14].R[0] (dffre at (48,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.373
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.492
| (CHANX:1128271 L4 length:4 (49,31,0-> (46,31,0))                    0.119     1.611
| (CHANX:1128379 L1 length:1 (48,31,0-> (48,31,0))                    0.061     1.672
| (IPIN:632500 side: (TOP,) (48,31,0))                                0.101     1.772
| (intra 'clb' routing)                                               0.085     1.858
clk_count[14].R[0] (dffre at (48,31))                                 0.000     1.858
data arrival time                                                               1.858

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[14].C[0] (dffre at (48,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.858
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.995


#Path 36
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : done_sig.E[0] (dffre at (50,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                             0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                   0.119     1.013
| (CHANX:1177177 L4 length:4 (51,43,0-> (48,43,0))                   0.119     1.132
| (IPIN:816116 side: (TOP,) (49,43,0))                               0.101     1.233
| (intra 'clb' routing)                                              0.085     1.318
$abc$1879$new_n30_.in[0] (.names at (49,43))                         0.000     1.318
| (primitive '.names' combinational delay)                           0.090     1.408
$abc$1879$new_n30_.out[0] (.names at (49,43))                        0.000     1.408
| (intra 'clb' routing)                                              0.000     1.408
| (OPIN:816088 side: (RIGHT,) (49,43,0))                             0.000     1.408
| (CHANY:1327635 L1 length:1 (49,43,0-> (49,43,0))                   0.061     1.469
| (CHANX:1173204 L1 length:1 (50,42,0-> (50,42,0))                   0.061     1.530
| (CHANY:1330588 L4 length:2 (50,43,0-> (50,44,0))                   0.119     1.649
| (IPIN:816301 side: (RIGHT,) (50,43,0))                             0.101     1.750
| (intra 'clb' routing)                                              0.085     1.835
done_sig.E[0] (dffre at (50,43))                               0.000     1.835
data arrival time                                                              1.835

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
done_sig.C[0] (dffre at (50,43))                               0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.835
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.972


#Path 37
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[2].D[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                               0.000     1.048
| (OPIN:632766 side: (RIGHT,) (50,31,0))                              0.000     1.048
| (CHANY:1329777 L1 length:1 (50,31,0-> (50,31,0))                    0.061     1.109
| (CHANX:1124289 L4 length:4 (50,30,0-> (47,30,0))                    0.119     1.228
| (CHANY:1321044 L1 length:1 (47,31,0-> (47,31,0))                    0.061     1.289
| (CHANX:1128408 L4 length:4 (48,31,0-> (51,31,0))                    0.119     1.408
| (IPIN:632627 side: (TOP,) (49,31,0))                                0.101     1.509
| (intra 'clb' routing)                                               0.085     1.594
$abc$1735$li02_li02.in[1] (.names at (49,31))                         0.000     1.594
| (primitive '.names' combinational delay)                            0.218     1.812
$abc$1735$li02_li02.out[0] (.names at (49,31))                        0.000     1.812
| (intra 'clb' routing)                                               0.000     1.812
clk_count[2].D[0] (dffre at (49,31))                                  0.000     1.812
data arrival time                                                               1.812

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[2].C[0] (dffre at (49,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.812
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.949


#Path 38
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[4].R[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANY:1329821 L4 length:4 (50,34,0-> (50,31,0))                    0.119     1.431
| (CHANY:1329765 L4 length:4 (50,33,0-> (50,30,0))                    0.119     1.550
| (IPIN:632831 side: (RIGHT,) (50,31,0))                              0.101     1.651
| (intra 'clb' routing)                                               0.085     1.736
clk_count[4].R[0] (dffre at (50,31))                                  0.000     1.736
data arrival time                                                               1.736

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[4].C[0] (dffre at (50,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.736
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.873


#Path 39
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[3].R[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANY:1329821 L4 length:4 (50,34,0-> (50,31,0))                    0.119     1.431
| (CHANY:1329765 L4 length:4 (50,33,0-> (50,30,0))                    0.119     1.550
| (IPIN:632831 side: (RIGHT,) (50,31,0))                              0.101     1.651
| (intra 'clb' routing)                                               0.085     1.736
clk_count[3].R[0] (dffre at (50,31))                                  0.000     1.736
data arrival time                                                               1.736

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[3].C[0] (dffre at (50,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.736
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.873


#Path 40
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[1].R[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANY:1329821 L4 length:4 (50,34,0-> (50,31,0))                    0.119     1.431
| (CHANY:1329765 L4 length:4 (50,33,0-> (50,30,0))                    0.119     1.550
| (IPIN:632831 side: (RIGHT,) (50,31,0))                              0.101     1.651
| (intra 'clb' routing)                                               0.085     1.736
clk_count[1].R[0] (dffre at (50,31))                                  0.000     1.736
data arrival time                                                               1.736

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.736
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.873


#Path 41
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[0].R[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANY:1329821 L4 length:4 (50,34,0-> (50,31,0))                    0.119     1.431
| (CHANY:1329765 L4 length:4 (50,33,0-> (50,30,0))                    0.119     1.550
| (IPIN:632831 side: (RIGHT,) (50,31,0))                              0.101     1.651
| (intra 'clb' routing)                                               0.085     1.736
clk_count[0].R[0] (dffre at (50,31))                                  0.000     1.736
data arrival time                                                               1.736

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[0].C[0] (dffre at (50,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.736
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.873


#Path 42
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[17].R[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANY:1329821 L4 length:4 (50,34,0-> (50,31,0))                    0.119     1.431
| (CHANY:1329765 L4 length:4 (50,33,0-> (50,30,0))                    0.119     1.550
| (IPIN:632831 side: (RIGHT,) (50,31,0))                              0.101     1.651
| (intra 'clb' routing)                                               0.085     1.736
clk_count[17].R[0] (dffre at (50,31))                                 0.000     1.736
data arrival time                                                               1.736

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[17].C[0] (dffre at (50,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.736
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.873


#Path 43
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[18].R[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANY:1329821 L4 length:4 (50,34,0-> (50,31,0))                    0.119     1.431
| (CHANY:1329765 L4 length:4 (50,33,0-> (50,30,0))                    0.119     1.550
| (IPIN:632831 side: (RIGHT,) (50,31,0))                              0.101     1.651
| (intra 'clb' routing)                                               0.085     1.736
clk_count[18].R[0] (dffre at (50,31))                                 0.000     1.736
data arrival time                                                               1.736

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[18].C[0] (dffre at (50,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.736
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.873


#Path 44
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[19].R[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANY:1329821 L4 length:4 (50,34,0-> (50,31,0))                    0.119     1.431
| (CHANY:1329765 L4 length:4 (50,33,0-> (50,30,0))                    0.119     1.550
| (IPIN:632831 side: (RIGHT,) (50,31,0))                              0.101     1.651
| (intra 'clb' routing)                                               0.085     1.736
clk_count[19].R[0] (dffre at (50,31))                                 0.000     1.736
data arrival time                                                               1.736

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[19].C[0] (dffre at (50,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.736
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.873


#Path 45
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[12].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.373
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.492
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.593
| (intra 'clb' routing)                                               0.085     1.678
clk_count[12].R[0] (dffre at (49,31))                                 0.000     1.678
data arrival time                                                               1.678

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[12].C[0] (dffre at (49,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.678
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.815


#Path 46
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[16].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.373
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.492
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.593
| (intra 'clb' routing)                                               0.085     1.678
clk_count[16].R[0] (dffre at (49,31))                                 0.000     1.678
data arrival time                                                               1.678

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[16].C[0] (dffre at (49,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.678
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.815


#Path 47
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[2].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.373
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.492
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.593
| (intra 'clb' routing)                                               0.085     1.678
clk_count[2].R[0] (dffre at (49,31))                                  0.000     1.678
data arrival time                                                               1.678

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[2].C[0] (dffre at (49,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.678
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.815


#Path 48
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[5].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.373
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.492
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.593
| (intra 'clb' routing)                                               0.085     1.678
clk_count[5].R[0] (dffre at (49,31))                                  0.000     1.678
data arrival time                                                               1.678

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[5].C[0] (dffre at (49,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.678
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.815


#Path 49
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[6].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.373
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.492
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.593
| (intra 'clb' routing)                                               0.085     1.678
clk_count[6].R[0] (dffre at (49,31))                                  0.000     1.678
data arrival time                                                               1.678

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[6].C[0] (dffre at (49,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.678
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.815


#Path 50
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[7].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.373
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.492
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.593
| (intra 'clb' routing)                                               0.085     1.678
clk_count[7].R[0] (dffre at (49,31))                                  0.000     1.678
data arrival time                                                               1.678

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[7].C[0] (dffre at (49,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.678
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.815


#Path 51
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[11].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.373
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.492
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.593
| (intra 'clb' routing)                                               0.085     1.678
clk_count[11].R[0] (dffre at (49,31))                                 0.000     1.678
data arrival time                                                               1.678

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[11].C[0] (dffre at (49,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.678
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.815


#Path 52
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[10].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.373
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.492
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.593
| (intra 'clb' routing)                                               0.085     1.678
clk_count[10].R[0] (dffre at (49,31))                                 0.000     1.678
data arrival time                                                               1.678

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[10].C[0] (dffre at (49,31))                                 0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.678
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.815


#Path 53
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[9].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.373
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.492
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.593
| (intra 'clb' routing)                                               0.085     1.678
clk_count[9].R[0] (dffre at (49,31))                                  0.000     1.678
data arrival time                                                               1.678

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[9].C[0] (dffre at (49,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.678
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.815


#Path 54
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[8].R[0] (dffre at (49,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.132
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.193
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.312
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.373
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.492
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.593
| (intra 'clb' routing)                                               0.085     1.678
clk_count[8].R[0] (dffre at (49,31))                                  0.000     1.678
data arrival time                                                               1.678

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[8].C[0] (dffre at (49,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.678
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.815


#Path 55
Startpoint: clk_count[2].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[4].D[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[2].C[0] (dffre at (49,31))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
clk_count[2].Q[0] (dffre at (49,31)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                               0.000     1.048
| (OPIN:632615 side: (RIGHT,) (49,31,0))                              0.000     1.048
| (CHANY:1326864 L1 length:1 (49,31,0-> (49,31,0))                    0.061     1.109
| (CHANX:1128540 L4 length:4 (50,31,0-> (53,31,0))                    0.119     1.228
| (IPIN:632777 side: (TOP,) (50,31,0))                                0.101     1.329
| (intra 'clb' routing)                                               0.085     1.414
$abc$1735$li04_li04.in[1] (.names at (50,31))                        -0.000     1.414
| (primitive '.names' combinational delay)                            0.218     1.632
$abc$1735$li04_li04.out[0] (.names at (50,31))                        0.000     1.632
| (intra 'clb' routing)                                               0.000     1.632
clk_count[4].D[0] (dffre at (50,31))                                  0.000     1.632
data arrival time                                                               1.632

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[4].C[0] (dffre at (50,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.632
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.769


#Path 56
Startpoint: clk_count[2].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[3].D[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[2].C[0] (dffre at (49,31))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
clk_count[2].Q[0] (dffre at (49,31)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                               0.000     1.048
| (OPIN:632615 side: (RIGHT,) (49,31,0))                              0.000     1.048
| (CHANY:1326864 L1 length:1 (49,31,0-> (49,31,0))                    0.061     1.109
| (CHANX:1128540 L4 length:4 (50,31,0-> (53,31,0))                    0.119     1.228
| (IPIN:632777 side: (TOP,) (50,31,0))                                0.101     1.329
| (intra 'clb' routing)                                               0.085     1.414
$abc$1735$li03_li03.in[1] (.names at (50,31))                        -0.000     1.414
| (primitive '.names' combinational delay)                            0.218     1.632
$abc$1735$li03_li03.out[0] (.names at (50,31))                        0.000     1.632
| (intra 'clb' routing)                                               0.000     1.632
clk_count[3].D[0] (dffre at (50,31))                                  0.000     1.632
data arrival time                                                               1.632

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[3].C[0] (dffre at (50,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.632
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.769


#Path 57
Startpoint: state.Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : led[0].D[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
state.C[0] (dffre at (49,43))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
state.Q[0] (dffre at (49,43)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:816093 side: (RIGHT,) (49,43,0))                             0.000     1.048
| (CHANY:1327660 L4 length:2 (49,43,0-> (49,44,0))                   0.119     1.167
| (CHANX:1177205 L1 length:1 (49,43,0-> (49,43,0))                   0.061     1.228
| (IPIN:816120 side: (TOP,) (49,43,0))                               0.101     1.329
| (intra 'clb' routing)                                              0.085     1.414
$abc$1879$li0_li0.in[0] (.names at (49,43))                         -0.000     1.414
| (primitive '.names' combinational delay)                           0.197     1.611
$abc$1879$li0_li0.out[0] (.names at (49,43))                         0.000     1.611
| (intra 'clb' routing)                                              0.000     1.611
led[0].D[0] (dffre at (49,43))                                 0.000     1.611
data arrival time                                                              1.611

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[0].C[0] (dffre at (49,43))                                 0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.611
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.748


#Path 58
Startpoint: led[1].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : led[1].D[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[1].C[0] (dffre at (49,43))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
led[1].Q[0] (dffre at (49,43)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:816089 side: (RIGHT,) (49,43,0))                             0.000     1.048
| (CHANY:1327636 L1 length:1 (49,43,0-> (49,43,0))                   0.061     1.109
| (CHANX:1177207 L1 length:1 (49,43,0-> (49,43,0))                   0.061     1.170
| (IPIN:816105 side: (TOP,) (49,43,0))                               0.101     1.271
| (intra 'clb' routing)                                              0.085     1.356
$abc$1879$li1_li1.in[0] (.names at (49,43))                          0.000     1.356
| (primitive '.names' combinational delay)                           0.218     1.574
$abc$1879$li1_li1.out[0] (.names at (49,43))                         0.000     1.574
| (intra 'clb' routing)                                              0.000     1.574
led[1].D[0] (dffre at (49,43))                                 0.000     1.574
data arrival time                                                              1.574

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[1].C[0] (dffre at (49,43))                                 0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.574
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.711


#Path 59
Startpoint: led[2].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : led[3].D[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[2].C[0] (dffre at (49,43))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
led[2].Q[0] (dffre at (49,43)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:816072 side: (TOP,) (49,43,0))                               0.000     1.048
| (CHANX:1177194 L1 length:1 (49,43,0-> (49,43,0))                   0.061     1.109
| (CHANY:1327625 L1 length:1 (49,43,0-> (49,43,0))                   0.061     1.170
| (IPIN:816126 side: (RIGHT,) (49,43,0))                             0.101     1.271
| (intra 'clb' routing)                                              0.085     1.356
$abc$1879$li3_li3.in[3] (.names at (49,43))                          0.000     1.356
| (primitive '.names' combinational delay)                           0.197     1.553
$abc$1879$li3_li3.out[0] (.names at (49,43))                         0.000     1.553
| (intra 'clb' routing)                                              0.000     1.553
led[3].D[0] (dffre at (49,43))                                 0.000     1.553
data arrival time                                                              1.553

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[3].C[0] (dffre at (49,43))                                 0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.553
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.690


#Path 60
Startpoint: led[2].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : led[2].D[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[2].C[0] (dffre at (49,43))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
led[2].Q[0] (dffre at (49,43)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:816072 side: (TOP,) (49,43,0))                               0.000     1.048
| (CHANX:1177194 L1 length:1 (49,43,0-> (49,43,0))                   0.061     1.109
| (CHANY:1327625 L1 length:1 (49,43,0-> (49,43,0))                   0.061     1.170
| (IPIN:816126 side: (RIGHT,) (49,43,0))                             0.101     1.271
| (intra 'clb' routing)                                              0.085     1.356
$abc$1879$li2_li2.in[0] (.names at (49,43))                          0.000     1.356
| (primitive '.names' combinational delay)                           0.197     1.553
$abc$1879$li2_li2.out[0] (.names at (49,43))                         0.000     1.553
| (intra 'clb' routing)                                              0.000     1.553
led[2].D[0] (dffre at (49,43))                                 0.000     1.553
data arrival time                                                              1.553

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[2].C[0] (dffre at (49,43))                                 0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.553
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.690


#Path 61
Startpoint: state.Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : done_sig.D[0] (dffre at (50,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
state.C[0] (dffre at (49,43))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
state.Q[0] (dffre at (49,43)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:816093 side: (RIGHT,) (49,43,0))                             0.000     1.048
| (CHANY:1327660 L4 length:2 (49,43,0-> (49,44,0))                   0.119     1.167
| (CHANX:1177268 L1 length:1 (50,43,0-> (50,43,0))                   0.061     1.228
| (IPIN:816255 side: (TOP,) (50,43,0))                               0.101     1.329
| (intra 'clb' routing)                                              0.184     1.513
done_sig.D[0] (dffre at (50,43))                               0.000     1.513
data arrival time                                                              1.513

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
done_sig.C[0] (dffre at (50,43))                               0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.513
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.650


#Path 62
Startpoint: led[2].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : state.D[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[2].C[0] (dffre at (49,43))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                        0.154     1.048
led[2].Q[0] (dffre at (49,43)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                              0.000     1.048
| (OPIN:816072 side: (TOP,) (49,43,0))                               0.000     1.048
| (CHANX:1177194 L1 length:1 (49,43,0-> (49,43,0))                   0.061     1.109
| (CHANY:1327625 L1 length:1 (49,43,0-> (49,43,0))                   0.061     1.170
| (IPIN:816126 side: (RIGHT,) (49,43,0))                             0.101     1.271
| (intra 'clb' routing)                                              0.085     1.356
$abc$1879$li4_li4.in[4] (.names at (49,43))                          0.000     1.356
| (primitive '.names' combinational delay)                           0.152     1.508
$abc$1879$li4_li4.out[0] (.names at (49,43))                         0.000     1.508
| (intra 'clb' routing)                                              0.000     1.508
state.D[0] (dffre at (49,43))                                        0.000     1.508
data arrival time                                                              1.508

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
state.C[0] (dffre at (49,43))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.508
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.645


#Path 63
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : div_clk.D[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     1.013
| (CHANX:1173115 L4 length:4 (51,42,0-> (48,42,0))                    0.119     1.132
| (IPIN:802492 side: (TOP,) (49,42,0))                                0.101     1.233
| (intra 'clb' routing)                                               0.085     1.318
$abc$1903$li0_li0.in[2] (.names at (49,42))                           0.000     1.318
| (primitive '.names' combinational delay)                            0.099     1.417
$abc$1903$li0_li0.out[0] (.names at (49,42))                          0.000     1.417
| (intra 'clb' routing)                                               0.000     1.417
div_clk.D[0] (dffre at (49,42))                                       0.000     1.417
data arrival time                                                               1.417

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
div_clk.C[0] (dffre at (49,42))                                       0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.417
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.554


#Path 64
Startpoint: go_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : state.D[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
go_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0))                             0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44,0-> (51,44,0))                   0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43,0-> (48,43,0))                   0.119     1.074
| (IPIN:816112 side: (TOP,) (49,43,0))                               0.101     1.175
| (intra 'clb' routing)                                              0.085     1.260
$abc$1879$li4_li4.in[1] (.names at (49,43))                          0.000     1.260
| (primitive '.names' combinational delay)                           0.090     1.350
$abc$1879$li4_li4.out[0] (.names at (49,43))                         0.000     1.350
| (intra 'clb' routing)                                              0.000     1.350
state.D[0] (dffre at (49,43))                                        0.000     1.350
data arrival time                                                              1.350

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
state.C[0] (dffre at (49,43))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.350
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.488


#Path 65
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : led[3].R[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                             0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                   0.119     1.013
| (CHANX:1177177 L4 length:4 (51,43,0-> (48,43,0))                   0.119     1.132
| (IPIN:816124 side: (TOP,) (49,43,0))                               0.101     1.233
| (intra 'clb' routing)                                              0.085     1.318
led[3].R[0] (dffre at (49,43))                                 0.000     1.318
data arrival time                                                              1.318

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[3].C[0] (dffre at (49,43))                                 0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.318
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.455


#Path 66
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : led[2].R[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                             0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                   0.119     1.013
| (CHANX:1177177 L4 length:4 (51,43,0-> (48,43,0))                   0.119     1.132
| (IPIN:816124 side: (TOP,) (49,43,0))                               0.101     1.233
| (intra 'clb' routing)                                              0.085     1.318
led[2].R[0] (dffre at (49,43))                                 0.000     1.318
data arrival time                                                              1.318

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[2].C[0] (dffre at (49,43))                                 0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.318
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.455


#Path 67
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : led[1].R[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                             0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                   0.119     1.013
| (CHANX:1177177 L4 length:4 (51,43,0-> (48,43,0))                   0.119     1.132
| (IPIN:816124 side: (TOP,) (49,43,0))                               0.101     1.233
| (intra 'clb' routing)                                              0.085     1.318
led[1].R[0] (dffre at (49,43))                                 0.000     1.318
data arrival time                                                              1.318

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[1].C[0] (dffre at (49,43))                                 0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.318
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.455


#Path 68
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : led[0].R[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                             0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                   0.119     1.013
| (CHANX:1177177 L4 length:4 (51,43,0-> (48,43,0))                   0.119     1.132
| (IPIN:816124 side: (TOP,) (49,43,0))                               0.101     1.233
| (intra 'clb' routing)                                              0.085     1.318
led[0].R[0] (dffre at (49,43))                                 0.000     1.318
data arrival time                                                              1.318

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
led[0].C[0] (dffre at (49,43))                                 0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.318
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.455


#Path 69
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : state.R[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0))                             0.000     0.894
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                   0.119     1.013
| (CHANX:1177177 L4 length:4 (51,43,0-> (48,43,0))                   0.119     1.132
| (IPIN:816124 side: (TOP,) (49,43,0))                               0.101     1.233
| (intra 'clb' routing)                                              0.085     1.318
state.R[0] (dffre at (49,43))                                        0.000     1.318
data arrival time                                                              1.318

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
state.C[0] (dffre at (49,43))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -1.318
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.455


#Path 70
Startpoint: clk_count[0].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[1].D[0] (dffre at (50,31) clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[0].C[0] (dffre at (50,31))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                         0.154     1.048
clk_count[0].Q[0] (dffre at (50,31)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                               0.085     1.133
$abc$1735$li01_li01.in[1] (.names at (50,31))                         0.000     1.133
| (primitive '.names' combinational delay)                            0.135     1.269
$abc$1735$li01_li01.out[0] (.names at (50,31))                        0.000     1.269
| (intra 'clb' routing)                                               0.000     1.269
clk_count[1].D[0] (dffre at (50,31))                                  0.000     1.269
data arrival time                                                               1.269

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.894     0.894
| (inter-block routing:global net)                                    0.000     0.894
| (intra 'clb' routing)                                               0.000     0.894
clk_count[1].C[0] (dffre at (50,31))                                  0.000     0.894
clock uncertainty                                                     0.000     0.894
cell setup time                                                      -0.032     0.863
data required time                                                              0.863
-------------------------------------------------------------------------------------
data required time                                                              0.863
data arrival time                                                              -1.269
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.406


#End of timing report
