

================================================================
== Vitis HLS Report for 'tasi_metaLoader'
================================================================
* Date:           Tue Jul 19 06:14:52 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  4.277 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  8.554 ns|  8.554 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     491|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     115|    -|
|Register         |        -|     -|     150|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     150|     606|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln208_fu_409_p2               |         +|   0|  0|  25|          18|          18|
    |maxWriteLength_fu_269_p2          |         +|   0|  0|  18|          18|           2|
    |sub_ln213_fu_263_p2               |         -|   0|  0|  18|          18|          18|
    |usableWindow_V_fu_287_p2          |         -|   0|  0|  25|          18|          18|
    |usedLength_fu_275_p2              |         -|   0|  0|  25|          18|          18|
    |ap_condition_329                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op67_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op74_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op79_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op92_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op93_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op95_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op97_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_3_i_nbreadreq_fu_132_p3       |       and|   0|  0|  57|           1|           0|
    |tmp_i_245_nbreadreq_fu_124_p3     |       and|   0|  0|  57|           1|           0|
    |tmp_i_nbreadreq_fu_110_p3         |       and|   0|  0|  57|           1|           0|
    |icmp_ln86_fu_301_p2               |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln878_fu_317_p2              |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln886_2_fu_311_p2            |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln886_fu_281_p2              |      icmp|   0|  0|  13|          18|          18|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln100_fu_323_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln174_fu_366_p2                |        or|   0|  0|  94|          94|          57|
    |usableWindow_V_1_fu_293_p3        |    select|   0|  0|  18|           1|          18|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 491|         293|         225|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                    |   9|          2|    1|          2|
    |m_axis_tx_data_rsp_V_TDATA_blk_n           |   9|          2|    1|          2|
    |m_axis_tx_data_rsp_V_TDATA_int_regslice    |  20|          4|   96|        384|
    |s_axis_tx_data_req_metadata_V_TDATA_blk_n  |   9|          2|    1|          2|
    |stateTable2txApp_rsp_blk_n                 |   9|          2|    1|          2|
    |tasi_meta2pkgPushCmd_blk_n                 |   9|          2|    1|          2|
    |txApp2stateTable_req_blk_n                 |   9|          2|    1|          2|
    |txApp2txSar_upd_req_blk_n                  |   9|          2|    1|          2|
    |txApp2txSar_upd_req_din                    |  14|          3|   96|        288|
    |txAppStream2event_mergeEvent_blk_n         |   9|          2|    1|          2|
    |txSar2txApp_upd_rsp_blk_n                  |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 115|         25|  201|        690|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |icmp_ln86_reg_494                     |   1|   0|    1|          0|
    |icmp_ln86_reg_494_pp0_iter1_reg       |   1|   0|    1|          0|
    |len_V_reg_449                         |  16|   0|   16|          0|
    |maxWriteLength_reg_483                |  18|   0|   18|          0|
    |or_ln100_reg_503                      |   1|   0|    1|          0|
    |or_ln100_reg_503_pp0_iter1_reg        |   1|   0|    1|          0|
    |tai_state                             |   1|   0|    1|          0|
    |tai_state_load_reg_445                |   1|   0|    1|          0|
    |tai_state_load_reg_445_pp0_iter1_reg  |   1|   0|    1|          0|
    |tasi_writeMeta_length_V               |  16|   0|   16|          0|
    |tasi_writeMeta_sessionID_V            |  16|   0|   16|          0|
    |tmp_3_i_reg_472                       |   1|   0|    1|          0|
    |tmp_3_i_reg_472_pp0_iter1_reg         |   1|   0|    1|          0|
    |tmp_i_245_reg_468                     |   1|   0|    1|          0|
    |tmp_i_245_reg_468_pp0_iter1_reg       |   1|   0|    1|          0|
    |tmp_i_reg_458                         |   1|   0|    1|          0|
    |trunc_ln145_reg_462                   |  16|   0|   16|          0|
    |usableWindow_V_1_reg_489              |  18|   0|   18|          0|
    |writeSar_mempt_V_reg_476              |  18|   0|   18|          0|
    |zext_ln886_reg_498                    |  16|   0|   18|          2|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 150|   0|  152|          2|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|                tasi_metaLoader|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|                tasi_metaLoader|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|                tasi_metaLoader|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|                tasi_metaLoader|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|                tasi_metaLoader|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|                tasi_metaLoader|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|                tasi_metaLoader|  return value|
|s_axis_tx_data_req_metadata_V_TVALID  |   in|    1|        axis|  s_axis_tx_data_req_metadata_V|       pointer|
|s_axis_tx_data_req_metadata_V_TDATA   |   in|   32|        axis|  s_axis_tx_data_req_metadata_V|       pointer|
|s_axis_tx_data_req_metadata_V_TREADY  |  out|    1|        axis|  s_axis_tx_data_req_metadata_V|       pointer|
|stateTable2txApp_rsp_dout             |   in|   32|     ap_fifo|           stateTable2txApp_rsp|       pointer|
|stateTable2txApp_rsp_empty_n          |   in|    1|     ap_fifo|           stateTable2txApp_rsp|       pointer|
|stateTable2txApp_rsp_read             |  out|    1|     ap_fifo|           stateTable2txApp_rsp|       pointer|
|txSar2txApp_upd_rsp_dout              |   in|  128|     ap_fifo|            txSar2txApp_upd_rsp|       pointer|
|txSar2txApp_upd_rsp_empty_n           |   in|    1|     ap_fifo|            txSar2txApp_upd_rsp|       pointer|
|txSar2txApp_upd_rsp_read              |  out|    1|     ap_fifo|            txSar2txApp_upd_rsp|       pointer|
|txApp2stateTable_req_din              |  out|   16|     ap_fifo|           txApp2stateTable_req|       pointer|
|txApp2stateTable_req_full_n           |   in|    1|     ap_fifo|           txApp2stateTable_req|       pointer|
|txApp2stateTable_req_write            |  out|    1|     ap_fifo|           txApp2stateTable_req|       pointer|
|txApp2txSar_upd_req_din               |  out|   96|     ap_fifo|            txApp2txSar_upd_req|       pointer|
|txApp2txSar_upd_req_full_n            |   in|    1|     ap_fifo|            txApp2txSar_upd_req|       pointer|
|txApp2txSar_upd_req_write             |  out|    1|     ap_fifo|            txApp2txSar_upd_req|       pointer|
|m_axis_tx_data_rsp_V_TREADY           |   in|    1|        axis|           m_axis_tx_data_rsp_V|       pointer|
|m_axis_tx_data_rsp_V_TDATA            |  out|   96|        axis|           m_axis_tx_data_rsp_V|       pointer|
|m_axis_tx_data_rsp_V_TVALID           |  out|    1|        axis|           m_axis_tx_data_rsp_V|       pointer|
|tasi_meta2pkgPushCmd_din              |  out|  128|     ap_fifo|           tasi_meta2pkgPushCmd|       pointer|
|tasi_meta2pkgPushCmd_full_n           |   in|    1|     ap_fifo|           tasi_meta2pkgPushCmd|       pointer|
|tasi_meta2pkgPushCmd_write            |  out|    1|     ap_fifo|           tasi_meta2pkgPushCmd|       pointer|
|txAppStream2event_mergeEvent_din      |  out|  128|     ap_fifo|   txAppStream2event_mergeEvent|       pointer|
|txAppStream2event_mergeEvent_full_n   |   in|    1|     ap_fifo|   txAppStream2event_mergeEvent|       pointer|
|txAppStream2event_mergeEvent_write    |  out|    1|     ap_fifo|   txAppStream2event_mergeEvent|       pointer|
+--------------------------------------+-----+-----+------------+-------------------------------+--------------+

