# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile ./part4_tb.vhd
vsim work.part4_tb
# vsim work.part4_tb 
# Start time: 17:00:18 on Aug 19,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.part4_tb(bench)#1
# Loading work.part4(rtl)#1
# ** Warning: (vsim-3473) Component instance "add0 : unsigned_adder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part4_tb/part4_inst/pp1 File: multiplier_8bits.vhd
# ** Warning: (vsim-3473) Component instance "add1 : unsigned_adder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part4_tb/part4_inst/pp1 File: multiplier_8bits.vhd
# ** Warning: (vsim-3473) Component instance "add2 : unsigned_adder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part4_tb/part4_inst/pp1 File: multiplier_8bits.vhd
# ** Warning: (vsim-3473) Component instance "add3 : unsigned_adder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part4_tb/part4_inst/pp1 File: multiplier_8bits.vhd
# ** Warning: (vsim-3473) Component instance "add4 : unsigned_adder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part4_tb/part4_inst/pp1 File: multiplier_8bits.vhd
# ** Warning: (vsim-3473) Component instance "add5 : unsigned_adder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part4_tb/part4_inst/pp1 File: multiplier_8bits.vhd
# ** Warning: (vsim-3473) Component instance "add6 : unsigned_adder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part4_tb/part4_inst/pp1 File: multiplier_8bits.vhd
# ** Warning: (vsim-3473) Component instance "H1 : part6" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part4_tb/part4_inst File: part4.vhd
# ** Warning: (vsim-3473) Component instance "H2 : part6" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part4_tb/part4_inst File: part4.vhd
# ** Warning: (vsim-8523) Cannot reference the signal "/part4_tb/part4_inst/P" before it has been elaborated.
#    Time: 0 ns  Iteration: 0  Instance: /part4_tb File: D:/Academic edu/Misc/PT intern/repos/pti22_team4/labs/lab6/part4/part4_tb.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /part4_tb/part4_inst/HEX0, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part4_tb/HEX0.
# ** Warning: (vsim-8684) No drivers exist on out port /part4_tb/part4_inst/HEX1, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part4_tb/HEX1.
# ** Warning: (vsim-8684) No drivers exist on out port /part4_tb/part4_inst/HEX2, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part4_tb/HEX2.
# ** Warning: (vsim-8684) No drivers exist on out port /part4_tb/part4_inst/HEX3, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part4_tb/HEX3.
add wave -position end  sim:/part4_tb/clk
add wave -position end  sim:/part4_tb/clk_period
add wave -position end  sim:/part4_tb/EA
add wave -position end  sim:/part4_tb/EB
add wave -position end  sim:/part4_tb/input_n
add wave -position end  sim:/part4_tb/reset
run
run
run
run
run
# End time: 17:00:53 on Aug 19,2022, Elapsed time: 0:00:35
# Errors: 0, Warnings: 14
