{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615913435326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615913435326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 16 12:50:35 2021 " "Processing started: Tue Mar 16 12:50:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615913435326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615913435326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615913435326 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615913435746 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615913435746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor64.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/xor64.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor64 " "Found entity 1: xor64" {  } { { "ALU/xor64.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/xor64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615913443426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615913443426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftright1.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shiftright1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight1 " "Found entity 1: shiftRight1" {  } { { "ALU/shiftRight1.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/shiftRight1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615913443428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615913443428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftleft1.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shiftleft1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft1 " "Found entity 1: shiftLeft1" {  } { { "ALU/shiftLeft1.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/shiftLeft1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615913443430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615913443430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or64.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/or64.v" { { "Info" "ISGN_ENTITY_NAME" "1 or64 " "Found entity 1: or64" {  } { { "ALU/or64.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/or64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615913443432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615913443432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/invert64.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/invert64.v" { { "Info" "ISGN_ENTITY_NAME" "1 invert64 " "Found entity 1: invert64" {  } { { "ALU/invert64.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/invert64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615913443434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615913443434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/carry_look_ahead64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/carry_look_ahead64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead64bit " "Found entity 1: carry_look_ahead64bit" {  } { { "ALU/carry_look_ahead64bit.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/carry_look_ahead64bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615913443437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615913443437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/carry_look_ahead16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/carry_look_ahead16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead16bit " "Found entity 1: carry_look_ahead16bit" {  } { { "ALU/carry_look_ahead16bit.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/carry_look_ahead16bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615913443440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615913443440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/carry_look_ahead4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/carry_look_ahead4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead4bit " "Found entity 1: carry_look_ahead4bit" {  } { { "ALU/carry_look_ahead4bit.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/carry_look_ahead4bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615913443443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615913443443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and64.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/and64.v" { { "Info" "ISGN_ENTITY_NAME" "1 and64 " "Found entity 1: and64" {  } { { "ALU/and64.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/and64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615913443445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615913443445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram256x64.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram256x64.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM256x64 " "Found entity 1: RAM256x64" {  } { { "RAM/RAM256x64.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/RAM/RAM256x64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615913443447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615913443447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615913443449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615913443449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/registerfile32x64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/registerfile32x64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile32x64bit " "Found entity 1: RegisterFile32x64bit" {  } { { "Register File/RegisterFile32x64bit.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/Register File/RegisterFile32x64bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615913443451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615913443451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/TopLevel.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615913443453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615913443453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel_tb " "Found entity 1: TopLevel_tb" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/TopLevel_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615913443455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615913443455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regSel TopLevel.v(14) " "Verilog HDL Implicit Net warning at TopLevel.v(14): created implicit net for \"regSel\"" {  } { { "TopLevel.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/TopLevel.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615913443455 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615913443504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile32x64bit RegisterFile32x64bit:regFile " "Elaborating entity \"RegisterFile32x64bit\" for hierarchy \"RegisterFile32x64bit:regFile\"" {  } { { "TopLevel.v" "regFile" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/TopLevel.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615913443532 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile32x64bit.v(15) " "Verilog HDL Always Construct warning at RegisterFile32x64bit.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Register File/RegisterFile32x64bit.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/Register File/RegisterFile32x64bit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1615913443544 "|TopLevel|RegisterFile32x64bit:regFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "TopLevel.v" "alu" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/TopLevel.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615913443545 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i ALU.v(24) " "Verilog HDL or VHDL warning at ALU.v(24): object \"i\" assigned a value but never read" {  } { { "ALU/ALU.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615913443549 "|TopLevel|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invert64 ALU:alu\|invert64:invertA " "Elaborating entity \"invert64\" for hierarchy \"ALU:alu\|invert64:invertA\"" {  } { { "ALU/ALU.v" "invertA" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615913443549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead64bit ALU:alu\|carry_look_ahead64bit:addAB " "Elaborating entity \"carry_look_ahead64bit\" for hierarchy \"ALU:alu\|carry_look_ahead64bit:addAB\"" {  } { { "ALU/ALU.v" "addAB" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615913443551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead16bit ALU:alu\|carry_look_ahead64bit:addAB\|carry_look_ahead16bit:cla1 " "Elaborating entity \"carry_look_ahead16bit\" for hierarchy \"ALU:alu\|carry_look_ahead64bit:addAB\|carry_look_ahead16bit:cla1\"" {  } { { "ALU/carry_look_ahead64bit.v" "cla1" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/carry_look_ahead64bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615913443552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead4bit ALU:alu\|carry_look_ahead64bit:addAB\|carry_look_ahead16bit:cla1\|carry_look_ahead4bit:cla1 " "Elaborating entity \"carry_look_ahead4bit\" for hierarchy \"ALU:alu\|carry_look_ahead64bit:addAB\|carry_look_ahead16bit:cla1\|carry_look_ahead4bit:cla1\"" {  } { { "ALU/carry_look_ahead16bit.v" "cla1" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/carry_look_ahead16bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615913443553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and64 ALU:alu\|and64:andAB " "Elaborating entity \"and64\" for hierarchy \"ALU:alu\|and64:andAB\"" {  } { { "ALU/ALU.v" "andAB" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615913443575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or64 ALU:alu\|or64:orAB " "Elaborating entity \"or64\" for hierarchy \"ALU:alu\|or64:orAB\"" {  } { { "ALU/ALU.v" "orAB" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615913443576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor64 ALU:alu\|xor64:xorAB " "Elaborating entity \"xor64\" for hierarchy \"ALU:alu\|xor64:xorAB\"" {  } { { "ALU/ALU.v" "xorAB" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615913443577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft1 ALU:alu\|shiftLeft1:shiftAl " "Elaborating entity \"shiftLeft1\" for hierarchy \"ALU:alu\|shiftLeft1:shiftAl\"" {  } { { "ALU/ALU.v" "shiftAl" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615913443579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight1 ALU:alu\|shiftRight1:shiftAr " "Elaborating entity \"shiftRight1\" for hierarchy \"ALU:alu\|shiftRight1:shiftAr\"" {  } { { "ALU/ALU.v" "shiftAr" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615913443580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM256x64 RAM256x64:ram " "Elaborating entity \"RAM256x64\" for hierarchy \"RAM256x64:ram\"" {  } { { "TopLevel.v" "ram" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/TopLevel.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615913443582 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[31\] " "Net \"ALU:alu\|j\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[31\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[30\] " "Net \"ALU:alu\|j\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[30\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[29\] " "Net \"ALU:alu\|j\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[29\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[28\] " "Net \"ALU:alu\|j\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[28\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[27\] " "Net \"ALU:alu\|j\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[27\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[26\] " "Net \"ALU:alu\|j\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[26\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[25\] " "Net \"ALU:alu\|j\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[25\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[24\] " "Net \"ALU:alu\|j\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[24\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[23\] " "Net \"ALU:alu\|j\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[23\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[22\] " "Net \"ALU:alu\|j\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[22\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[21\] " "Net \"ALU:alu\|j\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[21\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[20\] " "Net \"ALU:alu\|j\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[20\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[19\] " "Net \"ALU:alu\|j\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[19\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[18\] " "Net \"ALU:alu\|j\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[18\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[17\] " "Net \"ALU:alu\|j\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[17\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[16\] " "Net \"ALU:alu\|j\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[16\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[15\] " "Net \"ALU:alu\|j\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[15\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[14\] " "Net \"ALU:alu\|j\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[14\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[13\] " "Net \"ALU:alu\|j\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[13\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[12\] " "Net \"ALU:alu\|j\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[12\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[11\] " "Net \"ALU:alu\|j\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[11\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[10\] " "Net \"ALU:alu\|j\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[10\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[9\] " "Net \"ALU:alu\|j\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[9\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[8\] " "Net \"ALU:alu\|j\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[8\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[7\] " "Net \"ALU:alu\|j\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[7\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[6\] " "Net \"ALU:alu\|j\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[6\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[5\] " "Net \"ALU:alu\|j\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[5\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[4\] " "Net \"ALU:alu\|j\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[4\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[3\] " "Net \"ALU:alu\|j\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[3\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[2\] " "Net \"ALU:alu\|j\[2\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[2\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[1\] " "Net \"ALU:alu\|j\[1\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[1\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[0\] " "Net \"ALU:alu\|j\[0\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[0\]" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1615913443767 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1615913443767 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM256x64:ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM256x64:ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615913445556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615913445556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615913445556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615913445556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615913445556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615913445556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615913445556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615913445556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615913445556 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615913445556 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1615913445556 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1615913445556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM256x64:ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM256x64:ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615913445617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM256x64:ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM256x64:ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615913445617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615913445617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615913445617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615913445617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615913445617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615913445617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615913445617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615913445617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615913445617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615913445617 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615913445617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mo71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mo71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mo71 " "Found entity 1: altsyncram_mo71" {  } { { "db/altsyncram_mo71.tdf" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/db/altsyncram_mo71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615913445668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615913445668 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1615913445961 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615913446817 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615913450688 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615913450688 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeReg\[0\] " "No output dependent on input pin \"writeReg\[0\]\"" {  } { { "TopLevel.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615913450862 "|TopLevel|writeReg[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeReg\[1\] " "No output dependent on input pin \"writeReg\[1\]\"" {  } { { "TopLevel.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615913450862 "|TopLevel|writeReg[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeReg\[2\] " "No output dependent on input pin \"writeReg\[2\]\"" {  } { { "TopLevel.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615913450862 "|TopLevel|writeReg[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeReg\[3\] " "No output dependent on input pin \"writeReg\[3\]\"" {  } { { "TopLevel.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615913450862 "|TopLevel|writeReg[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeReg\[4\] " "No output dependent on input pin \"writeReg\[4\]\"" {  } { { "TopLevel.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615913450862 "|TopLevel|writeReg[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "muxSelect " "No output dependent on input pin \"muxSelect\"" {  } { { "TopLevel.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/TopLevel/TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615913450862 "|TopLevel|muxSelect"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1615913450862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2269 " "Implemented 2269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "90 " "Implemented 90 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615913450862 ""} { "Info" "ICUT_CUT_TM_OPINS" "132 " "Implemented 132 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615913450862 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1983 " "Implemented 1983 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615913450862 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1615913450862 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615913450862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615913450912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 16 12:50:50 2021 " "Processing ended: Tue Mar 16 12:50:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615913450912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615913450912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615913450912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615913450912 ""}
