"use strict";(globalThis.webpackChunksemiconductor_docs=globalThis.webpackChunksemiconductor_docs||[]).push([[9176],{2073(e,n,t){t.d(n,{A:()=>i});var a=t(6540);const i=function({pdfLink:e,pdfSize:n,title:t,description:i}){if(!e)return null;const r=e.startsWith("http"),o=(e=>{if(!e)return null;try{const n=new URL(e,r?void 0:window.location.origin);return n.pathname.split("/").pop()}catch{return e.split("/").pop()}})(e);return a.createElement("div",{className:"pdf-download-card"},a.createElement("div",{className:"pdf-download-card__header"},a.createElement("div",{className:"pdf-download-card__icon"},"\ud83d\udce5"),a.createElement("div",{className:"pdf-download-card__title"},a.createElement("h3",null,"\u4e0b\u8f7d\u5b8c\u6574PDF"),t&&a.createElement("p",{className:"pdf-download-card__doc-title"},t))),a.createElement("div",{className:"pdf-download-card__info"},a.createElement("div",{className:"pdf-download-card__meta"},a.createElement("span",{className:"pdf-download-card__label"},"\u6587\u4ef6\u5927\u5c0f:"),a.createElement("span",{className:"pdf-download-card__value"},"string"==typeof(s=n)?s:s<1048576?`${(s/1024).toFixed(1)}KB`:`${(s/1024/1024).toFixed(1)}MB`)),i&&a.createElement("div",{className:"pdf-download-card__description"},i),r&&a.createElement("div",{className:"pdf-download-card__notice"},a.createElement("span",{className:"pdf-download-card__notice-icon"},"\u2139\ufe0f"),a.createElement("span",null,"\u6b64\u6587\u4ef6\u6258\u7ba1\u5728GitHub Releases\uff0c\u53ef\u80fd\u9700\u8981GitHub\u8d26\u53f7"))),a.createElement("div",{className:"pdf-download-card__actions"},a.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--primary",download:r?void 0:o,target:r?"_blank":void 0,rel:r?"noopener noreferrer":void 0},a.createElement("span",{className:"pdf-download-card__button-icon"},"\u2b07\ufe0f"),"\u4e0b\u8f7dPDF"),r&&a.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--secondary",target:"_blank",rel:"noopener noreferrer"},a.createElement("span",{className:"pdf-download-card__button-icon"},"\ud83d\udd17"),"\u5728\u65b0\u7a97\u53e3\u6253\u5f00")));var s}},5680(e,n,t){t.d(n,{xA:()=>c,yg:()=>p});var a=t(6540);function i(e,n,t){return n in e?Object.defineProperty(e,n,{value:t,enumerable:!0,configurable:!0,writable:!0}):e[n]=t,e}function r(e,n){var t=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);n&&(a=a.filter(function(n){return Object.getOwnPropertyDescriptor(e,n).enumerable})),t.push.apply(t,a)}return t}function o(e){for(var n=1;n<arguments.length;n++){var t=null!=arguments[n]?arguments[n]:{};n%2?r(Object(t),!0).forEach(function(n){i(e,n,t[n])}):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(t)):r(Object(t)).forEach(function(n){Object.defineProperty(e,n,Object.getOwnPropertyDescriptor(t,n))})}return e}function s(e,n){if(null==e)return{};var t,a,i=function(e,n){if(null==e)return{};var t,a,i={},r=Object.keys(e);for(a=0;a<r.length;a++)t=r[a],n.indexOf(t)>=0||(i[t]=e[t]);return i}(e,n);if(Object.getOwnPropertySymbols){var r=Object.getOwnPropertySymbols(e);for(a=0;a<r.length;a++)t=r[a],n.indexOf(t)>=0||Object.prototype.propertyIsEnumerable.call(e,t)&&(i[t]=e[t])}return i}var l=a.createContext({}),m=function(e){var n=a.useContext(l),t=n;return e&&(t="function"==typeof e?e(n):o(o({},n),e)),t},c=function(e){var n=m(e.components);return a.createElement(l.Provider,{value:n},e.children)},h={inlineCode:"code",wrapper:function(e){var n=e.children;return a.createElement(a.Fragment,{},n)}},d=a.forwardRef(function(e,n){var t=e.components,i=e.mdxType,r=e.originalType,l=e.parentName,c=s(e,["components","mdxType","originalType","parentName"]),d=m(t),p=i,f=d["".concat(l,".").concat(p)]||d[p]||h[p]||r;return t?a.createElement(f,o(o({ref:n},c),{},{components:t})):a.createElement(f,o({ref:n},c))});function p(e,n){var t=arguments,i=n&&n.mdxType;if("string"==typeof e||i){var r=t.length,o=new Array(r);o[0]=d;var s={};for(var l in n)hasOwnProperty.call(n,l)&&(s[l]=n[l]);s.originalType=e,s.mdxType="string"==typeof e?e:i,o[1]=s;for(var m=2;m<r;m++)o[m]=t[m];return a.createElement.apply(null,o)}return a.createElement.apply(null,t)}d.displayName="MDXCreateElement"},9456(e,n,t){t.r(n),t.d(n,{assets:()=>l,contentTitle:()=>o,default:()=>h,frontMatter:()=>r,metadata:()=>s,toc:()=>m});var a=t(8168),i=(t(6540),t(5680));t(2073);const r={title:"E1-0697 - \xa9 SEMI 1979, 2003...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"E1-0697 - \xa9 SEMI 1979, 2003...",sidebar_position:10,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-001.pdf",chapter:1,page_count:50}},o=void 0,s={unversionedId:"standards/semi/semi-chapter-001",id:"standards/semi/semi-chapter-001",title:"E1-0697 - \xa9 SEMI 1979, 2003...",description:"SEMI\u6807\u51c6\u6587\u6863",source:"@site/docs/standards/semi/semi-chapter-001.md",sourceDirName:"standards/semi",slug:"/standards/semi/semi-chapter-001",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-001",draft:!1,editUrl:"https://github.com/your-org/semiconductor-docs/tree/main/docs/standards/semi/semi-chapter-001.md",tags:[{label:"SEMI",permalink:"/semiconductor-docs/docs/tags/semi"},{label:"Standard",permalink:"/semiconductor-docs/docs/tags/standard"}],version:"current",sidebarPosition:10,frontMatter:{title:"E1-0697 - \xa9 SEMI 1979, 2003...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"E1-0697 - \xa9 SEMI 1979, 2003...",sidebar_position:10,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-001.pdf",chapter:1,page_count:50}},sidebar:"standardsSidebar",previous:{title:"D36-1103 - \xa9 SEMI 2003 1...",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-093"},next:{title:"E4-0699 - \xa9 SEMI 1980, 199913...",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-022"}},l={},m=[],c={toc:m};function h({components:e,...n}){return(0,i.yg)("wrapper",(0,a.A)({},c,n,{components:e,mdxType:"MDXLayout"}),(0,i.yg)("p",null,'PdfDownloadCard\npdfLink="/pdfs/semi/001.pdf"\npdfSize="0.67MB"\ntitle="E1-0697 - \xa9 SEMI 1979, 2003..."\ndescription="SEMI\u6807\u51c6\u6587\u6863\uff0c\u517150\u9875"\n/'),(0,i.yg)("h1",{id:"\u6587\u6863\u6807\u9898"},"\u6587\u6863\u6807\u9898"),(0,i.yg)("p",null,"CONTENTS\nEquipment Automation Hardware\nEquipment Automation Software\nFacilities\nFlat Panel Display\nGases\nMaterials\nMicrolithography\nPackaging\nProcess Chemicals\nSafety Guidelines\nSilicon Materials & Process Control\nTraceability"),(0,i.yg)("p",null,"Semiconductor Equipment and Materials International"),(0,i.yg)("p",null,"SEMI INTERNATIONAL STANDARDS\nEQUIPMENT AUTOMATION HARDWARE\nSemiconductor Equipment and Materials International"),(0,i.yg)("p",null,"SEMI E1-0697 \xa9 SEMI 1979, 2003 1\nSEMI E1-0697 (Reapproved 1102)\nE"),(0,i.yg)("p",null,"SPECIFICATION FOR 3 inch, 100 mm, 125 mm, AND 150 mm PLASTIC\nAND METAL WAFER CARRIERS\nThis specification was technically approved by the Global Physical Interfaces and Carriers Committee and is\nthe direct responsibility of the North American Physical Interfaces and Carriers Committee.  Current edition\napproved  by  the  North  American  Physical  Interfaces  and  Carriers  Committee  on  July  21,  2002.    Initially\navailable  at  ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"    October  2002;  to  be  published  November  2002.    Orignally  published  in  1979;\npreviously published June 1997.\nE    The  designation  of  SEMI  E1  was  updated  during  the  0303  publishing  cycle  to  reflect  the  editorial\nmodification of SEMI E1.5 via PIP form.\n1  Scope"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1          This     specification     covers     the     dimensional\nrequirements  for  plastic  and  metal  wafer  carriers  used\nfor the processing and handling of 3 inch, 100 mm, 125\nmm,  and  150  mm  diameter  wafers.  The  specification\nhas   two   classifications:   General   Usage   and   Auto\nTransport  Usage.  General  Usage  is  a  basic  guideline\nthat  covers  3  inch,  100  mm,  125  mm,  and  150  mm\nwafer  sizes.  Auto  Transport  Usage  is  intended  to  meet\nthe   in-use   requirements   for   the   interface   of   wafer\ncarriers  with  automated  wafer  processing  equipment.\nAuto Transport Usage covers the 125 mm and 150 mm\nsizes."),(0,i.yg)("li",{parentName:"ol"},"2      To   meet   these   specifications,   carriers   must   be\nmanufactured  within  the  dimensional  limits  and  be\ndimensionally stable within the specification when used\nin accordance with manufacturers\u2019 recommendations."),(0,i.yg)("li",{parentName:"ol"},"3    This  standard  does  not  purport  to  address  safety\nissues,   if   any,   associated   with   its   use.      It   is   the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  health  practices  and  determine  the\napplicability or regulatory limitations prior to use.\nNOTE 1:  Recommended  usage  should  be  agreed  to  between\nuser and supplier, since wafer carriers are manufactured from\na  number  of  different  materials  by  several  manufacturing\nmethods.\n2  Terminology"),(0,i.yg)("li",{parentName:"ol"},"1    For  a  pictorial  explanation  of  most  of  the  selected\ndefinitions,  see  Figure  1.  Figure  1  symbols  are  defined\nin Table 1."),(0,i.yg)("li",{parentName:"ol"},"2  Definitions"),(0,i.yg)("li",{parentName:"ol"},"2.1  bar \u2014 (See \u201ccrossbar.\u201d)"),(0,i.yg)("li",{parentName:"ol"},"2.2  bar end \u2014 The end surface of the carrier that has\nonly one crossbar."),(0,i.yg)("li",{parentName:"ol"},"2.3  bar  radius  \u2014  The  radius  nearest  the  bar  end  of\nthe  carrier  on  the  crossbar.  (See  Figure  1,  D5b,  Type\nII.)"),(0,i.yg)("li",{parentName:"ol"},"2.4  bar  web  \u2014  The  mass  of  material  for  structural\nsupport  which  may  or  may  not  be  present  on  the\ncrossbar. (See Figure 1, D5a, Type II.)"),(0,i.yg)("li",{parentName:"ol"},"2.5  bar width \u2014 The distance or thickness of the bar\nwhen  measured  perpendicular  to  the  top  face.  (See\nFigure 1, D5b.)"),(0,i.yg)("li",{parentName:"ol"},"2.6  cassette \u2014 (See \u201cwafer carrier.\u201d)"),(0,i.yg)("li",{parentName:"ol"},"2.7  crossbar  \u2014  The  mass  of  material  connecting  the\ntwo sides of the carrier at the bar end of the carrier."),(0,i.yg)("li",{parentName:"ol"},"2.8  edge perimeter distance \u2014 The distance from the\nedge  of  the  wafer  to  the  top  face  of  the  carrier.  (See\nFigure 1, D7.)"),(0,i.yg)("li",{parentName:"ol"},"2.9  end  wall  \u2014  The  wall  of  the  carrier  opposite  the\nbar end of the carrier."),(0,i.yg)("li",{parentName:"ol"},"2.10  flange  \u2014  Mass  of  material  on  the  exterior  and\nperpendicular to the side walls."),(0,i.yg)("li",{parentName:"ol"},"2.11  hole \u2014 The area for the pin on another carrier to\nenter for transferring wafers. (See Figure 1, C8.)"),(0,i.yg)("li",{parentName:"ol"},"2.12  lot \u2014 (See \u201chole.\u201d)"),(0,i.yg)("li",{parentName:"ol"},"2.13  parallelism   tolerance   \u2014   The   minimum   and\nmaximum    dimension    allowance    for    the    opposite\npockets  to  vary  in  relation  to  their  distance  from  the\ncrossbar end of the carrier. (See Figure 1, D1.)"),(0,i.yg)("li",{parentName:"ol"},"2.14  pin  \u2014  The  mass  of  material  which  enters  the\nhole  or  slot  of  another  carrier  for  transferring  wafer.\n(See Figure 1, C7.)"),(0,i.yg)("li",{parentName:"ol"},"2.15  pin   and   hole   center   distance   from   pocket\ncenterline  \u2014The  distance  from  centerline  of  either  the\npin or hole to the closest pocket centerline. (See Figure\n1, C9.)"),(0,i.yg)("li",{parentName:"ol"},"2.16  pocket \u2014 The area in which the wafer is located\nin the carrier."),(0,i.yg)("li",{parentName:"ol"},"2.17  pocket  centerline  \u2014  The  imaginary  line  which\nbisects each pocket.")),(0,i.yg)("p",null,"SEMI E1-0697 \xa9 SEMI 1979, 2003 2\n2. 2.18  pocket  depth  \u2014  The  distance  from  the  pocket\nflat  to  its  own  pocket  nose,  not  to  the  opposite  pocket.\n(See Figure 1, C2.)\n2. 2.19  pocket flat \u2014 The width of the pocket along the\nvertical  walls  at  its  narrowest  distance.  (See  Figure  1,\nC3.)\n2. 2.20  pocket  nose  \u2014  The  top  of  the  mass  of  material\nbetween adjacent pockets.\n2. 2.21  pocket  nose  radius  \u2014  The  radius  on  the  pocket\nnose.\n2. 2.22  pocket  size  \u2014  The  distance  between  opposite\npocket flats. (See Figure 1, C4.)\n2. 2.23  pocket  spacing  \u2014  The  distance  between  pocket\ncenterlines. (See Figure 1, B2.)\n2. 2.24  pocket  width  \u2014  The  width  of  the  pocket  at  its\nwidest distance. (See Figure 1, C1.)\n2. 2.25  top  face  \u2014  The  plane  or  surface  of  the  carrier\nfrom which side wafers enter into or out of the carrier.\n2. 2.26  track   clearance   \u2014   The   unobstructed   area\nbetween  the  two  carrier  sides  on  the  bar  end.  (See\nFigure 1, D6; Figure 1a, D6a, D6b, D6c.)\n2. 2.27  wafer  carrier  \u2014  A  device  for  the  holding  of\nwafers  for  various  processing  steps  in  semiconductor\nmanufacturing.\n2. 2.28  wafer  tilt  \u2014  The  possible  unparallel  position  of\nthe  wafer  in  relation  to  the  bar  end  of  the  carrier  when\nthe  carrier  is  resting  on  the  bar  end.  (Not  shown  in\nFigure 1.)\n2. 2.29  wafer  transfer  \u2014  The  act  of  relocating  wafers\nfrom one carrier into another. This can be accomplished\nby several methods.\nTable 1  Symbols Outline General Usage\nFigure 1\nReference\nDescription"),(0,i.yg)("p",null,"Overall Dimensions\nA1            Length\nA2 Width (with/without flange)\nA3 Height (excluding pin)"),(0,i.yg)("p",null,"Capacity\nB1 Pockets per carrier\nB2             Pocket             spacing\nB3 Center distance from the 1st to last pocket"),(0,i.yg)("p",null,"Detail Dimensions\nC1             Pocket             width\nC2             Pocket             depth\nC3             Pocket             flat\nC4             Pocket             size\nC5 Pin and hole location (width)\nC6 Pin and hole location (length)\nC7 Pin diameter and height\nC8 Hole or slot\nC9 Pin and hole center distance from pocket\ncenter line"),(0,i.yg)("p",null,"Machine Fit Specifications\nD1 From the outside of the bar end to the\ncenter line of the 1st pocket\nD2 From the center line of the 1st pocket to the\nclosest point on the crossbar or web\nD3 From the bar end of the carrier to the start\nof the crossbar\nD4 Center of the crossbar to the top face of the\ncarrier\nD5            Crossbar            specifications\nD5a Bar web width on type II crossbar, or width\nof the type III crossbar\nD5b           Bar           width\nD6            Track            clearance\nD7            Edge            perimeter            distance\nNot shown \u2014 Wafer Tilt"),(0,i.yg)("p",null,"SEMI E1-0697 \xa9 SEMI 1979, 2003 3"),(0,i.yg)("p",null,"Figure 1\nWafer Carrier Outline \u2014  General Usage\nNOTE: Used in conjunction with Table 1."),(0,i.yg)("p",null,"Table 2  Symbols Outline For Auto Transport Usage\nSpecifications\nFigure 1A\nReference\nDescription"),(0,i.yg)("p",null,"Overall Dimensions\nA1             Length\nA2a Width (with flange)\nA2b Body width (measured at the crossbar)\nA3 Height (excluding pin)"),(0,i.yg)("p",null,"Capacity\nFigure 1A\nReference\nDescription\nB1 Pockets per carrier\nB2 Pocket spacing (non-accumulative)\nB3 Center distance from the 1st to last pocket"),(0,i.yg)("p",null,"Detail Dimensions\nC1             Pocket             width\nC2             Pocket             depth\nC3             Pocket             flat\nC4             Pocket             size"),(0,i.yg)("p",null,"SEMI E1-0697 \xa9 SEMI 1979, 2003 4\nFigure 1A\nReference\nDescription\nC5 Center of pin to center of hole\nC6 Center pin to pin and hole to hole\nC7\nDiameter of pin (2\xd7) times height of pin\nC8 Diameter of hole\nC9 Center of pin/hole to center of first pocket"),(0,i.yg)("p",null,'Machine Fit Specifications\nD1a From the outside plane of the bar end to\nthe center line of the 1st pocket opening\nD1b            Slot            parallelism-coincident tolerance for\ncenter line of slots\nD2a From the center line of the 1st pocket to\nthe closest point on the crossbar or web\nD2b From the center of the 25th pocket to the\nclosest point on the endwall\nD3a The step from the bar end of the carrier to\nthe crossbar (the tolerance indicates\nallowable bow)\nD3b The step from the bar end of the carrier to\nthe crossbar (the tolerance indicates the\nallowable deviation measured at a\nmaximum distance of 1/2" from the\ncrossbar/sidewall junction)\nD4a From the bottom of the carrier to the\ncenter of the crossbar, measured at the bar\nend of the carrier\nD4b From the bottom of the carrier to the\ncenter of a nominal 125 mm wafer,\nmeasured with wafer in place and carrier\nsitting on bottom\nD5a Bar web width which is the mass of\nmaterial which may be present on the\ncrossbar and is measured perpendicular to\nthe top surface\nD5b Bar width measured perpendicular to the\ntop surface\nD5c From the bar end of the carrier to the\nsurface of the bar web (the tolerance\nindicates allowable bow)\nD6a Track clearance which is the unobstructed\narea between the two carrier sides on the\nbar end and the distance between the two\nsides at the bottom of the carrier for the\nentire length of the carrier\nD6b On the bar end surface, the distance\nbetween the two struts perpendicular to the\ncrossbar\nD6c On the bar end surface, the thickness of\neach of the two struts perpendicular to the\ncrossbar\nD6d On the bar end surface, the length of each\nof the two struts\nperpendicular to and\nFigure 1A\nReference\nDescription\nextending above the crossbar\nD6e On the bar end surface, the length of each\nof the two  struts perpendicular to and\nextending below the crossbar\nD6f Radius allowed on the crossbar\nD6g The overall width at the bottom of the\ncarrier measured within 3/8 inch from the\nbottom\nWafer Tilt The allowable deviation of the wafer from\na parallel position in relation to the plane\nof the bar end of the carrier, when said\nwafer properly positioned and carrier is\nresting on the bar end. Wafer is said to be\nproperly positioned when it is fully\ninserted in pocket and is centered.\nWafer\nCenter\nThe allowable deviation of the center point\nof the wafer from the center line to the\ncarrier (see Section A.A. Figure 5) when\ncarrier is resting on bottom and wafer is\nfully inserted.'),(0,i.yg)("p",null,"Detailed Dimensions"),(0,i.yg)("p",null,"Handling Slots\nD7\nDimensions\nThe handle slots are located on the bar end\nand the opposite endwall of the carrier.\nThere are two slots on each end. These\nslots are intended to be used as points for\nengaging the carrier and picking it up.\nCurrently, these slots are used in both\nmanual and automated systems.\nDimensions D7a through D7d detail this\nfeature."),(0,i.yg)("p",null,"Pickup Flanges\nD8\nDimensions\nThe pickup flanges are located on the\nendwall of the carrier only. They are not\npresent on the bar end. There are two\nflanges on the endwall. These flanges are\nintended to be used for engaging the\ncarrier and picking it up. Currently, these\nflanges are used in both manual and\nautomated systems. Dimensions D8a\nthrough D8e detail this feature."),(0,i.yg)("p",null,"Center Alignment Features\nD9\nDimensions\nThis feature is located on the bottom\nsidewalls of the carrier. The center\nalignment feature is used to find the\nlocation of the first pocket. It is intended to\nbe used while the carrier is resting on its\nbottom. This feature is used in conjunction\nwith wafer transfer machines and pick and\nplace equipment. Dimensions D9a through\nD9k detail this feature."),(0,i.yg)("p",null,"SEMI E1-0697 \xa9 SEMI 1979, 2003 5"),(0,i.yg)("p",null,"Figure 1A\nPlastic & Metal Wafer Carrier Auto Transport"),(0,i.yg)("p",null,"SEMI E1-0697 \xa9 SEMI 1979, 2003 6\nNOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any\nparticular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.\nUsers  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature respecting any materials mentioned herein. These standards are subject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI E1.1-0697 \xa9 SEMI 1983, 2002 1\nSEMI E1.1-0697 (Reapproved 1102)\nSTANDARD FOR 3 inch PLASTIC AND METAL WAFER CARRIERS,\nGENERAL USAGE\nThis standard was technically approved by the Global Physical Interfaces and Carriers Committee and is the\ndirect  responsibility  of  the  North  American  Physical  Interfaces  and  Carriers  Committee.    Current  edition\napproved  by  the  North  American  Physical  Interfaces  and  Carriers  Committee  on  July  21,  2002.    Initially\navailable  at  ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"    October  2002;  to  be  published  November  2002.    Orignally  published  in  1983;\npreviously published June 1997."),(0,i.yg)("p",null,"Figure 2\nReference\nMetal Carrier with\nType I Crossbar\nPlastic Carrier with\nType II or III Crossbar"),(0,i.yg)("p",null,"Overall Dimensions"),(0,i.yg)("p",null,"A1 144.02 mm (5.670 inch) max. X X\nA2 93.73 mm (3.690 inch) max. X X\nA3 95.25 mm (3.750 inch) max. X X"),(0,i.yg)("p",null,"Capacity"),(0,i.yg)("p",null,"B1  25  X X\nB2  4.76 mm \xb1 0.25 mm (0.1875 inch \xb1 0.010 inch)  X X\nB3  114.30 mm \xb1 0.25 mm (4.500 inch \xb1 0.010 inch)  X X"),(0,i.yg)("p",null,"Detail Dimensions"),(0,i.yg)("p",null,"C1  (C3) + 0.50 mm (0.020 inch) min. X X\nC2  9.53 mm (0.375 inch) max./7.87 mm (0.310 inch) min. X X\nC3  2.03 mm (0.080 inch) max./1.40 mm (0.055 inch) min. X X\nC4  79.76 mm (3.140 inch) max./77.22 mm (3.040 inch) min. X X\nC5  81.89 mm \xb1 0.25 mm (3.224 inch \xb1 0.010 inch) X X\nC6  134.52 mm \xb1 0.25 mm (5.296 inch \xb1 0.010 inch) X X\nC7  2.54 mm + 0.00 mm/\u2013 0.25 mm (0.100 inch + 0.000 inch/\u2013 0.010 inch)\nby 3.43 mm \xb1 0.38 mm (0.135 inch \xb1 0.015 inch) (0.110 inch)\nX                                 X\nC8  2.79 mm + 0.51 mm/\u2013 0.00 mm\n(0.110 inch + 0.020 inch/\u2013 0.000 inch)\nX                                 X\nC9  10.11 mm \xb1 0.25 mm (0.398 inch \xb1 0.010 inch) X X\nD1  14.55 mm \xb1 0.25 mm (0.573 inch \xb1 0.010 inch) or\n13. 97 mm \xb1 0.25 mm (0.550 inch \xb1 0.010 inch)\nParallelism inclusive of all pockets \xb1 0.25 mm (0.10 inch).\nX\nN/A\nN/A\nX\nD2  3.18 mm (0.125 inch)  X X\nD3  1.57 mm (0.062 inch) max.  X X\nD4  47.63 mm \xb1 0.25 mm (1.875 inch \xb1 0.010 inch) N/A X\nor 41.28 mm \xb1 0.25 mm (1.625 inch \xb1 0.010 inch) N/A X\nD5  Crossbar specifications\nD5a  22.23 mm (0.875 inch) max.  N/A X\nD5b  6.35 mm + 0.00 mm/\u2013 0.38 mm\n(0.250 inch + 0.000 inch/\u2013 0.015 inch)\nX                                 X\nD6  38.10 mm (1.500 inch) min. X X\nD7  1.57 mm (0.062 inch) min. X X\nWafer Tilt  0.45 mm (0.081 inch) max. X X\nUsage Note: Because of the range of wafer carrier designs and wafer carrier feature tolerances allowed by this standard, and because of the range\nof wafer shapes and tolerances allowed by the wafer dimensional standards, not every possible SEMI Standards wafer carrier is compatible with\nevery possible SEMI Standard wafer. Please verify the compatibility of your specific wafer and carrier with the respective vendors."),(0,i.yg)("p",null,"SEMI E1.1-0697 \xa9 SEMI 1983, 2002 2"),(0,i.yg)("p",null,"Figure 2\n3 inch Plastic and Metal Wafer Carrier \u2014 General Usage"),(0,i.yg)("p",null,"NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any\nparticular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.\nUsers  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature respecting any materials mentioned herein. These standards are subject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational),3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI E1.2-0697 \xa9 SEMI 1983, 2002 1\nSEMI E1.2-0697 (Reapproved 1102)\nSTANDARD FOR 100 mm PLASTIC AND METAL WAFER CARRIERS,\nGENERAL USAGE\nThis standard was technically approved by the Global Physical Interfaces and Carriers Committee and is the\ndirect  responsibility  of  the  North  American  Physical  Interfaces  and  Carriers  Committee.    Current  edition\napproved  by  the  North  American  Physical  Interfaces  and  Carriers  Committee  on  July  21,  2002.    Initially\navailable  at  ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"    October  2002;  to  be  published  November  2002.    Orignally  published  in  1983;\npreviously published June 1997."),(0,i.yg)("p",null,"Figure 3\nReference\nMetal Carrier with\nType I Crossbar\nPlastic Carrier with\nType II or III Crossbar"),(0,i.yg)("p",null,"Overall Dimensions"),(0,i.yg)("p",null,"A1 144.02 mm (5.670 inch) max. X X\nA2 125.48 mm (4.940 inch) max. X X\nA3 114.30 mm (4.500 inch) max. X X"),(0,i.yg)("p",null,"Capacity"),(0,i.yg)("p",null,'B1         25         X         X\nB2 4.76 mm \xb1 0.25 mm (0.1875" \xb1 0.010") X X\nB3 114.30 mm \xb1 0.25 mm (4.500" \xb1 0.010") X X'),(0,i.yg)("p",null,"Detail Dimensions"),(0,i.yg)("p",null,"C1 (C3) + 0.51 mm (0.020 inch) min. X X\nC2 11.18 mm (0.440) inch max./7.92 mm (0.312 inch) min. X X\nC3 2.67 mm (0.105 inch) max./1.40 mm (0.055 inch) min.\nor 2.03 mm (0.080 inch) max./1.40 mm (0.055 inch) min.\nX                               N/A\nN/A            X\nC4 104.65 mm (4.120 inch) max./102.62 mm (4.040 inch) min. X X\nC5 107.29 mm \xb1 0.25 mm (4.224 inch \xb1 0.010 inch) X X\nC6 134.52 mm \xb1 0.25 mm (5.296 inch \xb1 0.010 inch) X X\nC7 2.54 mm + 0.00 mm/\u2013 0.25 mm (0.100 inch + 0.000 inch/\u2013 0.010 inch)\nby 3.43 mm \xb1 0.38 mm (0.135 inch \xb1 0.015 inch)\nX                                 X\nC8 3.05 mm + 0.25 mm/\u2013 0.00 mm (0.120 inch + 0.010 inch/\u2013 0.000 inch)X X\nC9 10.11 mm \xb1 0.25 mm (0.398 inch \xb1 0.010 inch) X X\nD1 14.55 mm \xb1 0.25 mm (0.573 inch \xb1 0.010 inch) or  X X\n13. 97 mm \xb1 0.25 mm (0.550 inch \xb1 0.010 inch)\nParallelism \xb1 0.25 mm (0.010 inch) inclusive of all pockets.\nN/A                               X\nD2 4.78 mm (0.188 inch) X X\nD3 1.57 mm (0.062 inch) max. X X\nD4 53.98 mm \xb1 0.25 mm (2.125 inch \xb1 0.10 inch) X X\nD5         Crossbar         specifications\nD5a 25.40 mm (1.000 inch) max. N/A X\nD5b 6.35 mm + 0.00 mm/\u2013 0.38 mm (0.250 inch + 0.000 inch/\u2013 0.015 inch)X X\nD6 60.33 mm (2.375 inch) min. X X\nD7 1.57 mm (0.062 inch) min. X X\nWafer Tilt   0.51 mm (0.020 inch) max. X X\nUsage Note: Because of the range of wafer carrier designs and wafer carrier feature tolerances allowed by this standard, and because of the range\nof wafer shapes and tolerances allowed by the wafer dimensional standards, not every possible SEMI Standards wafer carrier is compatible with\nevery possible SEMI Standard wafer. Please verify the compatibility of your specific wafer and carrier with the respective vendors."),(0,i.yg)("p",null,"SEMI E1.2-0697 \xa9 SEMI 1983, 2002 2"),(0,i.yg)("p",null,"Figure 3\n100 mm Plastic and Metal Wafer Carrier General Usage"),(0,i.yg)("p",null,"NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any\nparticular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.\nUsers  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature respecting any materials mentioned herein. These standards are subject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI E1.3-0697 \xa9 SEMI 1983, 2002 1\nSEMI E1.3-0697 (Reapproved 1102)\nSTANDARD FOR 125 mm PLASTIC AND METAL WAFER CARRIERS,\nGENERAL USAGE\nThis standard was technically approved by the Global Physical Interfaces and Carriers Committee and is the\ndirect  responsibility  of  the  North  American  Physical  Interfaces  and  Carriers  Committee.    Current  edition\napproved  by  the  North  American  Physical  Interfaces  and  Carriers  Committee  on  July  21,  2002.    Initially\navailable  at  ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"    October  2002;  to  be  published  November  2002.    Orignally  published  in  1983;\npreviously published June 1997."),(0,i.yg)("p",null,"Figure 4\nReference\nMetal\nCarrier\nwith\nType I\nCrossbar\nPlastic\nCarrier\nwith\nType II\nCrossbar"),(0,i.yg)("p",null,"Overall Dimensions"),(0,i.yg)("p",null,"A1 See section for 20 or 25\ncapacity carriers.\nX             X\nA2 152.40 mm (6.000 inch) max. X X\nA3 146.05 mm (5.75 inch) max. X X"),(0,i.yg)("p",null,"Capacity"),(0,i.yg)("p",null,"B1 See section for 20 or 25\ncapacity carriers.\nX  X\nB2 See section for 20 or 25\ncapacity carriers.\nX  X\nB3 See section for 20 or 25\ncapacity carriers.\nX  X"),(0,i.yg)("p",null,"Detail Dimensions"),(0,i.yg)("p",null,"C1 (C3) + 0.50 mm (0.020 inch)\nmin.\nX             X\nC2 9.53 mm (0.375 inch) min./\n12. 70 mm (0.500 inch) max.\nX             X\nC3 2.67 mm (0.105 inch) max./"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"38 mm (0.055 inch) min. or"),(0,i.yg)("li",{parentName:"ol"},"03 mm (0.080 inch) max./"),(0,i.yg)("li",{parentName:"ol"},"38 mm (0.055 inch) min.\nX")),(0,i.yg)("p",null,"N/A\nN/A"),(0,i.yg)("p",null,"X\nC4 128.5 mm \xb1 1.0 mm\n(5.06 inch \xb1 0.040 inch)\nX             X\nC5 See section for 20 or 25\ncapacity carriers.\nX             X\nC6 See section for 20 or 25\ncapacity carriers.\nX             X\nC7 3.56 mm + 0.50 mm \u2013 0.00\nmm (0.140 inch + 0.000 inch \u2013\n0. 015 inch)\nby 4.32 mm \xb1 0.50 mm\n(0.170 inch \xb1 0.020 inch) high\nX             X\nC8 3.96 mm + 0.50 mm \u2013 0.00\nmm (0.156 inch + 0.020 inch \u2013\n0. 000 inch)\nX             X\nC9 10.11 mm \xb1 0.25 mm\n(0.398 inch \xb1 0.010 inch)\nX             X"),(0,i.yg)("p",null,"Machine Fit Specifications"),(0,i.yg)("p",null,"D1 14.54 mm \xb1 0.25 mm\n(0.5725 inch \xb1 0.010 inch) or\nX             X"),(0,i.yg)("p",null,"Figure 4\nReference\nMetal\nCarrier\nwith\nType I\nCrossbar\nPlastic\nCarrier\nwith\nType II\nCrossbar\n13. 97 mm \xb1 0.25 mm\n(0.550 inch \xb1 0.010 inch)\nN/A           X\nD2 4.76 mm (0.188 inch) min. X X\nD3 1.57 mm (0.062 inch) max. X X\nD4 68.25 mm \xb1 0.25 mm\n(2.687 inch \xb1 0.10 inch)\nX             X\nD5       Crossbar       specifications       X       X\nD5a 25.40 mm (1.000 inch) max. NA X\nD5b 6.35 mm + 0.00 mm \u2013 0.38\nmm (0.250 inch + 0.00 inch \u2013\n0. 15 inch)\nX             X\nD6       Track       clearance       specifications         X       X\nD6a 66.68 mm (2.625 inch) min. X X\nD6b 102.11 mm (4.020 inch) min. X X\nD6c      45\xb0      min.      X      X\nD7 1.57 mm (0.062 inch) min. X X\nWafer Tilt 0.64 mm (0.025 inch) max. X X\nThe following applies to 20-capacity carriers with\n6. 35 mm spacing:\nA1 150.37 mm (5.920 inch) max.\nB1       20       capacity\nB2 6.35 mm \xb1 0.25 mm\n(0.250 inch \xb1 0.010 inch)"),(0,i.yg)("p",null,"B3 120.65 mm \xb1 0.25 mm\n(4.750 inch \xb1 0.010 inch)"),(0,i.yg)("p",null,"C5 132.69 mm \xb1 0.38 mm\n(5.224 inch \xb1 0.015 inch)"),(0,i.yg)("p",null,"C6 140.87 mm \xb1 0.25 mm\n(5.546 inch \xb1 0.010 inch)"),(0,i.yg)("p",null,"The following applies to 25-capacity carriers with\n4. 76 mm spacing:\nA1 144.02 mm (5.670 inch) max.\nB1       25       capacity\nB2 4.76 mm \xb1 0.25 mm\n(0.1875 inch \xb1 0.010 inch)"),(0,i.yg)("p",null,"B3 114.30 mm \xb1 0.25 mm\n(4.500 inch \xb1 0.010 inch)"),(0,i.yg)("p",null,"SEMI E1.3-0697 \xa9 SEMI 1983, 2002 2"),(0,i.yg)("p",null,"Figure 4\nReference\nMetal\nCarrier\nwith\nType I\nCrossbar\nPlastic\nCarrier\nwith\nType II\nCrossbar\nC5 130.66 mm \xb1 0.38 mm\n(5.144 inch \xb1 0.015 inch)"),(0,i.yg)("p",null,"C6 134.52 mm \xb1 0.25 mm\n(5.296 inch \xb1 0.010 inch)"),(0,i.yg)("p",null,"Usage Note: Because of the range of wafer carrier designs and wafer\ncarrier feature tolerances allowed by this standard, and because of the\nrange   of   wafer   shapes   and   tolerances   allowed   by   the   wafer\ndimensional  standards,  not  every  possible  SEMI  Standards  wafer\ncarrier  is  compatible  with  every  possible  SEMI  Standard  wafer.\nPlease verify the compatibility of your specific wafer and carrier with\nthe respective vendors."),(0,i.yg)("p",null,"Figure 4\n125 mm Plastic & Metal Wafer Carrier \u2014 General Usage"),(0,i.yg)("p",null,"SEMI E1.3-0697 \xa9 SEMI 1983, 2002 3\nNOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any\nparticular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.\nUsers  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature respecting any materials mentioned herein. These standards are subject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI E1.4-0697 \xa9 SEMI 1984, 2002 1\nSEMI E1.4-0697 (Reapproved 1102)\nSTANDARD FOR 125 mm PLASTIC AND METAL WAFER CARRIERS,\nAUTO TRANSPORT USAGE\nThis standard was technically approved by the Global Physical Interfaces and Carriers Committee and is the\ndirect  responsibility  of  the  North  American  Physical  Interfaces  and  Carriers  Committee.    Current  edition\napproved  by  the  North  American  Physical  Interfaces  and  Carriers  Committee  on  July  21,  2002.    Initially\navailable  at  ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"    October  2002;  to  be  published  November  2002.    Orignally  published  in  1984;\npreviously published June 1997.\nThis    standard    is    intended    to    meet    the    in    use\nrequirements   necessary   for   the   interface   of   wafer\ncarriers  with  automated  wafer  processing  equipment.\nSpecifications  for  carriers  intended  for  general  use  are\noutlined  in  SEMI  E1.3.  The  complete  specification  for\nthis product includes all general requirements of SEMI\nE1."),(0,i.yg)("p",null,"Figure 5\nReference"),(0,i.yg)("p",null,"Overall Dimensions\nA1 143.38 mm \xb1 0.25 mm (5.645 inch \xb1 0.010 inch)\nA2a 152.4 mm \xb1 1.0 mm (6.00 inch \xb1 0.04 inch)\nA2b 135.9 mm \xb1 1.0 mm (5.350 inch \xb1 0.04 inch)\nA3 146.05 mm \xb1 0.76 mm (5.75 inch \xb1 0.03 inch)"),(0,i.yg)("p",null,"Capacity\nB1        25        capacity\nB2 4.76 mm \xb1 0.08 mm (0.1875 inch \xb1 0.003 inch)\nB3 114.3 mm \xb1 0.25 mm (4.500 inch \xb1 0.010 inch)"),(0,i.yg)("p",null,"Detail Dimensions\nC1 10\xb0 \xb1 2\xb0\nC2 11.18 mm \xb1 0.38 mm (0.440 inch \xb1 0.015 inch)\nC3 1.52 mm \xb1 0.08 mm (0.060 inch \xb1 0.003 inch)\nC4 128.52 mm \xb1 1.0 mm (5.060 inch \xb1 0.04 inch)\nC5 130.66 mm \xb1 0.38 mm (5.144 inch \xb1 0.015 inch)\nC6 134.52 mm \xb1 0.25 mm (5.296 inch \xb1 0.010 inch)\nC7 3.56 mm \u2013 0.38 mm (0.140 + 0.000 inch/\u2013 0.015\ninch) by 4.32 mm \xb1 0.5 mm (0.170 inch \xb1 0.020\ninch) high\nC8 3.96 mm + 0.5 mm/\u2013 0.0 mm(0.156 inch + 0.020\ninch/\u2013 0.000 inch)\nC9 10.11 mm \xb1 0.25 mm (0.398 inch \xb1 0.010 inch)"),(0,i.yg)("p",null,"Machine Fit Specifications\nD1a 14.53 mm \xb1 0.13 mm (0.572 inch \xb1 0.005 inch)\nD1b  \xb1 0.13 mm (\xb1 0.005 inch)\nD2a 4.78 mm (0.188 inch) min.\nD2b 6.35 mm (0.250 inch) min.\nD3a 1.53 mm \xb1 0.77 mm (0.060 inch \xb1 0.030 inch)\nD3b 1.53 mm \xb1 0.25 mm (0.060 inch \xb1 0.010 inch)\nD4a 77.80 mm \xb1 0.51 mm (3.063 inch \xb1 0.020 inch)\nD4b 77.80 mm \xb1 1.27 mm (3.063 inch \xb1 0.050 inch)\nFigure 5\nReference"),(0,i.yg)("p",null,"D5a 25.40 mm \xb1 0.25 mm (1.000 inch \xb1 0.010 inch)\nD5b 6.10 mm \xb1 0.13 mm (0.240 inch \xb1 0.005 inch)\nD5c 5.33 mm \xb1 0.76 mm (0.210 inch \xb1 0.030 inch)\nD6a 76.2 mm \xb1 1.0 mm (3.00 inch \xb1 0.04 inch)\nD6b 107.44 mm \xb1 0.76 mm (4.230 inch \xb1 0.030 inch)\nD6c 3.17 mm/6.35 mm (0.125 inch/0.250 inch)\nmin./max.\nD6d 31.75 mm (1.25 inch) min.\nD6e 31.75 mm (1.25 inch) min.\nD6f 3.2 mm radius (0.125 inch radius) max.\nD6g 85.34 mm \xb1 1.0 mm (3.360 inch \xb1 0.04 inch)\nWafer Tilt  Within \xb1 0.38 mm (0.015 inch)\nWafer\nCenter\nHorizontal\nWithin \xb1 0.38 mm (0.015 inch)"),(0,i.yg)("p",null,"Handling Slots\nD7a 6.60 mm \xb1 0.25 mm (0.260 inch \xb1 0.010 inch)\nD7b 5.59 mm \xb1 0.25 mm (0.220 inch \xb1 0.010 inch)\nD7c 10\xb0 \xb1 2\xb0\nD7d 5.99 mm \xb1 0.25 mm (0.236 inch \xb1 0.010 inch)"),(0,i.yg)("p",null,"Pickup Flanges\nD8a 133.35 mm \xb1 1.0 mm (5.25 inch \xb1 0.04 inch)\nD8b 6.85 mm \xb1 0.25 mm (0.270 inch \xb1 0.010 inch)\nD8c 5.1 mm (0.20 inch) min.\nD8d 3.56 mm \xb1 0.25 mm (0.140 inch \xb1 0.010 inch)\nD8e 68.33 mm \xb1 0.5 mm (2.69 inch \xb1 0.02 inch)"),(0,i.yg)("p",null,"Center Alignment Feature\nD9a 5.08 mm \xb1 0.25 mm (0.200 inch \xb1 0.010 inch)\nD9b 1.27 mm \xb1 0.05 mm (0.050 inch \xb1 0.002 inch)\nD9c       135\xb0       included       angle\nD9d 57.15 mm \xb1 0.13 mm (2.250 inch \xb1 0.005 inch)\nUsage Note: Because of the range of wafer carrier designs and wafer\ncarrier feature tolerances allowed by this standard, and because of the\nrange   of   wafer   shapes   and   tolerances   allowed   by   the   wafer\ndimensional  standards,  not  every  possible  SEMI  Standards  wafer\ncarrier  is  compatible  with  every  possible  SEMI  Standard  wafer.\nPlease verify the compatibility of your specific wafer and carrier with\nthe respective vendors."),(0,i.yg)("p",null,"SEMI E1.4-0697 \xa9 SEMI 1984, 2002 2"),(0,i.yg)("p",null,"Figure 5\n125 mm Plastic & Metal Wafer Carrier \u2014 Auto Transport Usage"),(0,i.yg)("p",null,"SEMI E1.4-0697 \xa9 SEMI 1984, 2002 3\nNOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any\nparticular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.\nUsers  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature respecting any materials mentioned herein. These standards are subject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI E1.5-91 \xa9 SEMI 1984, 2003 1\nSEMI E1.5-91 (Reapproved 1102)\nE"),(0,i.yg)("p",null,"STANDARD FOR 150 mm PLASTIC AND METAL WAFER CARRIERS,\nGENERAL USAGE\nThis standard was technically approved by the Global Physical Interfaces and Carriers Committee and is the\ndirect  responsibility  of  the  North  American  Physical  Interfaces  and  Carriers  Committee.    Current  edition\napproved  by  the  North  American  Physical  Interfaces  and  Carriers  Committee  on  July  21,  2002.    Initially\navailable  at  ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"    October  2002;  to  be  published  November  2002.    Orignally  published  in  1984;\npreviously published February 1999.\nE\nThis  document  was  editorially  modified  in  January  2003  to  correct  editorial  errors  that  were  introduced\ninto  the  document  in  earlier  editions.    Changes  were  made  to  the  table  header  and  the  last  two  rows  of  the\ntable.\nFigure 6\nReference\nOverall Dimensions\nA1 143.4 mm + 0.64 mm/\u2013 0.5 mm\n(5.645 inch + 0.025 inch/\u2013 0.020 inch)\nA2 177.80 mm (7.000 inch) maximum\nA3 171.40 mm (6.750 inch) maximum\nB1        25\nB2 4.76 mm \xb1 0.25 mm (0.1875 inch \xb1 0.010 inch)\nB3 114.30 mm \xb1 0.025 mm\n(4.500 inch \xb1 0.010 inch)\nC1 (C3) + 0.50 mm (0.020 inch) minimum\nC2 9.53 mm (0.375 inch) minimum /\n12. 70 mm (0.500 inch) maximum\nC3 1.52 mm  \xb1 0.13 mm (0.060 inch \xb1 0.005 inch)\nfor plastic\n2. 03 mm + 0.00 mm/\u2013 0.50 mm (0.080 inch +\n0. 000 inch/\u2013 0.020 inch) for metal\nC4 153.5 mm \xb1 1.0 mm (6.043 inch \xb1 0.040 inch)\nC5 156.0 mm \xb1 0.5 mm (6.142 inch \xb1 0.020 inch)\nC6 134.52 mm \xb1 0.25 mm (5.296 inch \xb1 0.010 inch)\nC7 3.56 mm + 0.13 mm/\u2013 0.38 mm (0.140 inch +\n0. 005 inch/\u2013 0.015 inch) diameter by\n4. 32 mm \xb1 0.50 mm (0.170 inch \xb1 0.020 inch)\nhigh\nC8 3.96 mm + 0.50 mm/\u2013 0.00 mm (0.156 inch +\n0. 020 inch/\u2013 0.000 inch) diameter by\n5. 0 mm (0.197 inch) minimum depth\nFigure 6\nReference\nOverall Dimensions\nC9 10.11 mm \xb1 0.25 mm (0.398 inch \xb1 0.010 inch)\nD1 14.54 mm \xb1 0.25 mm (0.572 inch \xb1 0.010 inch)\nD2 4.57 mm (0.18 inch) minimum\nD3 1.57 mm \xb1 0.5 mm (0.062 inch \xb1 0.020 inch)\nD4a 79.76 mm \xb1 0.50 mm (3.140 inch \xb1 0.020 inch)\nThis specification is applicable only to full-depth\nwafer carriers, i.e., the wafer sits below the top of\nthe carrier.\nD4b On center within \xb1 3.18 mm (\xb1 0.125 inch)\nThis specification describes the center point of\nthe wafer in relationship to the centerline of the\ncrossbar (for a 150 mm nominal wafer).\nD5a 25.40 mm + 0.0 mm/\u2013 0.5 mm\n(1.000 inch + 0.000 inch/\u2013 0.020 inch)\nD5b 6.35 mm + 0.00 mm/\u2013 0.38 mm\n(0.250 inch + 0.000 inch/\u2013 0.020 inch)\nD5c 4.45 mm \xb1 0.75 mm (0.175 inch \xb1 0.030 inch)\nD6 76.2 mm (3.000 inch) minimum\nWafer Tilt  0.64 mm (0.025 inch) maximum\nUsage Note: Because of the range of wafer carrier designs and wafer\ncarrier feature tolerances allowed by this standard, and because of the\nrange   of   wafer   shapes   and   tolerances   allowed   by   the   wafer\ndimensional  standards,  not  every  possible  SEMI  Standards  wafer\ncarrier  is  compatible  with  every  possible  SEMI  Standard  wafer.\nPlease verify the compatibility of your specific wafer and carrier with\nthe respective vendors."),(0,i.yg)("p",null,"SEMI E1.5-91 \xa9 SEMI 1984, 2003 2"),(0,i.yg)("p",null,"Figure 6\n150 mm Plastic & Metal Wafer Carrier General Usage"),(0,i.yg)("p",null,"NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any\nparticular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.\nUsers  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature respecting any materials mentioned herein. These standards are subject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational),3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 1\nSEMI E1.9-0701\nE2"),(0,i.yg)("p",null,"MECHANICAL SPECIFICATION FOR CASSETTES USED TO\nTRANSPORT AND STORE 300 mm WAFERS\nThis  specification  was  technically  approved  by  the  Global  Physical  Interfaces  &  Carriers  Committee  and  is\nthe  direct  responsibility  of  the  North  American  Physical  Interfaces  &  Carriers  Committee.  Current  edition\napproved by the North American Regional Standards Committee on March 22 and April 30, 2001.  Initially\navailable  at  ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"  May  2001;  to  be  published  July  2001.    Originally  published  in  1994;  previously\npublished June 1999.\nE\nThis document was editorially modified in January 2003 to reflect the withdrawal of SEMI E44.  Changes\nwere made to Sections 3.1, 4.2, 4.4, and 4.17.  This document was also editorially modified in May 2004 to\nreflect the withdrawal of SEMI E19.5.  Changes were made to Section 7.1.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1      This   standard   specifies   the   cassettes   used   to\ntransport    and    store    300    mm    wafers    in    an    IC\nmanufacturing  facility.  This  includes  both  manual  and\nauto-transport  use  as  well  as  high-speed  extraction  of\nthe wafers in processing equipment.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1  This standard is intended to set an appropriate level\nof    specification    that    places    minimal    limits    on\ninnovation       while       ensuring       modularity       and\ninterchangeability  at  all  mechanical  interfaces.  Most  of\nthe  requirements  given  in  this  specification  are  in  the\nform  of  maximum  or  minimum  dimensions  wit  very\nfew  required  surfaces.    Only  the  mechanical  interfaces\nfor cassettes are specified; no materials requirements or\nmicro-contamination  limits  are  given.    However,  this\nstandard   has   been   written   so   that   both   metal   and\ninjection-molded  plastic  cassettes  can  be  manufactured\nin conformance with it."),(0,i.yg)("li",{parentName:"ol"},"2    The  cassette  has  the  following  components  and\nsub-components,  and  other  features.    A  \u201c\u2020\u201d  symbol\nindicates     components     or     features     that     include\ndimensions   required   for   boxes   with   non-removable\ncassettes.\nKey:\n\u2022 Required feature\n\u25ca Optional feature")),(0,i.yg)("p",null,"\u2022 1 top domain\n\u2022 2 optical wafer sensing paths\n\u25ca 4 robotic handling flanges (optional)\n\u25ca 1 top cassette identification tag area (optional)\n\u2022 2  or  4  side  domains  (2  in  front  and  2  in  rear,  if\nneeded)\n\u2022 supports  (for  13  or  25  wafers)  with  correct  wafer\npitch (10 mm) \u2020\n\u2022 1  optical  cassette  sensing  hole  on  each  front  side\ndomain\n\u25ca 1  side  cassette  identification  tag  area  on  front\nright side domain only (optional)\n\u25ca features     that     prevent     wafer     creep-out\n(optional)\n\u25ca 2  pentagonal  side  grip  pits  on  each  front  side\ndomain (optional)\n\u2022 1 bottom domain\n\u2022 2 optical wafer sensing paths\n\u2022 5 carrier sensing pads \u2020\n\u2022 4 info pads \u2020\n\u2022 1 pod latch-pin hole\n\u2022 2 conveyor rails\n\u2022 2 fork-lift pick-up areas\n\u2022 2 fork-lift pin holes\n\u2022 3  features  that  mate  with  kinematic  coupling  pins\nand provide a 10 mm lead in \u2020\n\u25ca 3  features  that  mate  with  kinematic  coupling\npins and provide a 15 mm lead in (optional)\n\u25ca 1   bottom   cassette   identification   tag   area\n(optional)\n\u2022 Other features\n\u2022 multiple horizontal wafer sensing paths\n\u2022 2 end-effector exclusion zones \u2020\n3  Referenced Documents\n3. 1  SEMI Standards\nSEMI E15 \u2014 Specification for Tool Load Port"),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 2\nSEMI E19 \u2014 Standard Mechanical Interface (SMIF)\nSEMI E57 \u2014 Provisional Mechanical Specification for\nKinematic  Couplings  Used  to  Align  and  Support  300\nmm Wafer Carriers\n4  Terminology\n4. 1  bilateral   datum   plane   \u2014   a   vertical   plane   that\nbisects  the  wafers  and  that  is  perpendicular  to  both  the\nhorizontal and facial datum planes (as defined in SEMI\nE57).\n4. 2  box \u2014 a protective portable container for a cassette\nand/or substrate(s).\n4. 3  carrier capacity \u2014 the number of substrates that a\ncarrier holds.\n4. 4  cassette  \u2014  an  open  structure  that  holds  one  or\nmore substrates.\n4. 5  cassette bottom domain \u2014 volume (below z6 above\nthe horizontal datum plane) that contains the bottom of\nthe cassette.\n4. 6  cassette sensing pads \u2014 surfaces on the bottom of\nthe cassette for triggering optical or mechanical sensors.\n4. 7  cassette  side  domains  \u2014  volumes  (from  z6  above\nthe   horizontal   datum   plane   to   z15   above   the   top\nnominal wafer seating plane) that contain the mizo teeth\nor  slots  that  support  the  wafer  and  the  supporting\ncolumns on the sides and rear of the cassette.\n4. 8  cassette  top  domain  \u2014  volume  (higher  than  z15\nabove  the  top  wafer)  that  contains  the  top  of  the\ncassette.\n4. 9  conveyor  rails  \u2014  parallel  edges  on  the  bottom  of\nthe   cassette   for   supporting   the   cassette   on   roller\nconveyors.\n4. 10  facial datum plane \u2014 a vertical plane that bisects\nthe  wafers  and  that  is  parallel  to  the  front  side  of  the\ncarrier (where wafers are removed or inserted). On tool\nload  ports,  it  is  also  parallel  to  the  load  face  plane\nspecified in SEMI E15 on the side of the tool where the\ncarrier  is  loaded  and  unloaded  (as  defined  in  SEMI\nE57).\n4. 11  fork-lift  slots  \u2014  rectangular  holes  (open  to  the\nfront and rear) in the bottom of the cassette for picking\nup the cassette with a fork.\n4. 12   front-opening  unified  pod  (FOUP)  \u2014  a  box  (that\ncomplies  with  SEMI  E47.1)  with  a  non-removable\ncassette  (so  that  its  interior  complies  with  SEMI  E1.9)\nand  with  a  front-opening  interface  (that  mates  with  a\nFIMS port that complies with SEMI E62) (as defined in\nSEMI E47.1).\n4. 13  horizontal datum plane \u2014 a horizontal plane from\nwhich  projects  the  kinematic-coupling  pins  on  which\nthe  carrier  sits.  On  tool  load  ports,  it  is  at  the  load\nheight   specified   in   SEMI   E15   and   might   not   be\nphysically  realized  as  a  surface  (as  defined  in  SEMI\nE57).\n4. 14   nominal  wafer  center  line  \u2014  the  line  that  is\ndefined  by  the  intersection  of  the  two  vertical  datum\nplanes (facial and bilateral) and that passes through the\nnominal  centers  of  the  seated  wafers  (which  must  be\nhorizontal  when  the  carrier  is  placed  on  the  coupling)\n(as defined in SEMI E57).\n4. 15   nominal  wafer  seating  plane  \u2014  horizontal  plane\nthat bisects the wafer pick-up volume.\n4. 16   optical  wafer  sensing  paths  \u2014  lines  of  sight  for\noptically  sensing  the  positions  of  the  wafers.  Several\nhorizontal  optical  wafer  sensing  paths  are  present  in\nbetween  the  cassette  side  domains.  In  addition,  two\nvertical  optical  wafer  sensing  paths  are  created  by\nrectangular  exclusion  zones  in  the  front  of  the  cassette\ntop and bottom.\n4. 17  pod   \u2014   a   box   having   a   Standard   Mechanical\nInterface (SMIF) per SEMI E19.\n4. 18  process  batch  \u2014  a  set  of  substrates  that  are\nprocessed simultaneously in a process chamber.\n4. 19    robotic   handling   flanges   \u2014   four   horizontal\nprojections on top of the cassette for lifting and rotating\nthe cassette.\n4. 20  sensor hole \u2014 an indentation on the bottom of the\ncassette for inserting optical sensors.\n4. 21   side  grip  pits  \u2014  two  rectangular  indentations  on\neach  side  of  the  cassette  for  lifting  and  rotating  the\ncassette.\n4. 22  transport  group  \u2014  a  set  of  substrates  that  are\ntransported together between tools.\n4. 23  virtual tracking unit \u2014 an entity (which could be\na  number  of  substrates  or  an  individual  die  or  mask\ngroup)  that  the  factory  floor  control  system  treats  as  a\nsingle unit for tracking purposes.\n4. 24  wafer  carrier  \u2014  any  cassette,  box,  pod,  or  boat\nthat contains wafers (as defined in SEMI E15).\n4. 25   wafer  extraction  volume  \u2014  the  open  space  for\nextracting a wafer from the cassette.\n4. 26  wafer  pick-up volume  \u2014  the  space  that  contains\nentire bottom of a wafer if the wafer has been pushed to\nthe rear of the cassette.\n4. 27  wafer  set-down volume  \u2014  the  open  space  for\ninserting and setting down a wafer in the cassette."),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 3\n5  Ordering Information\n5. 1  Intended   Use   \u2014   This   standard   is   intended   to\nspecify  300  mm  cassettes  over  a  reasonable  lifetime  of\nuse, not just those in new condition. For this reason, the\npurchaser   needs   to   specify   a   time   period   and   the\nnumber  and  type  of  uses  to  which  the  cassettes  will  be\nput.  It  is  under  these  conditions  that  the  cassettes  must\nremain  in  compliance  with  the  requirements  listed  in\nSection 6.\n5. 2  Temperature Ranges  \u2014  The  purchaser  of  300  mm\ncassettes  needs  to  specify  two  sets  of  temperatures  to\nwhich  the  cassettes  might  be  exposed.  An  operating\ntemperature    range    is    the    set    of    environmental\ntemperatures  in  which  the  cassettes  will  remain  in\ncompliance with the requirements listed in Section 6. A\ntemporary temperature range is the set of environmental\ntemperatures  to  which  the  cassettes  can  be  exposed\nsuch  that  when  the  cassettes  return  to  the  operating\ntemperature  range,  the  cassettes  will  be  in  compliance\nwith  the  requirements  listed  in  Section  6.  Limits  on\nexposure   times   to   elevated   temperatures   should   be\nspecified.  Also,  the  purchaser  needs  to  specify  a  range\nof temperatures for the wafers that might be inserted in\nthe cassettes.\n5. 3   Info  Pad  Configurations  \u2014  The  purchaser  of  300\nmm  carriers  needs  to  specify  the  desired  info  pad\nconfiguration    (up    or    down).        See    Appendix    1\n(Application Notes).\n6  Requirements\n6. 1  Kinematic  Couplings  \u2014  The  physical  alignment\ninterface  on  the  bottom  of  the  cassette  consists  of\nfeatures  (not  specified  in  this  standard)  that  mate  with\nsix  pins  underneath  as  defined  in  SEMI  E57.  Most  of\nthe  dimensions  of  the  cassette  are  determined  with\nrespect to the three orthogonal datum planes defined in\nthat  standard:  the  horizontal  datum  plane,  the  facial\ndatum  plane,  and  the  bilateral  datum  plane.  All  of  the\ndimensions  for  the  cassette  are  bilaterally  symmetric\nabout  the  bilateral  datum  plane.  The  three  features  that\nmate  with  the  pins  must  provide  a  lead-in  capability\nthat  corrects  a  cassette  misalignment  no  greater  than\nr19   in   any   horizontal   direction.   However,   it   is\nrecommended    that    robots    placing    cassettes    on\nkinematic   couplings   use   as   little   of   this   lead-in\ncapability as possible to avoid wear.\n6. 2   Wafer  Orientation  and  Numbering  \u2014  The  wafers\nmust  be  horizontal  when  the  carrier  is  placed  on  the\ncoupling,  and  the  wafers  are  numbered  in  increasing\norder from bottom to top (so the bottom wafer is wafer\nnumber  1,  the  next  wafer  up  is  wafer  number  2,  etc.).\nAfter   processing   at   a   tool,   each   wafer   should   be\nreturned to the same slot from which it was taken.\n6. 3  Cassette Sides \u2014 Figure 1 shows a cross-section of\nthe  horizontal  boundaries  of  the  cassette  side  domains\n(which  contain  the  parts  of  the  cassette  higher  than  z6\nabove  the  horizontal  datum  plane  and  lower  than  z15\nabove  the  top  wafer).  In  this  and  following  figures,  the\nmost   heavy   lines   are   used   for   surfaces   that   have\ntolerances  (not  surfaces  that  have  only  maximum  or\nminimum  dimensions).  Table  1  defines  the  dimensions\nshown  in  this  and  following  figures.  The  maximum\nprotrusions of any part of the cassette from the nominal\nwafer  center  line  and  from  the  bilateral  datum  plane  is\nr5 and x9, respectively. There are two optional side grip\npits  on  each  side.  For  optically  sensing  whether  a\ncassette is properly in place, from left to right under the\nbottom  wafer  is  an  optical  cassette  sensing  hole.  The\nradius  of  this  hole  is  given  with  both  upper  and  lower\ntolerances,  but  the  upper  tolerance  is  only  to  define  a\nminimum aperture that must be met at only one section\non  each  side.  Other  than  through  the  optical  cassette\nsensing  holes,  the  cassette  bottom  and  side  domains\nmust block any line of sight passing through both of the\ntwo rectangles at x10 on each side bounded by z4, z20,\ny2, and y3.\n6. 4  Cassette  Top  \u2014  Figure  2  shows  a  top  view  of  the\nhorizontal boundaries of the cassette top domain which\ncontains  any  part  of  the  cassette  higher  than  z15  above\nthe  top  nominal  wafer  plane.  The  top  robotic  handling\nflanges  (optional),  the  side  grip  pits  (optional),  and\noptical cassette sensing hole on the side can be seen in\nFigure  3,  which  is  an  oblique  view  of  the  maximum\ncassette dimensions (see Figure 14 to see how cassettes\nneed  not  take  up  all  of  that  volume).    The  maximum\nradial  protrusions  of  the  cassette  top  in  the  front  and\nrear  are  r6  and  r12,  respectively.  Dimensions  x6, x12\n(shown  in  Figure  4),  and  y15  define  a  vertical  path  for\noptically  sensing  wafers  through  the  top  and  bottom\ndomains."),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 4\nr5\n\u2264170\nr4\n\u2265170\nboundary of\nright rear cassette\nside domain\nboundary of\nleft rear cassette\nside domain\nfront side of the cassette where wafers are accessed\nboundary\nof left front\ncassette\nside domain\ny6\n\u2264152\nwafer\npick-up area\ny5\n\u2265120\ny4\n\u226485\nx3 \u2265125\nx1\n\u226550\nx2\n\u226475\nboundary\nof right front\ncassette\nside domain\nreserved\nfor end-\neffector\nfingers\nr1\n\u2264151\nfacial\ndatum\nplane\nbilateral datum plane\nr2 =152\nr3 \u2265r2 + 1\nwafer set-down and\nextraction\nvolumes\ny1 \u2264 3\ny2 =10\xb11\ny3 =10\xb11\nside grip pit\n(optional, see\nsection 6.3)\nx4 \u22658\nr9\n=2.5\xb1.5\noptical cassette\nsensing hole\nx9 \u2264167\nx10 =166 \xb11\n(at side grip pits)\ny11\n\u226485\n+1\n\u20130"),(0,i.yg)("p",null,"Figure 1\nCassette Side Domains"),(0,i.yg)("p",null,"x6\n\u2264112.5\ny15\n\u226495\nboundary\nof cassette\ntop domain\ny16\n=155 \xb11\nr6\n\u2264157\nfacial\ndatum\nplane\nfront side of the cassette where wafers are accessed\ny4\n\u226485\nx1\n\u226550\nx5\n=76\xb11\nbilateral datum plane\nr5\n\u2264170\noptical wafer\nsensing path\nr11\n=166 \xb11\ny8\n=2\xb10.5\ny7\n=2\xb10.5\nx9 \u2264167\nr12\n\u2264152\nx7 \u226512\nrobotic handling\nflange (optional,\nsee section 6.4)"),(0,i.yg)("p",null,"Figure 2\nCassette Top Domain"),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 5"),(0,i.yg)("p",null,"Figure 3\nOblique View of Maximum Cassette Dimensions"),(0,i.yg)("p",null,"r8\n=7.5\xb11\nr7\n\u2265\n15\ny16\n=155 \xb11\ny23\n\u2264\n140\nkinematic pins\nr5\n\u2264\n170\nboundary\nof cassette\nbottom domain\nfront side of the cassette where wafers are accessed\nconveyor\nsurface\nfacial\ndatum\nplane\nr6\n\u2264\n157\nbilateral datum plane\nx5\n=76 \xb11\nx16 =140\xb11\npod latch-pin hole\nx15\n\u2264\n132\nfork-lift\npick-up\narea\nr10\n=166\xb11\nfork-lift\npin hole\nx9\n\u2264\n167\nx6\n\u2264\n112. 5\ny15\n\u2264\n95\noptical wafer\nsensing path\nx12\n\u2265\n125\nx11 = 166"),(0,i.yg)("p",null,"Figure 4\nCassette Bottom Domain"),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 6\n6. 5  Cassette  Bottom  \u2014  Figure  4  shows  a  bottom  view\nof  the  horizontal  boundaries  of  the  cassette  bottom\ndomain  (which  contains  any  part  of  the  cassette  lower\nthan z6  above  the  horizontal  datum  plane).  At  the\nnominal wafer center line, a circular hole with a radius\nof r7  must  be  present  (up  to  a  height  of  z5)  in  the\ncassette bottom to avoid interfering with pod latch pins.\nFor  moving  the  cassette  on  roller  conveyors  and  for\npicking up the cassette with a fork lift, the cassette must\nhave  surfaces  on  the  left  and  right  open  to  the  bottom\nand  outside  bounded  by  x15, x16, r10, z3  and  z4.  A\ncylindrical  section  of  radius  r8  and  axis  at  x11  on  the\nfacial datum plane must be clear up to a height of z22 to\nhold the cassette firmly on the lifting forks by the use of\na cylindrical pin.\n6. 6  Carrier Sensing  Pads  and  Info  Pads  \u2014  When  the\ncassette  is  fully  down,  the  carrier  sensing  pads  (shown\nin  Figure  5)  must  be  z2  above  the  horizontal  datum\nplane. It is recommended that the areas surrounding all\nof  the  carrier  sensing  pads  be  designed  in  conjunction\nwith the features that mate with kinematic coupling pins\nso  that  a  mechanical  sensor  pin  cannot  interfere  with\nthe  lead-in  function  of  the  kinematic  couplings.  Other\nsensing  pads  (called  info  pads  and  given  letter  names)\ncommunicate   information   about   the   carrier.   Carrier\ntypes  that  might  need  differentiation  include  the  open\ncassette,  the  front-opening  unified  pod  (FOUP),  the\nsingle-wafer  interface  (SWIF),  and  the  front-opening\nshipping  box  (FOSB)  in  both  13-wafer  and  25-wafer\ncapacities  (and  possibly  other  capacities  if  reduced-\npitch  versions  are  later  standardized).  Note  that  since\nthis is a bottom view, the positions of sensors on a load\nport will be switched, with the sensor for info pad A on\nthe right and the sensor for info pad B on the left as one\nfaces the tool from the front.\n6. 7  Vertical Dimensions \u2014 Figures 6 through 13 show\nthe vertical dimensions of the cassette. Note that z8 (the\nheight of the bottom nominal wafer seating plane above\nthe   horizontal   datum   plane)   and   z12   (the   distance\nbetween  adjacent  nominal  wafer  seating  planes)  are\ngiven  as  absolute  distances  with  no  tolerance.  This\nmeans  that  the  sum  of  actual  height  variations  in  the\ncassette  from  the  kinematic  coupling  to  the  supporting\nfeatures  holding  each  wafer  must  be  contained  within\nthe  tolerance  of  z10  with  no  further  stack-up  at  each\nhigher wafer. The method for meeting this requirement\nis left up to the cassette supplier.\n6. 7.1    The  open  space  for  the  wafer  set-down  volume\nconsists  of  a  cylindrical  section  with  radius  r2  and  a\nmain  axis  parallel  to  and  y1  in  front  of  the  nominal\nwafer  center  line.  The  top  of  this  cylindrical  section  is\nz11  above  the  nominal  wafer  seating  plane  and  its\nbottom  is  z10  above  the  nominal  wafer  seating  plane.\nThe  implications  for  wafer  positioning  of  the  tolerance\non r2 are as follows. The wafers should be placed in the\ncassette  within  a  circle  of  radius  corresponding  to  the\nsmaller  bound  on  r2  to  avoid  touching  the  edge  of  the\nwafer  to  the  side  of  the  cassette.  Once  the  wafer  has\nbeen  placed,  the  cassette  must  not  allow  a  wafer  to\nmove outside of a circle of radius corresponding to the\nlarger  bound  on  r2.  There  are  two  exceptions  to  this\nlimit  on  wafer  movement.  When  the  wafer  is  pushed\ntoward the rear of the cassette, the location of the wafer\nis  defined  by  the  wafer  pick-up  volume  (see  Section\n6. 7.3).  When  the  cassette  is  gently  tilted  forward  up  to\n45\xb0,  the  wafers  may  slide  forward,  but  it  is  recom-\nmended  that  they  not  extend  further  than  y20  from  the\nfacial   datum   plane.   This   may   be   accomplished   by\ndesigning  the  teeth  supporting  the  wafers  to  include  a\n\u201cwafer stopper\u201d at the front (as shown in Figure 11) that\nis  outside  of  r2  and  under  z29.  Note  that  use  of  this\nfeature  will  reduce  the  height  of  the  wafer  extraction\nvolume.\n6. 7.2    The  open  space  for  the  wafer  extraction  volume\nincludes a cylindrical section with radius r3 and a main\naxis  parallel  to  and  y1  in  front  of  the  nominal  wafer\ncenter  line.  The  top  of  this  cylindrical  section  is  z11\nabove the nominal wafer seating plane and its bottom is\nz23  above  the  nominal  wafer  seating  plane.  The  wafer\nextraction  volume  also  includes  the  extrusion  out  the\nfront  of  the  cassette  of  this  cylindrical  section  and  the\nportion  of  the  wafer  set-down  volume  above  z29.  The\nimplications  for  wafer  extraction  of  the  definition  of\ndimension r3 (r3 \u2265 r2 + 1) are as follows. The cassette\nmust  give  an  extra  1  mm  (0.04  in.)  of  horizontal\nclearance once the wafer is picked up from wherever it\nends  up  (within  the  bounds  of  r2)  after  transport  in  the\ncassette."),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 7\nx17 =17.5\nx\n14 =118.5\ny19\n=61.1\ny\n17\n=27.5\nx13 =88.5\nfront side of the cassette where wafers are accessed\ncarrier sensing\npads\nfacial\ndatum\nplane\nbilateral datum plane\ny\n10\n=123.5\ny\n9\n=92.5\ny18 =40.2\nr\n13\n\u2265\n2. 5\nr13\n\u2265\n2. 5\nr13\n\u2265\n2. 5\nx21 =30x22 =70\nr14\n\u2265\n7. 5\ninfo pad B\ninfo pad C\ninfo pad A\nr17\n\u2265\n10\nx8 =12.5\ninfo pad D"),(0,i.yg)("p",null,"Figure 5\nCarrier Sensing Pads in Bottom View"),(0,i.yg)("p",null,"horizontal\ndatum\nplane\nz\n8\n=33\nz\n18\n\u2264\n30\n(to top)\nz\n15\n\u2265\n13\nz\n6\n\u2264\n21\nz\n12\n=10\ncross-\nsection in\nFigure 1\ndetail in\nFigure 7\ndetail in\nFigure 8\ny\n11\n\u2264\n85\ny\n15\n\u2264\n95\ny\n16 =155 \xb11\ny\n6\n\u2264\n152\ny\n23\n\u2264\n140\ny\n5\n\u2265\n120\ny\n4\n\u2264\n85\nfacial datum plane\nr\n6\n\u2264\n157"),(0,i.yg)("p",null,"Figure 6\nSide View of Cassette"),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 8\nfacial datum plane\nz14 =1\xb11\nz18 \u226430\n(to top of\ncassette)\nz21 =9\xb11\nz13 =24\xb11\ntop\nnominal\nwafer\nplane\nz17\n=26\xb11\ny8 =2\xb10.5\ny7 =2\xb10.5\ny2 =10\xb11y3 =10\xb11\ncross-section in\nFigure 10\nz24 =4\xb11\n(to top of\nflange)\nz16 =9\xb11"),(0,i.yg)("p",null,"Figure 7\nTop Side View Detail"),(0,i.yg)("p",null,"z\n5\n\u2265\n10\nz\n3\n=7\xb11\nz\n9\n=45\xb11\nz\n22\n\u2265\n20\nz\n19\n=24\nz\n7\n=35\xb11\nhorizontal datum plane\nz\n6\n\u2264\n21\nz\n4\n=15\xb11\nz\n1\n\u2265\n0\nz\n2\n\u2264\n2\n(at sensor pad)\nz\n20\n=60\xb11\nr\n9 =2.5\xb10.5\nr\n8 =7.5\xb11\nfacial datum plane\ny\n2 =10\xb11\ny\n3 =10\xb11\nr\n7\n\u2265\n15\ncross-section in Figure 11"),(0,i.yg)("p",null,"Figure 8\nBottom Side View Detail"),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 9\ncross-\nsection\nin\nFigure\n1\ndetail in\nFigure 12\ndetail in\nFigure 10\nhorizontal datum plane\nz8\n=33\nz5\n\u226510\nz18\n\u226430\n(to\ntop)\nz15\n\u226513\nz6\n\u226421\nr7 \u226515\nx1 \u226550\nx2 \u226475\nx6 \u2264112.5\nx12 \u2265125\nz12\n=10\nbilateral datum plane"),(0,i.yg)("p",null,"Figure 9\nFront View of Cassette"),(0,i.yg)("p",null,"z\n24 =4\xb11\n(to top of\nflange)\nz\n16 =9\xb11\nz\n14 =1\xb11\nz\n15\n\u2265\n13\nz\n18\n\u2264\n30\n(to top)\nz\n11\n\u2265\n6\nz\n21 =9\xb11\nz\n12 =10\nx\n3\n\u2265\n125\nbilateral\ndatum\nplane\nx\n4\n\u2265\n8\nx\n7\n\u2265\n12\nz\n13 =24\xb11\nz\n23\n\u2264\n3\nr\n11 =166\xb11 (at top robotic flange)\ntop\nnominal\nwafe\nr\nplane\nz\n17\n=26\xb11\nz\n10 =\xb10.5\n(height of\nwafer bottom)\nr\n3\n\u2265\nr\n2 + 1\nx\n9\n\u2264\n167\nx\n10 =166\xb11 (at side grip pits)\nr\n2 =152\n+1\n\u20130"),(0,i.yg)("p",null,"Figure 10\nUpper Cross-Section at Facial Datum Plane"),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 10\nWafer\nz10\n=\xb10.5\nz29\n\u2264\n0. 7\nz12 =10\nz11\n\u2265\n6\nfront side of the cassette where wafers are accessed"),(0,i.yg)("p",null,"Figure 11\nOptional Feature to Prevent Wafer Creep-Out"),(0,i.yg)("p",null,"z3\n=7\xb11\nz9\n=45\xb11\nz8 =33\nx3 \u2265125\nz12 =10\nz12 =10\nbilateral\ndatum\nplane\nz19\n=24\nz7\n=35\xb11\nhorizontal datum plane\nz6\n\u226421\nz4\n=15\xb11\n(if \u03c9=0)\nz1 \u22650\nz2 \u22642\n(at sensor pad)\nx9 \u2264167\nx10 =166\xb11 (at side grip pits)\nx15 \u2264132\nx16 =140\xb11\nz20\n=60\xb11\nr9 =2.5\xb10.5\nr8 =7.5\xb11\nx4 \u22658\nbottom\nnominal\nwafer\nplane\nx11 =166 (to origin of r8)\nz22\n\u226520"),(0,i.yg)("p",null,"Figure 12\nLower Cross-Section at Facial Datum Plane"),(0,i.yg)("ol",{start:6},(0,i.yg)("li",{parentName:"ol"},"7.3  If a wafer is placed in the wafer set-down volume\nand is then pushed toward the rear of the cassette, then\nthe entire bottom of the wafer must be contained in the\nwafer  pick-up  volume.  However,  if  the  wafer  is  not\npushed toward the rear of the cassette (or the cassette is\nnot  tilted  back  during  transport),  then  the  wafer  may\nonly be somewhere within the wafer extraction volume.\nThe  wafer  pick-up  volume  is  defined  by  a  cylindrical\nsection  with  radius  r1  and  a  main  axis  at  the  nominal\nwafer center line.  Its top and bottom are the upper and")),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 11\nlower   tolerance   of   z10   around   the   nominal   wafer\nseating plane.\n6. 7.4      To   prevent   wafers   from   creeping   out   of   the\ncassette  during  transport,  the  fork-lift  area  may  be\nslanted so that the front of the cassette is higher than the\nrear.  Specifically,  the  surface  defined  by  z4  may  be\nrotated by an angle \u03c9 about the line where z4 intersects\ny29  (as  shown  in  Figure  13).  Only  the  surface  behind\ny29  may  be  rotated.  Thus,  the  height  of  z4  shown  in\nFigure  12  might  only  be  defined  at  y29,  and  z4  can  be\ngreater than 15 \xb1 1 behind y29. However, the flatness of\nthe  resulting  tilted  surface  must  still  fall  within  the\ntolerance given for z4.\n6. 8   Cassette  Identification  Tag  Area  \u2014  The  following\nareas are provided for putting identification tags on the\ncassette.  Examples  of  such  tags  include  thin  electronic\nmodules  and  printed  labels  designed  to  be  read  by\neither  humans  or  machines.  It  is  recommended  that\nsuch  tags  be  contained  within  the  18  mm  by  60  mm\n(0.71  in.  by  2.36  in.)  region  defined  when  the  bounds\nare  tight.  It  is  also  recommended  that  if  such  tags  are\nsmaller than the minimum bounds of the tag area, they\nshould be centered within those bounds.\n6. 8.1  An optional place for an identification tag on the\ntop of the cassette is shown in Figure 14. Although the\nheight  of  this  surface  is  not  specified,  the  surface  must\nbe  completely  visible  from  above.  The  parallelism  of\nthe  top  identification  tag  with  respect  to  the  horizontal\ndatum plane is given by z25. It is recommended that the\nidentification  tag  should  be  centered  on  the  bilateral\ndatum  plane  at  a  point  y21  behind  the  facial  datum\nplane.\n6. 8.2  An optional place for an identification tag on the\nright-hand  side  of  the  cassette  is  shown  in  Figure  15\n(where  \u201cright-hand\u201d  is  defined  as  the  right  side  of  the\ncassette  when  it  is  oriented  correctly  and  it  is  viewed\nfrom  the  rear).  Although  the  left-right  location  of  this\nsurface is not specified, the surface must be completely\nvisible from the right of the cassette.  The parallelism of\nthe  side  identification  tag  with  respect  to  the  bilateral\ndatum plane is given by x27. It is recommended that the\nidentification tag should be centered on the facial datum\nplane at a point z99 above the horizontal datum plane.\n6. 8.3  An optional place for an identification tag on the\nbottom of the cassette is shown in Figure 16. Although\nthe  height  of  this  surface  is  not  specified,  the  surface\nmust be completely visible from below. The parallelism\nof  the  bottom  identification  tag  with  respect  to  the\nhorizontal   datum   plane   is   given   by   z25.   It   is\nrecommended   that   the   identification   tag   should   be\ncentered  on  the  bilateral  datum  plane  at  a  point  y22\nbehind the facial datum plane."),(0,i.yg)("p",null,"z4\n=15\xb11\nhorizontal\ndatum\nplane\ny29 =89\n(to axis of rotation)\nfacial datum plane\n0\xb0 \u2264 \u03c9 \u2264 2\xb0\nfront side of the cassette where\nwafers are accessed\nz3\n=7\xb11"),(0,i.yg)("p",null,"Figure 13\nSlanting of Fork-Lift Area"),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 12\ny26\n\u2265145\nfacial\ndatum\nplane\nfront side of the cassette where wafers are accessed\ny25\n\u2264127\nbilateral datum plane\nx25 \u226530\ncassette\nidentification\ntag area\ny21\n=136"),(0,i.yg)("p",null,"Figure 14\nOptional Top Cassette Identification Tag Area"),(0,i.yg)("p",null,"z28\n\u2265124.5\nhorizontal\ndatum\nplane\nz27\n\u226464.5\nfacial datum plane\ny27\n\u22659\ny28\n\u22659\ncassette\nidentification\ntag area\nfront side of the cassette where\nwafers are accessed\nz99\n=94.5"),(0,i.yg)("p",null,"Figure 15\nOptional Side Cassette Identification Tag Area"),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 13\nx25 \u226530\ny16\n=155 \xb11\ny24\n\u2264136\ncassette\nidentification\ntag area\nfront side of the cassette where wafers are accessed\nfacial\ndatum\nplane\nbilateral datum plane\ny22\n=145"),(0,i.yg)("p",null,"Figure 16\nOptional Bottom Cassette Identification Tag Area"),(0,i.yg)("ol",{start:6},(0,i.yg)("li",{parentName:"ol"},"9   Pitch  and  Capacity \u2014 Table 2 shows the different\noptions with regard to the wafer pitch (spacing) and the\ncassette  capacity.    Again,  no  tolerance  is  given  on  the\nwafer pitch (z12), for reasons given in Section 6.7."),(0,i.yg)("li",{parentName:"ol"},"10   Inner  and  Outer  Radii  \u2014  All  concave  features\nmay have a radius no greater than r15 to allow cleaning\nand   to   prevent   contaminant   build-up.   All   required\nconvex  features  must  also  have  a  radius  of  r16  to\nprevent  small  contact  patches  with  large  stresses  that\nmight cause wear and particles. Here a required feature\nis  an  area  on  the  surface  of  the  carrier  specified  by  a\ndimension  (or  intersections  of  dimensions)  that  has  a\ntolerance and not just a maximum or minimum (such as\nthe rim of the fork-lift pin hole, the edges of the robotic\nhandling  flanges,  and  the  corners  at  the  rear  of  the\ncassette top and bottom domains)."),(0,i.yg)("li",{parentName:"ol"},"11   Vertical  Wafer  Access  \u2014  This  standard  does  not\ncover accessing wafers in a vertical orientation.\n7  Related Documents"),(0,i.yg)("li",{parentName:"ol"},"1  SEMI Standards\nSEMI    E22.1    \u2014    Cluster    Tool    Module    Interface\n300  mm:  Transport  Module  End  Effector  Exclusion\nVolume Standard\nSEMI  E47.1  \u2014  Provisional  Mechanical  Specification\nfor  Boxes  and  Pods  Used  to  Transport  and  Store  300\nmm Wafers\nSEMI  E62  \u2014  Provisional  Specification  for  300  mm\nFront-Opening Interface Mechanical Standard (FIMS)\nSEMI E63 \u2014 Provisional Mechanical Specification for\n300    mm    Box    Opener/Loader    to    Tool    Standard\n(BOLTS-M) Interface\nSEMI  E103  \u2014  Provisional  Mechanical  Specification\nfor a 300 mm Single-Wafer Box System that Emulates\na FOUP\nSEMI  M28  \u2014  Specification  for  Developmental  300\nmm Diameter Polished Single Crystal Silicon Wafers\nSEMI M31 \u2014 Provisional Mechanical Specification for\nFront-Opening  Shipping  Box  Used  to  Transport  and\nShip 300 mm Wafers")),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 14\nTable 1  Cassette Dimensions\nSymbol\nUsed\nFigure\nNumber\nValue Specified Datum Measured from Boundary or Feature Measured to\n\u03c9\n13                     0\xb0                     minimum\n2\xb0 maximum\nhorizontal datum plane fork-lift area\nr1\u2020 1 151 mm (5.94 in.)\nmaximum\nnominal wafer center line     outer edge of wafer pick-up volume\nr2\u2020 1, 10 152 + 1 \u2013 0 mm\n(5.99 + 0.03 \u2013 0 in.)\ny1 in front of nominal\nwafer center line\nencroachment of cassette side domains on\nwafer set-down volume\nr3\u2020             1,             10             r2 + 1 mm (0.04 in.)\nminimum\ny1 in front of nominal\nwafer center line\nencroachment of cassette side domains on\nwafer extraction volume\nr4\u2020 1 170 mm (6.69 in.)\nminimum\nnominal wafer center line     encroachment of tools or front-opening box\non end effector exclusion zone between\nfront and rear cassette side domains\nr5 1, 2, 4 170 mm (6.69 in.)\nmaximum\nnominal wafer center line outside of cassette domains\nr6 2, 4, 6 157 mm (6.18 in.)\nmaximum\nnominal wafer center line front of cassette top and bottom domains\nr7 4, 8, 9 15 mm (0.59 in.)\nminimum\nnominal wafer center line encroachment of cassette bottom domain on\npod latch-pin hole\nr8 4, 8, 12 7.5 \xb1 1 mm\n(0.30 \xb1 0.04 in.)\nvertical line contained in\nfacial datum plane and\nx11 from bilateral datum\nplane\nsides of fork-lift pin hole\nr9 1, 8, 12 2.5 \xb1 0.5 mm\n(0.10 \xb1 0.02 in.)\nhorizontal line contained\nin facial datum plane and\nz19 above horizontal\ndatum plane\nsurface of optical cassette sensing hole\nr10 4 166 \xb1 1 mm\n(6.54 \xb1 0.04 in.)\nnominal wafer center line     cassette bottom outside of x15 and below\nz22\nr11\u2021 2, 10 166 \xb1 1 mm\n(6.54 \xb1 0.04 in.)\nnominal wafer center line     outside of top robotic flange\nr12 2 152 mm (5.98 in.)\nmaximum\nnominal wafer center line     rear of the cassette top domain above the\narea between the cassette side domains\nr13",(0,i.yg)("em",{parentName:"p"}," 5 2.5 mm (0.10 in.)\nminimum\nline segment along center\nof cassette sensing pad\nedge of cassette sensing pad\nr14")," 5 7.5 mm (0.30 in.)\nminimum\nintersection of x21 and\ny10\nedge of info pads A and B\nr15 None 1 mm (0.04 in.)\nmaximum\nnot applicable all concave features (radius)\nr16 None 2 \xb1 1 mm\n(0.08 \xb1 0.04 in.)\nnot applicable all required convex features (radius)\nr17* 5 10 mm (0.39 in.)\nminimum\nintersection of x22 and\ny9\nedge of info pads C and D\nr19 None 10 mm (0.4 in.)\nminimum (required)\n15 mm (0.6 in.)\n(recommended for\nergonomic reasons)\nnot applicable correctable cassette misalignment in any\nhorizontal direction\nx1\u2020 1, 2, 9 50 mm (1.97 in.)\nminimum\nbilateral datum plane inside of rear cassette side domains and the\npart of the cassette top domain above them\nx2\u2020 1, 9 75 mm (2.95 in.)\nmaximum\nbilateral datum plane outside of rear cassette side domains"),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 15\nSymbol\nUsed\nFigure\nNumber\nValue Specified Datum Measured from Boundary or Feature Measured to\nx3\u2020 1, 10, 12 125 mm (4.92 in.)\nminimum\nbilateral datum plane inside of front cassette side domains\nx4\u2021 1, 10, 12 8 mm (0.31 in.)\nminimum\nfarthest protrusion of\ncassette from bilateral\ndatum plane\nencroachment of cassette side domain on\nside grip pits\nx5 2, 4 76 \xb1 1 mm\n(2.99 \xb1 0.04 in.)\nbilateral datum plane outside of cassette top and bottom domains\nabove and below rear cassette side domains\nx6 2, 4, 9 112.5 mm (4.43 in.)\nmaximum\nbilateral datum plane encroachment of cassette top and bottom\ndomains on near side of vertical optical\nwafer sensing paths\nx7\u2021 2, 10 12 mm (0.47 in.)\nminimum\nfarthest protrusion of\ncassette from bilateral\ndatum plane\nencroachment of cassette top domain on\nspace underneath robotic handling flanges\nx8",(0,i.yg)("em",{parentName:"p"}," 5 12.5 mm (0.49 in.) bilateral datum plane end of line segment along center of center\ncassette sensing pad\nx9 1, 2, 4, 10,\n12\n167 mm (6.57 in.)\nmaximum\nbilateral datum plane left and right side of cassette\nx10\u2021 1, 10, 12 166 \xb1 1 mm\n(6.54 \xb1 0.04 in.)\nbilateral datum plane rim of opening of side grip pits\nx11 4, 12 166 mm (6.54 in.) bilateral datum plane origin of radius of fork-lift pin hole\nx12 4, 9 125 mm (4.92 in.)\nminimum\nbilateral datum plane encroachment of cassette bottom domain on\nfar side of vertical optical wafer sensing\npaths\nx13")," 5 88.5 mm (3.48 in.) bilateral datum plane near end of line segment along center of\nfront cassette sensing pads\nx14",(0,i.yg)("em",{parentName:"p"}," 5 118.5 mm (4.67 in.) bilateral datum plane far end of line segment along center of front\ncassette sensing pads\nx15 4, 12 132 mm (5.2 in.)\nmaximum\nbilateral datum plane intersection of cassette bottom domain and\nconveyor rail\nx16 4, 12 140 \xb1 1 mm\n(5.51 \xb1 0.04 in.)\n(required)\n140 \xb1 0.25 mm\n(5.512 \xb1 0.010 in.)\n(recommended for\nroller conveyors)\nbilateral datum plane end of conveyor rail and encroachment of\ncassette bottom domain on fork-lift area\nx17")," 5 17.5 mm (0.69 in.) bilateral datum plane line segment along center of rear cassette\nsensing pads\nx21",(0,i.yg)("em",{parentName:"p"}," 5 30 mm (1.18 in.) bilateral datum plane origin of radius r14 at center of info pads A\nand B\nx22")," 5 70 mm (2.76 in.) bilateral datum plane origin of radius r17 at center of info pads C\nand D\nx25\u2021 14, 16 30 mm (1.18 in.)\nminimum\nbilateral datum plane far end of top and bottom cassette\nidentification tag areas\nx27 None \xb1 1 mm (\xb1 0.04 in.)\nflatness over tag area\nbilateral datum plane  surface of side cassette identification tag\narea\ny1\u2020 1 3 mm (0.12 in.)\nmaximum\nfacial datum plane origin of r2 and r3 on bilateral datum plane\ny2\u2021 1, 7, 8 10 \xb1 1 mm\n(0.39 \xb1 0.04 in.)\nfacial datum plane front wall of side grip pits\ny3\u2021 1, 7, 8 10 \xb1 1 mm\n(0.39 \xb1 0.04 in.)\nfacial datum plane rear wall of side grip pits"),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 16\nSymbol\nUsed\nFigure\nNumber\nValue Specified Datum Measured from Boundary or Feature Measured to\ny4 1, 2, 6 85 mm (3.35 in.)\nmaximum\nfacial datum plane rear of front cassette side domains and the\npart of the cassette top domain above them\ny5\u2020 1, 6 120 mm (4.72 in.)\nminimum\nfacial datum plane front of rear cassette side domains\ny6 1, 6 152 mm (5.98 in.)\nmaximum\nfacial datum plane rear of rear cassette side domains\ny7\u2021 2, 7 2 \xb1 0.5 mm\n(0.08 \xb1 0.02 in.)\nfacial datum plane rear side of top robotic handling flange\nsupports\ny8\u2021 2, 7 2 \xb1 0.5 mm\n(0.08 \xb1 0.02 in.)\nfacial datum plane front side of top robotic handling flange\nsupports\ny9",(0,i.yg)("em",{parentName:"p"}," 5 92.5 mm (3.64 in.) facial datum plane front end of the line segment along center of\nrear carrier sensing pads and origin of\nradius r17 at center of info pads C and D\ny10")," 5 123.5 mm (4.86 in.) facial datum plane rear end of the line segment along center of\nrear carrier sensing pads and origin of\nradius r14 at center of info pads A and B\ny11\u2020 1, 6 85 mm (3.35 in.)\nmaximum\nfacial datum plane front of front cassette side domains\ny14\u2021 None 142 mm (5.59 in.)\nmaximum\nfacial datum plane front of the cassette top\ny15 2, 4, 6 95 mm (3.74 in.)\nmaximum\nfacial datum plane encroachment of cassette top and bottom\ndomains on vertical optical wafer sensing\npaths\ny16 2, 4, 6, 16 155 \xb1 1 mm\n(6.10 \xb1 0.04 in.)\nfacial datum plane rear end of cassette top and bottom domains\ny17",(0,i.yg)("em",{parentName:"p"}," 5 27.5 mm (1.08 in.) facial datum plane line segment along center of center cassette\nsensing pad\ny18 5 40.2 mm (1.58 in.) facial datum plane near end of line segment along center of\nfront cassette sensing pads\ny19")," 5 61.1 mm (2.41 in.) facial datum plane far end of line segment along center of front\ncassette sensing pads\ny20\u2021 None 158 mm (6.22 in.) facial datum plane maximum protrusion of wafers toward the\nfront of the cassette\ny21 14 136 mm (5.35 in.)"),(0,i.yg)("p",null,"facial datum plane recommended center of label on top\ncassette identification tag area\ny22 16 145 mm (5.71 in.)"),(0,i.yg)("p",null,"facial datum plane recommended center of label on bottom\ncassette identification tag area\ny23 4, 6 140 mm (5.51 in.)\nmaximum\nfacial datum plane rear of cassette bottom domain outside of x5\ny24\u2021 16 136 mm (5.35 in.)\nmaximum\nfacial datum plane near side of bottom cassette identification\ntag area\ny25\u2021 14 127 mm (5.00 in.)\nmaximum\nfacial datum plane near side of top cassette identification tag\narea\ny26\u2021 14 145 mm (5.71 in.)\nminimum\nfacial datum plane far side of top cassette identification tag\narea\ny27\u2021 15 9 mm (0.35 in.)\nminimum\nfacial datum plane front side of side cassette identification tag\narea\ny28\u2021 15 9 mm (0.35 in.)\nminimum\nfacial datum plane rear side of side cassette identification tag\narea\ny29 13 89 mm (3.50 in.) facial datum plane axis of rotation of fork-lift area\nz1 8, 12 0 mm (0 in.) minimum horizontal datum plane bottom of cassette bottom domain"),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 17\nSymbol\nUsed\nFigure\nNumber\nValue Specified Datum Measured from Boundary or Feature Measured to\nz2",(0,i.yg)("em",{parentName:"p"}," 5, 8, 12 2 mm (0.08 in.)\nmaximum\nhorizontal datum plane bottom of carrier sensing pads and info pads\n(when down) and advancing box sensing\npads (on FOUP only, see SEMI E47.1)\nz3 8, 12 7 \xb1 1 mm\n(0.28 \xb1 0.04 in.)\nhorizontal datum plane bottom of conveyor rail between x15 and\nx16\nz4 8, 12 15 \xb1 1 mm\n(0.59 \xb1 0.04 in.)\nhorizontal datum plane cassette bottom outside of x16\nz5 8, 9 10 mm (0.39 in.)\nminimum)\nhorizontal datum plane top of pod latch-pin hole\nz6\u2020 6, 8, 9, 12 21 mm (0.83 in.)\nmaximum\nhorizontal datum plane top of cassette bottom domain\nz7\u2021 8, 12 35 \xb1 1 mm\n(1.38 \xb1 0.04 in.)\nhorizontal datum plane bottom point of bottom side grip pits\nz8\u2020 6, 9, 12 33 mm (1.30 in.) horizontal datum plane bottom nominal wafer seating plane\nz9\u2021 8, 12 45 \xb1 1 mm\n(1.77 \xb1 0.04 in.)\nhorizontal datum plane bottom of vertical sides of bottom side grip\npits\nz10\u2020 10, 11 0 \xb1 0.5 mm\n(0.00 \xb1 0.02 in.)\neach nominal wafer\nseating plane\nentire bottom of the wafer\nz11\u2020 10, 11 see Table 2 each nominal wafer\nseating plane\nencroachment of cassette side domains on\nclearance above the wafer\nz12\u2020 6, 9, 10,\n11, 12\nsee Table 2 each nominal wafer\nseating plane\nadjacent nominal wafer seating planes\nz13\u2021 7, 10 24 \xb1 1 mm\n(0.94 \xb1 0.04 in.)\ntop nominal wafer\nseating plane\nbottom wall of top side grip pits\nz14\u2021 7, 10 1 \xb1 1 mm\n(0.04 \xb1 0.04 in.)\ntop nominal wafer\nseating plane\ntop point of top side grip pits\nz15\u2020 6, 9, 10 13 mm (0.51 in.)\nminimum\ntop nominal wafer\nseating plane\nbottom of cassette top domain\nz16\u2021 7, 10 9 \xb1 1 mm\n(0.35 \xb1 0.04 in.)\nlowest point of underside\nof top robotic flange\nencroachment of cassette top domain on\nspace underneath robotic handling flange\nz17\u2021 7, 10 26 \xb1 1 mm\n(1.02 \xb1 0.04 in.)\ntop nominal wafer\nseating plane\nbottom of top robotic handling flanges\nz18 6, 7, 9, 10 30 mm (1.18 in.)\nmaximum\ntop nominal wafer\nseating plane\ntop of cassette top domain\nz19 8, 12 24 mm (0.94 in.) horizontal datum plane origin of radius of cassette sensing hole\nz20\u2021 8, 12 60 \xb1 1 mm\n(2.36 \xb1 0.04 in.)\ntop nominal wafer\nseating plane\ntop wall of bottom side grip pits\nz21\u2021 7, 10 9 \xb1 1 mm\n(0.35 \xb1 0.04 in.)\ntop nominal wafer\nseating plane\ntop of vertical sides of top side grip pits\nz22 8, 12 20 mm (0.79 in.)\nminimum\nhorizontal datum plane top of fork-lift pin hole and upper limit of\nvolume bounded by r10\nz23\u2020 10 3 mm (0.12 in.)\nmaximum\neach nominal wafer\nseating plane\nbottom of wafer extraction volume\nz24\u2021 7, 10 4 \xb1 1 mm\n(0.16 \xb1 0.04 in.)\nlowest point of underside\nof top robotic flange\ntop of top robotic handling flange\nz25\u2021 None \xb1 1 mm (\xb1 0.04 in.)\nflatness over tag area\nhorizontal datum plane  surface of top and bottom cassette\nidentification tag areas\nz26")," 5 9 mm (0.35 in.)\nminimum\nhorizontal datum plane bottom of info pads (when up)\nz27\u2021 15 64.5 mm (2.54 in.)\nmaximum\nhorizontal datum plane bottom end of side cassette identification tag\narea"),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 18\nSymbol\nUsed\nFigure\nNumber\nValue Specified Datum Measured from Boundary or Feature Measured to\nz28\u2021 15 124.5 mm (4.90 in.)\nminimum\nhorizontal datum plane top end of side cassette identification tag\narea\nz29 11 0.7 mm (0.028 in.)\nmaximum\neach nominal wafer\nseating plane\nencroachment of cassette side domains\nunder wafer extraction volume\nz99 15 94.5 mm (3.72 in.)"),(0,i.yg)("p",null,"horizontal datum plane     recommended center of label on side\ncassette identification tag area"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"These dimensions define external features that are also required for boxes.\n\u2020  These dimensions define internal features that are also required for boxes with non-removable cassettes.\n\u2021  These dimensions define optional features.\nTable 2  Pitch and Capacity Options\nOption\nNumber\nCassette Capacity\n(c)\nWafer Pitch\n(z12)\nWafer Clearance\n(z11)\nResulting Cassette Height\n(z8 \u2013 z1 + z12* (c \u2013 1) + z18)\n1 13 wafers 10 mm\n(0.39 in.)\n6 mm (0.24 in.)\nminimum\n183 mm (7.20 in.) maximum\n2 25 wafers 10 mm\n(0.39 in.)\n6 mm (0.24 in.)\nminimum\n303 mm (11.93 in.) maximum\n3                  not                  yet                  defined\n4                  not                  yet                  defined")),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 19\nAPPENDIX 1\nAPPLICATION NOTES\nNOTE:  The  material  in  this  appendix  is  an  official  part  of\nSEMI  E1.9  and  was  approved  by  full  letter  ballot  procedures\non   December   18,   1998.   The   recommendations   in   this\nappendix are optional and are not required to conform to this\nstandard.\nA1-1    The  cassette  capacity  is  intended  to  include  one\ntest  wafer.  It  is  recommended  that  process  equipment\nbe  designed  for  12  or  24  product  wafers,  but  tool\nrobotics should reach all slots.\nNOTE:  The  carrier  capacity  need  not  be  the  same  as  the\ntransport  group  size,  the  process  batch  size,  or  the  virtual\ntracking unit size.\nA1-2    The  shape  of  the  features  holding  the  wafers  is\nnot  specified  in  this  standard.    However,  a  mizo  tooth\nshape  (an  exaggerated  version  of  which  is  shown  in\nFigure A1-1) is recommended.  It is also recommended\nthat  the  surface  that  touches  the  wafer  have  a  large\nradius   to   minimize   stress   on   the   wafer   and   the\nsupporting   feature.      It   is   recommended   that   the\nsupporting  feature  touch  the  wafer  only  on  the  back\nside  and  far  enough  away  from  the  edge  to  avoid\ncontact  with  the  wafer  notch  (if  any)  in  any  radial\norientation.\nwafer\ntooth"),(0,i.yg)("p",null,"Figure A1-1\nMizo Tooth"),(0,i.yg)("p",null,"A1-3    In  general,  it  is  recommended  that  the  wafer\nnotch  and/or  its  fiducial  identification  marks  be  kept\ntoward  the  front  of  the  cassette  and  the  front  of  the\ncassette  top  extend  no  farther  than  y14  from  the  facial\ndatum plane, so that the identification marks on the top\nwafer can be read without removing the wafer.\nA1-4    Extra  clearance  (larger  than  the  pitch)  has  been\nadded   below   the   bottom   wafer   (for   non-random\nsequential  access  to  the  wafers  with  a  faster  or  less\nprecise  robot)  and  above  the  top  wafer  (for  accessing\nthe wafers in a vertical orientation), see Section 6.11.\nA1-5    If  wear  at  the  kinematic  couplings  is  a  concern\nwith  plastic  cassettes,  ceramic  or  metal  inserts  can  be\nused for the mating features.\nA1-6  Skewness, warp, rock, and stiffness are implicitly\ndefined in the geometric tolerances.\nA1-7    To  increase  the  stability  of  the  cassette  on  the\nkinematic  couplings,  the  points  on  the  cassette  bottom\nthat are the most distant from the lines connecting each\npair of coupling pins can be made as close as practical\nto the horizontal datum plane so that the cassette cannot\ntip very far off of the kinematic coupling pins.\nA1-8    Figure  A1-2  shows  several  paths  for  optically\nsensing  the  presence  and  planarity  of  wafers  in  the\ncassette.  Also  shown  are  the  two  vertical  paths  for\nsensing how far the wafers protrude."),(0,i.yg)("p",null,"Figure A1-2\nOptical Sensing Paths"),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 20\nA1-9  Figure A1-3 shows a small-footprint cassette that\nconforms  to  the  requirements  of  this  specification.  In\norder to prevent such a small cassette from being set on\nthe  kinematic  couplings  in  the  wrong  orientation,  a\nframe  such  as  shown  in  Figure  A1-4  can  be  placed\naround  the  couplings.  In  order  to  not  interfere  with  the\nkinematic  couplings  alignment  function,  the  frame  can\nextend   no   further   than   r19   from   the   maximum\nboundaries of a cassette.\nNOTE:  If  the  bottom  of  the  cassette  does  not  extend  below\nthe  bottom  conveyor  rail,  the  conveyor  rail  may  become\ncontaminated and may distribute particles."),(0,i.yg)("p",null,"Figure A1-3\nSmall-Footprint Cassette"),(0,i.yg)("p",null,"Figure A1-4\nFrame to Prevent Misalignment"),(0,i.yg)("p",null,"A1-10  Conveyor rail edges need to be well defined for\nsmooth  guidance  and  to  avoid  vibration.  Thus,  the\nminimum   radius   on   the   edge   that   does   not   create\nparticles   is   recommended.   For   similar   reasons,   the\ntolerance    on    conveyor    rail    parallelism    and    on\ndimension x16  should  be  kept  as  small  as  possible  for\nthe materials used.\nA1-11    Table  A1-1  can  be  used  for  communicating\nwhich  optional  features  are  present  on  cassettes  that\ncomply with this specification.\nA1-12    In  general,  info  pad  A  (on  the  lower  left  in\nFigure 5) was intended to indicates\nthe carrier capacity\n(the  number  of  wafers).    For  example,  info  pad  A  was\npreviously  defined  to  be  in  the  down  position  (at  z2\nabove  horizontal  datum  plane)  if  the  carrier  holds  13\nwafers  and  was  previously  defined  to  be  in  the  up\nposition  (at  z26  above  horizontal  datum  plane)  if  the\ncarrier  holds  25  wafers.    Info  pad  A  is  intended  to  be\nread with a mechanical switch or optical sensor.\nA1-13    In  general,  info  pad  B  (on  the  lower  right  in\nFigure  5)  was  intended  to  indicates\nthe  carrier  type\n(cassette  or  box,  etc.).    For  example,  info  pad  B  was\npreviously  defined  to  be  in  the  down  position  (at  z2\nabove horizontal datum plane) if the carrier is a cassette\nand  was  previously  defined  to  be  in  the  up  position  (at\nz26  above  horizontal  datum  plane)  if  the  carrier  is  a\nbox.      Info   pad   B   is   intended   to   be   read   with   a\nmechanical switch or optical sensor.\nA1-14    Info  pads  C  and  D  (slightly  forward  and  to  the\noutside  of  info  pads  A  and  B)  are  intended  to  show\nwhether the carrier is dedicated to the front-end-of-line\n(FEOL)  part  of  the  fabrication  process  (before  any\nmetal layers have been deposited on the wafer) or to the\nback-end-of-line (BEOL) part of the fabrication process\n(during  which  metal  contamination  may  be  present).  If\nsuch carrier differentiation is required by the user, info\npads  C  and  D  are  recommended  to  be  down  and  up\n(respectively)  for  a  front-end-of-line  carrier  and  the\nopposite for a back-end-of-line carrier. Info pads C and\nD  are  intended  to  interact  with  a  mechanical  pin.    See\napplication note R1-2 in SEMI 15.1 for a discussion of\nhow  to  use  pins  to  differentiate  FEOL  and  BEOL\ncarriers."),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 21\nTable A1-1  Open Cassette Optional Features Checklist\nSection                            Optional                            Feature                            Choice\n6. 9 carrier capacity (c)\n13 wafers  or\n25 wafers\n6. 7.4 slant on 2 required fork-lift pick-up areas\nangle \u03c9 = ____ (0\xb0 \u2264 \u03c9 \u2264 2\xb0)\n6. 4 4 robotic handling flanges\nyes or\nno\n6. 3 4 pentagonal side grip pits\nyes or\nno\n6. 7.1 features that prevent wafer creep-out\nyes or\nno\n6. 1 full 15 mm lead in provided by 3 features\nthat mate with kinematic coupling pins\nprimary kinematic coupling pins\nyes or"),(0,i.yg)("p",null,"no\nand\nsecondary kinematic coupling pins\nyes or"),(0,i.yg)("p",null,"no\n6. 8.1 top cassette identification tag area\nyes or\nno\n6. 8.3 bottom cassette identification tag area\nyes or\nno\n6. 8.2 side cassette identification tag area (on front\nright side domain)\nyes or\nno"),(0,i.yg)("p",null,"NOTICE:  These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the\napplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability\nof the standards set forth herein for any particular application. The determination of the suitability of the standard is\nsolely  the  responsibility  of  the  user.    Users  are  cautioned  to  refer  to  manufacturer's  instructions,  product  labels,\nproduct  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are\nsubject to change without notice.\nThe  user's  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights are entirely their own responsibility."),(0,i.yg)("p",null,"SEMI E1.9-0701\nE2\n\xa9 SEMI 1994, 2004 22\nRELATED INFORMATION 1\nNOTE:  This  related  information  is  not  an  official  part  of\nSEMI E1.9, and it is not intended to modify or supersede the\nstandard  in  any  way.  This  information  was  inserted  by  the\nNorth America Physical Interfaces and Carriers Committee to\nalert  the  readers  to  potential  changes  to  this  provisional\nstandard.\nR1-1    A  revision  ballot  will  be  submitted  to  insert  a\nstatement  that  application  of  info  pads  C  and  D  are\nreserved   to   be   defined   by   the   user   (for   example,\ndistinguishing between FEOL and BEOL carriers).\nNOTICE:  These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user.  Users are cautioned to refer to manufacturer's\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user's  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational),3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI E2-93 \xa9 SEMI 1986, 2003 1\nSEMI E2-93 (Withdrawn 1103)\nSPECIFICATIONS FOR QUARTZ AND HIGH TEMPERATURE WAFER\nCARRIERS\nThese  specifications  were  technically  reapproved  by  the  Physical  Interfaces  &  Carriers  Committee  and  are\nthe  direct  responsibility  of  the  North  American  Physical  Interfaces  &  Carriers  Committee.  Current  edition\napproved  by  the  North  American  Regional  Standards  Committee  in  October  1998.  Initially  available  at\n",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"  February  1999;  to  be  published  February  1999.  Originally  published  in  1986;  previous\npublished revision in 1996.\nNOTICE:  This  document  was  balloted  and  approved\nfor withdrawal in 2003.\n1  Scope"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1          These     specifications     cover     the     dimensional\nrequirements  for  quartz  and  high  temperature  wafer\ncarriers   used   in   processing   wafers.   These   general\nrequirements   assist   in   the   compatibility   of   wafer\ncarriers    and    most    automated    wafer    processing\nequipment.   Wafer   pre-orientation   is   recommended\nbefore  transferring  wafers  into  quartz  carriers  to  avoid\ninterference  between  the  flat  fiducial(s)  and  carrier\nslots.  These  standards  are  intended  to  promote  the\ninterchangeability  of  wafer  carriers  and  encourage  the\nproduction    of    equipment    suitable    to    a    greater\npercentage of the market."),(0,i.yg)("li",{parentName:"ol"},"2    The  design  definitions  of  SEMI  Wafer  Carrier\nSpecifications  assume  compliance  to  wafer  dimensions\ndefined in SEMI M1, M3, or M9. For a wafer carrier to\nbe  said  to  \u201cmeet  the  SEMI  specifications,\u201d  it  must  be\nmanufactured within the dimensional limits of the given\nspecification,  and  in  addition  be  dimensionally  stable\nwithin   specification   when   used   in   accordance   with\nmanufacturer's  recommendations.  Since  wafer  carriers\nare   manufactured   from   a   number   of   different   raw\nmaterials  and  several  different  manufacturing  methods,\nit   is   up   to   each   manufacturer   to   determine   the\nrecommended  usage  for  each  wafer  carrier  type.  The\nspecifications    were    not    established    nor    do    they\nrepresent   or   suggest   a   means   to   obtain   any   ideal\nefficiencies in wafer processing results or quality of end\nproduct."),(0,i.yg)("li",{parentName:"ol"},"3      For   referee   purposes,   SI   (System   International,\ncommonly called metric) units shall be used for 80 mm\nand larger diameter wafers.\n2  Selected Definitions"),(0,i.yg)("li",{parentName:"ol"},"1  For  illustrations  of  terms,  see  Figure  1  for  Carrier\nStyle  1,  and  Figure  2  for  Carrier  Style  2.  Dimensions\nand tolerances are given in Table 1 of the standards for\ncarriers of the appropriate wafer diameter."),(0,i.yg)("li",{parentName:"ol"},"1.1  base  \u2014 the  material  at  the  bottom  of  the  carrier\nthat the carrier rests on when placed on a flat reference\nsurface."),(0,i.yg)("li",{parentName:"ol"},"1.2  bottom plane \u2014 a horizontal plane tangent to the\nbase."),(0,i.yg)("li",{parentName:"ol"},"1.3  end  \u2014 either  end  of  carrier  parallel  to  wafer\nplane."),(0,i.yg)("li",{parentName:"ol"},"1.4  lift access \u2014 the clearance space used to insert an\nimplement to pick up a wafer carrier."),(0,i.yg)("li",{parentName:"ol"},"1.5  side  \u2014 either  one  of  the  sides  perpendicular  to\nthe wafer plane.\n3  Dimension Definitions\nSymbol\nA\nWafer Height \u2014 distance from the horizontal center line\nof the wafer to the bottom plane\nB\nBase Width \u2014 the outside dimension of the base from\nside to side\nC    Base Length \u2014 length of the base from end to end\nD\nLift Access Height \u2014 distance from horizontal\ncenterline of lift access opening to bottom plane\nE\nLift Access Spacing \u2014 distance from center line to\ncenter line of lift access opening\nF\nLift Access Opening \u2014 size of opening for the insertion\nof an implement to pick up the carrier\nG\nBase End to First Slot \u2014 the distance from either end of\nthe carrier to the first slot on same end\nH\nSlot Spacing \u2014 the distance from the center line of one\nslot to the center line of the adjacent slot\nI\nEnd Slot to other End Slot \u2014 the center line of the first\nslot on either end to the center line of the slot on the\nother end\nJ\nPocket Size \u2014 the diameter of a circle coincident to the\nbottom of all wafer slots in a wafer position\nK\nBase Side to Wafer Center line \u2014 horizontal distance\nfrom the vertical wafer center line to either side of the\nbase\nL\nCarrier Region \u2014 region enclosed by the greatest\nincluded angle between a line drawn from the center\npoint of the wafer and the outermost member of the\ncarrier on one side and a similar line on the other side\nP    Separation \u2014 separation of wafers when placed in slots")),(0,i.yg)("p",null,"SEMI E2-93 \xa9 SEMI 1986, 2003 2\n4  Referenced Documents\nSEMI      M1      \u2014      Specifications      for      Polished\nMonocrystalline Silicon Wafers\nSEMI   M3   \u2014   Specifications   for   Polished   Mono-\ncrystalline Sapphire Substrates\nSEMI   M9   \u2014   Specifications   for   Polished   Mono-\ncrystalline Gallium Arsenide Slices"),(0,i.yg)("p",null,"Figure 1\nStyle 1: Non-Contiguous 25 & 50 Slot"),(0,i.yg)("p",null,"Figure 2\nStyle 2: Contiguous 25 & 50 Slot"),(0,i.yg)("p",null,'SEMI E2-93 \xa9 SEMI 1986, 2003 3\nAPPLICATION NOTE\nNOTE:  The  material  contained  in  these  application  notes  is  not  an  official  part  of  SEMI  E2  and  is  not  meant  to  modify  or\nsupersede  it  in  any  way.  Rather,  these  notes  are  provided  primarly  as  a  source  of  information  to  aid  in  the  application  of  the\nstandard, as such, they are to be considered as reference material only. The standard should be referred to in all cases.\nTable   A1-1   lists   the   dimensions   in   linear,   versus\nangular,    measurements    for    ease    of    dimensional\nverification.    The    dimensions    fall    within    SEMI\nspecification;  however,  they  correspond  closer  to  an\n\u201cL\u201d  angular  dimension  of  140  degrees  versus  the  150\ndegrees.  The  figures  A1-1  and  A1-2  illustrate  these\ndimensions  for  non-contiguous  and  contiguous  style\nquartz carriers.\nA1-1 Carrier \u2014 Dimension L\nAutomated  mass  transfer  of  silicon  wafers  requires\nedge   contact   below   the   centerline   of   the   wafer\naccording  to  Table  1.  These  dimensions  have  been\ndetermined  as  the  minimum  distance  below  the  wafer\ncenter line allowing the gripping mechanism to overlap\nthe   vertical   tangent   of   the   wafer   edge   below   the\ncenterline.   This   overlap   allows   the   wafers   to   be\npassively  crattled.  Contacting  the  wafer  any  higher\ntoward the centerline will require clamping force on the\nwafers.\nTable A1-1\nWafer Size 100 mm 125 mm 150 mm 200 mm\nA 18 mm 21 mm 25 mm 32 mm\nStyle I & II (0.70") (0.82") (1.00") (1.25")'),(0,i.yg)("p",null,"Figure A1-1\nStyle 1: Non-Contiguous"),(0,i.yg)("p",null,"SEMI E2-93 \xa9 SEMI 1986, 2003 4"),(0,i.yg)("p",null,"Figure A1-2\nStyle 2: Contiguous"),(0,i.yg)("p",null,"NOTICE: These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the\napplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability\nof the standards set forth herein for any particular application. The determination of the suitability of the standard is\nsolely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer's  instructions,  product  labels,\nproduct  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are\nsubject to change without notice.\nThe  user's  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI E2.2-93 \xa9 SEMI 1988, 2003 1\nSEMI E2.2-93 (Withdrawn 1103)\nSTANDARD FOR 200 mm QUARTZ AND HIGH TEMPERATURE\nWAFER CARRIERS\nThis standard was technically reapproved by the Physical Interfaces & Carriers Committee and is the direct\nresponsibility of the North American Physical Interfaces & Carriers Committee. Current edition approved by\nthe  North  American  Regional  Standards  Committee  in  October  1998.  Initially  available  at  ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"\nFebruary 1999; to be published February 1999. Originally published in 1988; previous published revision in"),(0,i.yg)("h1",{id:"1996"},"1996"),(0,i.yg)("ol",{start:1996},(0,i.yg)("li",{parentName:"ol"},"NOTICE: This document was balloted and approved for withdrawal in 2003.\nNOTE: Terms and Dimensions used in this specification are defined in SEMI E2.\nDescription Style 1 \u2014  Non-Contiguous  (Figure 1)Style 2 \u2014  Contiguous  (Figure 2)\nSymbol\nA Wafer Height 105.6 mm REF\n(4.14 in. REF)"),(0,i.yg)("li",{parentName:"ol"},"6 mm REF\n(4.14 in. REF)\nB Base Width 66.040 mm \xb1 0.508 mm\n(2.600 in. \xb1 0.020 in.)"),(0,i.yg)("li",{parentName:"ol"},"040 mm \xb1 0.508 mm\n(2.600 in. \xb1 0.020 in.)\nD Lift Access Height 17.8 mm (0.70 in.) 17.8 mm  (0.70 in.)\nE Lift Access Spacing 178.562 mm \xb1 0.760 mm\n(7.030 in. \xb1 0.030 in.)"),(0,i.yg)("li",{parentName:"ol"},"940 mm \xb1 0.760 mm\n(6.100 in. \xb1 0.030 in.)\nF Lift Access Opening 6.0 mm (0.236 in.) min. same\nJ Pocket Size (DIA) 202 mm \xb1 0.500 mm\n(7.953 in. \xb1 0.020 in.)\n202 mm \xb1 0.500 mm\n(7.953 in. \xb1 0.020 in.)\nK Base Side to Wafer Centerline 33.02 mm \xb1 0.254 mm\n(1.300 in. \xb1 0.010 in.)\n1/2 B \xb1 0.254 mm\n(1.300 in. \xb1 0.010 in.)\nL                          Carrier                          Region\n150\xb0 max. 125\xb0 max.\nP Separation \xf3 Wafer to Wafer \u2265 10% H \u2265 10% H\n25 Capacity\nC Base Length C = 195.15 mm \xb1 0.076 mm\n(7.683 in. \xb1 0.003 in.)"),(0,i.yg)("li",{parentName:"ol"},"750 mm \xb1 0.076 mm\n(6.250 in. \xb1 0.003 in.)\nG Base End to 1st Slot G = 21.374 mm \xb1 0.076 mm\n(0.8415 \xb1 0.003 in.)"),(0,i.yg)("li",{parentName:"ol"},"175 mm \xb1 0.076 mm\n(0.125 in. \xb1 0.003 in.)\nH                           Slot                           Spacing\n(non-accumulative)"),(0,i.yg)("li",{parentName:"ol"},"350 mm \xb1 0.076 mm\n(0.250 in. \xb1 0.003 in.)"),(0,i.yg)("li",{parentName:"ol"},"350 mm \xb1 0.076 mm\n(0.250 in. \xb1 0.003 in.)\nI End Slot to End Slot 152.400 mm \xb1 + 0.076 mm\n(6.000 in. \xb1 0.003 in.)"),(0,i.yg)("li",{parentName:"ol"},"400 mm \xb1 + 0.076 mm\n(6.000 in. \xb1 0.003 in.)\n50 Capacity\nC                            Base                            Length                            195.148 mm \xb1 0.076 mm\n(7.683 in. \xb1 0.003 in.)"),(0,i.yg)("li",{parentName:"ol"},"750 mm \xb1 0.076 mm\n(6.260 in. \xb1 0.003 in.)\nG Base End to 1st Slot 19.787 mm \xb1 0.076 mm\n(0.779 in. \xb1 0.003 in.)"),(0,i.yg)("li",{parentName:"ol"},"175 mm \xb1 0.076 mm\n(0.125 in. \xb1 0.003 in.)\nH                           Slot                           Spacing\n(non-accumulative)"),(0,i.yg)("li",{parentName:"ol"},"18 mm \xb1 0.08 mm\n(0.125 in. \xb1 0.003 in.)"),(0,i.yg)("li",{parentName:"ol"},"18 mm \xb1 0.08 mm\n(0.125 in. \xb1 0.003 in.)\nI End Slot to End Slot 155.575 mm \xb1 0.076 mm\n(6.125 in. \xb1 0.003 in.)"),(0,i.yg)("li",{parentName:"ol"},"575 mm \xb1 0.076 mm\n(6.125 in. \xb1 0.003 in.)")),(0,i.yg)("p",null,"SEMI E2.2-93 \xa9 SEMI 1988, 2003 2\nNOTICE: These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the\napplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability\nof the standards set forth herein for any particular application. The determination of the suitability of the standard is\nsolely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer's  instructions,  product  labels,\nproduct  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are\nsubject to change without notice.\nThe  user's  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational),3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI E2.3-93 \xa9 SEMI 1993, 2003 1\nSEMI E2.3-93 (Withdrawn 1103)\nSTANDARD FOR 100 mm QUARTZ AND HIGH TEMPERATURE\nWAFER CARRIERS\nThis standard was technically reapproved by the Physical Interfaces & Carriers Committee and is the direct\nresponsibility of the North American Physical Interfaces & Carriers Committee. Current edition approved by\nthe  North  American  Regional  Standards  Committee  in  October  1998.  Initially  available  at  ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"\nFebruary 1999; to be published February 1999. Originally published in 1993; previous published revision in\n1996.\nNOTICE: This document was balloted and approved for withdrawal in 2003.\nNOTE: Terms and Dimensions used in this specification are defined in SEMI E2.\nDescription Style 1 \u2014  Non-Contiguous  (Figure 1) Style 2 \u2014  Contiguous  (Figure 2)\nSymbol\nA Wafer Height 57.0 mm \xb1 0.5 mm (2.25 in. \xb1 0.020 in.)    57.0 mm \xb1 0.5 mm (2.25 in. \xb1 0.020 in.)\nB                          Base                          Width                          39.1 mm \xb1 0.25 mm\n(1.54 in. \xb1 0.010 in.)\n39. 1 mm \xb1 0.25 mm\n(1.54 in. \xb1 00.010 in.)\nD Lift Access Height 17.8 mm (0.70 in.) min. 17.8 mm (0.70 in.) min.\nE Lift Access Spacing 134.5 \xb1 0.50 mm (5.296 in. \xb1 0.02 in.) 109.2 mm \xb1 0.5 mm (4.30 in. \xb1 0.02 in.)\nF Lift Access Opening 8 mm I.D. (3.15 in. I.D.) min. 8 mm I.D. (3.15 in. I.D.) min.\nJ Pocket Size (DIA) 101.6 mm \xb1 0.5 mm (4.00 in. \xb1 0.020 in.)  101.6 mm \xb1 0.5 mm (4.00 in. \xb1 0.020 in.)\nK Base Side to Wafer Centerline 1/2 B \xb1 0.25 mm (0.01 in.) 1/2 B \xb1 0.25 mm (0.01 in.)\nL                       Carrier                       Region\n150\xb0 max. 125\xb0 max.\nP Separation \xf3 Wafer to Wafer \u2265 10% H \u2265 10% H\n25 Capacity\nC                         Base                         Length                         145.7 mm \xb1 0.076 mm\n(5.736 in. \xb1 0.003 in.)\n119. 00 \xb1 0.076 mm\n(4.688 in. \xb1 0.003 in.)\nG Base End to 1st Slot 15.7 mm \xb1 0.076 mm\n(0.618 in. \xb1 0.003 in.)\n2. 390 mm \xb1 0.076 mm\n(0.094 in. \xb1 0.003 in.)\nH                         Slot                         Spacing\n(non-accumulative)\n4. 76 mm \xb1 0.051 mm\n(0.1875 in. \xb1 0.002 in.)\n4. 76 mm \xb1 0.051 mm\n(0.1875 in. \xb1 0.002 in.)\nI End Slot to End Slot 114.3 mm \xb1 0.076 mm\n(4.500 in. \xb1 0.003 in.)\n114. 3 mm \xb1 0.076 mm\n(4.500 in. \xb1 0.003 in.)\n50 Capacity\nC                         Base                         Length                         145.7 mm \xb1 0.076 mm\n(5.736 in. \xb1 0.003 in.)\n121. 46 mm \xb1 0.076 mm\n(4.782 in. \xb1 0.003 in.)\nG Base End to 1st Slot 14.50 mm \xb1 0.076 mm\n(0.571 in. \xb1 0.003 in.)\n2. 390 mm \xb1 0.076 mm\n(0.094 in. \xb1 0.003 in.)\nH                         Slot                         Spacing\n(non-accumulative)\n2. 381 mm \xb1 0.051 mm\n(0.09375 in. \xb1 0.002 in.)\n2. 381 mm \xb1 0.051 mm\n(0.09375 in. \xb1 0.002 in.)\nI End Slot to End Slot 116.69 \xb1 0.076 mm\n(4.594 in. \xb1 0.003 in.)\n116. 69 mm \xb1 0.076 mm\n(4.594 in. \xb1 0.003 in.)\nNOTE 1: 25 capacity slot spacing is derived from SEMI E1.2.\nNOTE  2:  50  capacity  slot  spacing  is  SEMI  E1.2  divided  by  2;  to  insure  compatibility  for  wafer  transfer  between  Plastic  &  High  Temperature\nCarriers, the U.S. customary dimension is carried out to 5 decimals to eliminate accumulation in rounding error when multiplying times 49 spaces\nto achieve I."),(0,i.yg)("p",null,"SEMI E2.3-93 \xa9 SEMI 1993, 2003 2\nNOTICE: These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the\napplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability\nof the standards set forth herein for any particular application. The determination of the suitability of the standard is\nsolely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer's  instructions,  product  labels,\nproduct  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are\nsubject to change without notice.\nThe  user's  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."))}h.isMDXComponent=!0}}]);