###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 13:03:42 2025
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU/\ALU_OUT_reg[0] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.650
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.032
- Arrival Time                 17.399
= Slack Time                    2.634
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.634 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |    2.657 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |    2.685 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |    2.838 | 
     | CLK_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |    2.979 | 
     | CLK_M__L2_I0                         | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |    3.132 | 
     | CLK_M__L3_I1                         | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |    3.222 | 
     | CLK_M__L4_I3                         | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |    3.299 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.731 | 0.742 |   1.407 |    4.041 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.188 |   1.595 |    4.229 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.102 | 0.258 |   1.854 |    4.488 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.100 | 0.203 |   2.056 |    4.690 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.143 | 0.295 |   2.352 |    4.986 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.120 | 0.244 |   2.596 |    5.230 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.122 | 0.491 |   3.087 |    5.721 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.250 | 0.308 |   3.394 |    6.028 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.143 | 0.291 |   3.685 |    6.319 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.474 |   4.159 |    6.793 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   4.474 |    7.108 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.213 | 0.287 |   4.761 |    7.394 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.137 | 0.258 |   5.019 |    7.652 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.472 |   5.490 |    8.124 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   5.834 |    8.468 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.113 | 0.313 |   6.147 |    8.781 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M    | 0.246 | 0.308 |   6.455 |    9.089 | 
     | ALU/div_56/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.150 | 0.277 |   6.732 |    9.366 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.478 |   7.210 |    9.844 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |   7.550 |   10.184 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   7.890 |   10.524 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   8.206 |   10.840 | 
     | ALU/div_56/U69                       | C v -> Y v   | AND3X1M    | 0.288 | 0.420 |   8.626 |   11.259 | 
     | ALU/div_56/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.130 | 0.271 |   8.896 |   11.530 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.477 |   9.373 |   12.007 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.340 |   9.712 |   12.346 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |  10.049 |   12.682 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |  10.385 |   13.019 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.117 | 0.318 |  10.703 |   13.337 | 
     | ALU/div_56/U70                       | A v -> Y v   | AND2X1M    | 0.355 | 0.375 |  11.078 |   13.712 | 
     | ALU/div_56/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.133 | 0.290 |  11.369 |   14.003 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.472 |  11.841 |   14.475 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  12.183 |   14.817 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |  12.529 |   15.163 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.341 |  12.870 |   15.504 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |  13.208 |   15.842 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |  13.528 |   16.162 | 
     | ALU/div_56/U72                       | A v -> Y v   | AND2X1M    | 0.457 | 0.437 |  13.965 |   16.599 | 
     | ALU/div_56/U62                       | S0 v -> Y v  | CLKMX2X2M  | 0.103 | 0.286 |  14.251 |   16.885 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.466 |  14.716 |   17.350 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M    | 0.131 | 0.341 |  15.058 |   17.692 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  15.399 |   18.033 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |  15.744 |   18.378 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |  16.083 |   18.716 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M    | 0.133 | 0.342 |  16.425 |   19.059 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M    | 0.154 | 0.374 |  16.799 |   19.433 | 
     | ALU/U119                             | A0N v -> Y v | OAI2BB1X2M | 0.094 | 0.213 |  17.012 |   19.646 | 
     | ALU/U75                              | B0 v -> Y ^  | AOI211X2M  | 0.333 | 0.226 |  17.238 |   19.872 | 
     | ALU/U73                              | A2 ^ -> Y v  | AOI31X2M   | 0.186 | 0.161 |  17.398 |   20.032 | 
     | ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M  | 0.186 | 0.000 |  17.399 |   20.032 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.634 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |   -2.611 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |   -2.583 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |   -2.430 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |   -2.289 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |   -2.125 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |   -2.125 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |   -1.985 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRQX2M   | 0.080 | 0.001 |   0.650 |   -1.984 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.651
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.030
- Arrival Time                 14.640
= Slack Time                    5.390
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.390 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |    5.413 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |    5.441 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |    5.594 | 
     | CLK_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |    5.735 | 
     | CLK_M__L2_I0                         | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |    5.888 | 
     | CLK_M__L3_I1                         | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |    5.978 | 
     | CLK_M__L4_I3                         | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |    6.055 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.731 | 0.742 |   1.407 |    6.797 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.188 |   1.595 |    6.985 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.102 | 0.258 |   1.854 |    7.243 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.100 | 0.203 |   2.056 |    7.446 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.143 | 0.295 |   2.352 |    7.741 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.120 | 0.244 |   2.596 |    7.986 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.122 | 0.491 |   3.087 |    8.476 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.250 | 0.308 |   3.394 |    8.784 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.143 | 0.291 |   3.685 |    9.075 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.474 |   4.159 |    9.549 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   4.474 |    9.864 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.213 | 0.287 |   4.761 |   10.150 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.137 | 0.258 |   5.019 |   10.408 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.472 |   5.490 |   10.880 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   5.834 |   11.224 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.113 | 0.313 |   6.147 |   11.537 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M    | 0.246 | 0.308 |   6.455 |   11.845 | 
     | ALU/div_56/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.150 | 0.277 |   6.732 |   12.122 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.478 |   7.210 |   12.600 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |   7.550 |   12.940 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   7.890 |   13.280 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   8.206 |   13.596 | 
     | ALU/div_56/U69                       | C v -> Y v   | AND3X1M    | 0.288 | 0.420 |   8.626 |   14.015 | 
     | ALU/div_56/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.130 | 0.271 |   8.896 |   14.286 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.477 |   9.373 |   14.763 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.340 |   9.712 |   15.102 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |  10.049 |   15.438 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |  10.385 |   15.775 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.117 | 0.318 |  10.703 |   16.093 | 
     | ALU/div_56/U70                       | A v -> Y v   | AND2X1M    | 0.355 | 0.375 |  11.078 |   16.468 | 
     | ALU/div_56/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.133 | 0.290 |  11.369 |   16.759 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.472 |  11.841 |   17.231 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  12.183 |   17.573 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |  12.529 |   17.919 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.341 |  12.870 |   18.260 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |  13.208 |   18.598 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |  13.528 |   18.918 | 
     | ALU/div_56/U72                       | A v -> Y v   | AND2X1M    | 0.457 | 0.437 |  13.965 |   19.354 | 
     | ALU/U123                             | A0N v -> Y v | OAI2BB1X2M | 0.092 | 0.301 |  14.266 |   19.656 | 
     | ALU/U78                              | B0 v -> Y ^  | AOI211X2M  | 0.328 | 0.222 |  14.488 |   19.878 | 
     | ALU/U77                              | A2 ^ -> Y v  | AOI31X2M   | 0.205 | 0.152 |  14.640 |   20.029 | 
     | ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M  | 0.205 | 0.000 |  14.640 |   20.030 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.390 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |   -5.367 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |   -5.339 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |   -5.185 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |   -5.045 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |   -4.881 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |   -4.881 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |   -4.741 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX2M   | 0.080 | 0.002 |   0.651 |   -4.738 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.652
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.033
- Arrival Time                 11.996
= Slack Time                    8.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.000 |       |   0.000 |    8.037 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |    8.060 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |    8.088 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |    8.242 | 
     | CLK_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |    8.382 | 
     | CLK_M__L2_I0                         | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |    8.536 | 
     | CLK_M__L3_I1                         | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |    8.625 | 
     | CLK_M__L4_I3                         | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |    8.703 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.731 | 0.742 |   1.407 |    9.444 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.188 |   1.595 |    9.632 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.102 | 0.258 |   1.854 |    9.891 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.100 | 0.203 |   2.056 |   10.093 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.143 | 0.295 |   2.352 |   10.389 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.120 | 0.244 |   2.596 |   10.633 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.122 | 0.491 |   3.087 |   11.124 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.250 | 0.308 |   3.394 |   11.432 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.143 | 0.291 |   3.685 |   11.722 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.474 |   4.159 |   12.197 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   4.474 |   12.511 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.213 | 0.287 |   4.761 |   12.798 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.137 | 0.258 |   5.019 |   13.056 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.472 |   5.490 |   13.527 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   5.834 |   13.871 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.113 | 0.313 |   6.147 |   14.184 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M    | 0.246 | 0.308 |   6.455 |   14.492 | 
     | ALU/div_56/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.150 | 0.277 |   6.732 |   14.769 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.478 |   7.210 |   15.248 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |   7.550 |   15.587 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   7.890 |   15.927 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   8.206 |   16.243 | 
     | ALU/div_56/U69                       | C v -> Y v   | AND3X1M    | 0.288 | 0.420 |   8.626 |   16.663 | 
     | ALU/div_56/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.130 | 0.271 |   8.896 |   16.934 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.477 |   9.373 |   17.410 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.340 |   9.712 |   17.750 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |  10.049 |   18.086 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |  10.385 |   18.422 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.117 | 0.318 |  10.703 |   18.740 | 
     | ALU/div_56/U70                       | A v -> Y v   | AND2X1M    | 0.355 | 0.375 |  11.078 |   19.116 | 
     | ALU/U93                              | A0 v -> Y ^  | AOI22X1M   | 0.255 | 0.236 |  11.315 |   19.352 | 
     | ALU/U92                              | B0 ^ -> Y v  | OAI21X2M   | 0.138 | 0.118 |  11.433 |   19.470 | 
     | ALU/U83                              | C0 v -> Y ^  | AOI221XLM  | 0.596 | 0.364 |  11.797 |   19.834 | 
     | ALU/U81                              | A2 ^ -> Y v  | AOI31X2M   | 0.193 | 0.199 |  11.995 |   20.033 | 
     | ALU/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M  | 0.193 | 0.000 |  11.996 |   20.033 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |   -8.037 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |   -8.014 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |   -7.986 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |   -7.833 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |   -7.692 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.508 |   -7.529 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.508 |   -7.529 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |   -7.388 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX2M   | 0.080 | 0.003 |   0.652 |   -7.385 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.653
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.037
- Arrival Time                  9.517
= Slack Time                   10.520
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.000 |       |   0.000 |   10.520 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   10.543 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   10.571 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   10.724 | 
     | CLK_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   10.865 | 
     | CLK_M__L2_I0                         | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   11.018 | 
     | CLK_M__L3_I1                         | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   11.108 | 
     | CLK_M__L4_I3                         | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   11.185 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.731 | 0.742 |   1.407 |   11.927 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.188 |   1.595 |   12.115 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.102 | 0.258 |   1.854 |   12.374 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.100 | 0.203 |   2.056 |   12.576 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.143 | 0.295 |   2.352 |   12.872 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.120 | 0.244 |   2.596 |   13.116 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.122 | 0.491 |   3.087 |   13.607 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.250 | 0.308 |   3.394 |   13.914 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.143 | 0.291 |   3.685 |   14.205 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.474 |   4.159 |   14.679 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   4.474 |   14.994 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.213 | 0.287 |   4.761 |   15.281 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.137 | 0.258 |   5.019 |   15.538 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.472 |   5.490 |   16.010 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   5.834 |   16.354 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.113 | 0.313 |   6.147 |   16.667 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M    | 0.246 | 0.308 |   6.455 |   16.975 | 
     | ALU/div_56/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.150 | 0.277 |   6.732 |   17.252 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.478 |   7.210 |   17.730 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |   7.550 |   18.070 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   7.890 |   18.410 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.116 | 0.316 |   8.206 |   18.726 | 
     | ALU/div_56/U69                       | C v -> Y v   | AND3X1M    | 0.288 | 0.420 |   8.626 |   19.146 | 
     | ALU/U97                              | A0 v -> Y ^  | AOI22X1M   | 0.262 | 0.221 |   8.846 |   19.366 | 
     | ALU/U96                              | B0 ^ -> Y v  | OAI21X2M   | 0.123 | 0.105 |   8.951 |   19.471 | 
     | ALU/U87                              | C0 v -> Y ^  | AOI221XLM  | 0.633 | 0.382 |   9.332 |   19.852 | 
     | ALU/U85                              | A2 ^ -> Y v  | AOI31X2M   | 0.176 | 0.184 |   9.517 |   20.037 | 
     | ALU/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M  | 0.176 | 0.000 |   9.517 |   20.037 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -10.520 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -10.497 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -10.469 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -10.316 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -10.175 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.508 |  -10.011 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.508 |  -10.011 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |   -9.871 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.080 | 0.004 |   0.653 |   -9.867 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.054
- Arrival Time                  7.979
= Slack Time                   12.076
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.076 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   12.099 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   12.127 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   12.280 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   12.421 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   12.574 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   12.663 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   12.741 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.752 | 0.761 |   1.427 |   13.502 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.270 | 0.271 |   1.698 |   13.773 | 
     | ALU/mult_49/U114             | B v -> Y ^   | NOR2X1M    | 0.261 | 0.226 |   1.924 |   13.999 | 
     | ALU/mult_49/U5               | A ^ -> Y ^   | AND2X2M    | 0.079 | 0.172 |   2.095 |   14.171 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.551 |   2.646 |   14.722 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.569 |   3.215 |   15.291 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.562 |   3.777 |   15.853 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.342 |   16.418 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.566 |   4.909 |   16.984 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.161 | 0.599 |   5.508 |   17.584 | 
     | ALU/mult_49/U10              | B v -> Y ^   | CLKXOR2X2M | 0.131 | 0.328 |   5.836 |   17.912 | 
     | ALU/mult_49/FS_1/U3          | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   5.919 |   17.995 | 
     | ALU/mult_49/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.135 | 0.385 |   6.303 |   18.379 | 
     | ALU/mult_49/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   6.576 |   18.651 | 
     | ALU/mult_49/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.147 | 0.416 |   6.991 |   19.067 | 
     | ALU/mult_49/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.414 | 0.299 |   7.291 |   19.366 | 
     | ALU/mult_49/FS_1/U19         | A1 ^ -> Y v  | OAI21X1M   | 0.121 | 0.143 |   7.433 |   19.509 | 
     | ALU/mult_49/FS_1/U2          | B0N v -> Y v | AOI21BX2M  | 0.061 | 0.180 |   7.613 |   19.689 | 
     | ALU/mult_49/FS_1/U6          | B v -> Y v   | XNOR2X2M   | 0.112 | 0.164 |   7.777 |   19.853 | 
     | ALU/U40                      | A0N v -> Y v | OAI2BB1X2M | 0.098 | 0.201 |   7.978 |   20.054 | 
     | ALU/\ALU_OUT_reg[15]         | D v          | SDFFRQX2M  | 0.098 | 0.000 |   7.979 |   20.054 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.076 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -12.053 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -12.025 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -11.871 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -11.731 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |  -11.567 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |  -11.567 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -11.426 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.080 | 0.005 |   0.654 |  -11.422 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.396
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.059
- Arrival Time                  7.757
= Slack Time                   12.302
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.302 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   12.325 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   12.353 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   12.506 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   12.647 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   12.800 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   12.890 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   12.967 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.752 | 0.761 |   1.427 |   13.729 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.270 | 0.271 |   1.698 |   14.000 | 
     | ALU/mult_49/U114             | B v -> Y ^   | NOR2X1M    | 0.261 | 0.226 |   1.924 |   14.226 | 
     | ALU/mult_49/U5               | A ^ -> Y ^   | AND2X2M    | 0.079 | 0.172 |   2.095 |   14.397 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.551 |   2.646 |   14.948 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.569 |   3.215 |   15.517 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.562 |   3.777 |   16.079 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.342 |   16.644 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.566 |   4.909 |   17.211 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.161 | 0.599 |   5.508 |   17.810 | 
     | ALU/mult_49/U10              | B v -> Y ^   | CLKXOR2X2M | 0.131 | 0.328 |   5.836 |   18.138 | 
     | ALU/mult_49/FS_1/U3          | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   5.919 |   18.221 | 
     | ALU/mult_49/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.135 | 0.385 |   6.303 |   18.605 | 
     | ALU/mult_49/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   6.576 |   18.878 | 
     | ALU/mult_49/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.147 | 0.416 |   6.991 |   19.293 | 
     | ALU/mult_49/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.414 | 0.299 |   7.291 |   19.593 | 
     | ALU/mult_49/FS_1/U20         | C ^ -> Y v   | XOR3XLM    | 0.162 | 0.267 |   7.557 |   19.859 | 
     | ALU/U39                      | A0N v -> Y v | OAI2BB1X2M | 0.078 | 0.199 |   7.756 |   20.059 | 
     | ALU/\ALU_OUT_reg[14]         | D v          | SDFFRQX2M  | 0.078 | 0.000 |   7.757 |   20.059 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.302 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -12.279 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -12.251 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -12.098 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -11.957 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.508 |  -11.794 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.508 |  -11.794 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -11.653 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.080 | 0.005 |   0.654 |  -11.648 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.396
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.058
- Arrival Time                  7.349
= Slack Time                   12.708
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.708 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   12.731 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   12.759 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   12.913 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   13.053 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   13.207 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   13.296 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   13.374 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.752 | 0.761 |   1.427 |   14.135 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.270 | 0.271 |   1.698 |   14.406 | 
     | ALU/mult_49/U114             | B v -> Y ^   | NOR2X1M    | 0.261 | 0.226 |   1.923 |   14.632 | 
     | ALU/mult_49/U5               | A ^ -> Y ^   | AND2X2M    | 0.079 | 0.172 |   2.095 |   14.804 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.551 |   2.646 |   15.354 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.569 |   3.215 |   15.924 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.562 |   3.777 |   16.486 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.342 |   17.051 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.566 |   4.909 |   17.617 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.161 | 0.599 |   5.508 |   18.217 | 
     | ALU/mult_49/U10              | B v -> Y ^   | CLKXOR2X2M | 0.131 | 0.328 |   5.836 |   18.544 | 
     | ALU/mult_49/FS_1/U3          | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   5.919 |   18.627 | 
     | ALU/mult_49/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.135 | 0.385 |   6.303 |   19.012 | 
     | ALU/mult_49/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   6.575 |   19.284 | 
     | ALU/mult_49/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.147 | 0.416 |   6.991 |   19.700 | 
     | ALU/mult_49/FS_1/U22         | A v -> Y v   | XNOR2X1M   | 0.128 | 0.165 |   7.156 |   19.865 | 
     | ALU/U38                      | A0N v -> Y v | OAI2BB1X2M | 0.082 | 0.193 |   7.349 |   20.057 | 
     | ALU/\ALU_OUT_reg[13]         | D v          | SDFFRQX2M  | 0.082 | 0.000 |   7.349 |   20.058 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.708 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -12.686 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -12.658 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -12.504 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -12.364 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |  -12.200 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |  -12.200 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -12.059 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.080 | 0.005 |   0.654 |  -12.054 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.039
- Arrival Time                  7.330
= Slack Time                   12.709
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.709 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   12.732 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   12.760 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   12.913 | 
     | CLK_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   13.054 | 
     | CLK_M__L2_I0                         | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   13.207 | 
     | CLK_M__L3_I1                         | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   13.296 | 
     | CLK_M__L4_I3                         | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   13.374 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.731 | 0.742 |   1.407 |   14.116 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.188 |   1.595 |   14.304 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.102 | 0.258 |   1.854 |   14.562 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.100 | 0.203 |   2.056 |   14.765 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.143 | 0.295 |   2.352 |   15.060 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.120 | 0.244 |   2.596 |   15.305 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.122 | 0.491 |   3.087 |   15.795 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.250 | 0.308 |   3.394 |   16.103 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.143 | 0.291 |   3.685 |   16.394 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.474 |   4.159 |   16.868 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   4.474 |   17.183 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.213 | 0.287 |   4.761 |   17.469 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.137 | 0.258 |   5.019 |   17.727 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.472 |   5.490 |   18.199 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   5.834 |   18.543 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.113 | 0.313 |   6.147 |   18.856 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M    | 0.246 | 0.308 |   6.455 |   19.164 | 
     | ALU/U101                             | A0 v -> Y ^  | AOI22X1M   | 0.260 | 0.208 |   6.663 |   19.372 | 
     | ALU/U100                             | B0 ^ -> Y v  | OAI21X2M   | 0.138 | 0.118 |   6.781 |   19.490 | 
     | ALU/U63                              | C0 v -> Y ^  | AOI221XLM  | 0.606 | 0.369 |   7.150 |   19.859 | 
     | ALU/U61                              | A2 ^ -> Y v  | AOI31X2M   | 0.172 | 0.180 |   7.330 |   20.039 | 
     | ALU/\ALU_OUT_reg[4]                  | D v          | SDFFRQX2M  | 0.172 | 0.000 |   7.330 |   20.039 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.709 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -12.686 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -12.658 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -12.504 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -12.364 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.508 |  -12.200 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.508 |  -12.200 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -12.060 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.080 | 0.004 |   0.654 |  -12.055 | 
     +--------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.395
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.059
- Arrival Time                  6.990
= Slack Time                   13.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.069 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   13.092 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   13.120 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   13.273 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   13.414 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   13.567 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   13.657 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   13.734 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.752 | 0.761 |   1.427 |   14.496 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.270 | 0.271 |   1.698 |   14.767 | 
     | ALU/mult_49/U114             | B v -> Y ^   | NOR2X1M    | 0.261 | 0.226 |   1.924 |   14.993 | 
     | ALU/mult_49/U5               | A ^ -> Y ^   | AND2X2M    | 0.079 | 0.172 |   2.095 |   15.164 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.551 |   2.646 |   15.715 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.569 |   3.215 |   16.284 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.562 |   3.777 |   16.847 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.342 |   17.411 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.566 |   4.909 |   17.978 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.161 | 0.599 |   5.508 |   18.577 | 
     | ALU/mult_49/U10              | B v -> Y ^   | CLKXOR2X2M | 0.131 | 0.328 |   5.836 |   18.905 | 
     | ALU/mult_49/FS_1/U3          | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   5.919 |   18.988 | 
     | ALU/mult_49/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.135 | 0.385 |   6.303 |   19.372 | 
     | ALU/mult_49/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   6.576 |   19.645 | 
     | ALU/mult_49/FS_1/U27         | B v -> Y v   | CLKXOR2X2M | 0.094 | 0.236 |   6.812 |   19.881 | 
     | ALU/U37                      | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.178 |   6.990 |   20.059 | 
     | ALU/\ALU_OUT_reg[12]         | D v          | SDFFRQX2M  | 0.076 | 0.000 |   6.990 |   20.059 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.069 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -13.046 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -13.018 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -12.865 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -12.724 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |  -12.561 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |  -12.561 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -12.420 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.080 | 0.005 |   0.654 |  -12.415 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.395
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.059
- Arrival Time                  6.635
= Slack Time                   13.424
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.425 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   13.448 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   13.476 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   13.629 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   13.769 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   13.923 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   14.012 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   14.090 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.752 | 0.761 |   1.427 |   14.851 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.270 | 0.271 |   1.698 |   15.122 | 
     | ALU/mult_49/U114             | B v -> Y ^   | NOR2X1M    | 0.261 | 0.226 |   1.924 |   15.348 | 
     | ALU/mult_49/U5               | A ^ -> Y ^   | AND2X2M    | 0.079 | 0.172 |   2.095 |   15.520 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.551 |   2.646 |   16.070 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.569 |   3.215 |   16.640 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.562 |   3.777 |   17.202 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.342 |   17.767 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.566 |   4.909 |   18.333 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.161 | 0.599 |   5.508 |   18.933 | 
     | ALU/mult_49/U10              | B v -> Y ^   | CLKXOR2X2M | 0.131 | 0.328 |   5.836 |   19.261 | 
     | ALU/mult_49/FS_1/U3          | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   5.919 |   19.343 | 
     | ALU/mult_49/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.135 | 0.385 |   6.303 |   19.728 | 
     | ALU/mult_49/FS_1/U15         | A v -> Y v   | XNOR2X1M   | 0.109 | 0.150 |   6.453 |   19.878 | 
     | ALU/U36                      | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.181 |   6.635 |   20.059 | 
     | ALU/\ALU_OUT_reg[11]         | D v          | SDFFRQX2M  | 0.075 | 0.000 |   6.635 |   20.059 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.424 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -13.401 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -13.373 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -13.220 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -13.080 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |  -12.916 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |  -12.916 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -12.775 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.080 | 0.005 |   0.654 |  -12.770 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.396
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.058
- Arrival Time                  6.486
= Slack Time                   13.573
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.573 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   13.596 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   13.624 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   13.777 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   13.918 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   14.071 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   14.161 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   14.238 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.752 | 0.761 |   1.427 |   15.000 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.270 | 0.271 |   1.698 |   15.270 | 
     | ALU/mult_49/U113             | B v -> Y ^   | NOR2X1M    | 0.257 | 0.224 |   1.922 |   15.495 | 
     | ALU/mult_49/U4               | A ^ -> Y ^   | AND2X2M    | 0.082 | 0.174 |   2.095 |   15.668 | 
     | ALU/mult_49/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.548 |   2.643 |   16.216 | 
     | ALU/mult_49/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.560 |   3.203 |   16.776 | 
     | ALU/mult_49/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.564 |   3.767 |   17.340 | 
     | ALU/mult_49/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   4.329 |   17.902 | 
     | ALU/mult_49/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.566 |   4.895 |   18.468 | 
     | ALU/mult_49/S4_3             | B ^ -> S v   | ADDFX2M    | 0.163 | 0.602 |   5.497 |   19.070 | 
     | ALU/mult_49/U13              | B v -> Y v   | CLKXOR2X2M | 0.134 | 0.285 |   5.782 |   19.355 | 
     | ALU/mult_49/FS_1/U33         | B v -> Y ^   | NOR2X1M    | 0.183 | 0.157 |   5.939 |   19.512 | 
     | ALU/mult_49/FS_1/U18         | AN ^ -> Y ^  | NAND2BX1M  | 0.111 | 0.159 |   6.098 |   19.671 | 
     | ALU/mult_49/FS_1/U17         | A ^ -> Y v   | CLKXOR2X2M | 0.086 | 0.211 |   6.309 |   19.881 | 
     | ALU/U35                      | A0N v -> Y v | OAI2BB1X2M | 0.078 | 0.177 |   6.486 |   20.058 | 
     | ALU/\ALU_OUT_reg[10]         | D v          | SDFFRQX2M  | 0.078 | 0.000 |   6.486 |   20.058 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.573 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -13.550 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -13.522 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -13.368 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -13.228 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |  -13.064 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |  -13.064 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -12.924 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.080 | 0.005 |   0.654 |  -12.919 | 
     +--------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.653
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.037
- Arrival Time                  6.429
= Slack Time                   13.608
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.608 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   13.631 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   13.659 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   13.812 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   13.953 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   14.106 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   14.196 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   14.273 | 
     | REGISTER/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.722 | 0.741 |   1.406 |   15.014 | 
     | ALU/mult_49/U39              | A ^ -> Y v   | INVX2M     | 0.269 | 0.273 |   1.679 |   15.287 | 
     | ALU/mult_49/U109             | B v -> Y ^   | NOR2X1M    | 0.297 | 0.247 |   1.925 |   15.533 | 
     | ALU/mult_49/U8               | B ^ -> Y ^   | AND2X2M    | 0.080 | 0.174 |   2.099 |   15.707 | 
     | ALU/mult_49/S1_2_0           | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.649 |   16.257 | 
     | ALU/mult_49/S1_3_0           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.205 |   16.813 | 
     | ALU/mult_49/S1_4_0           | B ^ -> CO ^  | ADDFX2M    | 0.140 | 0.577 |   3.782 |   17.390 | 
     | ALU/mult_49/S1_5_0           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.571 |   4.352 |   17.960 | 
     | ALU/mult_49/S1_6_0           | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.566 |   4.918 |   18.526 | 
     | ALU/mult_49/S4_0             | B ^ -> S v   | ADDFX2M    | 0.158 | 0.595 |   5.513 |   19.120 | 
     | ALU/mult_49/FS_1/U14         | A v -> Y v   | BUFX2M     | 0.050 | 0.159 |   5.671 |   19.279 | 
     | ALU/U53                      | A0N v -> Y v | OAI2BB2X1M | 0.124 | 0.239 |   5.910 |   19.518 | 
     | ALU/U143                     | C0 v -> Y ^  | AOI221XLM  | 0.597 | 0.361 |   6.271 |   19.879 | 
     | ALU/U141                     | A2 ^ -> Y v  | AOI31X2M   | 0.178 | 0.158 |   6.429 |   20.037 | 
     | ALU/\ALU_OUT_reg[7]          | D v          | SDFFRQX2M  | 0.178 | 0.000 |   6.429 |   20.037 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.608 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -13.585 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -13.557 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -13.404 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -13.263 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |  -13.099 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |  -13.099 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -12.959 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.080 | 0.004 |   0.653 |  -12.955 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.049
- Arrival Time                  6.131
= Slack Time                   13.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.918 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   13.941 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   13.969 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   14.122 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   14.263 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   14.416 | 
     | CLK_M__L3_I1                 | A ^ -> Y v  | CLKINVX40M | 0.092 | 0.089 |   0.588 |   14.505 | 
     | CLK_M__L4_I3                 | A v -> Y ^  | CLKINVX40M | 0.085 | 0.078 |   0.665 |   14.583 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.752 | 0.761 |   1.427 |   15.344 | 
     | ALU/mult_49/U40              | A ^ -> Y v  | INVX2M     | 0.270 | 0.271 |   1.698 |   15.615 | 
     | ALU/mult_49/U115             | B v -> Y ^  | NOR2X1M    | 0.247 | 0.218 |   1.915 |   15.833 | 
     | ALU/mult_49/U6               | A ^ -> Y ^  | AND2X2M    | 0.084 | 0.173 |   2.089 |   16.006 | 
     | ALU/mult_49/S2_2_1           | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.552 |   2.641 |   16.558 | 
     | ALU/mult_49/S2_3_1           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   3.202 |   17.119 | 
     | ALU/mult_49/S2_4_1           | B ^ -> CO ^ | ADDFX2M    | 0.130 | 0.570 |   3.772 |   17.690 | 
     | ALU/mult_49/S2_5_1           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.566 |   4.338 |   18.256 | 
     | ALU/mult_49/S2_6_1           | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.566 |   4.904 |   18.822 | 
     | ALU/mult_49/S4_1             | B ^ -> S v  | ADDFX2M    | 0.161 | 0.600 |   5.504 |   19.422 | 
     | ALU/mult_49/U24              | A v -> Y ^  | INVX2M     | 0.080 | 0.086 |   5.591 |   19.508 | 
     | ALU/mult_49/U23              | B ^ -> Y v  | XNOR2X2M   | 0.113 | 0.101 |   5.691 |   19.609 | 
     | ALU/mult_49/FS_1/U7          | A v -> Y ^  | INVX2M     | 0.066 | 0.072 |   5.763 |   19.681 | 
     | ALU/mult_49/FS_1/U8          | A ^ -> Y v  | INVX2M     | 0.036 | 0.042 |   5.805 |   19.723 | 
     | ALU/U91                      | B0 v -> Y ^ | AOI22X1M   | 0.269 | 0.205 |   6.010 |   19.928 | 
     | ALU/U89                      | A2 ^ -> Y v | AOI31X2M   | 0.124 | 0.121 |   6.131 |   20.049 | 
     | ALU/\ALU_OUT_reg[8]          | D v         | SDFFRQX2M  | 0.124 | 0.000 |   6.131 |   20.049 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.918 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -13.895 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -13.867 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -13.713 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -13.573 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.508 |  -13.409 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.508 |  -13.409 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -13.269 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.080 | 0.004 |   0.654 |  -13.264 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.056
- Arrival Time                  6.129
= Slack Time                   13.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.927 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   13.950 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   13.978 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   14.132 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   14.272 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   14.426 | 
     | CLK_M__L3_I1                 | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   14.515 | 
     | CLK_M__L4_I3                 | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   14.593 | 
     | REGISTER/\Reg_File_reg[0][0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.752 | 0.761 |   1.427 |   15.354 | 
     | ALU/mult_49/U40              | A ^ -> Y v   | INVX2M     | 0.270 | 0.271 |   1.698 |   15.625 | 
     | ALU/mult_49/U114             | B v -> Y ^   | NOR2X1M    | 0.261 | 0.226 |   1.924 |   15.851 | 
     | ALU/mult_49/U5               | A ^ -> Y ^   | AND2X2M    | 0.079 | 0.172 |   2.095 |   16.023 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.551 |   2.646 |   16.573 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.569 |   3.215 |   17.142 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.562 |   3.777 |   17.705 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.342 |   18.270 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.566 |   4.909 |   18.836 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.161 | 0.599 |   5.508 |   19.435 | 
     | ALU/mult_49/U10              | B v -> Y v   | CLKXOR2X2M | 0.146 | 0.294 |   5.802 |   19.729 | 
     | ALU/mult_49/FS_1/U4          | A v -> Y v   | XNOR2X2M   | 0.098 | 0.138 |   5.940 |   19.867 | 
     | ALU/U34                      | A0N v -> Y v | OAI2BB1X2M | 0.088 | 0.189 |   6.129 |   20.056 | 
     | ALU/\ALU_OUT_reg[9]          | D v          | SDFFRQX2M  | 0.088 | 0.000 |   6.129 |   20.056 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.927 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -13.904 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -13.876 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -13.723 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -13.583 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |  -13.419 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |  -13.419 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -13.278 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.080 | 0.005 |   0.654 |  -13.274 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.653
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.042
- Arrival Time                  5.606
= Slack Time                   14.436
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.436 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.459 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   14.487 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   14.641 | 
     | CLK_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   14.781 | 
     | CLK_M__L2_I0                         | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   14.935 | 
     | CLK_M__L3_I1                         | A ^ -> Y v   | CLKINVX40M | 0.092 | 0.089 |   0.588 |   15.024 | 
     | CLK_M__L4_I3                         | A v -> Y ^   | CLKINVX40M | 0.085 | 0.078 |   0.665 |   15.102 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.731 | 0.742 |   1.407 |   15.843 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.188 |   1.595 |   16.031 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.102 | 0.258 |   1.854 |   16.290 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.100 | 0.203 |   2.056 |   16.492 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.143 | 0.295 |   2.352 |   16.788 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.120 | 0.244 |   2.596 |   17.032 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.122 | 0.491 |   3.087 |   17.523 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.250 | 0.308 |   3.394 |   17.831 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.143 | 0.291 |   3.685 |   18.121 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.474 |   4.159 |   18.596 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   4.474 |   18.910 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.213 | 0.287 |   4.761 |   19.197 | 
     | ALU/U105                             | A0 v -> Y ^  | AOI22X1M   | 0.260 | 0.199 |   4.960 |   19.396 | 
     | ALU/U104                             | B0 ^ -> Y v  | OAI21X2M   | 0.124 | 0.105 |   5.065 |   19.501 | 
     | ALU/U67                              | C0 v -> Y ^  | AOI221XLM  | 0.624 | 0.377 |   5.442 |   19.878 | 
     | ALU/U65                              | A2 ^ -> Y v  | AOI31X2M   | 0.153 | 0.165 |   5.606 |   20.042 | 
     | ALU/\ALU_OUT_reg[5]                  | D v          | SDFFRQX2M  | 0.153 | 0.000 |   5.606 |   20.042 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.436 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -14.413 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -14.385 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -14.232 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -14.091 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.508 |  -13.928 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.508 |  -13.928 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -13.787 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.080 | 0.004 |   0.653 |  -13.783 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.653
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.042
- Arrival Time                  5.517
= Slack Time                   14.525
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.525 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.548 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   14.576 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   14.730 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   14.870 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.024 | 
     | CLK_M__L3_I1                 | A ^ -> Y v  | CLKINVX40M | 0.092 | 0.089 |   0.588 |   15.113 | 
     | CLK_M__L4_I3                 | A v -> Y ^  | CLKINVX40M | 0.085 | 0.078 |   0.665 |   15.191 | 
     | REGISTER/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.722 | 0.741 |   1.406 |   15.931 | 
     | ALU/mult_49/U39              | A ^ -> Y v  | INVX2M     | 0.269 | 0.273 |   1.679 |   16.204 | 
     | ALU/mult_49/U109             | B v -> Y ^  | NOR2X1M    | 0.297 | 0.247 |   1.925 |   16.451 | 
     | ALU/mult_49/U8               | B ^ -> Y ^  | AND2X2M    | 0.080 | 0.174 |   2.099 |   16.625 | 
     | ALU/mult_49/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.550 |   2.649 |   17.174 | 
     | ALU/mult_49/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.556 |   3.205 |   17.730 | 
     | ALU/mult_49/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.140 | 0.577 |   3.782 |   18.307 | 
     | ALU/mult_49/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.571 |   4.352 |   18.878 | 
     | ALU/mult_49/S1_6_0           | B ^ -> S v  | ADDFX2M    | 0.145 | 0.577 |   4.929 |   19.454 | 
     | ALU/mult_49/FS_1/U13         | A v -> Y v  | BUFX2M     | 0.055 | 0.159 |   5.088 |   19.614 | 
     | ALU/U72                      | A0 v -> Y ^ | AOI222X1M  | 0.512 | 0.271 |   5.359 |   19.884 | 
     | ALU/U69                      | A1 ^ -> Y v | AOI31X2M   | 0.155 | 0.158 |   5.517 |   20.042 | 
     | ALU/\ALU_OUT_reg[6]          | D v         | SDFFRQX2M  | 0.155 | 0.000 |   5.517 |   20.042 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.525 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.019 | 0.023 |   0.023 |  -14.502 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX8M   | 0.030 | 0.028 |   0.051 |  -14.474 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.069 | 0.153 |   0.204 |  -14.321 | 
     | CLK_M__L1_I0            | A ^ -> Y ^    | CLKBUFX12M  | 0.095 | 0.141 |   0.345 |  -14.181 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.095 | 0.164 |   0.509 |  -14.017 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.509 |  -14.017 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX20M  | 0.080 | 0.141 |   0.649 |  -13.876 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.080 | 0.004 |   0.653 |  -13.872 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin REGISTER/\RdData_reg[4] /CK 
Endpoint:   REGISTER/\RdData_reg[4] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.668
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.068
- Arrival Time                  5.298
= Slack Time                   14.770
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.770 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.793 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   14.821 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   14.974 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.115 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.268 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.358 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.086 | 0.084 |   0.672 |   15.442 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.269 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.277 | 0.270 |   1.769 |   16.538 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.552 | 0.393 |   2.162 |   16.931 | 
     | U_system_control/U94                   | S0 ^ -> Y ^ | MX2X2M     | 0.082 | 0.199 |   2.360 |   17.130 | 
     | U_system_control/U102                  | A ^ -> Y ^  | MX3X1M     | 0.089 | 0.220 |   2.580 |   17.350 | 
     | U6                                     | A ^ -> Y ^  | BUFX2M     | 1.249 | 0.757 |   3.337 |   18.107 | 
     | REGISTER/U374                          | A ^ -> Y v  | INVX2M     | 0.256 | 0.199 |   3.536 |   18.305 | 
     | REGISTER/U149                          | A v -> Y ^  | INVX2M     | 0.954 | 0.605 |   4.141 |   18.910 | 
     | REGISTER/U337                          | S1 ^ -> Y v | MX4X1M     | 0.209 | 0.387 |   4.528 |   19.297 | 
     | REGISTER/U358                          | D v -> Y v  | MX4X1M     | 0.167 | 0.430 |   4.958 |   19.727 | 
     | REGISTER/U357                          | A0 v -> Y v | AO22X1M    | 0.108 | 0.340 |   5.298 |   20.068 | 
     | REGISTER/\RdData_reg[4]                | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.298 |   20.068 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.770 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -14.747 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -14.719 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -14.565 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -14.425 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.271 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.182 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.104 | 
     | REGISTER/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.085 | 0.003 |   0.668 |  -14.101 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin REGISTER/\RdData_reg[3] /CK 
Endpoint:   REGISTER/\RdData_reg[3] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.669
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  5.288
= Slack Time                   14.779
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.779 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.802 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   14.830 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   14.984 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.124 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.278 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.368 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.086 | 0.084 |   0.672 |   15.451 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.278 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.277 | 0.270 |   1.769 |   16.548 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.552 | 0.393 |   2.162 |   16.941 | 
     | U_system_control/U94                   | S0 ^ -> Y ^ | MX2X2M     | 0.082 | 0.199 |   2.360 |   17.139 | 
     | U_system_control/U102                  | A ^ -> Y ^  | MX3X1M     | 0.089 | 0.220 |   2.580 |   17.359 | 
     | U6                                     | A ^ -> Y ^  | BUFX2M     | 1.249 | 0.757 |   3.337 |   18.116 | 
     | REGISTER/U374                          | A ^ -> Y v  | INVX2M     | 0.256 | 0.199 |   3.536 |   18.315 | 
     | REGISTER/U149                          | A v -> Y ^  | INVX2M     | 0.954 | 0.605 |   4.141 |   18.920 | 
     | REGISTER/U336                          | S1 ^ -> Y v | MX4X1M     | 0.216 | 0.393 |   4.534 |   19.313 | 
     | REGISTER/U354                          | D v -> Y v  | MX4X1M     | 0.150 | 0.414 |   4.948 |   19.727 | 
     | REGISTER/U353                          | A0 v -> Y v | AO22X1M    | 0.111 | 0.340 |   5.288 |   20.067 | 
     | REGISTER/\RdData_reg[3]                | D v         | SDFFRQX2M  | 0.111 | 0.000 |   5.288 |   20.067 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.779 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -14.756 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -14.728 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -14.575 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -14.434 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.281 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.191 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.114 | 
     | REGISTER/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.085 | 0.003 |   0.669 |  -14.111 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin REGISTER/\RdData_reg[2] /CK 
Endpoint:   REGISTER/\RdData_reg[2] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.669
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  5.285
= Slack Time                   14.783
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.783 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.806 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   14.834 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   14.987 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.128 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.281 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.371 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.086 | 0.084 |   0.672 |   15.455 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.282 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.277 | 0.270 |   1.769 |   16.552 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.552 | 0.393 |   2.162 |   16.944 | 
     | U_system_control/U94                   | S0 ^ -> Y ^ | MX2X2M     | 0.082 | 0.199 |   2.360 |   17.143 | 
     | U_system_control/U102                  | A ^ -> Y ^  | MX3X1M     | 0.089 | 0.220 |   2.580 |   17.363 | 
     | U6                                     | A ^ -> Y ^  | BUFX2M     | 1.249 | 0.757 |   3.337 |   18.120 | 
     | REGISTER/U374                          | A ^ -> Y v  | INVX2M     | 0.256 | 0.199 |   3.536 |   18.318 | 
     | REGISTER/U149                          | A v -> Y ^  | INVX2M     | 0.954 | 0.605 |   4.141 |   18.923 | 
     | REGISTER/U335                          | S1 ^ -> Y v | MX4X1M     | 0.213 | 0.390 |   4.531 |   19.314 | 
     | REGISTER/U350                          | D v -> Y v  | MX4X1M     | 0.150 | 0.414 |   4.945 |   19.728 | 
     | REGISTER/U349                          | A0 v -> Y v | AO22X1M    | 0.111 | 0.339 |   5.285 |   20.067 | 
     | REGISTER/\RdData_reg[2]                | D v         | SDFFRQX2M  | 0.111 | 0.000 |   5.285 |   20.067 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.783 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -14.760 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -14.732 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -14.578 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -14.438 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.284 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.195 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.117 | 
     | REGISTER/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.085 | 0.003 |   0.669 |  -14.114 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin REGISTER/\RdData_reg[1] /CK 
Endpoint:   REGISTER/\RdData_reg[1] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.668
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.068
- Arrival Time                  5.242
= Slack Time                   14.826
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.826 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.849 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   14.877 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.030 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.171 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.324 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.414 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.086 | 0.084 |   0.672 |   15.498 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.325 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.277 | 0.270 |   1.769 |   16.595 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.552 | 0.393 |   2.162 |   16.987 | 
     | U_system_control/U94                   | S0 ^ -> Y ^ | MX2X2M     | 0.082 | 0.199 |   2.360 |   17.186 | 
     | U_system_control/U102                  | A ^ -> Y ^  | MX3X1M     | 0.089 | 0.220 |   2.580 |   17.406 | 
     | U6                                     | A ^ -> Y ^  | BUFX2M     | 1.249 | 0.757 |   3.337 |   18.163 | 
     | REGISTER/U374                          | A ^ -> Y v  | INVX2M     | 0.256 | 0.199 |   3.536 |   18.361 | 
     | REGISTER/U149                          | A v -> Y ^  | INVX2M     | 0.954 | 0.605 |   4.141 |   18.966 | 
     | REGISTER/U348                          | S1 ^ -> Y v | MX4X1M     | 0.203 | 0.382 |   4.522 |   19.348 | 
     | REGISTER/U346                          | D v -> Y v  | MX4X1M     | 0.130 | 0.388 |   4.910 |   19.736 | 
     | REGISTER/U345                          | A0 v -> Y v | AO22X1M    | 0.108 | 0.332 |   5.242 |   20.068 | 
     | REGISTER/\RdData_reg[1]                | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.242 |   20.068 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.826 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -14.803 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -14.775 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -14.622 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -14.481 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.328 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.238 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.161 | 
     | REGISTER/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.085 | 0.003 |   0.668 |  -14.157 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin REGISTER/\RdData_reg[0] /CK 
Endpoint:   REGISTER/\RdData_reg[0] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.669
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.068
- Arrival Time                  5.237
= Slack Time                   14.831
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.831 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.854 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   14.882 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.035 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.176 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.329 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.419 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.086 | 0.084 |   0.672 |   15.503 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.330 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.277 | 0.270 |   1.769 |   16.600 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.552 | 0.393 |   2.162 |   16.993 | 
     | U_system_control/U94                   | S0 ^ -> Y ^ | MX2X2M     | 0.082 | 0.199 |   2.360 |   17.191 | 
     | U_system_control/U102                  | A ^ -> Y ^  | MX3X1M     | 0.089 | 0.220 |   2.580 |   17.411 | 
     | U6                                     | A ^ -> Y ^  | BUFX2M     | 1.249 | 0.757 |   3.337 |   18.168 | 
     | REGISTER/U374                          | A ^ -> Y v  | INVX2M     | 0.256 | 0.199 |   3.536 |   18.367 | 
     | REGISTER/U149                          | A v -> Y ^  | INVX2M     | 0.954 | 0.605 |   4.141 |   18.972 | 
     | REGISTER/U334                          | S1 ^ -> Y v | MX4X1M     | 0.189 | 0.369 |   4.510 |   19.341 | 
     | REGISTER/U342                          | D v -> Y v  | MX4X1M     | 0.140 | 0.396 |   4.905 |   19.736 | 
     | REGISTER/U341                          | A0 v -> Y v | AO22X1M    | 0.106 | 0.332 |   5.237 |   20.068 | 
     | REGISTER/\RdData_reg[0]                | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.237 |   20.068 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.831 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -14.808 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -14.780 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -14.627 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -14.486 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.333 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.243 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.166 | 
     | REGISTER/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.085 | 0.003 |   0.669 |  -14.163 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin REGISTER/\RdData_reg[6] /CK 
Endpoint:   REGISTER/\RdData_reg[6] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.667
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.066
- Arrival Time                  5.173
= Slack Time                   14.893
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.893 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.916 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   14.944 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.098 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.238 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.392 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.482 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.086 | 0.084 |   0.672 |   15.566 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.392 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.277 | 0.270 |   1.769 |   16.662 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.552 | 0.393 |   2.162 |   17.055 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.207 |   2.368 |   17.262 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.129 | 0.252 |   2.620 |   17.513 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.660 | 0.448 |   3.068 |   17.961 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.221 | 0.216 |   3.284 |   18.177 | 
     | REGISTER/U148                          | A v -> Y ^  | INVX4M     | 0.875 | 0.543 |   3.826 |   18.720 | 
     | REGISTER/U339                          | S0 ^ -> Y v | MX4X1M     | 0.220 | 0.568 |   4.394 |   19.288 | 
     | REGISTER/U366                          | D v -> Y v  | MX4X1M     | 0.171 | 0.437 |   4.832 |   19.725 | 
     | REGISTER/U365                          | A0 v -> Y v | AO22X1M    | 0.108 | 0.341 |   5.173 |   20.066 | 
     | REGISTER/\RdData_reg[6]                | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.173 |   20.066 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.893 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -14.870 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -14.842 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -14.689 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -14.548 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.395 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.306 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.228 | 
     | REGISTER/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.086 | 0.001 |   0.667 |  -14.227 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin REGISTER/\RdData_reg[5] /CK 
Endpoint:   REGISTER/\RdData_reg[5] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.669
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  5.140
= Slack Time                   14.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.926 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.949 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   14.977 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.131 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.271 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.425 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.515 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.086 | 0.084 |   0.672 |   15.599 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.425 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.277 | 0.270 |   1.769 |   16.695 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.552 | 0.393 |   2.161 |   17.088 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.207 |   2.368 |   17.295 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.129 | 0.252 |   2.620 |   17.546 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.660 | 0.448 |   3.068 |   17.994 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.221 | 0.216 |   3.284 |   18.210 | 
     | REGISTER/U148                          | A v -> Y ^  | INVX4M     | 0.875 | 0.543 |   3.826 |   18.753 | 
     | REGISTER/U338                          | S0 ^ -> Y v | MX4X1M     | 0.203 | 0.554 |   4.380 |   19.306 | 
     | REGISTER/U362                          | D v -> Y v  | MX4X1M     | 0.157 | 0.418 |   4.798 |   19.724 | 
     | REGISTER/U361                          | A0 v -> Y v | AO22X1M    | 0.112 | 0.343 |   5.140 |   20.067 | 
     | REGISTER/\RdData_reg[5]                | D v         | SDFFRQX2M  | 0.112 | 0.000 |   5.140 |   20.067 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.926 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -14.903 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -14.875 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -14.722 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -14.582 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.428 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.339 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.261 | 
     | REGISTER/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.085 | 0.003 |   0.668 |  -14.258 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin REGISTER/\RdData_reg[7] /CK 
Endpoint:   REGISTER/\RdData_reg[7] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.667
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.066
- Arrival Time                  5.118
= Slack Time                   14.948
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.948 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.023 |   14.971 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   14.999 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.153 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.293 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.447 | 
     | CLK_M__L3_I0                           | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.537 | 
     | CLK_M__L4_I2                           | A v -> Y ^  | CLKINVX40M | 0.086 | 0.084 |   0.672 |   15.621 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.447 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M     | 0.277 | 0.270 |   1.769 |   16.717 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M    | 0.552 | 0.393 |   2.162 |   17.110 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M     | 0.092 | 0.207 |   2.368 |   17.317 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M     | 0.129 | 0.252 |   2.620 |   17.568 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M     | 0.660 | 0.448 |   3.068 |   18.016 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M     | 0.221 | 0.216 |   3.284 |   18.232 | 
     | REGISTER/U148                          | A v -> Y ^  | INVX4M     | 0.875 | 0.543 |   3.826 |   18.775 | 
     | REGISTER/U340                          | S0 ^ -> Y v | MX4X1M     | 0.203 | 0.554 |   4.380 |   19.329 | 
     | REGISTER/U370                          | D v -> Y v  | MX4X1M     | 0.145 | 0.405 |   4.785 |   19.733 | 
     | REGISTER/U369                          | A0 v -> Y v | AO22X1M    | 0.106 | 0.333 |   5.118 |   20.066 | 
     | REGISTER/\RdData_reg[7]                | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.118 |   20.066 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.948 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -14.925 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -14.897 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -14.744 | 
     | CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -14.604 | 
     | CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.450 | 
     | CLK_M__L3_I1            | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.361 | 
     | CLK_M__L4_I3            | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.283 | 
     | REGISTER/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.086 | 0.001 |   0.667 |  -14.282 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][3] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][3] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.671
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.047
- Arrival Time                  4.705
= Slack Time                   15.342
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.342 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.365 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.393 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.547 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.687 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.841 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.931 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.015 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.841 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.111 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.161 |   17.504 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.795 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.117 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.459 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.688 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   18.986 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.411 | 0.336 |   3.980 |   19.323 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.423 | 0.346 |   4.326 |   19.668 | 
     | REGISTER/U247                          | A1N v -> Y v | OAI2BB2X1M | 0.218 | 0.379 |   4.704 |   20.047 | 
     | REGISTER/\Reg_File_reg[2][3]           | D v          | SDFFRQX2M  | 0.218 | 0.000 |   4.705 |   20.047 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.342 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.319 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.291 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.138 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -14.998 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.844 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.755 | 
     | CLK_M__L4_I5                 | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   0.668 |  -14.674 | 
     | REGISTER/\Reg_File_reg[2][3] | CK ^       | SDFFRQX2M  | 0.083 | 0.003 |   0.671 |  -14.672 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][0] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][0] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.671
- Setup                         0.437
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.034
- Arrival Time                  4.673
= Slack Time                   15.361
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.361 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.384 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.412 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.565 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.706 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.859 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.949 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.033 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.860 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.130 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.161 |   17.523 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.814 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.135 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.477 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.707 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.005 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.411 | 0.336 |   3.980 |   19.341 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.423 | 0.346 |   4.326 |   19.687 | 
     | REGISTER/U322                          | A1N v -> Y v | OAI2BB2X1M | 0.170 | 0.347 |   4.673 |   20.034 | 
     | REGISTER/\Reg_File_reg[2][0]           | D v          | SDFFSQX2M  | 0.170 | 0.000 |   4.673 |   20.034 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.361 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.338 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.310 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.157 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.016 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.863 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.773 | 
     | CLK_M__L4_I4                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.696 | 
     | REGISTER/\Reg_File_reg[2][0] | CK ^       | SDFFSQX2M  | 0.086 | 0.006 |   0.671 |  -14.690 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][7] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][7] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.670
- Setup                         0.435
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.035
- Arrival Time                  4.670
= Slack Time                   15.365
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.365 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.388 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.416 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.569 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.710 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.863 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.953 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.037 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.864 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.134 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.161 |   17.527 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.818 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.139 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.481 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.711 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.009 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.411 | 0.336 |   3.980 |   19.345 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.423 | 0.346 |   4.326 |   19.691 | 
     | REGISTER/U323                          | A1N v -> Y v | OAI2BB2X1M | 0.155 | 0.344 |   4.670 |   20.035 | 
     | REGISTER/\Reg_File_reg[2][7]           | D v          | SDFFSQX2M  | 0.155 | 0.000 |   4.670 |   20.035 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.365 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.342 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.314 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.161 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.020 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.867 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.777 | 
     | CLK_M__L4_I5                 | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   0.668 |  -14.697 | 
     | REGISTER/\Reg_File_reg[2][7] | CK ^       | SDFFSQX2M  | 0.083 | 0.002 |   0.670 |  -14.695 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][4] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][4] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.678
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.066
- Arrival Time                  4.670
= Slack Time                   15.395
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.395 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.418 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.446 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.599 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.740 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.893 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.983 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.067 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.894 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.164 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.161 |   17.557 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.848 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.170 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.512 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.741 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.039 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.411 | 0.336 |   3.980 |   19.375 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.423 | 0.346 |   4.326 |   19.721 | 
     | REGISTER/U248                          | A1N v -> Y v | OAI2BB2X1M | 0.167 | 0.344 |   4.670 |   20.065 | 
     | REGISTER/\Reg_File_reg[2][4]           | D v          | SDFFRQX2M  | 0.167 | 0.000 |   4.670 |   20.066 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.395 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.372 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.344 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.191 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.050 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.897 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   0.588 |  -14.807 | 
     | CLK_M__L4_I2                 | A v -> Y ^ | CLKINVX40M | 0.086 | 0.084 |   0.672 |  -14.723 | 
     | REGISTER/\Reg_File_reg[2][4] | CK ^       | SDFFRQX2M  | 0.086 | 0.006 |   0.678 |  -14.717 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][1] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][1] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.677
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.066
- Arrival Time                  4.664
= Slack Time                   15.402
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.402 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.425 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.453 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.606 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.747 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.900 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.990 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.074 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.901 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.170 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.162 |   17.563 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.855 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.176 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.518 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.747 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.045 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.411 | 0.336 |   3.980 |   19.382 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.423 | 0.346 |   4.326 |   19.728 | 
     | REGISTER/U245                          | A1N v -> Y v | OAI2BB2X1M | 0.159 | 0.338 |   4.664 |   20.066 | 
     | REGISTER/\Reg_File_reg[2][1]           | D v          | SDFFRQX2M  | 0.159 | 0.000 |   4.664 |   20.066 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.402 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.379 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.351 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.197 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.057 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.903 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   0.588 |  -14.813 | 
     | CLK_M__L4_I2                 | A v -> Y ^ | CLKINVX40M | 0.086 | 0.084 |   0.672 |  -14.729 | 
     | REGISTER/\Reg_File_reg[2][1] | CK ^       | SDFFRQX2M  | 0.086 | 0.005 |   0.677 |  -14.725 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][3] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][3] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.058
- Arrival Time                  4.656
= Slack Time                   15.402
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.402 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.425 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.453 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.607 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.747 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.901 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.991 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.075 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.901 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.171 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.161 |   17.564 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.856 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.177 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.519 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.748 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.046 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.973 |   19.376 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.403 | 0.341 |   4.314 |   19.716 | 
     | REGISTER/U277                          | A1N v -> Y v | OAI2BB2X1M | 0.176 | 0.342 |   4.656 |   20.058 | 
     | REGISTER/\Reg_File_reg[10][3]          | D v          | SDFFRQX2M  | 0.176 | 0.000 |   4.656 |   20.058 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.402 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.379 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.351 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.198 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.058 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.904 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.815 | 
     | CLK_M__L4_I3                  | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.737 | 
     | REGISTER/\Reg_File_reg[10][3] | CK ^       | SDFFRQX2M  | 0.085 | 0.008 |   0.673 |  -14.730 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][6] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][6] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.670
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.061
- Arrival Time                  4.658
= Slack Time                   15.403
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.403 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.426 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.454 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.608 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.748 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.902 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.992 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.076 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.902 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.172 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.161 |   17.565 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.856 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.178 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.520 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.749 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.047 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.411 | 0.336 |   3.980 |   19.384 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.423 | 0.346 |   4.326 |   19.729 | 
     | REGISTER/U250                          | A1N v -> Y v | OAI2BB2X1M | 0.149 | 0.332 |   4.658 |   20.061 | 
     | REGISTER/\Reg_File_reg[2][6]           | D v          | SDFFRQX2M  | 0.149 | 0.000 |   4.658 |   20.061 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.403 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.380 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.352 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.199 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.059 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.905 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.816 | 
     | CLK_M__L4_I5                 | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   0.668 |  -14.735 | 
     | REGISTER/\Reg_File_reg[2][6] | CK ^       | SDFFRQX2M  | 0.083 | 0.002 |   0.670 |  -14.733 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin REGISTER/\Reg_File_reg[4][3] /CK 
Endpoint:   REGISTER/\Reg_File_reg[4][3] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.670
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.053
- Arrival Time                  4.649
= Slack Time                   15.404
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.404 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.427 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.455 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.608 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.749 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.902 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.992 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.076 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.903 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.173 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.162 |   17.566 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.857 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.178 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.520 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.750 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.048 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.411 | 0.336 |   3.980 |   19.384 | 
     | REGISTER/U162                          | B ^ -> Y v   | NAND2X2M   | 0.387 | 0.319 |   4.299 |   19.703 | 
     | REGISTER/U216                          | A1N v -> Y v | OAI2BB2X1M | 0.191 | 0.349 |   4.649 |   20.053 | 
     | REGISTER/\Reg_File_reg[4][3]           | D v          | SDFFRQX2M  | 0.191 | 0.000 |   4.649 |   20.053 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.404 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.381 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.353 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.200 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.059 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.906 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.816 | 
     | CLK_M__L4_I4                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.739 | 
     | REGISTER/\Reg_File_reg[4][3] | CK ^       | SDFFRQX2M  | 0.086 | 0.006 |   0.670 |  -14.733 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin REGISTER/\Reg_File_reg[12][5] /CK 
Endpoint:   REGISTER/\Reg_File_reg[12][5] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.676
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.061
- Arrival Time                  4.653
= Slack Time                   15.407
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.407 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.430 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.458 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.612 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.752 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.906 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.996 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.079 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.906 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.176 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.161 |   17.569 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.860 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.182 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.524 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.753 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.051 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.973 |   19.380 | 
     | REGISTER/U166                          | A ^ -> Y v   | NAND2X2M   | 0.404 | 0.333 |   4.306 |   19.713 | 
     | REGISTER/U295                          | A1N v -> Y v | OAI2BB2X1M | 0.177 | 0.348 |   4.653 |   20.061 | 
     | REGISTER/\Reg_File_reg[12][5]          | D v          | SDFFRQX2M  | 0.177 | 0.000 |   4.653 |   20.061 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.407 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.384 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.356 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.203 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.062 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.909 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.820 | 
     | CLK_M__L4_I5                  | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   0.668 |  -14.739 | 
     | REGISTER/\Reg_File_reg[12][5] | CK ^       | SDFFRQX2M  | 0.083 | 0.008 |   0.676 |  -14.731 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin REGISTER/\Reg_File_reg[14][7] /CK 
Endpoint:   REGISTER/\Reg_File_reg[14][7] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.671
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.061
- Arrival Time                  4.651
= Slack Time                   15.410
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.410 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.433 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.461 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.614 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.755 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.908 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.998 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.082 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.909 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.179 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.162 |   17.571 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.863 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.184 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.526 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.755 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.054 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.973 |   19.383 | 
     | REGISTER/U168                          | A ^ -> Y v   | NAND2X2M   | 0.406 | 0.338 |   4.311 |   19.721 | 
     | REGISTER/U313                          | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.340 |   4.651 |   20.061 | 
     | REGISTER/\Reg_File_reg[14][7]          | D v          | SDFFRQX2M  | 0.154 | 0.000 |   4.651 |   20.061 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.410 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.387 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.359 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.205 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.065 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.911 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.822 | 
     | CLK_M__L4_I5                  | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   0.668 |  -14.742 | 
     | REGISTER/\Reg_File_reg[14][7] | CK ^       | SDFFRQX2M  | 0.083 | 0.003 |   0.671 |  -14.738 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin REGISTER/\Reg_File_reg[6][4] /CK 
Endpoint:   REGISTER/\Reg_File_reg[6][4] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.678
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.062
- Arrival Time                  4.651
= Slack Time                   15.410
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.411 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.434 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.462 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.615 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.755 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.909 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.999 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.083 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.910 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.179 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.162 |   17.572 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.864 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.185 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.527 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.756 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.054 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.411 | 0.336 |   3.980 |   19.391 | 
     | REGISTER/U164                          | B ^ -> Y v   | NAND2X2M   | 0.387 | 0.325 |   4.305 |   19.716 | 
     | REGISTER/U233                          | A1N v -> Y v | OAI2BB2X1M | 0.185 | 0.346 |   4.651 |   20.062 | 
     | REGISTER/\Reg_File_reg[6][4]           | D v          | SDFFRQX2M  | 0.185 | 0.000 |   4.651 |   20.062 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.410 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.387 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.359 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.206 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.066 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.912 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   0.588 |  -14.822 | 
     | CLK_M__L4_I2                 | A v -> Y ^ | CLKINVX40M | 0.086 | 0.084 |   0.672 |  -14.738 | 
     | REGISTER/\Reg_File_reg[6][4] | CK ^       | SDFFRQX2M  | 0.086 | 0.006 |   0.678 |  -14.732 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin REGISTER/\Reg_File_reg[6][0] /CK 
Endpoint:   REGISTER/\Reg_File_reg[6][0] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.668
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.054
- Arrival Time                  4.643
= Slack Time                   15.411
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.411 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.434 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.462 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.615 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.756 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.909 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   15.999 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.083 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.910 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.180 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.162 |   17.573 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.864 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.185 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.527 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.757 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.055 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.411 | 0.336 |   3.980 |   19.391 | 
     | REGISTER/U164                          | B ^ -> Y v   | NAND2X2M   | 0.387 | 0.325 |   4.305 |   19.716 | 
     | REGISTER/U229                          | A1N v -> Y v | OAI2BB2X1M | 0.172 | 0.338 |   4.643 |   20.054 | 
     | REGISTER/\Reg_File_reg[6][0]           | D v          | SDFFRQX2M  | 0.172 | 0.000 |   4.643 |   20.054 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.411 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.388 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.360 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.207 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.066 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.913 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.823 | 
     | CLK_M__L4_I4                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.746 | 
     | REGISTER/\Reg_File_reg[6][0] | CK ^       | SDFFRQX2M  | 0.086 | 0.003 |   0.668 |  -14.743 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][5] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][5] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.678
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.070
- Arrival Time                  4.657
= Slack Time                   15.413
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.413 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.436 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.464 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.617 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.757 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.911 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.001 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.085 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.912 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.181 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.161 |   17.574 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.866 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.187 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.529 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.758 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.056 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.411 | 0.336 |   3.980 |   19.393 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.423 | 0.346 |   4.326 |   19.739 | 
     | REGISTER/U249                          | A1N v -> Y v | OAI2BB2X1M | 0.148 | 0.331 |   4.657 |   20.070 | 
     | REGISTER/\Reg_File_reg[2][5]           | D v          | SDFFRQX2M  | 0.148 | 0.000 |   4.657 |   20.070 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.413 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.390 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.362 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.208 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.068 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.914 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   0.588 |  -14.824 | 
     | CLK_M__L4_I2                 | A v -> Y ^ | CLKINVX40M | 0.086 | 0.084 |   0.672 |  -14.740 | 
     | REGISTER/\Reg_File_reg[2][5] | CK ^       | SDFFRQX2M  | 0.086 | 0.006 |   0.679 |  -14.734 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin REGISTER/\Reg_File_reg[14][5] /CK 
Endpoint:   REGISTER/\Reg_File_reg[14][5] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.677
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.064
- Arrival Time                  4.651
= Slack Time                   15.413
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.413 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.436 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.464 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.617 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.758 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.911 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.001 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.085 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.912 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.181 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.162 |   17.574 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.866 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.187 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.529 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.758 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.056 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.973 |   19.386 | 
     | REGISTER/U168                          | A ^ -> Y v   | NAND2X2M   | 0.406 | 0.338 |   4.311 |   19.724 | 
     | REGISTER/U311                          | A1N v -> Y v | OAI2BB2X1M | 0.165 | 0.340 |   4.651 |   20.064 | 
     | REGISTER/\Reg_File_reg[14][5]          | D v          | SDFFRQX2M  | 0.165 | 0.000 |   4.651 |   20.064 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.413 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.390 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.362 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.208 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.068 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.914 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.825 | 
     | CLK_M__L4_I5                  | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   0.668 |  -14.745 | 
     | REGISTER/\Reg_File_reg[14][5] | CK ^       | SDFFRQX2M  | 0.083 | 0.009 |   0.677 |  -14.736 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][4] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][4] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.680
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.066
- Arrival Time                  4.653
= Slack Time                   15.413
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.413 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.436 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.464 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.618 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.758 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.912 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.002 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.086 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.912 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.182 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.161 |   17.575 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.867 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.188 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.530 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.759 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.057 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.973 |   19.387 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.403 | 0.341 |   4.314 |   19.727 | 
     | REGISTER/U278                          | A1N v -> Y v | OAI2BB2X1M | 0.171 | 0.339 |   4.653 |   20.066 | 
     | REGISTER/\Reg_File_reg[10][4]          | D v          | SDFFRQX2M  | 0.171 | 0.000 |   4.653 |   20.066 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.413 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.391 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.363 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.209 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.069 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.915 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.826 | 
     | CLK_M__L4_I4                  | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.749 | 
     | REGISTER/\Reg_File_reg[10][4] | CK ^       | SDFFRQX2M  | 0.088 | 0.015 |   0.680 |  -14.734 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin REGISTER/\Reg_File_reg[12][7] /CK 
Endpoint:   REGISTER/\Reg_File_reg[12][7] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.062
- Arrival Time                  4.647
= Slack Time                   15.415
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.415 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.438 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.466 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.619 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.760 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.913 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.003 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.087 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.914 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.184 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.162 |   17.577 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.868 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.189 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.531 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.761 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.059 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.973 |   19.388 | 
     | REGISTER/U166                          | A ^ -> Y v   | NAND2X2M   | 0.404 | 0.333 |   4.306 |   19.721 | 
     | REGISTER/U297                          | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.341 |   4.647 |   20.062 | 
     | REGISTER/\Reg_File_reg[12][7]          | D v          | SDFFRQX2M  | 0.154 | 0.000 |   4.647 |   20.062 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.415 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.392 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.364 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.211 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.070 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.917 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.827 | 
     | CLK_M__L4_I5                  | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   0.668 |  -14.747 | 
     | REGISTER/\Reg_File_reg[12][7] | CK ^       | SDFFRQX2M  | 0.083 | 0.005 |   0.673 |  -14.742 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin REGISTER/\Reg_File_reg[12][3] /CK 
Endpoint:   REGISTER/\Reg_File_reg[12][3] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.679
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.065
- Arrival Time                  4.649
= Slack Time                   15.415
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.415 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.438 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.466 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.620 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.760 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.914 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.004 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.088 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.914 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.184 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.162 |   17.577 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.868 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.190 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.532 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.761 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.059 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.973 |   19.389 | 
     | REGISTER/U166                          | A ^ -> Y v   | NAND2X2M   | 0.404 | 0.333 |   4.306 |   19.721 | 
     | REGISTER/U293                          | A1N v -> Y v | OAI2BB2X1M | 0.176 | 0.343 |   4.649 |   20.065 | 
     | REGISTER/\Reg_File_reg[12][3]          | D v          | SDFFRQX2M  | 0.176 | 0.000 |   4.649 |   20.065 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.415 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.392 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.364 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.211 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.071 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.917 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.828 | 
     | CLK_M__L4_I4                  | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.751 | 
     | REGISTER/\Reg_File_reg[12][3] | CK ^       | SDFFRQX2M  | 0.087 | 0.014 |   0.679 |  -14.736 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][0] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][0] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.675
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.064
- Arrival Time                  4.648
= Slack Time                   15.416
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.416 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.439 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.467 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.620 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.761 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.914 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.004 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.088 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.915 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.184 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.161 |   17.577 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.869 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.190 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.532 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.761 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.060 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.973 |   19.389 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.403 | 0.341 |   4.314 |   19.730 | 
     | REGISTER/U274                          | A1N v -> Y v | OAI2BB2X1M | 0.160 | 0.334 |   4.648 |   20.064 | 
     | REGISTER/\Reg_File_reg[10][0]          | D v          | SDFFRQX2M  | 0.160 | 0.000 |   4.648 |   20.064 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.416 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.393 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.365 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.211 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.071 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.917 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.828 | 
     | CLK_M__L4_I3                  | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.750 | 
     | REGISTER/\Reg_File_reg[10][0] | CK ^       | SDFFRQX2M  | 0.085 | 0.010 |   0.675 |  -14.741 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin REGISTER/\Reg_File_reg[2][2] /CK 
Endpoint:   REGISTER/\Reg_File_reg[2][2] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.678
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.070
- Arrival Time                  4.654
= Slack Time                   15.417
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.417 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.440 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.468 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.621 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.761 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.915 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.005 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.089 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.916 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.185 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.161 |   17.578 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.870 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.191 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.533 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.762 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.060 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.411 | 0.336 |   3.980 |   19.397 | 
     | REGISTER/U160                          | B ^ -> Y v   | NAND2X2M   | 0.423 | 0.346 |   4.326 |   19.742 | 
     | REGISTER/U246                          | A1N v -> Y v | OAI2BB2X1M | 0.141 | 0.328 |   4.654 |   20.070 | 
     | REGISTER/\Reg_File_reg[2][2]           | D v          | SDFFRQX2M  | 0.141 | 0.000 |   4.654 |   20.070 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.416 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.393 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.365 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.212 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.072 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.918 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   0.588 |  -14.828 | 
     | CLK_M__L4_I2                 | A v -> Y ^ | CLKINVX40M | 0.086 | 0.084 |   0.672 |  -14.744 | 
     | REGISTER/\Reg_File_reg[2][2] | CK ^       | SDFFRQX2M  | 0.086 | 0.006 |   0.678 |  -14.739 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin REGISTER/\Reg_File_reg[12][6] /CK 
Endpoint:   REGISTER/\Reg_File_reg[12][6] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.674
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.062
- Arrival Time                  4.644
= Slack Time                   15.418
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.418 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.441 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.469 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.622 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.763 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.916 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.006 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.090 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.917 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.186 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.161 |   17.579 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.871 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.192 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.534 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.763 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.062 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.973 |   19.391 | 
     | REGISTER/U166                          | A ^ -> Y v   | NAND2X2M   | 0.404 | 0.333 |   4.306 |   19.724 | 
     | REGISTER/U296                          | A1N v -> Y v | OAI2BB2X1M | 0.163 | 0.338 |   4.644 |   20.061 | 
     | REGISTER/\Reg_File_reg[12][6]          | D v          | SDFFRQX2M  | 0.163 | 0.000 |   4.644 |   20.062 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.418 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.395 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.367 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.213 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.073 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.919 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.830 | 
     | CLK_M__L4_I5                  | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   0.668 |  -14.750 | 
     | REGISTER/\Reg_File_reg[12][6] | CK ^       | SDFFRQX2M  | 0.083 | 0.006 |   0.674 |  -14.744 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][7] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][7] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.677
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.068
- Arrival Time                  4.649
= Slack Time                   15.419
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.419 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.442 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.470 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.623 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.763 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.917 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.007 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.091 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.918 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.187 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.161 |   17.580 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.872 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.193 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.535 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.764 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.062 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.973 |   19.392 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.403 | 0.341 |   4.314 |   19.733 | 
     | REGISTER/U281                          | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.335 |   4.649 |   20.068 | 
     | REGISTER/\Reg_File_reg[10][7]          | D v          | SDFFRQX2M  | 0.152 | 0.000 |   4.649 |   20.068 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.419 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.396 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.368 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.214 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.074 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.920 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.831 | 
     | CLK_M__L4_I4                  | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.754 | 
     | REGISTER/\Reg_File_reg[10][7] | CK ^       | SDFFRQX2M  | 0.087 | 0.013 |   0.677 |  -14.741 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][6] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][6] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.680
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.068
- Arrival Time                  4.649
= Slack Time                   15.419
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.419 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.442 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.470 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.624 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.764 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.918 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.008 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.092 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.918 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.188 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.161 |   17.581 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.872 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.194 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.536 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.765 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.063 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.973 |   19.392 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.403 | 0.341 |   4.314 |   19.733 | 
     | REGISTER/U280                          | A1N v -> Y v | OAI2BB2X1M | 0.165 | 0.335 |   4.649 |   20.068 | 
     | REGISTER/\Reg_File_reg[10][6]          | D v          | SDFFRQX2M  | 0.165 | 0.000 |   4.649 |   20.068 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.419 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.396 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.368 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.215 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.075 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.921 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.832 | 
     | CLK_M__L4_I4                  | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.755 | 
     | REGISTER/\Reg_File_reg[10][6] | CK ^       | SDFFRQX2M  | 0.088 | 0.015 |   0.680 |  -14.739 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin REGISTER/\Reg_File_reg[6][2] /CK 
Endpoint:   REGISTER/\Reg_File_reg[6][2] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.671
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.059
- Arrival Time                  4.639
= Slack Time                   15.420
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.420 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.443 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.471 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.624 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.765 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.918 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.008 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.092 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.919 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.189 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.162 |   17.581 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.873 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.194 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.536 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.766 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.064 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.411 | 0.336 |   3.980 |   19.400 | 
     | REGISTER/U164                          | B ^ -> Y v   | NAND2X2M   | 0.387 | 0.325 |   4.305 |   19.725 | 
     | REGISTER/U231                          | A1N v -> Y v | OAI2BB2X1M | 0.164 | 0.334 |   4.639 |   20.059 | 
     | REGISTER/\Reg_File_reg[6][2]           | D v          | SDFFRQX2M  | 0.164 | 0.000 |   4.639 |   20.059 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.420 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.397 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.369 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.216 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.075 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.922 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.832 | 
     | CLK_M__L4_I4                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.755 | 
     | REGISTER/\Reg_File_reg[6][2] | CK ^       | SDFFRQX2M  | 0.086 | 0.006 |   0.671 |  -14.749 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin REGISTER/\Reg_File_reg[4][4] /CK 
Endpoint:   REGISTER/\Reg_File_reg[4][4] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.671
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.057
- Arrival Time                  4.636
= Slack Time                   15.420
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.420 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.443 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.471 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.625 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.765 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.919 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.009 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.092 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.919 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.189 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.161 |   17.582 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.873 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.195 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.537 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.766 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.064 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.411 | 0.336 |   3.980 |   19.400 | 
     | REGISTER/U162                          | B ^ -> Y v   | NAND2X2M   | 0.387 | 0.319 |   4.299 |   19.719 | 
     | REGISTER/U217                          | A1N v -> Y v | OAI2BB2X1M | 0.172 | 0.337 |   4.636 |   20.057 | 
     | REGISTER/\Reg_File_reg[4][4]           | D v          | SDFFRQX2M  | 0.172 | 0.000 |   4.636 |   20.057 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.420 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.397 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.369 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.216 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.075 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.922 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.833 | 
     | CLK_M__L4_I4                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.077 |   0.665 |  -14.755 | 
     | REGISTER/\Reg_File_reg[4][4] | CK ^       | SDFFRQX2M  | 0.086 | 0.006 |   0.671 |  -14.750 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin REGISTER/\Reg_File_reg[12][4] /CK 
Endpoint:   REGISTER/\Reg_File_reg[12][4] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.676
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.064
- Arrival Time                  4.642
= Slack Time                   15.422
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.422 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.445 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.473 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.626 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.767 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.920 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.010 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.094 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.921 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.191 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.162 |   17.583 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.875 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.196 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.538 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.768 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.066 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.973 |   19.395 | 
     | REGISTER/U166                          | A ^ -> Y v   | NAND2X2M   | 0.404 | 0.333 |   4.306 |   19.728 | 
     | REGISTER/U294                          | A1N v -> Y v | OAI2BB2X1M | 0.162 | 0.336 |   4.642 |   20.064 | 
     | REGISTER/\Reg_File_reg[12][4]          | D v          | SDFFRQX2M  | 0.162 | 0.000 |   4.642 |   20.064 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.422 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.399 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.371 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.218 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.077 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.924 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.834 | 
     | CLK_M__L4_I5                  | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   0.668 |  -14.754 | 
     | REGISTER/\Reg_File_reg[12][4] | CK ^       | SDFFRQX2M  | 0.083 | 0.008 |   0.676 |  -14.746 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][1] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][1] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.674
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.064
- Arrival Time                  4.641
= Slack Time                   15.423
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.423 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.023 |   0.023 |   15.446 | 
     | REF_CLK__L2_I0                         | A v -> Y ^   | CLKINVX8M  | 0.030 | 0.028 |   0.051 |   15.474 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.069 | 0.153 |   0.204 |   15.627 | 
     | CLK_M__L1_I0                           | A ^ -> Y ^   | CLKBUFX12M | 0.095 | 0.141 |   0.345 |   15.768 | 
     | CLK_M__L2_I0                           | A ^ -> Y ^   | CLKBUFX40M | 0.097 | 0.154 |   0.498 |   15.921 | 
     | CLK_M__L3_I0                           | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.090 |   0.588 |   16.011 | 
     | CLK_M__L4_I2                           | A v -> Y ^   | CLKINVX40M | 0.086 | 0.084 |   0.672 |   16.095 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.848 | 0.827 |   1.499 |   16.922 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.277 | 0.270 |   1.769 |   17.191 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.552 | 0.393 |   2.161 |   17.584 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.088 | 0.292 |   2.453 |   17.876 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.147 | 0.321 |   2.774 |   18.197 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.330 | 0.342 |   3.116 |   18.539 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.236 | 0.229 |   3.346 |   18.768 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.405 | 0.298 |   3.644 |   19.067 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.396 | 0.329 |   3.973 |   19.396 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.403 | 0.341 |   4.314 |   19.737 | 
     | REGISTER/U275                          | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.327 |   4.641 |   20.064 | 
     | REGISTER/\Reg_File_reg[10][1]          | D v          | SDFFRQX2M  | 0.152 | 0.000 |   4.641 |   20.064 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.423 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -15.400 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -15.372 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -15.218 | 
     | CLK_M__L1_I0                  | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -15.078 | 
     | CLK_M__L2_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -14.924 | 
     | CLK_M__L3_I1                  | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   0.588 |  -14.835 | 
     | CLK_M__L4_I3                  | A v -> Y ^ | CLKINVX40M | 0.085 | 0.078 |   0.665 |  -14.757 | 
     | REGISTER/\Reg_File_reg[10][1] | CK ^       | SDFFRQX2M  | 0.085 | 0.008 |   0.674 |  -14.749 | 
     +----------------------------------------------------------------------------------------------+ 

