
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.13-s080_1, built Fri Jan 24 18:10:46 PST 2020
Options:	
Date:		Mon Jan  5 21:12:04 2026
Host:		cad52 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (32cores*128cpus*Intel(R) Xeon(R) Platinum 8358 CPU @ 2.60GHz 49152KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (1288 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[INFO] Loading Pegasus 23.14 fill procedures
<CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
<CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
<CMD> win
<CMD> set init_verilog /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.v
<CMD> set init_design_settop 1
<CMD> set init_top_cell half_adder
<CMD> set init_lef_file {/data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16/OTFT_stdlib_16.tlef /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16/OTFT_stdlib_16.lef}
<CMD> set init_mmmc_file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.view
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> setGenerateViaMode -auto true
<CMD> init_design
#% Begin Load MMMC data ... (date=01/05 21:16:07, mem=498.9M)
#% End Load MMMC data ... (date=01/05 21:16:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=499.0M, current mem=499.0M)
typical

Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16/OTFT_stdlib_16.tlef ...

Loading LEF file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16/OTFT_stdlib_16.lef ...
Set DBUPerIGU to M2 pitch 3000.
**WARN: (IMPLF-90):	No DATABASE MICRONS statement has been specified, default 100 is used.

viaInitial starts at Mon Jan  5 21:16:07 2026
viaInitial ends at Mon Jan  5 21:16:07 2026

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.view
Reading tt timing library '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_lib/OTFT_stdlib_16_4INT/OTFT_stdlib_16_4INT.lib' ...
Read 16 cells in library 'OTFT_stdlib' 
*** End library_loading (cpu=0.00min, real=0.00min, mem=25.0M, fe_cpu=0.54min, fe_real=4.05min, fe_mem=815.3M) ***
#% Begin Load netlist data ... (date=01/05 21:16:07, mem=513.7M)
*** Begin netlist parsing (mem=815.3M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2D8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVD8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVD8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVD4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVD4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 16 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/netlist/half_adder.v'

*** Memory Usage v#1 (Current mem = 815.336M, initial mem = 275.539M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=815.3M) ***
#% End Load netlist data ... (date=01/05 21:16:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=516.6M, current mem=516.6M)
Set top cell to half_adder.
Hooked 16 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell half_adder ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 1000.
** info: there are 27 modules.
** info: there are 8 stdCell insts.

*** Memory Usage v#1 (Current mem = 856.762M, initial mem = 275.539M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: func_typical
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './netlist/half_adder.sdc' ...
Current (total cpu=0:00:32.9, real=0:04:04, peak res=701.1M, current mem=701.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./netlist/half_adder.sdc, Line 9).

**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ./netlist/half_adder.sdc, Line 10).

**WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 19).

**WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./netlist/half_adder.sdc, Line 20).

INFO (CTE): Reading of timing constraints file ./netlist/half_adder.sdc completed, with 4 WARNING
WARNING (CTE-25): Line: 11 of File ./netlist/half_adder.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=718.8M, current mem=718.8M)
Current (total cpu=0:00:33.0, real=0:04:04, peak res=718.8M, current mem=718.8M)
Total number of combinational cells: 15
Total number of sequential cells: 1
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFD2 BUFD4 BUFD8
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVD1 INVD2 INVD4 INVD8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
#% Begin Load MMMC data ... (date=01/05 21:16:08, mem=739.9M)
#% End Load MMMC data ... (date=01/05 21:16:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=739.9M, current mem=739.9M)
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "Via1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 5 vias inserted to default rule.
Via generation for default rule completed.
Found no NONDEFAULTRULE.
Via generation completed successfully.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-90             1  No DATABASE MICRONS statement has been s...
WARNING   IMPEXT-2766          2  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
WARNING   IMPVL-159           32  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPRM-143            2  %s is not defined on cut layer "%s" in t...
WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> setDesignMode -process 250
##  Process: 250           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setPlaceMode -place_detail_legalization_inst_gap 2
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -override -verbose
8 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -override -verbose
8 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
<CMD> floorPlan -site CoreSite -s 13500 8100 180 180 180 180
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pin in1 -assign {1350.0 8100.0} -layer M1 -snap USERGRID
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1077.7M).
<CMD> editPin -pin in2 -assign {1912.5 8100.0} -layer M1 -snap USERGRID
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1077.7M).
<CMD> editPin -pin sum -assign {3600.0 8100.0} -layer M1 -snap USERGRID
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1077.7M).
<CMD> editPin -pin cout -assign {4725.0 8100.0} -layer M1 -snap USERGRID
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1077.7M).
<CMD> editPin -pin reset -assign {0.0 1840.90909091} -layer M1 -snap USERGRID
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1077.7M).
<CMD> editPin -pin CLK -assign {3262.5 0.0} -layer M1 -snap USERGRID
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1077.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc
#% Begin save design ... (date=01/05 21:16:08, mem=742.1M)
% Begin Save ccopt configuration ... (date=01/05 21:16:08, mem=745.1M)
% End Save ccopt configuration ... (date=01/05 21:16:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.8M, current mem=745.8M)
% Begin Save netlist data ... (date=01/05 21:16:08, mem=745.8M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/05 21:16:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=746.2M, current mem=746.2M)
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/05 21:16:09, mem=746.8M)
Saving AAE Data ...
% End Save AAE data ... (date=01/05 21:16:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=746.8M, current mem=746.8M)
% Begin Save clock tree data ... (date=01/05 21:16:09, mem=747.4M)
% End Save clock tree data ... (date=01/05 21:16:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.4M, current mem=747.4M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/05 21:16:09, mem=747.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/05 21:16:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.3M, current mem=747.3M)
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1073.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/05 21:16:09, mem=747.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=01/05 21:16:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.5M, current mem=747.5M)
% Begin Save routing data ... (date=01/05 21:16:09, mem=747.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1077.7M) ***
% End Save routing data ... (date=01/05 21:16:10, total cpu=0:00:00.0, real=0:00:01.0, peak res=752.7M, current mem=751.7M)
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/floorplan.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1080.7M) ***
% Begin Save power constraints data ... (date=01/05 21:16:10, mem=752.2M)
% End Save power constraints data ... (date=01/05 21:16:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=752.3M, current mem=752.3M)
typical
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=01/05 21:16:11, total cpu=0:00:02.1, real=0:00:03.0, peak res=755.7M, current mem=755.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M2 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog {
    padcore_ring
    block_ring
  } -skip_via_on_pin {
    standardcell
  } -skip_via_on_wire_shape {
    noshape
  }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets { VSS VDD  } -layer M1 -direction horizontal -width 30 -spacing 870 -set_to_set_distance 1800 -start_from bottom -start_offset -15 -switch_layer_over_obs false -max_same_layer_jog_length 3 -padcore_ring_top_layer_limit M2 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M2 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=01/05 21:16:18, mem=769.0M)

Initialize fgc environment(mem: 1117.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 9 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        9       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/05 21:16:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=770.4M, current mem=770.4M)
<CMD> addStripe -nets { VDD VSS } -layer M2 -direction vertical -width 60 -spacing 200 -set_to_set_distance 3000 -start_from left -start_offset 300 -switch_layer_over_obs false -max_same_layer_jog_length 3 -padcore_ring_top_layer_limit M2 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M2 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=01/05 21:16:18, mem=770.4M)

Initialize fgc environment(mem: 1117.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1117.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.13/main/lnx86_64_opt/19.13-s080_1/fe/src/prtools/viaGen/vgViaUtil.c:3026:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
Stripe generation is complete.
vias are now being generated.
addStripe created 10 wires.
ViaGen created 45 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       45       |        0       |
|   M2   |       10       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=01/05 21:16:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=771.1M, current mem=771.1M)
<CMD> sroute -connect { corePin } -layerChangeRange { M1 M2 } -blockPinTarget { nearestTarget } -allowJogging false -crossoverViaLayerRange { M1 M2 }
#% Begin sroute (date=01/05 21:16:18, mem=771.1M)
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Mon Jan  5 21:16:18 2026 ***
SPECIAL ROUTE ran on directory: /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder
SPECIAL ROUTE ran on machine: cad52 (Linux 3.10.0-1160.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 2
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteStraightConnections set to "straightWithChanges"
srouteTopLayerLimit set to 2
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2102.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 5 layers, 2 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 26 macros, 4 used
Read in 4 components
  4 core components: 4 unplaced, 0 placed, 0 fixed
Read in 6 physical pins
  6 physical pins: 0 unplaced, 6 placed, 0 fixed
Read in 6 nets
Read in 2 special nets, 2 routed
Read in 14 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 0  open: 2
  Number of Followpin connections: 1
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2105.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 1 wire.
ViaGen created 5 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        1       |       NA       |
|  Via1  |        5       |        0       |
+--------+----------------+----------------+
#% End sroute (date=01/05 21:16:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=779.5M, current mem=774.5M)
<CMD> createPGPin VDD -net VDD -geom M2 180 500 280 600
<CMD> createPGPin VSS -net VSS -geom M2 180 200 280 300
<CMD> verifyConnectivity -noAntenna -noSoftPGConnect -noUnroutedNet -net VDD
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Jan  5 21:16:18 2026

Design Name: half_adder
Database Units: 100
Design Boundary: (0.0000, 0.0000) (13860.0000, 8460.0000)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VDD
Net VDD: has an unconnected terminal, has special routes with opens.

Begin Summary 
    1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Mon Jan  5 21:16:18 2026
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyConnectivity -noAntenna -noSoftPGConnect -noUnroutedNet -net VSS
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Jan  5 21:16:18 2026

Design Name: half_adder
Database Units: 100
Design Boundary: (0.0000, 0.0000) (13860.0000, 8460.0000)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VSS
Net VSS: has an unconnected terminal, has special routes with opens.

Begin Summary 
    1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Mon Jan  5 21:16:18 2026
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verify_PG_short -no_routing_blkg
 *** Starting VERIFY PG SHORT(MEM: 1121.7) ***

  VERIFY PG SHORT ...... Initializing
  VERIFY PG SHORT ...... Deleting Existing Violations
  VERIFY PG SHORT ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY PG SHORT ...... SubArea : 1 of 1
  VERIFY PG SHORT ...... Short:  0 Viols.
  Verification Complete : 0 Short Viols.

**********End: VERIFY PG SHORT**********
 *** verify PG short (CPU: 0:00:00.0  MEM: 29.2M)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1150.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 1.00  MEM: 137.0M) ***

<CMD> saveDesign /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc
#% Begin save design ... (date=01/05 21:16:19, mem=790.1M)
% Begin Save ccopt configuration ... (date=01/05 21:16:19, mem=790.1M)
% End Save ccopt configuration ... (date=01/05 21:16:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=790.4M, current mem=790.4M)
% Begin Save netlist data ... (date=01/05 21:16:19, mem=790.4M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/05 21:16:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=790.4M, current mem=790.4M)
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/05 21:16:19, mem=790.5M)
Saving AAE Data ...
% End Save AAE data ... (date=01/05 21:16:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=790.5M, current mem=790.5M)
% Begin Save clock tree data ... (date=01/05 21:16:19, mem=790.5M)
% End Save clock tree data ... (date=01/05 21:16:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=790.5M, current mem=790.5M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/05 21:16:19, mem=787.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/05 21:16:20, total cpu=0:00:00.0, real=0:00:01.0, peak res=787.1M, current mem=787.1M)
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1153.9M) ***
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=01/05 21:16:20, mem=787.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=01/05 21:16:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=787.1M, current mem=787.1M)
% Begin Save routing data ... (date=01/05 21:16:20, mem=787.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1153.9M) ***
% End Save routing data ... (date=01/05 21:16:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=787.1M, current mem=787.1M)
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/pg.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1156.9M) ***
% Begin Save power constraints data ... (date=01/05 21:16:20, mem=787.1M)
% End Save power constraints data ... (date=01/05 21:16:20, total cpu=0:00:00.0, real=0:00:01.0, peak res=787.1M, current mem=787.1M)
typical
Generated self-contained design pg.enc.dat.tmp
#% End save design ... (date=01/05 21:16:22, total cpu=0:00:02.1, real=0:00:03.0, peak res=790.5M, current mem=787.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -1993.13000 -1311.79000 18124.62000 9336.73000
<CMD> fit
<CMD> selectMarker 180.0000 165.0000 13680.0000 8280.0000 -1 3 7
<CMD> zoomBox -531.22000 259.49000 14412.96000 8169.59000
<CMD> zoomBox 4142.46000 2699.46000 9778.69000 5682.77000
<CMD> zoomBox 4920.42000 3119.78000 8992.60000 5275.22000
<CMD> zoomBox 5479.53000 3428.68000 8421.68000 4985.99000
<CMD> zoomBox 5697.99000 3549.22000 8198.82000 4872.93000
<CMD> fit
<CMD> deselectAll
<CMD> setMultiCpuUsage -localCpu 16 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -leftEdge BOUNDARY_RIGHT -rightEdge BOUNDARY_LEFT -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 2
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {INVD8 INVD4 INVD2 INVD1} -maxAllowedDelay 1
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 2
<CMD> setPlaceMode -fp false -timingDriven 0 -congEffort medium -ignoreScan 1 -placeIOPins 0 -place_detail_legalization_inst_gap 2
<CMD> checkDesign -all
**WARN: (IMPREPO-207):	There are 4 Cells dimensions not multiple integer of site.
**Info: (IMPSP-307): Design contains fractional 4 cells.
Estimated cell power/ground rail width = 56.250 um
**WARN: (IMPSP-373):	FollowPins in 8 rows did not match the supply layout of the cells 
for that row orientation.  This will result in power shorting to ground 
for all insts placed in these rows.
 Type 'man IMPSP-373' for more detail.
Begin checking placement ... (start mem=1290.2M, init mem=1322.3M)
*info: Recommended don't use cell = 0           
*info: Placed = 0             
*info: Unplaced = 8           
Placement Density:12.02%(13149000/109350000)
Placement Density (including fixed std cells):12.02%(13149000/109350000)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1322.2M)
############################################################################
# Innovus Netlist Design Rule Check
# Mon Jan  5 21:17:21 2026

############################################################################
Design: half_adder

------ Design Summary:
Total Standard Cell Number   (cells) : 8
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 13149000.00
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 8
Number of Non-uniquified Insts : 7
Number of Nets                 : 14
Average number of Pins per Net : 2.07
Maximum number of Pins in Net  : 3

------ I/O Port summary

Number of Primary I/O Ports    : 6
Number of Input Ports          : 4
Number of Output Ports         : 2
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 2
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 6
**WARN: (IMPREPO-202):	There are 6 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 0
Number of High Fanout nets (>50)               : 0
**WARN: (IMPREPO-213):	There are 6 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
  No assigns found.
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/half_adder.main.htm.ascii.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-373            1  FollowPins in %d rows did not match the ...
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> addEndCap -prefix EndCap
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
Minimum row-size in sites for endcap insertion = 3.
Minimum number of sites for row blockage       = 1.
Inserted 9 pre-endcap <BOUNDARY_LEFT> cells (prefix EndCap).
Inserted 9 post-endcap <BOUNDARY_RIGHT> cells (prefix EndCap).
For 18 new insts, 18 new pwr-pin connections were made to global net 'VDD'.
18 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> place_design -noPrePlaceOpt
-place_design_floorplan_mode false         # bool, default=false, user setting
*** Starting placeDesign default flow ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 18 physical insts as they were marked preplaced.
Total CPU(s) requested: 16
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
Total CPU(s) now enabled: 16
Multithreaded Timing Analysis is initialized with 16 threads

INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1455.7M)" ...
No user-set net weight.
Net fanout histogram:
2		: 7 (58.3%) nets
3		: 5 (41.7%) nets
4     -	14	: 0 (0.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=26 (18 fixed + 8 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=12 #term=29 #term/net=2.42, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=6
stdCell: 26 single + 0 double + 0 multi
Total standard cell length = 14.7900 (mm), area = 13.3110 (mm^2)
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
Average module density = 0.120.
Density for the design = 0.120.
       = stdcell_area 1461 sites (13149000 um^2) / alloc_area 12132 sites (109188000 um^2).
Pin Density = 0.002387.
            = total # of pins 29 / total area 12150.
Enabling multi-CPU acceleration with 16 CPU(s) for placement
=== lastAutoLevel = 4 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 5.984e+04 (3.35e+04 2.63e+04)
              Est.  stn bbox = 5.984e+04 (3.35e+04 2.63e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1633.8M
Iteration  2: Total net bbox = 5.984e+04 (3.35e+04 2.63e+04)
              Est.  stn bbox = 5.984e+04 (3.35e+04 2.63e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1633.8M
Iteration  3: Total net bbox = 2.873e+04 (8.27e+03 2.05e+04)
              Est.  stn bbox = 2.873e+04 (8.27e+03 2.05e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1635.3M
Iteration  4: Total net bbox = 2.783e+04 (8.23e+03 1.96e+04)
              Est.  stn bbox = 2.783e+04 (8.23e+03 1.96e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1635.3M
Iteration  5: Total net bbox = 2.926e+04 (8.05e+03 2.12e+04)
              Est.  stn bbox = 2.926e+04 (8.05e+03 2.12e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1635.3M
Iteration  6: Total net bbox = 3.577e+04 (1.41e+04 2.16e+04)
              Est.  stn bbox = 3.577e+04 (1.41e+04 2.16e+04)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1635.3M
*** cost = 3.577e+04 (1.41e+04 2.16e+04) (cpu for global=0:00:00.0) real=0:00:01.0***
Placement multithread real runtime: 0:00:01.0 with 16 threads.
net ignore based on current view = 0
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
*** Starting refinePlace (0:00:43.2 mem=1635.3M) ***
Total net bbox length = 3.577e+04 (1.414e+04 2.163e+04) (ext = 2.300e+04)
Move report: Detail placement moves 8 insts, mean move: 590.92 um, max move: 1003.25 um
	Max move on inst (U10): (1746.50, 5233.25) --> (1090.00, 5580.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1636.3MB
Summary Report:
Instances move: 8 (out of 8 movable)
Instances flipped: 0
Mean displacement: 590.92 um
Max displacement: 1003.25 um (Instance: U10) (1746.5, 5233.25) -> (1090, 5580)
	Length: 52 sites, height: 1 rows, site name: CoreSite, cell type: NOR2D1
Total net bbox length = 3.644e+04 (1.379e+04 2.266e+04) (ext = 2.365e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1636.3MB
*** Finished refinePlace (0:00:43.2 mem=1636.3M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=1636.2M) ***
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
default core: bins with density > 0.750 =  0.00 % ( 0 / 2 )
Density distribution unevenness ratio = 32.725%

Starting congRepair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1636.20 MB )
[NR-eGR] Read 120 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1636.20 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 120
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 2]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.420000e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1636.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 1.625910e+04um, number of vias: 36
[NR-eGR]     M2  (2V) length: 2.370000e+04um, number of vias: 0
[NR-eGR] Total length: 3.995910e+04um, number of vias: 36
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1636.2M
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 1, real = 0: 0:22, mem = 1636.2M **
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-372            3  Found mismatched FollowPin in rows. Swit...
*** Message Summary: 2 warning(s), 3 error(s)

<CMD> checkPlace
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-373):	FollowPins in 8 rows did not match the supply layout of the cells 
for that row orientation.  This will result in power shorting to ground 
for all insts placed in these rows.
 Type 'man IMPSP-373' for more detail.
Begin checking placement ... (start mem=1636.2M, init mem=1637.3M)
Pre-route DRC Violation:	2
*info: Placed = 26             (Fixed = 18)
*info: Unplaced = 0           
Placement Density:12.04%(13149000/109188000)
Placement Density (including fixed std cells):12.17%(13311000/109350000)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1637.2M)
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'topCell'. For help use 'dbSchema topCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (IMPDBTCL-204):	'status' is not a recognized object/attribute for object type 'libCell'. For help use 'dbSchema libCell' to get list of all supported (settable/unsettable) objects and attributes.
Type 'man IMPDBTCL-204' for more detail.
**WARN: (EMS-27):	Message (IMPDBTCL-204) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
<CMD> refinePlace
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
*** Starting refinePlace (0:00:43.5 mem=1637.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1638.3MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1638.3MB
*** Finished refinePlace (0:00:43.5 mem=1638.3M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
<CMD> setMultiCpuUsage -localCpu 16 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 977.3M, totSessionCpu=0:00:44 **
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_design_floorplan_mode false -place_detail_legalization_inst_gap 2 -place_global_cong_effort medium -place_global_ignore_scan true -place_global_place_io_pins false -timingDriven false
**INFO: user set opt options
setOptMode -fixCap true -fixFanoutLoad true -fixTran true
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 977.7M, totSessionCpu=0:00:44 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 16 threads.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=1667.17 CPU=0:00:00.3 REAL=0:00:01.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 988.5M, totSessionCpu=0:00:45 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1667.12 MB )
[NR-eGR] Read 120 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1667.12 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 120
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 2]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.420000e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 1.625910e+04um, number of vias: 36
[NR-eGR]     M2  (2V) length: 2.370000e+04um, number of vias: 0
[NR-eGR] Total length: 3.995910e+04um, number of vias: 36
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.03 sec, Curr Mem: 1668.12 MB )
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1668.125M)
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=1773.96)
siFlow : Timing analysis mode is single, using late cdB files
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 14
End delay calculation. (MEM=2036.14 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2002.6 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:45.6 mem=1970.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|9.82e+06 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1173.3M, totSessionCpu=0:00:46 **
** INFO : this run is activating medium effort placeOptDesign flow
**Info: (IMPSP-307): Design contains fractional 4 cells.
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** Starting optimizing excluded clock nets MEM= 1920.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1920.1M) ***
The useful skew maximum allowed delay set by user is: 1
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:45.7/0:05:17.8 (0.1), mem = 1921.1M
**Info: (IMPSP-307): Design contains fractional 4 cells.

Footprint cell information for calculating maxBufDist
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:46.2/0:05:18.3 (0.1), mem = 1966.8M

Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:46.3/0:05:18.3 (0.1), mem = 1956.8M
**Info: (IMPSP-307): Design contains fractional 4 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+------------+---------+-------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup|  End Point  |
+--------+--------+----------+------------+--------+------------+---------+-------------+
|   0.000|   0.000|    12.04%|   0:00:00.0| 2441.7M|func_typical|       NA| NA          |
+--------+--------+----------+------------+--------+------------+---------+-------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2441.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2441.7M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:00:49.1/0:05:21.1 (0.2), mem = 2033.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.

*** Start incrementalPlace ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_typical
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1986.82 MB )
[NR-eGR] Read 120 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1986.82 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 120
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 2]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.420000e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1988.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Iteration  4: Total net bbox = 2.989e+04 (1.01e+04 1.97e+04)
              Est.  stn bbox = 2.989e+04 (1.01e+04 1.97e+04)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 2996.4M
Iteration  5: Total net bbox = 3.260e+04 (1.03e+04 2.23e+04)
              Est.  stn bbox = 3.260e+04 (1.03e+04 2.23e+04)
              cpu = 0:00:04.5 real = 0:00:03.0 mem = 3252.5M
Iteration  6: Total net bbox = 4.703e+04 (1.95e+04 2.75e+04)
              Est.  stn bbox = 4.703e+04 (1.95e+04 2.75e+04)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 3508.5M
Move report: Timing Driven Placement moves 8 insts, mean move: 2315.10 um, max move: 3961.97 um
	Max move on inst (cout_reg): (410.00, 4680.00) --> (2955.90, 3263.93)

Finished Incremental Placement (cpu=0:00:12.1, real=0:00:10.0, mem=3252.4M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
*** Starting refinePlace (0:01:02 mem=3252.5M) ***
Total net bbox length = 4.618e+04 (1.780e+04 2.839e+04) (ext = 2.368e+04)
Move report: Detail placement moves 8 insts, mean move: 191.58 um, max move: 432.38 um
	Max move on inst (U10): (1653.86, 2451.48) --> (1650.00, 2880.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3252.5MB
Summary Report:
Instances move: 8 (out of 8 movable)
Instances flipped: 0
Mean displacement: 191.58 um
Max displacement: 432.38 um (Instance: U10) (1653.86, 2451.48) -> (1650, 2880)
	Length: 52 sites, height: 1 rows, site name: CoreSite, cell type: NOR2D1
Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3252.5MB
*** Finished refinePlace (0:01:02 mem=3252.5M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3252.48 MB )
[NR-eGR] Read 120 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3252.48 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 120
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 2]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.320000e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 3252.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 1.738510e+04um, number of vias: 31
[NR-eGR]     M2  (2V) length: 2.898000e+04um, number of vias: 0
[NR-eGR] Total length: 4.636510e+04um, number of vias: 31
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.902500e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 3252.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:12.4, real=0:00:11.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2724.2M)
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2724.242M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:18, real = 0:00:16, mem = 1183.0M, totSessionCpu=0:01:02 **
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2720.26)
Total number of fetched objects 14
End delay calculation. (MEM=2890.34 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2890.34 CPU=0:00:00.3 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:02.5/0:05:32.6 (0.2), mem = 3298.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 12.04
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    12.04%|        -|   0.000|   0.000|   0:00:00.0| 3298.3M|
|    12.04%|        0|   0.000|   0.000|   0:00:00.0| 3298.3M|
|    12.04%|        0|   0.000|   0.000|   0:00:00.0| 3298.3M|
|    12.04%|        0|   0.000|   0.000|   0:00:00.0| 3298.3M|
|    12.04%|        0|   0.000|   0.000|   0:00:00.0| 3298.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 12.04
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
*** Starting refinePlace (0:01:03 mem=3298.3M) ***
Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3298.3MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3298.3MB
*** Finished refinePlace (0:01:03 mem=3298.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3298.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3298.3M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:02.9/0:05:33.0 (0.2), mem = 3298.3M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2755.92M, totSessionCpu=0:01:03).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:03.0/0:05:33.1 (0.2), mem = 2755.9M
**Info: (IMPSP-307): Design contains fractional 4 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9815595.00|     0.00|       0|       0|       0|  12.04|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9815595.00|     0.00|       0|       0|       0|  12.04| 0:00:00.0|  3163.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3163.8M) ***

*** DrvOpt [finish] : cpu/real = 0:00:00.8/0:00:00.7 (1.0), totSession cpu/real = 0:01:03.7/0:05:33.8 (0.2), mem = 2755.9M
End: GigaOpt postEco DRV Optimization

Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2741.719M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2743.23 MB )
[NR-eGR] Read 120 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.23 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 120
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [1, 2]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.320000e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2744.71 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=2742.7)
Total number of fetched objects 14
End delay calculation. (MEM=2912.79 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2912.79 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:04 mem=2880.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:21, real = 0:00:18, mem = 1273.4M, totSessionCpu=0:01:04 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.82e+06 |   N/A   |9.82e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:20, mem = 1276.6M, totSessionCpu=0:01:04 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:21, real = 0:00:20, mem = 2742.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          1  Unable to find the resistance for via '%...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-372            5  Found mismatched FollowPin in rows. Swit...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 7 warning(s), 5 error(s)

**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** New algorithm with color map for Partitions and Power Domain handling will be activated...

*** Starting trialRoute (mem=2758.7M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
Options:  -moveBlkTerm -minRouteLayer 1 -maxRouteLayer 2 -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 0.10% V (0:00:00.0 2760.2M)

Phase 1e-1f Overflow: 0.00% H + 0.10% V (0:00:00.0 2760.2M)

Phase 1l Overflow: 0.00% H + 0.10% V (0:00:00.0 2760.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.10%
--------------------------------------
  0:	0	 0.00%	2	 0.21%
  1:	3	 0.30%	12	 1.25%
  2:	5	 0.50%	48	 4.99%
  3:	6	 0.61%	56	 5.83%
  4:	53	 5.35%	116	12.07%
  5:	924	93.24%	726	75.55%


Total length: 4.568e+04um, number of vias: 30
M1(H) length: 1.689e+04um, number of vias: 30
M2(V) length: 2.879e+04um

Peak Memory Usage was 2760.2M 
*** Finished trialRoute (cpu=0:00:00.1 real=0:00:00.1 mem=2760.2M) ***

<CMD> saveDesign /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc
#% Begin save design ... (date=01/05 21:18:03, mem=1206.1M)
% Begin Save ccopt configuration ... (date=01/05 21:18:03, mem=1206.1M)
% End Save ccopt configuration ... (date=01/05 21:18:03, total cpu=0:00:00.1, real=0:00:01.0, peak res=1206.4M, current mem=1206.4M)
% Begin Save netlist data ... (date=01/05 21:18:04, mem=1206.4M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/vbin/half_adder.v.bin in multi-threaded mode...
% End Save netlist data ... (date=01/05 21:18:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1207.5M, current mem=1207.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/05 21:18:04, mem=1208.4M)
Saving AAE Data ...
% End Save AAE data ... (date=01/05 21:18:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1208.4M, current mem=1208.4M)
% Begin Save clock tree data ... (date=01/05 21:18:04, mem=1208.7M)
% End Save clock tree data ... (date=01/05 21:18:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1208.7M, current mem=1208.7M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/place.enc.dat.tmp/half_adder.pg.gz
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2759.0M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2759.0M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2759.0M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=01/05 21:18:05, mem=1210.3M)
% End Save power constraints data ... (date=01/05 21:18:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1210.3M, current mem=1210.3M)
typical
Generated self-contained design place.enc.dat.tmp
#% End save design ... (date=01/05 21:18:07, total cpu=0:00:02.2, real=0:00:04.0, peak res=1213.0M, current mem=1211.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setMultiCpuUsage -localCpu 16 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> create_route_type -name leaf_rule -top_preferred_layer M2 -bottom_preferred_layer M1
<CMD> create_route_type -name trunk_rule -top_preferred_layer M2 -bottom_preferred_layer M1
<CMD> set_ccopt_property -net_type leaf -route_type leaf_rule
<CMD> set_ccopt_property -net_type trunk -route_type trunk_rule
<CMD> set_ccopt_property buffer_cells {BUFD2 BUFD4 BUFD8}
<CMD> set_ccopt_property inverter_cells {INVD1 INVD2 INVD4 INVD8}
<CMD> set_ccopt_property -net_type trunk target_max_trans 1000000ns
<CMD> set_ccopt_property -net_type leaf target_max_trans 1000000ns
<CMD> set_ccopt_property target_skew 100000ns
<CMD> delete_ccopt_clock_tree_spec
<CMD> create_ccopt_clock_tree_spec -file cts.spec
Creating clock tree spec for modes (timing configs): function
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**WARN: (IMPCCOPT-4322):	No default Or cell family identified.
Type 'man IMPCCOPT-4322' for more detail.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: cts.spec
<CMD> setOptMode -usefulSkewCCOpt extreme
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> create_ccopt_clock_tree -name CLK -source CLK -no_skew_group
Extracting original clock gating for CLK...
  clock_tree CLK contains 2 sinks and 0 clock gates.
  Extraction for CLK complete.
Extracting original clock gating for CLK done.
<CMD> set_ccopt_property source_driver -clock_tree CLK {INVD1/IN INVD1/OUT}
<CMD> set_ccopt_property clock_period -pin CLK 2e+07
<CMD> create_ccopt_skew_group -name CLK/function -sources CLK -auto_sinks
The skew group CLK/function was created. It contains 2 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group CLK/function true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK/function CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group CLK/function function
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK/function {typical typical}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design
#% Begin ccopt_design (date=01/05 21:18:24, mem=1523.7M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort extreme.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3094.2M, init mem=3094.3M)
*info: Placed = 26             (Fixed = 18)
*info: Unplaced = 0           
Placement Density:12.04%(13149000/109188000)
Placement Density (including fixed std cells):12.17%(13311000/109350000)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3094.2M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
cluster_when_starting_skewing: 1 (default: false)
inverter_cells is set for at least one key
mini_not_full_band_size_factor: 0 (default: 100)
r2r_iterations: 5 (default: 1)
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_skew is set for at least one key
Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Library trimming inverters in power domain auto-default and half-corner typical:setup.late removed 1 of 4 cells
Original list had 4 cells:
INVD8 INVD4 INVD2 INVD1 
New trimmed list has 3 cells:
INVD8 INVD4 INVD2 
Clock tree balancer configuration for clock_tree CLK:
Non-default CCOpt properties:
  route_type (leaf): leaf_rule (default: default)
  route_type (trunk): trunk_rule (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: INVD1/IN INVD1/OUT (default: )
For power domain auto-default:
  Buffers:     BUFD8 BUFD4 BUFD2 
  Inverters:   {INVD8 INVD4 INVD2}
  Unblocked area available for placement of any clock cells in power_domain auto-default: 109350000.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M2/M1; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_rule; Top/bottom preferred layer name: M2/M1; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: leaf_rule; Top/bottom preferred layer name: M2/M1; 
  Unshielded; Mask Constraint: 0; Source: route_type.
In power_domain auto-default, CTS timing code has found that lib_cell BUFD8 can drive 2cm of wire. This will effectively result in CTS ignoring placement.
The following issues might be contributing to this problem:
 * The wire data in the loaded LEF file(s) might be missing or broken.
 * lib_cell BUFD8 might be incorrectly characterized.
 * The SDC file and .lib files may be in different time or capacitance units.
For timing_corner typical:setup, late and power domain auto-default:
  Slew time target (leaf):    1000000.000ns
  Slew time target (trunk):   1000000.000ns
  Slew time target (top):     26300.000ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 536498.800ns
  Buffer max distance: 20000.000um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
  Inverter  : {lib_cell:INVD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Clock tree balancer configuration for skew_group CLK/function:
  Sources:                     pin CLK
  Total number of sinks:       2
  Delay constrained sinks:     2
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner typical:setup.late:
  Skew target:                 536000.000ns
Primary reporting skew groups are:
skew_group CLK/function with 2 clock sinks

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    M2_M1_HV    4.000    0.000    0.000    false
------------------------------------------------------------

Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:03.5 real=0:00:03.5)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.5 real=0:00:03.6)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.5 real=0:00:03.6)
Running CCOpt...
External - optDesign -ccopt...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1529.6M, totSessionCpu=0:01:12 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 16 threads.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1573.2M, totSessionCpu=0:01:12 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3149.5M)
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3149.496M)
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=3147.55)
Total number of fetched objects 14
End delay calculation. (MEM=3314.72 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3314.72 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:13 mem=3282.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|9.82e+06 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1590.1M, totSessionCpu=0:01:13 **
** INFO : this run is activating 'allEndPoints' option
** INFO : the automation is 'placeOptPostCts'
**Info: (IMPSP-307): Design contains fractional 4 cells.
CCOptHook: Starting clustering and global balancing
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 2 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 2 clock tree sinks)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
approximate_balance_buffer_output_of_leaf_drivers_that_meet_skew_target: 1 (default: false)
buffer_cells is set for at least one key
cluster_when_starting_skewing: 1 (default: false)
manage_local_overskew: true (default: false)
reduce_clock_tree_power_after_constraint_analysis: true (default: false)
skip_reclustering_to_reduce_power: true (default: false)
skip_reducing_total_underdelay: false (default: true)
inverter_cells is set for at least one key
mini_not_full_band_size_factor: 0 (default: 100)
r2r_iterations: 5 (default: 1)
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_skew is set for at least one key
useful_skew_implement_move_sinks_up_into_windows: false (default: true)
Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 4 cells.
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Library trimming inverters in power domain auto-default and half-corner typical:setup.late removed 1 of 4 cells
Original list had 4 cells:
INVD8 INVD4 INVD2 INVD1 
New trimmed list has 3 cells:
INVD8 INVD4 INVD2 
Clock tree balancer configuration for clock_tree CLK:
Non-default CCOpt properties:
  route_type (leaf): leaf_rule (default: default)
  route_type (trunk): trunk_rule (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: INVD1/IN INVD1/OUT (default: )
For power domain auto-default:
  Buffers:     BUFD8 BUFD4 BUFD2 
  Inverters:   {INVD8 INVD4 INVD2}
  Unblocked area available for placement of any clock cells in power_domain auto-default: 109350000.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M2/M1; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_rule; Top/bottom preferred layer name: M2/M1; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: leaf_rule; Top/bottom preferred layer name: M2/M1; 
  Unshielded; Mask Constraint: 0; Source: route_type.
In power_domain auto-default, CTS timing code has found that lib_cell BUFD8 can drive 2cm of wire. This will effectively result in CTS ignoring placement.
The following issues might be contributing to this problem:
 * The wire data in the loaded LEF file(s) might be missing or broken.
 * lib_cell BUFD8 might be incorrectly characterized.
 * The SDC file and .lib files may be in different time or capacitance units.
For timing_corner typical:setup, late and power domain auto-default:
  Slew time target (leaf):    1000000.000ns
  Slew time target (trunk):   1000000.000ns
  Slew time target (top):     26300.000ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 536498.800ns
  Buffer max distance: 20000.000um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
  Inverter  : {lib_cell:INVD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Clock tree balancer configuration for skew_group CLK/function:
  Sources:                     pin CLK
  Total number of sinks:       2
  Delay constrained sinks:     2
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner typical:setup.late:
  Skew target:                 536000.000ns
Primary reporting skew groups are:
skew_group CLK/function with 2 clock sinks

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    M2_M1_HV    4.000    0.000    0.000    false
------------------------------------------------------------

Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:03.5 real=0:00:03.5)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
  Using cell based legalization.
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Validating CTS configuration...
Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Primary reporting skew groups are:
skew_group CLK/function with 2 clock sinks
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt configuration status: all checks passed.
Clock tree timing engine global stage delay update for typical:setup.late...
Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Using cell based legalization.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Synthesizing clock trees...
  Preparing To Balance...
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**Info: (IMPSP-307): Design contains fractional 4 cells.
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree CLK...
    Clustering clock_tree CLK done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** Starting refinePlace (0:01:17 mem=3193.2M) ***
Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3201.2MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3201.2MB
*** Finished refinePlace (0:01:17 mem=3201.2M) ***
    Moved 0, flipped 0 and cell swapped 0 of 2 clock instance(s) during refinement.
    The largest move was 0 microns for .
**Info: (IMPSP-307): Design contains fractional 4 cells.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
**Info: (IMPSP-307): Design contains fractional 4 cells.
    Clock tree timing engine global stage delay update for typical:setup.late...
    Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=1000000.000ns count=1 avg=20113.115ns sd=0.000ns min=20113.115ns max=20113.115ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Clustering':
      skew_group CLK/function: insertion delay [min=0.261, max=0.383, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.383} (wid=0.383 ws=0.122) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group CLK/function: insertion delay [min=0.261, max=0.383, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.383} (wid=0.383 ws=0.122) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3201.15 MB )
[NR-eGR] Read 120 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3201.15 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 120
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=11
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [1, 2]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.200000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 1.761850e+04um, number of vias: 32
[NR-eGR]     M2  (2V) length: 2.869508e+04um, number of vias: 0
[NR-eGR] Total length: 4.631358e+04um, number of vias: 32
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.172000e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 1.272000e+03um, number of vias: 3
[NR-eGR]     M2  (2V) length: 6.900000e+03um, number of vias: 0
[NR-eGR] Total length: 8.172000e+03um, number of vias: 3
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8.172000e+03um, number of vias: 3
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3194.63 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_62279_cad52_zhengyj_wMu78a/.rgfuSzxun
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3194.63 MB )
[NR-eGR] Read 120 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3194.63 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 120
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 10
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 2]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 3258.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 1.782460e+04um, number of vias: 36
[NR-eGR]     M2  (2V) length: 2.926000e+04um, number of vias: 0
[NR-eGR] Total length: 4.708460e+04um, number of vias: 36
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 3258.7M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt: Starting congestion repair using flow wrapper done.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.3 real=0:00:00.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3258.723M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for typical:setup.late...
  Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=1000000.000ns count=1 avg=20113.082ns sd=0.000ns min=20113.082ns max=20113.082ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group CLK/function: insertion delay [min=0.261, max=0.383, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.383} (wid=0.383 ws=0.122) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group CLK/function: insertion delay [min=0.261, max=0.383, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.383} (wid=0.383 ws=0.122) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Stage::Clustering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=1000000.000ns count=1 avg=20113.082ns sd=0.000ns min=20113.082ns max=20113.082ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=1000000.000ns count=1 avg=20113.082ns sd=0.000ns min=20113.082ns max=20113.082ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group CLK/function: insertion delay [min=0.261, max=0.383, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.383} (wid=0.383 ws=0.122) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group CLK/function: insertion delay [min=0.261, max=0.383, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.383} (wid=0.383 ws=0.122) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=1000000.000ns count=1 avg=20113.082ns sd=0.000ns min=20113.082ns max=20113.082ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=1000000.000ns count=1 avg=20113.082ns sd=0.000ns min=20113.082ns max=20113.082ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
**WARN: (IMPCCOPT-2351):	Instance 'CTS_cid_buf_00001 {Ccopt::ClockTree::ClockDriver at 0x7f11c77a67d0, uid:A2096, a cid BUFD8 at nil in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 1093.330000 and halo_y = 900.000000.
**WARN: (IMPCCOPT-2351):	Instance 'CTS_cid_buf_00001 {Ccopt::ClockTree::ClockDriver at 0x7f11c77a67d0, uid:A2096, a cid BUFD8 at (3260.000,180.000) in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 1093.330000 and halo_y = 900.000000.
**WARN: (IMPCCOPT-2351):	Instance 'CTS_cid_buf_00002 {Ccopt::ClockTree::ClockDriver at 0x7f11c77a67d0, uid:A2097, a cid BUFD4 at nil in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 605.330000 and halo_y = 900.000000.
**WARN: (IMPCCOPT-2351):	Instance 'CTS_cid_buf_00002 {Ccopt::ClockTree::ClockDriver at 0x7f11c77a67d0, uid:A2097, a cid BUFD4 at (3260.000,180.000) in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 605.330000 and halo_y = 900.000000.
**WARN: (IMPCCOPT-2351):	Instance 'CTS_cid_buf_00003 {Ccopt::ClockTree::ClockDriver at 0x7f11c77a67d0, uid:A2098, a cid BUFD2 at nil in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 394.670000 and halo_y = 900.000000.
**WARN: (IMPCCOPT-2351):	Instance 'CTS_cid_buf_00003 {Ccopt::ClockTree::ClockDriver at 0x7f11c77a67d0, uid:A2098, a cid BUFD2 at (3260.000,180.000) in powerdomain auto-default in usermodule module half_adder in clock tree CLK}' has excessive cell halos halo_x = 394.670000 and halo_y = 900.000000.
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=1000000.000ns count=1 avg=20113.082ns sd=0.000ns min=20113.082ns max=20113.082ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=1000000.000ns count=1 avg=20113.082ns sd=0.000ns min=20113.082ns max=20113.082ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
    Skew group summary after 'Removing longest path buffering':
      skew_group CLK/function: insertion delay [min=0.261, max=0.383], skew [0.122 vs 536000.000]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=1000000.000ns count=1 avg=20113.082ns sd=0.000ns min=20113.082ns max=20113.082ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group CLK/function: insertion delay [min=0.261, max=0.383, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.383} (wid=0.383 ws=0.122) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group CLK/function: insertion delay [min=0.261, max=0.383, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.383} (wid=0.383 ws=0.122) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Implementation...
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Routing...
  Routing unrouted datapath nets connected to clock instances...
    Routed 0 unrouted datapath nets connected to clock instances
  Routing unrouted datapath nets connected to clock instances done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3258.723M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for typical:setup.late...
  Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
  Primary reporting skew groups after routing clock trees:
    skew_group CLK/function: insertion delay [min=0.261, max=0.382, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.382} (wid=0.382 ws=0.122) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group CLK/function: insertion delay [min=0.261, max=0.382, avg=0.322, sd=0.086], skew [0.122 vs 536000.000], 100% {0.261, 0.382} (wid=0.382 ws=0.122) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         0      0.000       0.000
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          0      0.000       0.000
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             0      0.000       0.000
  -----------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk        0.000
  Leaf      7669.000
  Total     7669.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     4.782    5.124    9.906
  Total    4.782    5.124    9.906
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
    2      4.782     2.391       0.000      2.391    2.391
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target         Count    Average      Std. Dev.    Min          Max          Distribution                                                                                        Over Target
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        1000000.000      1      20113.088      0.000      20113.088    20113.088    {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}         -
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  typical:setup.late    CLK/function    0.261     0.382     0.122    536000.000       0.122           0.122           0.322        0.086     100% {0.261, 0.382}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  typical:setup.late    CLK/function    0.261     0.382     0.122    536000.000       0.122           0.122           0.322        0.086     100% {0.261, 0.382}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Validating CTS configuration...
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Primary reporting skew groups are:
skew_group CLK/function with 2 clock sinks
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt configuration status: all checks passed.
Leaving CCOpt scope - trialRoute...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3268.21 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3268.21 MB )
[NR-eGR] Read 120 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3268.21 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 120
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 7
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 2]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 1.729260e+04um, number of vias: 35
[NR-eGR]     M2  (2V) length: 2.928900e+04um, number of vias: 0
[NR-eGR] Total length: 4.658160e+04um, number of vias: 35
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3304.23 MB )
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
Leaving CCOpt scope - trialRoute done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for typical:setup.late...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function_user is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1261) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Solving LP: 3 skew groups; 2 fragments, 2 fraglets and 3 vertices; 14 variables and 25 constraints; tolerance 1
No skew group targets were slackened
Using cell based legalization.
Best achievable insertion delay respecting ccopt_initial skew groups is 0.383ns, targetting a maximum insertion delay of 0.574ns
Solving LP: 3 skew groups; 2 fragments, 2 fraglets and 3 vertices; 13 variables and 23 constraints; tolerance 1
No skew group targets were slackened
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3316.344M)
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=3316.34)
Total number of fetched objects 14
End delay calculation. (MEM=3465.51 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3465.51 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: CLK, View: func_typical, Ideal Latency: 0, Propagated Latency: 2372.58
	 Executing: set_clock_latency -source -early -max -rise -2372.58 [get_pins CLK]
	Clock: CLK, View: func_typical, Ideal Latency: 0, Propagated Latency: 2372.58
	 Executing: set_clock_latency -source -late -max -rise -2372.58 [get_pins CLK]
	Clock: CLK, View: func_typical, Ideal Latency: 0, Propagated Latency: 12723
	 Executing: set_clock_latency -source -early -max -fall -12723 [get_pins CLK]
	Clock: CLK, View: func_typical, Ideal Latency: 0, Propagated Latency: 12723
	 Executing: set_clock_latency -source -late -max -fall -12723 [get_pins CLK]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock network insertion delays are now [0.383ns, 0.383ns] average 0.383ns std.dev 0.000ns

Skew group insertion delays
===========================

-------------------------------------------------------------------------------
Timing Corner         Skew Group      Min ID    Max ID    Avg ID    Std.Dev. ID
                                      (ns)      (ns)      (ns)      (ns)
-------------------------------------------------------------------------------
typical:setup.late    CLK/function    0.383     0.383     0.383        0.000
-------------------------------------------------------------------------------

CCOptDebug: After initial cluster: WNS - TNS -; Real time 0:00:09.0
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=3172.73)
Total number of fetched objects 14
End delay calculation. (MEM=3344.88 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3344.88 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:18 mem=3312.9M)

------------------------------------------------------------
     Summary (cpu=0.08min real=0.08min mem=3174.7M)                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|9.81e+06 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1623.7M, totSessionCpu=0:01:18 **
*** Starting optimizing excluded clock nets MEM= 3191.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3191.9M) ***
*** Starting optimizing excluded clock nets MEM= 3191.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3191.9M) ***
Begin: GigaOpt high fanout net optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:18.2/0:06:06.2 (0.2), mem = 3191.9M
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** DrvOpt [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:19.1/0:06:07.1 (0.2), mem = 3231.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:19.1/0:06:07.1 (0.2), mem = 3232.7M
**Info: (IMPSP-307): Design contains fractional 4 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+------------+---------+-------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup|  End Point  |
+--------+--------+----------+------------+--------+------------+---------+-------------+
|   0.000|   0.000|    12.04%|   0:00:00.0| 3707.1M|func_typical|       NA| NA          |
+--------+--------+----------+------------+--------+------------+---------+-------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3707.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3707.1M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:02.8/0:00:02.7 (1.0), totSession cpu/real = 0:01:21.9/0:06:09.9 (0.2), mem = 3299.2M
End: GigaOpt Global Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 4 cells.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:22.0/0:06:10.0 (0.2), mem = 3664.1M
Usable buffer cells for single buffer setup transform:
BUFD2 BUFD4 BUFD8 
Number of usable buffer cells above: 3
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 12.04
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    12.04%|        -|   0.100|   0.000|   0:00:00.0| 3664.1M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3721.3M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3721.3M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3778.6M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3873.9M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3873.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 12.04
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
*** AreaOpt [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:22.3/0:06:10.3 (0.2), mem = 3873.9M
Executing incremental physical updates
Executing incremental physical updates
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** Starting refinePlace (0:01:22 mem=3873.9M) ***
Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3873.9MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3873.9MB
*** Finished refinePlace (0:01:22 mem=3873.9M) ***
Ripped up 0 affected routes.
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=3257.05M, totSessionCpu=0:01:22).
Re-routed 0 nets
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3257.051M)
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=3240.85)
Total number of fetched objects 14
End delay calculation. (MEM=3402.41 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3402.41 CPU=0:00:00.4 REAL=0:00:00.0)
CCOptHook: Starting main GigaOpt + CCOpt optimization
CCOptHook: Finished main GigaOpt + CCOpt optimization
CCOptHook: Starting implementation
**Info: (IMPSP-307): Design contains fractional 4 cells.
Enabling path groups and categories...
Enabling path groups and categories done.
No fragment mode clusters, so recalculating windows now
Clock DAG stats before implementation:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations before implementation: none
Clock DAG primary half-corner transition distribution before implementation:
  Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 2 {Worst: 0.383ns; Total: 0.766ns}}
CCOptDebug: Before implementation: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS 9809668.000ns TNS 0.000ns; Real time 0:00:14.0
Populating Timing Chain Manager...
Populating Timing Chain Manager done.

Worst chain:
============

No paths found.

Clock network insertion delays are now [0.383ns, 0.383ns] average 0.383ns std.dev 0.000ns
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=3239.24)
Total number of fetched objects 14
End delay calculation. (MEM=3832.71 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3832.71 CPU=0:00:00.3 REAL=0:00:00.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.4 real=0:00:00.4)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
Updating latch analysis done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.

Useful skew: advancing
======================

Found 0 advances (0.000% of 2 clock tree sinks)

Useful skew: delaying
=====================

Found 0 delays (0.000% of 2 clock tree sinks)

All clock gates may be sized in the implementation step.
Implementing clock schedule...
  Preparing To Balance...
  Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 4 cells.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for typical:setup.late...
  Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.2 real=0:00:00.3)
  Clock DAG stats before legalizing clock trees:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations before legalizing clock trees: none
  Clock DAG primary half-corner transition distribution before legalizing clock trees:
    Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
  Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
  Legalizing clock trees...
  
  Clock tree legalization - Histogram:
  ====================================
  
  --------------------------------
  Movement (um)    Number of cells
  --------------------------------
    (empty table)
  --------------------------------
  
  
  Clock tree legalization - There are no Movements:
  =================================================
  
  ---------------------------------------------
  Movement (um)    Desired     Achieved    Node
                   location    location    
  ---------------------------------------------
    (empty table)
  ---------------------------------------------
  
  Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation...
  Stage::Balancing...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 2 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
  Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for typical:setup.late...
    Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=4.782pF fall=4.782pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing total underdelay...
    Total underdelay before: (ns=0, nn=0, ts=0, tn=0)
    Moving gates: ...20% ...40% ...60% ...80% ...100% 
    Total underdelay after: (ns=0, nn=0, ts=0, tn=0)
    Clock DAG stats after 'Reducing total underdelay':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing total underdelay': none
    Clock DAG primary half-corner transition distribution after 'Reducing total underdelay':
      Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing total underdelay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
      Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.124pF, total=5.124pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7669.000um, total=7669.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=1000000.000ns count=1 avg=20113.088ns sd=0.000ns min=20113.088ns max=20113.088ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=9.906pF fall=9.906pF), of which (rise=5.124pF fall=5.124pF) is wire, and (rise=4.782pF fall=4.782pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** Starting refinePlace (0:01:24 mem=3334.7M) ***
Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3334.7MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3334.7MB
*** Finished refinePlace (0:01:24 mem=3334.7M) ***
  Moved 0, flipped 0 and cell swapped 0 of 2 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3334.72 MB )
[NR-eGR] Read 120 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3334.72 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 120
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=11
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [1, 2]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.200000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 1.782460e+04um, number of vias: 36
[NR-eGR]     M2  (2V) length: 2.926000e+04um, number of vias: 0
[NR-eGR] Total length: 4.708460e+04um, number of vias: 36
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.172000e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 1.272000e+03um, number of vias: 3
[NR-eGR]     M2  (2V) length: 6.900000e+03um, number of vias: 0
[NR-eGR] Total length: 8.172000e+03um, number of vias: 3
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8.172000e+03um, number of vias: 3
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3366.73 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_62279_cad52_zhengyj_wMu78a/.rgfwjMOHo
        Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
Set FIXED routing status on 1 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3366.734M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
**Info: (IMPSP-307): Design contains fractional 4 cells.
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Detected clock skew data from CCOPT
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for typical:setup.late...
        Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.628pF, total=5.628pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=8172.000um, total=8172.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=1000000.000ns count=1 avg=20997.546ns sd=0.000ns min=20997.546ns max=20997.546ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.628pF, total=5.628pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=8172.000um, total=8172.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Leaf : target=1000000.000ns count=1 avg=20997.546ns sd=0.000ns min=20997.546ns max=20997.546ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        No valid skewGroupMode. Not removing long paths
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.628pF, total=5.628pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=8172.000um, total=8172.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Leaf : target=1000000.000ns count=1 avg=20997.546ns sd=0.000ns min=20997.546ns max=20997.546ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.628pF, total=5.628pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=8172.000um, total=8172.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Leaf : target=1000000.000ns count=1 avg=20997.546ns sd=0.000ns min=20997.546ns max=20997.546ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 insts, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.628pF, total=5.628pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=8172.000um, total=8172.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=1000000.000ns count=1 avg=20997.546ns sd=0.000ns min=20997.546ns max=20997.546ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
        Window Outage Statistics {Sinks: 2; Under-delay Violations: 0; Over-delay Violations: 0}
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** Starting refinePlace (0:01:24 mem=3310.7M) ***
Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3306.7MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3306.7MB
*** Finished refinePlace (0:01:24 mem=3306.7M) ***
  Moved 0, flipped 0 and cell swapped 0 of 2 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3306.68 MB )
[NR-eGR] Read 120 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3306.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 120
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=11
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [1, 2]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.200000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 1.782460e+04um, number of vias: 36
[NR-eGR]     M2  (2V) length: 2.926000e+04um, number of vias: 0
[NR-eGR] Total length: 4.708460e+04um, number of vias: 36
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.172000e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 1.272000e+03um, number of vias: 3
[NR-eGR]     M2  (2V) length: 6.900000e+03um, number of vias: 0
[NR-eGR] Total length: 8.172000e+03um, number of vias: 3
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8.172000e+03um, number of vias: 3
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3306.68 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_62279_cad52_zhengyj_wMu78a/.rgfkiuqrd
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 1 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/05 21:18:39, mem=1640.7M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 2
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Jan  5 21:18:39 2026
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=14)
#NanoRoute Version 19.13-s080_1 NR200109-1001/19_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 16 threads.
#Start routing data preparation on Mon Jan  5 21:18:39 2026
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 40.000.
#Voltage range [0.000 - 40.000] has 12 nets.
#Voltage range [40.000 - 40.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# M1           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 24.0000
# M2           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 24.0000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 30.0000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1652.60 (MB), peak = 1901.99 (MB)
#Merging special wires: starts on Mon Jan  5 21:18:40 2026 with memory = 1652.71 (MB), peak = 1901.99 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB --1.36 [16]--
#reading routing guides ......
#
#Finished routing data preparation on Mon Jan  5 21:18:40 2026
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:01
#Increased memory = 4.51 (MB)
#Total memory = 1652.81 (MB)
#Peak memory = 1901.99 (MB)
#
#
#Start global routing on Mon Jan  5 21:18:40 2026
#
#
#Start global routing initialization on Mon Jan  5 21:18:40 2026
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Jan  5 21:18:40 2026
#
#Start routing resource analysis on Mon Jan  5 21:18:40 2026
#
#Routing resource analysis is done on Mon Jan  5 21:18:40 2026
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         282           0         322     5.59%
#  M2             V         462           0         322     0.93%
#  --------------------------------------------------------------
#  Total                    744       0.00%         644     3.26%
#
#
#
#
#Global routing data preparation is done on Mon Jan  5 21:18:40 2026
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1654.39 (MB), peak = 1901.99 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Mon Jan  5 21:18:40 2026
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1654.45 (MB), peak = 1901.99 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1655.75 (MB), peak = 1901.99 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1655.88 (MB), peak = 1901.99 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1655.88 (MB), peak = 1901.99 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 11 (skipped).
#Total number of nets in the design = 14.
#
#11 skipped nets do not have any wires.
#1 routable net has only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------
#      Default            1              1               0  
#---------------------------------------------------------
#        Total            1              1               0  
#---------------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------
#      Default            1              1              11  
#---------------------------------------------------------
#        Total            1              1              11  
#---------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 8400 um.
#Total half perimeter of net bounding box = 7900 um.
#Total wire length on LAYER M1 = 1800 um.
#Total wire length on LAYER M2 = 6600 um.
#Total number of vias = 2
#Up-Via Summary (total 2):
#           
#-----------------------
# M1                  2
#-----------------------
#                     2 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 8825.0
#Average of max src_to_sink distance for priority net 8825.0
#Average of ave src_to_sink distance for priority net 6591.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.30 (MB)
#Total memory = 1663.13 (MB)
#Peak memory = 1901.99 (MB)
#
#Finished global routing on Mon Jan  5 21:18:40 2026
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1655.95 (MB), peak = 1901.99 (MB)
#Start Track Assignment.
#Done with 2 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 8190 um.
#Total half perimeter of net bounding box = 7900 um.
#Total wire length on LAYER M1 = 1290 um.
#Total wire length on LAYER M2 = 6900 um.
#Total number of vias = 2
#Up-Via Summary (total 2):
#           
#-----------------------
# M1                  2
#-----------------------
#                     2 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1664.44 (MB), peak = 1901.99 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:01
#Increased memory = 16.41 (MB)
#Total memory = 1664.66 (MB)
#Peak memory = 1901.99 (MB)
#Using multithreading with 16 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 12.5% of the total area was rechecked for DRC, and 25.0% required routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1731.79 (MB), peak = 1901.99 (MB)
#Complete Detail Routing.
#Total wire length = 8116 um.
#Total half perimeter of net bounding box = 7900 um.
#Total wire length on LAYER M1 = 1096 um.
#Total wire length on LAYER M2 = 7020 um.
#Total number of vias = 2
#Up-Via Summary (total 2):
#           
#-----------------------
# M1                  2
#-----------------------
#                     2 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.60 (MB)
#Total memory = 1666.27 (MB)
#Peak memory = 1901.99 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.60 (MB)
#Total memory = 1666.27 (MB)
#Peak memory = 1901.99 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:01
#Increased memory = 36.62 (MB)
#Total memory = 1677.36 (MB)
#Peak memory = 1901.99 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jan  5 21:18:41 2026
#
% End globalDetailRoute (date=01/05 21:18:41, total cpu=0:00:04.4, real=0:00:02.0, peak res=1902.0M, current mem=1664.1M)
        NanoRoute done. (took cpu=0:00:04.5 real=0:00:01.6)
      Clock detailed routing done.
Checking guided vs. routed lengths for 1 nets...

      
      Guided max path lengths
      =======================
      
      ----------------------------------------
      From (um)    To (um)     Number of paths
      ----------------------------------------
      7000.000     8000.000           1
      ----------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
       7.000      8.000            1
      -------------------------------------
      

    Top 1 notable deviations of routed length from guided length
    =============================================================

    Net CLK (3 terminals)
    Guided length:  max path =  7452.250um, total =  7669.000um
    Routed length:  max path =  8026.500um, total =  8116.500um
    Deviation:      max path =     7.706%,  total =     5.835%

Set FIXED routing status on 1 net(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3282.46 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3282.46 MB )
[NR-eGR] Read 120 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3282.46 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 120
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 2]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 1.764910e+04um, number of vias: 33
[NR-eGR]     M2  (2V) length: 2.938000e+04um, number of vias: 0
[NR-eGR] Total length: 4.702910e+04um, number of vias: 33
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3282.46 MB )
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3282.457M)
Compute RC Scale Done ...
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.6 real=0:00:01.8)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3282.457M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for typical:setup.late...
  Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.532pF, total=5.532pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=8116.500um, total=8116.500um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=1000000.000ns count=1 avg=20828.598ns sd=0.000ns min=20828.598ns max=20828.598ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
  Window Outage Statistics {Sinks: 2; Under-delay Violations: 1 {Worst: 0.009ns; Total: 0.009ns}; Over-delay Violations: 0}
  CCOpt::Phase::Routing done. (took cpu=0:00:04.6 real=0:00:01.8)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
    
    Detected clock skew data from CCOPT
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.532pF, total=5.532pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8116.500um, total=8116.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Leaf : target=1000000.000ns count=1 avg=20828.598ns sd=0.000ns min=20828.598ns max=20828.598ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Window Outage Statistics {Sinks: 2; Under-delay Violations: 1 {Worst: 0.009ns; Total: 0.009ns}; Over-delay Violations: 0}
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.532pF, total=5.532pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8116.500um, total=8116.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Leaf : target=1000000.000ns count=1 avg=20828.598ns sd=0.000ns min=20828.598ns max=20828.598ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Window Outage Statistics {Sinks: 2; Under-delay Violations: 1 {Worst: 0.009ns; Total: 0.009ns}; Over-delay Violations: 0}
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.532pF, total=5.532pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=8116.500um, total=8116.500um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=1000000.000ns count=1 avg=20828.598ns sd=0.000ns min=20828.598ns max=20828.598ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
    Window Outage Statistics {Sinks: 2; Under-delay Violations: 1 {Worst: 0.009ns; Total: 0.009ns}; Over-delay Violations: 0}
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=11, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for typical:setup.late...
  Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.532pF, total=5.532pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=8116.500um, total=8116.500um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=1000000.000ns count=1 avg=20828.598ns sd=0.000ns min=20828.598ns max=20828.598ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
  Window Outage Statistics {Sinks: 2; Under-delay Violations: 1 {Worst: 0.009ns; Total: 0.009ns}; Over-delay Violations: 0}
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         0      0.000       0.000
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          0      0.000       0.000
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             0      0.000       0.000
  -----------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk        0.000
  Leaf      8116.500
  Total     8116.500
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.000    0.000     0.000
  Leaf     4.782    5.532    10.314
  Total    4.782    5.532    10.314
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
    2      4.782     2.391       0.000      2.391    2.391
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target         Count    Average      Std. Dev.    Min          Max          Distribution                                                                                        Over Target
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        1000000.000      1      20828.598      0.000      20828.598    20828.598    {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}         -
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Window Outage Statistics {Sinks: 2; Under-delay Violations: 1 {Worst: 0.009ns; Total: 0.009ns}; Over-delay Violations: 0}
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Implementing clock schedule done.

Implementation violations summary
=================================

Potential slack lost in implementation : 0.009ns

-----------------------------------------------
Skew group      #viols    Max early    Max late
                          (ns)         (ns)
-----------------------------------------------
CLK/function      1         0.009       0.000
all               1         0.009       0.000
-----------------------------------------------


Clock network insertion delays are now [0.252ns, 0.374ns] average 0.313ns std.dev 0.086ns
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=3341.02)
Total number of fetched objects 14
End delay calculation. (MEM=3910.48 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3910.48 CPU=0:00:00.1 REAL=0:00:00.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.2 real=0:00:00.1)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
Updating latch analysis done.
CCOptDebug: After implementation: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS 9809582.000ns TNS 0.000ns; Real time 0:00:17.0
**Info: (IMPSP-307): Design contains fractional 4 cells.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Info: Done creating the CCOpt slew target map.
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 4 cells.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:29.3/0:06:14.3 (0.2), mem = 3725.4M
Usable buffer cells for single buffer setup transform:
BUFD2 BUFD4 BUFD8 
Number of usable buffer cells above: 3
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 12.04
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    12.04%|        -|   0.100|   0.000|   0:00:00.0| 3725.4M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3753.5M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3753.5M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3753.5M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3753.5M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3753.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 12.04
End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:30 mem=3753.5M) ***
Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3753.5MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3753.5MB
*** Finished refinePlace (0:01:30 mem=3753.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3753.5M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3753.5M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:29.7/0:06:14.7 (0.2), mem = 3753.5M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=3322.57M, totSessionCpu=0:01:30).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3322.51 MB )
[NR-eGR] Read 120 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3322.51 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 120
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 2]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 1.764910e+04um, number of vias: 33
[NR-eGR]     M2  (2V) length: 2.938000e+04um, number of vias: 0
[NR-eGR] Total length: 4.702910e+04um, number of vias: 33
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 3309.79 MB )
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3309.793M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=3307.79)
Total number of fetched objects 14
End delay calculation. (MEM=3868.25 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3868.25 CPU=0:00:00.3 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:30.3/0:06:15.2 (0.2), mem = 3836.2M
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9809582.00|     0.00|       0|       0|       0|  12.04|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9809582.00|     0.00|       0|       0|       0|  12.04| 0:00:00.0|  4274.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4274.7M) ***

*** DrvOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:31.1/0:06:16.0 (0.2), mem = 3866.8M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

GigaOpt + CCOpt summary information
===================================

--------------------------------------------------------------------------------------------------------------------
Label                    reg2reg WNS    reg2reg TNS    HEPG WNS    HEPG TNS    All WNS          All TNS    Real time
--------------------------------------------------------------------------------------------------------------------
After initial cluster         -              -            -           -              -             -       0:00:09.0
Before implementation         -           0.000ns         -        0.000ns     9809668.000ns    0.000ns    0:00:14.0
After implementation          -           0.000ns         -        0.000ns     9809582.000ns    0.000ns    0:00:17.0
--------------------------------------------------------------------------------------------------------------------


Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3302.629M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3302.63 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3302.63 MB )
[NR-eGR] Read 120 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3302.63 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 120
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 2]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3304.11 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=3309.89)
Total number of fetched objects 14
End delay calculation. (MEM=3872.36 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3872.36 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:32 mem=3840.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:20, real = 0:00:17, mem = 1764.9M, totSessionCpu=0:01:32 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:18, mem = 1766.9M, totSessionCpu=0:01:32 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
External - optDesign -ccopt done. (took cpu=0:00:21.2 real=0:00:17.8)
Running CCOpt done.
Set place::cacheFPlanSiteMark to 0
Runtime done. (took cpu=0:00:24.8 real=0:00:21.4)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197         10  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-372            6  Found mismatched FollowPin in rows. Swit...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPCCOPT-2351        6  Instance '%s' has excessive cell halos h...
WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-1261       25  The skew target of %s for %s is too smal...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 47 warning(s), 6 error(s)

#% End ccopt_design (date=01/05 21:18:45, total cpu=0:00:23.5, real=0:00:21.0, peak res=1902.0M, current mem=1745.1M)
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1745.1M, totSessionCpu=0:01:32 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 16 threads.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1751.1M, totSessionCpu=0:01:32 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3323.8M)
Compute RC Scale Done ...
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1764.4M, totSessionCpu=0:01:32 **
** INFO : this run is activating 'allEndPoints' option
** INFO : the automation is 'placeOptPostCts'
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** Starting optimizing excluded clock nets MEM= 3330.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3330.6M) ***
*** Starting optimizing excluded clock nets MEM= 3330.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3330.6M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:32.4/0:06:18.7 (0.2), mem = 3330.6M
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** DrvOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:33.3/0:06:19.5 (0.2), mem = 3338.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:33.3/0:06:19.5 (0.2), mem = 3338.6M
**Info: (IMPSP-307): Design contains fractional 4 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+------------+---------+-------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup|  End Point  |
+--------+--------+----------+------------+--------+------------+---------+-------------+
|   0.000|   0.000|    12.04%|   0:00:00.0| 3827.5M|func_typical|       NA| NA          |
+--------+--------+----------+------------+--------+------------+---------+-------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3827.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3827.5M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:01:36.0/0:06:22.3 (0.3), mem = 3419.6M
End: GigaOpt Global Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 4 cells.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:36.2/0:06:22.5 (0.3), mem = 3779.5M
Usable buffer cells for single buffer setup transform:
BUFD2 BUFD4 BUFD8 
Number of usable buffer cells above: 3
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 12.04
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    12.04%|        -|   0.100|   0.000|   0:00:00.0| 3779.5M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3859.8M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3859.8M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3878.9M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3936.1M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3936.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 12.04
End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
*** AreaOpt [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:36.5/0:06:22.8 (0.3), mem = 3936.1M
Executing incremental physical updates
Executing incremental physical updates
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** Starting refinePlace (0:01:37 mem=3936.1M) ***
Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3936.1MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3936.1MB
*** Finished refinePlace (0:01:37 mem=3936.1M) ***
Ripped up 0 affected routes.
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3372.21M, totSessionCpu=0:01:37).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3372.16 MB )
[NR-eGR] Read 120 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3372.16 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 120
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 2]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 1.764910e+04um, number of vias: 33
[NR-eGR]     M2  (2V) length: 2.938000e+04um, number of vias: 0
[NR-eGR] Total length: 4.702910e+04um, number of vias: 33
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3359.44 MB )
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3359.441M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=3357.44)
Total number of fetched objects 14
End delay calculation. (MEM=3907.82 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3907.82 CPU=0:00:00.3 REAL=0:00:00.0)
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:37.4/0:06:23.6 (0.3), mem = 3780.8M
Usable buffer cells for single buffer setup transform:
BUFD2 BUFD4 BUFD8 
Number of usable buffer cells above: 3
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 12.04
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    12.04%|        -|   0.100|   0.000|   0:00:00.0| 3780.8M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3865.1M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3865.1M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3865.1M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3865.1M|
|    12.04%|        0|   0.100|   0.000|   0:00:00.0| 3865.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 12.04
End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
*** Starting refinePlace (0:01:38 mem=3865.1M) ***
Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3865.1MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.337e+04 (1.673e+04 2.664e+04) (ext = 2.438e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3865.1MB
*** Finished refinePlace (0:01:38 mem=3865.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3865.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3865.1M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:37.8/0:06:24.0 (0.3), mem = 3865.1M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3373.73M, totSessionCpu=0:01:38).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3373.68 MB )
[NR-eGR] Read 120 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3373.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 120
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 2]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1H) length: 1.764910e+04um, number of vias: 33
[NR-eGR]     M2  (2V) length: 2.938000e+04um, number of vias: 0
[NR-eGR] Total length: 4.702910e+04um, number of vias: 33
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3360.96 MB )
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3360.957M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=3358.95)
Total number of fetched objects 14
End delay calculation. (MEM=3890.34 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3890.34 CPU=0:00:00.4 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:38.4/0:06:24.6 (0.3), mem = 3858.3M
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9809582.00|     0.00|       0|       0|       0|  12.04|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|9809582.00|     0.00|       0|       0|       0|  12.04| 0:00:00.0|  4296.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4296.8M) ***

*** DrvOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:39.2/0:06:25.4 (0.3), mem = 3888.9M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3357.715M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3357.71 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3357.71 MB )
[NR-eGR] Read 120 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3357.71 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 120
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 2]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3359.20 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=3361.21)
Total number of fetched objects 14
End delay calculation. (MEM=3911.59 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3911.59 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:40 mem=3879.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1806.7M, totSessionCpu=0:01:40 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:10, mem = 1809.4M, totSessionCpu=0:01:40 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1787.6M, totSessionCpu=0:01:40 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 16 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1791.7M, totSessionCpu=0:01:40 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3367.0M)
Compute RC Scale Done ...
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:41 mem=3401.0M ***
**INFO: Starting Blocking QThread with 16 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 16 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
Multithreaded Timing Analysis is initialized with 16 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=0)
Total number of fetched objects 14
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:00.3 mem=0.0M)

Active hold views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:00.3 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.2), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:01:41 mem=3369.0M ***
Restoring Auto Hold Views:  func_typical
Restoring Active Hold Views:  func_typical 
Restoring Hold Target Slack: 0

*Info: minBufDelay = -3296556.2 ps, libStdDelay = 3090452.8 ps, minBufSize = 10656000000 (118.4)
*Info: worst delay setup view: func_typical

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_typical
Hold  views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+06  |   N/A   |  2e+06  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1811.4M, totSessionCpu=0:01:41 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:40.8/0:06:28.9 (0.3), mem = 3379.8M
*info: Run optDesign holdfix with 16 threads.
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:01:40.8/0:06:28.9 (0.3), mem = 3379.8M

Active setup views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3379.82 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3379.82 MB )
[NR-eGR] Read 120 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3379.82 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 111
[NR-eGR] #PG Blockages       : 120
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 9
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [1, 2]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.690000e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3381.30 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1811.6M, totSessionCpu=0:01:41 **
**INFO: Starting Blocking QThread with 16 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 16 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Multithreaded Timing Analysis is initialized with 16 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (16 T). (MEM=0)
Total number of fetched objects 14
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.4/0:00:00.3 (1.3), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 
Hold  views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+06  |   N/A   |  2e+06  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:03, mem = 1812.2M, totSessionCpu=0:01:41 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> saveDesign /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc
#% Begin save design ... (date=01/05 21:18:58, mem=1791.0M)
% Begin Save ccopt configuration ... (date=01/05 21:18:58, mem=1791.0M)
% End Save ccopt configuration ... (date=01/05 21:18:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=1791.9M, current mem=1791.9M)
% Begin Save netlist data ... (date=01/05 21:18:58, mem=1791.9M)
Writing Binary DB to /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/vbin/half_adder.v.bin in multi-threaded mode...
% End Save netlist data ... (date=01/05 21:18:58, total cpu=0:00:00.1, real=0:00:01.0, peak res=1793.0M, current mem=1793.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/half_adder.route.congmap.gz ...
% Begin Save AAE data ... (date=01/05 21:18:59, mem=1793.4M)
Saving AAE Data ...
% End Save AAE data ... (date=01/05 21:18:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.4M, current mem=1793.4M)
% Begin Save clock tree data ... (date=01/05 21:18:59, mem=1793.4M)
% End Save clock tree data ... (date=01/05 21:18:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.6M, current mem=1793.6M)
Saving preference file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/half_adder.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving property file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/half_adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3398.7M) ***
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3398.7M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3398.7M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/half_adder.apa ...
#
Saving rc congestion map /data/zhengyj/OTFT_stdlib/OTFT_stdlib_innovus/half_adder/saved/cts.enc.dat.tmp/half_adder.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=01/05 21:19:00, mem=1794.9M)
% End Save power constraints data ... (date=01/05 21:19:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1794.9M, current mem=1794.9M)
typical
Generated self-contained design cts.enc.dat.tmp
#% End save design ... (date=01/05 21:19:02, total cpu=0:00:02.3, real=0:00:04.0, peak res=1795.3M, current mem=1795.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> ctd_win -id ctd_window
Clock tree timing engine global stage delay update for typical:setup.late...
Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> selectInst sum_reg
<CMD> zoomSelected
<CMD> deselectAll
<CMD> fit
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithLithoDriven 1
<CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 2
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
#% Begin routeDesign (date=01/05 21:22:38, mem=1797.5M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1797.53 (MB), peak = 1901.99 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
#typical has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3414.9M, init mem=3415.0M)
*info: Placed = 26             (Fixed = 18)
*info: Unplaced = 0           
Placement Density:12.04%(13149000/109188000)
Placement Density (including fixed std cells):12.17%(13311000/109350000)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3414.9M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3414.9M) ***
% Begin globalDetailRoute (date=01/05 21:22:38, mem=1797.6M)

globalDetailRoute

#setNanoRouteMode -droutePostRouteLithoRepair true
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 2
#setNanoRouteMode -routeWithLithoDriven true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Jan  5 21:22:38 2026
#
#Generating timing data, please wait...
#12 total nets, 1 already routed, 1 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
Total number of fetched objects 14
End delay calculation. (MEM=4115.31 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1774.15 (MB), peak = 1901.99 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=14)
#Start reading timing information from file .timing_file_62279.tif.gz ...
#Read in timing information for 6 ports, 8 instances from timing file .timing_file_62279.tif.gz.
#NanoRoute Version 19.13-s080_1 NR200109-1001/19_13-UB
#Using multithreading with 16 threads.
#Start routing data preparation on Mon Jan  5 21:22:38 2026
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 40.000.
#Voltage range [0.000 - 40.000] has 12 nets.
#Voltage range [40.000 - 40.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# M1           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 24.0000
# M2           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 24.0000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 30.0000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1762.61 (MB), peak = 1901.99 (MB)
#Merging special wires: starts on Mon Jan  5 21:22:38 2026 with memory = 1762.62 (MB), peak = 1901.99 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB --1.32 [16]--
#
#Finished routing data preparation on Mon Jan  5 21:22:38 2026
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.79 (MB)
#Total memory = 1762.62 (MB)
#Peak memory = 1901.99 (MB)
#
#
#Start global routing on Mon Jan  5 21:22:38 2026
#
#
#Start global routing initialization on Mon Jan  5 21:22:38 2026
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Jan  5 21:22:38 2026
#
#Start routing resource analysis on Mon Jan  5 21:22:38 2026
#
#Routing resource analysis is done on Mon Jan  5 21:22:38 2026
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         282           0         322     5.59%
#  M2             V         462           0         322     0.93%
#  --------------------------------------------------------------
#  Total                    744       0.00%         644     3.26%
#
#
#
#
#Global routing data preparation is done on Mon Jan  5 21:22:38 2026
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1763.72 (MB), peak = 1901.99 (MB)
#
#
#Global routing initialization is done on Mon Jan  5 21:22:38 2026
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1763.72 (MB), peak = 1901.99 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1763.77 (MB), peak = 1901.99 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1763.77 (MB), peak = 1901.99 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1763.77 (MB), peak = 1901.99 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 12.
#Total number of nets in the design = 14.
#
#11 routable nets have only global wires.
#1 routable net has only detail routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              11  
#-----------------------------
#        Total              11  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1              11  
#------------------------------------------
#        Total            1              11  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 44327 um.
#Total half perimeter of net bounding box = 48221 um.
#Total wire length on LAYER M1 = 14297 um.
#Total wire length on LAYER M2 = 30030 um.
#Total number of vias = 24
#Up-Via Summary (total 24):
#           
#-----------------------
# M1                 24
#-----------------------
#                    24 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.86 (MB)
#Total memory = 1771.47 (MB)
#Peak memory = 1901.99 (MB)
#
#Finished global routing on Mon Jan  5 21:22:38 2026
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1764.10 (MB), peak = 1901.99 (MB)
#Start Track Assignment.
#Done with 9 horizontal wires in 1 hboxes and 17 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1         13803.05 	  0.00%  	  0.00% 	  0.00%
# M2         24714.00 	  0.05%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       38517.05  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 46352 um.
#Total half perimeter of net bounding box = 48221 um.
#Total wire length on LAYER M1 = 14792 um.
#Total wire length on LAYER M2 = 31560 um.
#Total number of vias = 24
#Up-Via Summary (total 24):
#           
#-----------------------
# M1                 24
#-----------------------
#                    24 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1772.26 (MB), peak = 1901.99 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 13.66 (MB)
#Total memory = 1772.48 (MB)
#Peak memory = 1901.99 (MB)
#Using multithreading with 16 threads.
#
#Start Detail Routing..
#
#Start litho driven routing to prevent litho hotspot patterns.
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	M2            1        1
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1905.07 (MB), peak = 1905.58 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1907.56 (MB), peak = 1907.57 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1907.73 (MB), peak = 1907.73 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1909.01 (MB), peak = 1909.02 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1909.54 (MB), peak = 1909.55 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1909.66 (MB), peak = 1910.47 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1909.82 (MB), peak = 1910.47 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1910.00 (MB), peak = 1910.47 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1910.22 (MB), peak = 1910.47 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1909.91 (MB), peak = 1910.73 (MB)
#start 10th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1911.20 (MB), peak = 1911.20 (MB)
#start 11th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1911.14 (MB), peak = 1912.09 (MB)
#start 12th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1911.73 (MB), peak = 1912.09 (MB)
#start 13th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1911.95 (MB), peak = 1912.09 (MB)
#start 14th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1912.11 (MB), peak = 1912.11 (MB)
#start 15th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1911.32 (MB), peak = 1912.29 (MB)
#start 16th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1911.32 (MB), peak = 1912.29 (MB)
#Complete Detail Routing.
#Total wire length = 42928 um.
#Total half perimeter of net bounding box = 48221 um.
#Total wire length on LAYER M1 = 15958 um.
#Total wire length on LAYER M2 = 26970 um.
#Total number of vias = 14
#Up-Via Summary (total 14):
#           
#-----------------------
# M1                 14
#-----------------------
#                    14 
#
#Total number of DRC violations = 1
#Total number of violations on LAYER M1 = 1
#Total number of violations on LAYER M2 = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.08 (MB)
#Total memory = 1780.57 (MB)
#Peak memory = 1912.29 (MB)
#
#Start litho Repair
#WARNING (NRDR-222) When litho repair was started, DRC violations were found. Litho repair is applied only for DRC clean designs. Before the litho repair process, please make sure the design is routed and has no DRC violations.
#
#Start litho driven routing to prevent litho hotspot patterns.
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1790.20 (MB), peak = 1912.29 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1790.29 (MB), peak = 1912.29 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1792.31 (MB), peak = 1912.29 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1800.18 (MB), peak = 1912.29 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1800.34 (MB), peak = 1912.29 (MB)
#Complete Detail Routing.
#Total wire length = 42748 um.
#Total half perimeter of net bounding box = 48221 um.
#Total wire length on LAYER M1 = 15778 um.
#Total wire length on LAYER M2 = 26970 um.
#Total number of vias = 14
#Up-Via Summary (total 14):
#           
#-----------------------
# M1                 14
#-----------------------
#                    14 
#
#Total number of DRC violations = 1
#Total number of violations on LAYER M1 = 1
#Total number of violations on LAYER M2 = 0
#Complete litho Repair.
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1868.97 (MB), peak = 1912.29 (MB)
#CELL_VIEW half_adder,init has 1 DRC violations
#Total number of DRC violations = 1
#Total number of violations on LAYER M1 = 1
#Total number of violations on LAYER M2 = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Jan  5 21:22:40 2026
#
#
#Start Post Route Wire Spread.
#Done with 1 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 42988 um.
#Total half perimeter of net bounding box = 48221 um.
#Total wire length on LAYER M1 = 15778 um.
#Total wire length on LAYER M2 = 27210 um.
#Total number of vias = 14
#Up-Via Summary (total 14):
#           
#-----------------------
# M1                 14
#-----------------------
#                    14 
#
#
#Start DRC checking..
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1893.35 (MB), peak = 1912.29 (MB)
#CELL_VIEW half_adder,init has 1 DRC violations
#Total number of DRC violations = 1
#Total number of violations on LAYER M1 = 1
#Total number of violations on LAYER M2 = 0
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1791.48 (MB), peak = 1912.29 (MB)
#CELL_VIEW half_adder,init has 1 DRC violations
#Total number of DRC violations = 1
#Total number of violations on LAYER M1 = 1
#Total number of violations on LAYER M2 = 0
#Post Route wire spread is done.
#Total wire length = 42988 um.
#Total half perimeter of net bounding box = 48221 um.
#Total wire length on LAYER M1 = 15778 um.
#Total wire length on LAYER M2 = 27210 um.
#Total number of vias = 14
#Up-Via Summary (total 14):
#           
#-----------------------
# M1                 14
#-----------------------
#                    14 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 18.42 (MB)
#Total memory = 1790.91 (MB)
#Peak memory = 1912.29 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -12.73 (MB)
#Total memory = 1784.87 (MB)
#Peak memory = 1912.29 (MB)
#Number of warnings = 2
#Total number of warnings = 11
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jan  5 21:22:41 2026
#
% End globalDetailRoute (date=01/05 21:22:41, total cpu=0:00:03.0, real=0:00:03.0, peak res=1912.3M, current mem=1754.4M)
#Default setup view is reset to func_typical.
% Begin detailRoute (date=01/05 21:22:41, mem=1752.9M)

detailRoute

#setNanoRouteMode -droutePostRouteLithoRepair true
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 2
#setNanoRouteMode -routeWithLithoDriven true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start detailRoute on Mon Jan  5 21:22:41 2026
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=14)
#Start reading timing information from file .timing_file_62279.tif.gz ...
#Read in timing information for 6 ports, 8 instances from timing file .timing_file_62279.tif.gz.
#NanoRoute Version 19.13-s080_1 NR200109-1001/19_13-UB
#WARNING (NRDR-247) Option droutePostRouteLithoRepair was disabled by option droutePostRouteSpreadWire . Please set them to false for doing litho repair.
#Merging special wires: starts on Mon Jan  5 21:22:41 2026 with memory = 1758.23 (MB), peak = 1912.29 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB --1.31 [16]--
#Start routing data preparation on Mon Jan  5 21:22:41 2026
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 40.000.
#Voltage range [0.000 - 40.000] has 12 nets.
#Voltage range [40.000 - 40.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# M1           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 24.0000
# M2           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 24.0000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 30.0000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1762.11 (MB), peak = 1912.29 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Jan  5 21:22:41 2026
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 42988 um.
#Total half perimeter of net bounding box = 48221 um.
#Total wire length on LAYER M1 = 15778 um.
#Total wire length on LAYER M2 = 27210 um.
#Total number of vias = 14
#Up-Via Summary (total 14):
#           
#-----------------------
# M1                 14
#-----------------------
#                    14 
#
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1771.50 (MB), peak = 1912.29 (MB)
#CELL_VIEW half_adder,init has 1 DRC violations
#Total number of DRC violations = 1
#Total number of violations on LAYER M1 = 1
#Total number of violations on LAYER M2 = 0
#Post Route wire spread is done.
#Total wire length = 42988 um.
#Total half perimeter of net bounding box = 48221 um.
#Total wire length on LAYER M1 = 15778 um.
#Total wire length on LAYER M2 = 27210 um.
#Total number of vias = 14
#Up-Via Summary (total 14):
#           
#-----------------------
# M1                 14
#-----------------------
#                    14 
#
#
#detailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.98 (MB)
#Total memory = 1762.93 (MB)
#Peak memory = 1912.29 (MB)
#Number of warnings = 1
#Total number of warnings = 12
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Mon Jan  5 21:22:41 2026
#
% End detailRoute (date=01/05 21:22:41, total cpu=0:00:00.3, real=0:00:00.0, peak res=1754.1M, current mem=1754.1M)
#routeDesign: cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1754.06 (MB), peak = 1912.29 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 2 warning(s), 0 error(s)

#% End routeDesign (date=01/05 21:22:41, total cpu=0:00:03.6, real=0:00:03.0, peak res=1912.3M, current mem=1754.1M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setMultiCpuUsage -localCpu 16 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1754.1M, totSessionCpu=0:02:05 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 16 threads.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1768.1M, totSessionCpu=0:02:05 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
**Info: (IMPSP-307): Design contains fractional 4 cells.
Begin checking placement ... (start mem=3374.3M, init mem=3374.3M)
*info: Placed = 26             (Fixed = 18)
*info: Unplaced = 0           
Placement Density:12.04%(13149000/109188000)
Placement Density (including fixed std cells):12.17%(13311000/109350000)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3374.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 12
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 1
      Min Width        : 12
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_62279_cad52_zhengyj_wMu78a/half_adder_62279_sLFnIe.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3374.3M)
Extracted 11.3924% (CPU Time= 0:00:00.0  MEM= 3398.3M)
Extracted 21.519% (CPU Time= 0:00:00.0  MEM= 3422.3M)
Extracted 31.6456% (CPU Time= 0:00:00.0  MEM= 3422.3M)
Extracted 41.7722% (CPU Time= 0:00:00.0  MEM= 3422.3M)
Extracted 51.8987% (CPU Time= 0:00:00.0  MEM= 3422.3M)
Extracted 62.0253% (CPU Time= 0:00:00.0  MEM= 3422.3M)
Extracted 72.1519% (CPU Time= 0:00:00.0  MEM= 3422.3M)
Extracted 82.2785% (CPU Time= 0:00:00.0  MEM= 3422.3M)
Extracted 92.4051% (CPU Time= 0:00:00.0  MEM= 3422.3M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 3422.3M)
Number of Extracted Resistors     : 279
Number of Extracted Ground Cap.   : 291
Number of Extracted Coupling Cap. : 32
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3390.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 3394.324M)
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=3413.4 CPU=0:00:00.3 REAL=0:00:00.0) 
**INFO: Starting Blocking QThread with 16 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 16 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Multithreaded Timing Analysis is initialized with 16 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (16 T). (MEM=0)
Total number of fetched objects 14
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=0.0M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
*** QThread HoldInit [finish] : cpu/real = 0:00:00.4/0:00:00.3 (1.2), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (16 T). (MEM=3420.94)
Total number of fetched objects 14
AAE_INFO-618: Total number of nets in the design is 14,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4014.49 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3980.95 CPU=0:00:00.4 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3376.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3409.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (16 T). (MEM=3415.08)
Glitch Analysis: View func_typical -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func_typical -- Total Number of Nets Analyzed = 14. 
Total number of fetched objects 14
AAE_INFO-618: Total number of nets in the design is 14,  14.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3917.26 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3917.26 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:07 mem=3917.3M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1831.2M, totSessionCpu=0:02:07 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=0, noStatus=0, routed=11, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 4 cells.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cluster_when_starting_skewing: 1 (default: false)
    fast_path_multiple: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    inverter_cells is set for at least one key
    mini_not_full_band_size_factor: 0 (default: 100)
    primary_delay_corner: typical (default: )
    r2r_iterations: 5 (default: 1)
    route_type is set for at least one key
    source_driver is set for at least one key
    target_insertion_delay is set for at least one key
    target_insertion_delay_wire is set for at least one key
    target_max_trans is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Library trimming inverters in power domain auto-default and half-corner typical:setup.late removed 1 of 4 cells
    Original list had 4 cells:
    INVD8 INVD4 INVD2 INVD1 
    New trimmed list has 3 cells:
    INVD8 INVD4 INVD2 
    Clock tree balancer configuration for clock_tree CLK:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): leaf_rule (default: default)
      route_type (trunk): trunk_rule (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      source_driver: INVD1/IN INVD1/OUT (default: )
    For power domain auto-default:
      Buffers:     BUFD8 BUFD4 BUFD2 
      Inverters:   {INVD8 INVD4 INVD2}
      Unblocked area available for placement of any clock cells in power_domain auto-default: 109350000.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M2/M1; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: trunk_rule; Top/bottom preferred layer name: M2/M1; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: leaf_rule; Top/bottom preferred layer name: M2/M1; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    In power_domain auto-default, CTS timing code has found that lib_cell BUFD8 can drive 2cm of wire. This will effectively result in CTS ignoring placement.
    The following issues might be contributing to this problem:
     * The wire data in the loaded LEF file(s) might be missing or broken.
     * lib_cell BUFD8 might be incorrectly characterized.
     * The SDC file and .lib files may be in different time or capacitance units.
    For timing_corner typical:setup, late and power domain auto-default:
      Slew time target (leaf):    1000000.000ns
      Slew time target (trunk):   1000000.000ns
      Slew time target (top):     26300.000ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 536498.893ns
      Buffer max distance: 20000.000um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BUFD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
      Inverter  : {lib_cell:INVD8, fastest_considered_half_corner=typical:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=1000000.000ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Clock tree balancer configuration for skew_group CLK/function:
      Sources:                     pin CLK
      Total number of sinks:       2
      Delay constrained sinks:     2
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner typical:setup.late:
      Skew target:                 536000.000ns
    Primary reporting skew groups are:
    skew_group CLK/function with 2 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    ------------------------------------------------------------
    Layer    Via Cell    Res.     Cap.     RC       Top of Stack
    Range                (Ohm)    (fF)     (fs)     Only
    ------------------------------------------------------------
    M1-M2    M2_M1_HV    4.000    0.000    0.000    false
    ------------------------------------------------------------
    
    Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:03.6 real=0:00:03.6)
    CCOpt configuration status: all checks passed.
    CCOpt has not previously been run
**WARN: (IMPCCOPT-1261):	The skew target of 100000.000ns for skew_group CLK/function is too small. For best results, it is recommended that the skew target be set no lower than 536000.000ns. The skew target has been relaxed to 536000.000ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
**WARN: (IMPCCOPT-2226):	Cannot find clock skew data from any previous calls to 'ccopt_design' or 'ccopt_design -cts'.
  Clock tree timing engine global stage delay update for typical:setup.late...
  Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.533pF, total=5.533pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=8116.500um, total=8116.500um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=1000000.000ns count=1 avg=20830.781ns sd=0.000ns min=20830.781ns max=20830.781ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
  Primary reporting skew groups PRO initial state:
    skew_group CLK/function: insertion delay [min=0.252, max=0.374, avg=0.313, sd=0.086], skew [0.122 vs 536000.000], 100% {0.252, 0.374} (wid=0.374 ws=0.122) (gid=0.000 gs=0.000)
  Skew group summary PRO initial state:
    skew_group CLK/function: insertion delay [min=0.252, max=0.374, avg=0.313, sd=0.086], skew [0.122 vs 536000.000], 100% {0.252, 0.374} (wid=0.374 ws=0.122) (gid=0.000 gs=0.000)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.533pF, total=5.533pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=8116.500um, total=8116.500um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Leaf : target=1000000.000ns count=1 avg=20830.781ns sd=0.000ns min=20830.781ns max=20830.781ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
  Primary reporting skew groups PRO after DRV fixing:
    skew_group CLK/function: insertion delay [min=0.252, max=0.374, avg=0.313, sd=0.086], skew [0.122 vs 536000.000], 100% {0.252, 0.374} (wid=0.374 ws=0.122) (gid=0.000 gs=0.000)
  Skew group summary PRO after DRV fixing:
    skew_group CLK/function: insertion delay [min=0.252, max=0.374, avg=0.313, sd=0.086], skew [0.122 vs 536000.000], 100% {0.252, 0.374} (wid=0.374 ws=0.122) (gid=0.000 gs=0.000)
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for typical:setup.late...
  Clock tree timing engine global stage delay update for typical:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=2, total=4.782pF, avg=2.391pF, sd=0.000pF, min=2.391pF, max=2.391pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=5.533pF, total=5.533pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=8116.500um, total=8116.500um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=1000000.000ns count=1 avg=20830.781ns sd=0.000ns min=20830.781ns max=20830.781ns {1 <= 600000.000ns, 0 <= 800000.000ns, 0 <= 900000.000ns, 0 <= 950000.000ns, 0 <= 1000000.000ns}
  Primary reporting skew groups PRO final:
    skew_group CLK/function: insertion delay [min=0.252, max=0.374, avg=0.313, sd=0.086], skew [0.122 vs 536000.000], 100% {0.252, 0.374} (wid=0.374 ws=0.122) (gid=0.000 gs=0.000)
  Skew group summary PRO final:
    skew_group CLK/function: insertion delay [min=0.252, max=0.374, avg=0.313, sd=0.086], skew [0.122 vs 536000.000], 100% {0.252, 0.374} (wid=0.374 ws=0.122) (gid=0.000 gs=0.000)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    13 (unrouted=2, trialRouted=0, noStatus=0, routed=11, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:03.7 real=0:00:03.8)
**INFO: Start fixing DRV (Mem = 3444.64M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:11.1/0:10:21.6 (0.2), mem = 3444.6M
**Info: (IMPSP-307): Design contains fractional 4 cells.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|9812075.00|     0.00|       0|       0|       0|  12.04|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|9812075.00|     0.00|       0|       0|       0|  12.04| 0:00:00.0|  3888.5M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3888.5M) ***

*** DrvOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:02:11.9/0:10:22.4 (0.2), mem = 3480.6M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 1854.2M, totSessionCpu=0:02:12 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3464.58M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=3464.6M)                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 1853.6M, totSessionCpu=0:02:12 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 1853.5M, totSessionCpu=0:02:12 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3454.47M, totSessionCpu=0:02:12).
**optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 1853.4M, totSessionCpu=0:02:12 **

Skipping post route harden opt
Max routing layer is set too low at 2, unable to procedd with layer assignment
Max routing layer is set too low at 2, unable to procedd with layer assignment

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1853.1M, totSessionCpu=0:02:12 **
Running refinePlace -preserveRouting true -hardFence false
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
**Info: (IMPSP-307): Design contains fractional 4 cells.
*** Starting refinePlace (0:02:12 mem=3454.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3462.9MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3462.9MB
*** Finished refinePlace (0:02:12 mem=3462.9M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -droutePostRouteLithoRepair true
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 2
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithLithoDriven true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Mon Jan  5 21:22:50 2026
#
#num needed restored net=0
#need_extraction net=0 (total=14)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.13-s080_1 NR200109-1001/19_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 16 threads.
#Start routing data preparation on Mon Jan  5 21:22:50 2026
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 40.000.
#Voltage range [0.000 - 40.000] has 12 nets.
#Voltage range [40.000 - 40.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# M1           H   Track-Pitch = 30.0000    Line-2-Via Pitch = 24.0000
# M2           V   Track-Pitch = 30.0000    Line-2-Via Pitch = 24.0000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 30.0000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1862.79 (MB), peak = 1912.29 (MB)
#Merging special wires: starts on Mon Jan  5 21:22:50 2026 with memory = 1862.79 (MB), peak = 1912.29 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB --1.21 [16]--
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Jan  5 21:22:50 2026
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.83 (MB)
#Total memory = 1862.79 (MB)
#Peak memory = 1912.29 (MB)
#
#
#Start global routing on Mon Jan  5 21:22:50 2026
#
#
#Start global routing initialization on Mon Jan  5 21:22:50 2026
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.83 (MB)
#Total memory = 1862.79 (MB)
#Peak memory = 1912.29 (MB)
#Using multithreading with 16 threads.
#
#Start Detail Routing..
#
#Start litho driven routing to prevent litho hotspot patterns.
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1863.37 (MB), peak = 1912.29 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.06 (MB), peak = 1912.29 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.42 (MB), peak = 1912.29 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1898.54 (MB), peak = 1912.29 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1901.01 (MB), peak = 1912.29 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1901.43 (MB), peak = 1912.29 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1901.46 (MB), peak = 1912.29 (MB)
#start 7th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1901.27 (MB), peak = 1912.29 (MB)
#Complete Detail Routing.
#Total wire length = 43168 um.
#Total half perimeter of net bounding box = 48221 um.
#Total wire length on LAYER M1 = 15868 um.
#Total wire length on LAYER M2 = 27300 um.
#Total number of vias = 14
#Up-Via Summary (total 14):
#           
#-----------------------
# M1                 14
#-----------------------
#                    14 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.75 (MB)
#Total memory = 1868.54 (MB)
#Peak memory = 1912.29 (MB)
#
#Start litho Repair
#
#Start litho driven routing to prevent litho hotspot patterns.
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1869.11 (MB), peak = 1912.29 (MB)
#Complete Detail Routing.
#Total wire length = 43168 um.
#Total half perimeter of net bounding box = 48221 um.
#Total wire length on LAYER M1 = 15868 um.
#Total wire length on LAYER M2 = 27300 um.
#Total number of vias = 14
#Up-Via Summary (total 14):
#           
#-----------------------
# M1                 14
#-----------------------
#                    14 
#
#Total number of DRC violations = 0
#Complete litho Repair.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Jan  5 21:22:50 2026
#
#
#Start Post Route Wire Spread.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 43108 um.
#Total half perimeter of net bounding box = 48221 um.
#Total wire length on LAYER M1 = 15808 um.
#Total wire length on LAYER M2 = 27300 um.
#Total number of vias = 14
#Up-Via Summary (total 14):
#           
#-----------------------
# M1                 14
#-----------------------
#                    14 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1878.27 (MB), peak = 1912.29 (MB)
#CELL_VIEW half_adder,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 43108 um.
#Total half perimeter of net bounding box = 48221 um.
#Total wire length on LAYER M1 = 15808 um.
#Total wire length on LAYER M2 = 27300 um.
#Total number of vias = 14
#Up-Via Summary (total 14):
#           
#-----------------------
# M1                 14
#-----------------------
#                    14 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.59 (MB)
#Total memory = 1870.38 (MB)
#Peak memory = 1912.29 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -6.27 (MB)
#Total memory = 1847.48 (MB)
#Peak memory = 1912.29 (MB)
#Number of warnings = 1
#Total number of warnings = 13
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jan  5 21:22:50 2026
#
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1810.5M, totSessionCpu=0:02:13 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 12
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 1
      Min Width        : 12
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_62279_cad52_zhengyj_wMu78a/half_adder_62279_sLFnIe.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3429.8M)
Extracted 11.8421% (CPU Time= 0:00:00.1  MEM= 3441.8M)
Extracted 22.3684% (CPU Time= 0:00:00.1  MEM= 3465.8M)
Extracted 31.5789% (CPU Time= 0:00:00.1  MEM= 3465.8M)
Extracted 42.1053% (CPU Time= 0:00:00.1  MEM= 3465.8M)
Extracted 52.6316% (CPU Time= 0:00:00.1  MEM= 3465.8M)
Extracted 61.8421% (CPU Time= 0:00:00.1  MEM= 3465.8M)
Extracted 72.3684% (CPU Time= 0:00:00.1  MEM= 3465.8M)
Extracted 81.5789% (CPU Time= 0:00:00.1  MEM= 3465.8M)
Extracted 92.1053% (CPU Time= 0:00:00.1  MEM= 3465.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 3465.8M)
Number of Extracted Resistors     : 277
Number of Extracted Ground Cap.   : 289
Number of Extracted Coupling Cap. : 24
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3449.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3457.762M)
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1810.5M, totSessionCpu=0:02:13 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (16 T). (MEM=3433.29)
Initializing multi-corner resistance tables ...
AAE_INFO: 16 threads acquired from CTE.
Total number of fetched objects 14
AAE_INFO-618: Total number of nets in the design is 14,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4004.84 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4004.84 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3972.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4004.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (16 T). (MEM=3466.96)
Glitch Analysis: View func_typical -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func_typical -- Total Number of Nets Analyzed = 14. 
Total number of fetched objects 14
AAE_INFO-618: Total number of nets in the design is 14,  14.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3969.14 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3969.14 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:02:14 mem=3969.1M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1891.7M, totSessionCpu=0:02:14 **
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1891.7M, totSessionCpu=0:02:14 **
Executing marking Critical Nets1
Footprint NOR2D1 has at least 2 pins...
Footprint NAND2D2 has at least 3 pins...
Footprint DFFD1 has at least 4 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1891.7M, totSessionCpu=0:02:14 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3467.68M, totSessionCpu=0:02:14).
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1891.6M, totSessionCpu=0:02:14 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1890.3M, totSessionCpu=0:02:15 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:13, mem = 1891.6M, totSessionCpu=0:02:15 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setMultiCpuUsage -localCpu 16 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1869.1M, totSessionCpu=0:02:15 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 16 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1873.7M, totSessionCpu=0:02:15 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
**Info: (IMPSP-307): Design contains fractional 4 cells.
Begin checking placement ... (start mem=3458.6M, init mem=3458.6M)
*info: Placed = 26             (Fixed = 18)
*info: Unplaced = 0           
Placement Density:12.04%(13149000/109188000)
Placement Density (including fixed std cells):12.17%(13311000/109350000)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3458.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 12
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 1
      Min Width        : 12
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_62279_cad52_zhengyj_wMu78a/half_adder_62279_sLFnIe.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3458.6M)
Extracted 11.8421% (CPU Time= 0:00:00.1  MEM= 3482.6M)
Extracted 22.3684% (CPU Time= 0:00:00.1  MEM= 3506.6M)
Extracted 31.5789% (CPU Time= 0:00:00.1  MEM= 3506.6M)
Extracted 42.1053% (CPU Time= 0:00:00.1  MEM= 3506.6M)
Extracted 52.6316% (CPU Time= 0:00:00.1  MEM= 3506.6M)
Extracted 61.8421% (CPU Time= 0:00:00.1  MEM= 3506.6M)
Extracted 72.3684% (CPU Time= 0:00:00.1  MEM= 3506.6M)
Extracted 81.5789% (CPU Time= 0:00:00.1  MEM= 3506.6M)
Extracted 92.1053% (CPU Time= 0:00:00.1  MEM= 3506.6M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 3506.6M)
Number of Extracted Resistors     : 277
Number of Extracted Ground Cap.   : 289
Number of Extracted Coupling Cap. : 24
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3474.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3478.605M)
GigaOpt Hold Optimizer is used
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:16 mem=3456.2M ***
**INFO: Starting Non-Blocking QThread
**INFO: Distributing 16 CPU to Master 8 CPU and QThread 8 CPU
Multi-CPU acceleration using 2 CPU(s).
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=3390.16)
Total number of fetched objects 14
AAE_INFO-618: Total number of nets in the design is 14,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3730.77 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3730.77 CPU=0:00:00.3 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3698.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3730.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=3397.89)
Glitch Analysis: View func_typical -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func_typical -- Total Number of Nets Analyzed = 14. 
Total number of fetched objects 14
AAE_INFO-618: Total number of nets in the design is 14,  14.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3671.14 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3671.14 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:02:17 mem=3671.1M)
Done building cte setup timing graph (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:02:17 mem=3671.1M ***
Setting latch borrow mode to budget during optimization.
   ____________________________________________________________________
__/ message from Non-Blocking QThread

*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Total number of fetched objects 14
AAE_INFO-618: Total number of nets in the design is 14,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View func_typical -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func_typical -- Total Number of Nets Analyzed = 14. 
Total number of fetched objects 14
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M)

Active hold views:
 func_typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_62279_cad52_zhengyj_wMu78a/coe_eosdata_ELtJOj/func_typical.twf, for view: func_typical 
	 Dumping view 0 func_typical 
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:00:01.2 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:01.2/0:00:01.1 (1.1), mem = 0.0M
_______________________________________________________________________
Restoring Auto Hold Views:  func_typical
Restoring Active Hold Views:  func_typical 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_62279_cad52_zhengyj_wMu78a/coe_eosdata_ELtJOj/func_typical.twf 
	 Loading view 0 func_typical 

*Info: minBufDelay = -3296556.2 ps, libStdDelay = 3090452.8 ps, minBufSize = 10656000000 (118.4)
*Info: worst delay setup view: func_typical

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_typical
Hold  views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+06  |   N/A   |  2e+06  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1883.9M, totSessionCpu=0:02:17 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:17.0/0:10:30.1 (0.2), mem = 3484.2M
*info: Run optDesign holdfix with 16 threads.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:02:17.1/0:10:30.2 (0.2), mem = 3520.2M
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1899.1M, totSessionCpu=0:02:17 **
**INFO: Starting Blocking QThread with 16 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 16 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 16 threads

Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (16 T). (MEM=0)
Total number of fetched objects 14
AAE_INFO-618: Total number of nets in the design is 14,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (16 T). (MEM=0)
Glitch Analysis: View func_typical -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func_typical -- Total Number of Nets Analyzed = 14. 
Total number of fetched objects 14
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:01.3 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:01.4/0:00:01.2 (1.1), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 
Hold  views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+06  |   N/A   |  2e+06  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:07, mem = 1901.6M, totSessionCpu=0:02:18 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1879.6M, totSessionCpu=0:02:18 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 16 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**Info: (IMPSP-307): Design contains fractional 4 cells.
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
Type 'man IMPSP-372' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1884.1M, totSessionCpu=0:02:19 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
**Info: (IMPSP-307): Design contains fractional 4 cells.
Begin checking placement ... (start mem=3486.1M, init mem=3486.1M)
*info: Placed = 26             (Fixed = 18)
*info: Unplaced = 0           
Placement Density:12.04%(13149000/109188000)
Placement Density (including fixed std cells):12.17%(13311000/109350000)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3486.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**ERROR: (IMPSP-372):	Found mismatched FollowPin in rows. Switching off DRC check from preroutes for this run. This may cause illegal placement. 
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'half_adder' of instances=26 and nets=14 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design half_adder.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 12
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 1
      Min Width        : 12
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_62279_cad52_zhengyj_wMu78a/half_adder_62279_sLFnIe.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3486.1M)
Extracted 11.8421% (CPU Time= 0:00:00.1  MEM= 3510.1M)
Extracted 22.3684% (CPU Time= 0:00:00.1  MEM= 3534.1M)
Extracted 31.5789% (CPU Time= 0:00:00.1  MEM= 3534.1M)
Extracted 42.1053% (CPU Time= 0:00:00.1  MEM= 3534.1M)
Extracted 52.6316% (CPU Time= 0:00:00.1  MEM= 3534.1M)
Extracted 61.8421% (CPU Time= 0:00:00.1  MEM= 3534.1M)
Extracted 72.3684% (CPU Time= 0:00:00.1  MEM= 3534.1M)
Extracted 81.5789% (CPU Time= 0:00:00.1  MEM= 3534.1M)
Extracted 92.1053% (CPU Time= 0:00:00.1  MEM= 3534.1M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 3534.1M)
Number of Extracted Resistors     : 277
Number of Extracted Ground Cap.   : 289
Number of Extracted Coupling Cap. : 24
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3502.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3506.090M)
GigaOpt Hold Optimizer is used
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:19 mem=3483.7M ***
**INFO: Starting Non-Blocking QThread
**INFO: Distributing 16 CPU to Master 8 CPU and QThread 8 CPU
Multi-CPU acceleration using 2 CPU(s).
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=3409.64)
Total number of fetched objects 14
AAE_INFO-618: Total number of nets in the design is 14,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3753.27 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3753.27 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3721.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3753.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=3414.39)
Glitch Analysis: View func_typical -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func_typical -- Total Number of Nets Analyzed = 14. 
Total number of fetched objects 14
AAE_INFO-618: Total number of nets in the design is 14,  14.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3687.64 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3687.64 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:21 mem=3687.6M)
Done building cte setup timing graph (fixHold) cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:02:21 mem=3687.6M ***
Setting latch borrow mode to budget during optimization.
   ____________________________________________________________________
__/ message from Non-Blocking QThread

*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Total number of fetched objects 14
AAE_INFO-618: Total number of nets in the design is 14,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View func_typical -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func_typical -- Total Number of Nets Analyzed = 14. 
Total number of fetched objects 14
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:02.2 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:00:02.2 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_62279_cad52_zhengyj_wMu78a/coe_eosdata_2gscSz/func_typical.twf, for view: func_typical 
	 Dumping view 0 func_typical 
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:00:02.3 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:01.3/0:00:01.2 (1.1), mem = 0.0M
_______________________________________________________________________
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_62279_cad52_zhengyj_wMu78a/coe_eosdata_2gscSz/func_typical.twf 
	 Loading view 0 func_typical 

*Info: minBufDelay = -3296556.2 ps, libStdDelay = 3090452.8 ps, minBufSize = 10656000000 (118.4)
*Info: worst delay setup view: func_typical

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_typical
Hold  views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+06  |   N/A   |  2e+06  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1901.9M, totSessionCpu=0:02:22 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:21.8/0:10:36.6 (0.2), mem = 3492.7M
*info: Run optDesign holdfix with 16 threads.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:02:21.9/0:10:36.7 (0.2), mem = 3528.7M
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1916.7M, totSessionCpu=0:02:22 **
**INFO: Starting Blocking QThread with 16 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 16 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Multithreaded Timing Analysis is initialized with 16 threads

Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: half_adder
# Design Mode: 250nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (16 T). (MEM=0)
Total number of fetched objects 14
AAE_INFO-618: Total number of nets in the design is 14,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (16 T). (MEM=0)
Glitch Analysis: View func_typical -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func_typical -- Total Number of Nets Analyzed = 14. 
Total number of fetched objects 14
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:03.3 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:01.4/0:00:01.2 (1.1), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_typical 
Hold  views included:
 func_typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|9.81e+06 |   N/A   |9.81e+06 |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+06  |   N/A   |  2e+06  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    4    |   N/A   |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.043%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1918.7M, totSessionCpu=0:02:23 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.

*** Memory Usage v#1 (Current mem = 3491.457M, initial mem = 275.539M) ***
*** Message Summary: 154 warning(s), 30 error(s)

--- Ending "Innovus" (totcpu=0:03:02, real=0:19:43, mem=3491.5M) ---
