# Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile C:/Users/qiank/Desktop/FFT/FFT_verilog/fft.mpf
# Loading project fft
# Compile of butterfly.v was successful.
# Compile of full_parallel_fft.v was successful.
# Compile of weight_buffer.v was successful.
# Compile of fpf_top.sv was successful.
# 4 compiles, 0 failed with no errors.
# Compile of butterfly.v was successful.
# Compile of full_parallel_fft.v was successful.
# Compile of weight_buffer.v was successful.
# Compile of fpf_top.sv was successful.
# 4 compiles, 0 failed with no errors.
do script/fpf_test.do
# vsim -voptargs=""+acc"" work.fpf_top 
# Start time: 15:41:38 on Jul 12,2019
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.fpf_top_sv_unit(fast)
# Loading work.fpf_top(fast)
# Loading work.bu_port(fast)
# Loading work.weight_if(fast)
# Loading work.full_parallel_fft(fast)
# Loading work.weight_buffer(fast)
# Loading work.butterfly(fast)
# Loading work.butterfly(fast__1)
# Loading work.butterfly(fast__2)
# Loading work.bu_port(fast)
# Loading work.weight_if(fast)
add wave -position end  sim:/fpf_top/dut/butterfly_unit[0]/u_pe/butterfly_op1_real
add wave -position end  sim:/fpf_top/dut/butterfly_unit[0]/u_pe/butterfly_op1_imag
add wave -position end  sim:/fpf_top/dut/butterfly_unit[0]/u_pe/butterfly_op2_real
add wave -position end  sim:/fpf_top/dut/butterfly_unit[0]/u_pe/butterfly_op2_imag
add wave -position end  sim:/fpf_top/dut/butterfly_unit[0]/u_pe/butterfly_r1_real
add wave -position end  sim:/fpf_top/dut/butterfly_unit[0]/u_pe/butterfly_r1_imag
add wave -position end  sim:/fpf_top/dut/butterfly_unit[0]/u_pe/butterfly_r2_real
add wave -position end  sim:/fpf_top/dut/butterfly_unit[0]/u_pe/butterfly_r2_imag
do script/fpf_test.do
# vsim -voptargs=""+acc"" work.fpf_top 
# Start time: 15:43:41 on Jul 12,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.fpf_top_sv_unit(fast)
# Loading work.fpf_top(fast)
# Loading work.bu_port(fast)
# Loading work.weight_if(fast)
# Loading work.full_parallel_fft(fast)
# Loading work.weight_buffer(fast)
# Loading work.butterfly(fast)
# Loading work.butterfly(fast__1)
# Loading work.butterfly(fast__2)
# Loading work.bu_port(fast)
# Loading work.weight_if(fast)
# ** Error: invalid command name "0"
# Error in macro ./script/fpf_test.do line 20
# invalid command name "0"
#     while executing
# "0"
#     invoked from within
# "add wave -position end  sim:/fpf_top/dut/butterfly_unit[0]/u_pe/butterfly_op1_real"
# Compile of butterfly.v was successful.
# Compile of full_parallel_fft.v was successful.
# Compile of weight_buffer.v was successful.
# Compile of fpf_top.sv was successful.
# 4 compiles, 0 failed with no errors.
do script/fpf_test.do
# vsim -voptargs=""+acc"" work.fpf_top 
# Start time: 15:44:17 on Jul 12,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.fpf_top_sv_unit(fast)
# Loading work.fpf_top(fast)
# Loading work.bu_port(fast)
# Loading work.weight_if(fast)
# Loading work.full_parallel_fft(fast)
# Loading work.weight_buffer(fast)
# Loading work.butterfly(fast)
# Loading work.butterfly(fast__1)
# Loading work.butterfly(fast__2)
# Loading work.bu_port(fast)
# Loading work.weight_if(fast)
run -all
# DRV:build finish
# MON:build finish
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# Case1:begin
# Case1:data generate finish
# DRV:get one req
# DRV:start one req
# DRV:finish one req
# MON:get one req start
# MON:get one req finish
# '{0, 0.199219, 0, 0.199219, 0, 0.199219, 0, 0.199219}
# '{0, 0, 0, 0, 0, 0, 0, 0}
# ** Note: $stop    : C:/Users/qiank/Desktop/FFT/FFT_verilog/tb/full_parallel_fft/fpf_top.sv(123)
#    Time: 405 ns  Iteration: 1  Instance: /fpf_top
# Break in Task case1 at C:/Users/qiank/Desktop/FFT/FFT_verilog/tb/full_parallel_fft/fpf_top.sv line 123
add wave -position end  sim:/fpf_top/dut/butterfly_unit[0]/u_pe/weight_real
add wave -position end  sim:/fpf_top/dut/butterfly_unit[0]/u_pe/weight_imag
run -all
do script/fpf_test.do
# vsim -voptargs=""+acc"" work.fpf_top 
# Start time: 15:47:52 on Jul 12,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.fpf_top_sv_unit(fast)
# Loading work.fpf_top(fast)
# Loading work.bu_port(fast)
# Loading work.weight_if(fast)
# Loading work.full_parallel_fft(fast)
# Loading work.weight_buffer(fast)
# Loading work.butterfly(fast)
# Loading work.butterfly(fast__1)
# Loading work.butterfly(fast__2)
# Loading work.bu_port(fast)
# Loading work.weight_if(fast)
run -all
# DRV:build finish
# MON:build finish
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# Case1:begin
# Case1:data generate finish
# DRV:get one req
# DRV:start one req
# DRV:finish one req
# MON:get one req start
# MON:get one req finish
# '{0, 0.199219, 0, 0.199219, 0, 0.199219, 0, 0.199219}
# '{0, 0, 0, 0, 0, 0, 0, 0}
# ** Note: $stop    : C:/Users/qiank/Desktop/FFT/FFT_verilog/tb/full_parallel_fft/fpf_top.sv(123)
#    Time: 405 ns  Iteration: 1  Instance: /fpf_top
# Break in Task case1 at C:/Users/qiank/Desktop/FFT/FFT_verilog/tb/full_parallel_fft/fpf_top.sv line 123
add wave -position end  sim:/fpf_top/dut/din_weight_valid
add wave -position end  sim:/fpf_top/dut/din_weight_real
add wave -position end  sim:/fpf_top/dut/din_weight_imag
# Compile of butterfly.v was successful.
# Compile of full_parallel_fft.v was successful.
# Compile of weight_buffer.v was successful.
# Compile of fpf_top.sv was successful.
# 4 compiles, 0 failed with no errors.
do script/fpf_test.do
# vsim -voptargs=""+acc"" work.fpf_top 
# Start time: 15:50:43 on Jul 12,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.fpf_top_sv_unit(fast)
# Loading work.fpf_top(fast)
# Loading work.bu_port(fast)
# Loading work.weight_if(fast)
# Loading work.full_parallel_fft(fast)
# Loading work.weight_buffer(fast)
# Loading work.butterfly(fast)
# Loading work.butterfly(fast__1)
# Loading work.butterfly(fast__2)
# Loading work.bu_port(fast)
# Loading work.weight_if(fast)
run -all
# DRV:build finish
# MON:build finish
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# Case1:begin
# Case1:data generate finish
# DRV:get one req
# DRV:start one req
# DRV:finish one req
# MON:get one req start
# MON:get one req finish
# '{0, 0.199219, 0, 0.199219, 0, 0.199219, 0, 0.199219}
# '{0, 0, 0, 0, 0, 0, 0, 0}
# ** Note: $stop    : C:/Users/qiank/Desktop/FFT/FFT_verilog/tb/full_parallel_fft/fpf_top.sv(123)
#    Time: 405 ns  Iteration: 1  Instance: /fpf_top
# Break in Task case1 at C:/Users/qiank/Desktop/FFT/FFT_verilog/tb/full_parallel_fft/fpf_top.sv line 123
# Causality operation skipped due to absence of debug database file
add wave -position end  sim:/fpf_top/dut/weight_real
add wave -position end  sim:/fpf_top/dut/weight_imag
run -all
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do script/fpf_test.do
# vsim -voptargs=""+acc"" work.fpf_top 
# Start time: 16:00:56 on Jul 12,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.fpf_top_sv_unit(fast)
# Loading work.fpf_top(fast)
# Loading work.bu_port(fast)
# Loading work.weight_if(fast)
# Loading work.full_parallel_fft(fast)
# Loading work.weight_buffer(fast)
# Loading work.butterfly(fast)
# Loading work.butterfly(fast__1)
# Loading work.butterfly(fast__2)
# Loading work.bu_port(fast)
# Loading work.weight_if(fast)
run -all
# DRV:build finish
# MON:build finish
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# Case1:begin
# Case1:data generate finish
# DRV:get one req
# DRV:start one req
# DRV:finish one req
# MON:get one req start
# MON:get one req finish
# '{0, 0.199219, 0, 0.199219, 0, 0.199219, 0, 0.199219}
# '{0, 0, 0, 0, 0, 0, 0, 0}
# ** Note: $stop    : C:/Users/qiank/Desktop/FFT/FFT_verilog/tb/full_parallel_fft/fpf_top.sv(123)
#    Time: 405 ns  Iteration: 1  Instance: /fpf_top
# Break in Task case1 at C:/Users/qiank/Desktop/FFT/FFT_verilog/tb/full_parallel_fft/fpf_top.sv line 123
# Compile of butterfly.v was successful.
# Compile of full_parallel_fft.v was successful.
# Compile of weight_buffer.v was successful.
# Compile of fpf_top.sv was successful.
# 4 compiles, 0 failed with no errors.
do script/fpf_test.do
# vsim -voptargs=""+acc"" work.fpf_top 
# Start time: 16:02:37 on Jul 12,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fpf_top_sv_unit(fast)
# Loading work.fpf_top(fast)
# Loading work.bu_port(fast)
# Loading work.weight_if(fast)
# Loading work.full_parallel_fft(fast)
# Loading work.weight_buffer(fast)
# Loading work.butterfly(fast)
# Loading work.butterfly(fast__1)
# Loading work.butterfly(fast__2)
# Loading work.bu_port(fast)
# Loading work.weight_if(fast)
run -all
# DRV:build finish
# MON:build finish
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# Case1:begin
# Case1:data generate finish
# DRV:get one req
# DRV:start one req
# DRV:finish one req
# MON:get one req start
# MON:get one req finish
# '{0, 0, 0, 0, 0, 0, 0, 0.796875}
# '{0, 0, 0, 0, 0, 0, 0, 0}
# ** Note: $stop    : C:/Users/qiank/Desktop/FFT/FFT_verilog/tb/full_parallel_fft/fpf_top.sv(123)
#    Time: 405 ns  Iteration: 1  Instance: /fpf_top
# Break in Task case1 at C:/Users/qiank/Desktop/FFT/FFT_verilog/tb/full_parallel_fft/fpf_top.sv line 123
# Compile of butterfly.v was successful.
# Compile of full_parallel_fft.v was successful.
# Compile of weight_buffer.v was successful.
# Compile of fpf_top.sv was successful with warnings.
# 4 compiles, 0 failed with no errors.
do script/fpf_test.do
# vsim -voptargs=""+acc"" work.fpf_top 
# Start time: 16:07:27 on Jul 12,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/Users/qiank/Desktop/FFT/FFT_verilog/tb/full_parallel_fft/fpf_top.sv(67): (vopt-2244) Variable 'a' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# Loading sv_std.std
# Loading work.fpf_top_sv_unit(fast)
# Loading work.fpf_top(fast)
# Loading work.bu_port(fast)
# Loading work.weight_if(fast)
# Loading work.full_parallel_fft(fast)
# Loading work.weight_buffer(fast)
# Loading work.butterfly(fast)
# Loading work.butterfly(fast__1)
# Loading work.butterfly(fast__2)
# Loading work.bu_port(fast)
# Loading work.weight_if(fast)
run -all
# LAB:a=2
# DRV:build finish
# MON:build finish
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# WEGH:once
# Case1:begin
# Case1:data generate finish
# DRV:get one req
# DRV:start one req
# DRV:finish one req
# MON:get one req start
# MON:get one req finish
# '{0, 0, 0, 0, 0, 0, 0, 0.796875}
# '{0, 0, 0, 0, 0, 0, 0, 0}
# ** Note: $stop    : C:/Users/qiank/Desktop/FFT/FFT_verilog/tb/full_parallel_fft/fpf_top.sv(123)
#    Time: 405 ns  Iteration: 1  Instance: /fpf_top
# Break in Task case1 at C:/Users/qiank/Desktop/FFT/FFT_verilog/tb/full_parallel_fft/fpf_top.sv line 123
#  Trace back: Too many nested dialog boxes
#     while executing
# "error "Too many nested dialog boxes""
#     (procedure "tk_dialog" line 32)
#     invoked from within
# "tk_dialog .srcobjdlg "Warning!" "$msg" "" 1 Overwrite Reload Ignore"
#     (object "::.main_pane.source.interior.cs.body.srcobj" method "::vsimwidgets::Srcobj::CheckModification" body line 18)
#     invoked from within
# "::.main_pane.source.interior.cs.body.srcobj CheckModification"
#     (in namespace inscope "::vsimwidgets::Srcobj" script line 1)
#     invoked from within
# "namespace inscope ::vsimwidgets::Srcobj {::.main_pane.source.interior.cs.body.srcobj CheckModification}"
#     (command bound to event)
#    <2:C:/modeltech64_10.5/win64/tk8.5/bgerror.tcl:92: ::tkerror {Too many nested dialog boxes}
#    <1:eval:1: ::tk::dialog::error::bgerror {Too many nested dialog boxes}
#  Trace back: Too many nested dialog boxes
#     while executing
# "error "Too many nested dialog boxes""
#     (procedure "tk_dialog" line 32)
#     invoked from within
# "tk_dialog .srcobjdlg "Warning!" "$msg" "" 1 Overwrite Reload Ignore"
#     (object "::.main_pane.source.interior.cs.body.srcobj" method "::vsimwidgets::Srcobj::CheckModification" body line 18)
#     invoked from within
# "::.main_pane.source.interior.cs.body.srcobj CheckModification"
#     (in namespace inscope "::vsimwidgets::Srcobj" script line 1)
#     invoked from within
# "namespace inscope ::vsimwidgets::Srcobj {::.main_pane.source.interior.cs.body.srcobj CheckModification}"
#     (command bound to event)
#    <2:C:/modeltech64_10.5/win64/tk8.5/bgerror.tcl:92: ::tkerror {Too many nested dialog boxes}
#    <1:C:/modeltech64_10.5/win64/tk8.5/dialog.tcl:178: ::tk::dialog::error::bgerror {Too many nested dialog boxes}
#  Trace back: Too many nested dialog boxes
#     while executing
# "error "Too many nested dialog boxes""
#     (procedure "tk_dialog" line 32)
#     invoked from within
# "tk_dialog .srcobjdlg "Warning!" "$msg" "" 1 Overwrite Reload Ignore"
#     (object "::.main_pane.source.interior.cs.body.srcobj" method "::vsimwidgets::Srcobj::CheckModification" body line 18)
#     invoked from within
# "::.main_pane.source.interior.cs.body.srcobj CheckModification"
#     (in namespace inscope "::vsimwidgets::Srcobj" script line 1)
#     invoked from within
# "namespace inscope ::vsimwidgets::Srcobj {::.main_pane.source.interior.cs.body.srcobj CheckModification}"
#     (command bound to event)
#    <2:C:/modeltech64_10.5/win64/tk8.5/bgerror.tcl:92: ::tkerror {Too many nested dialog boxes}
#    <1:C:/modeltech64_10.5/win64/tk8.5/dialog.tcl:178: ::tk::dialog::error::bgerror {Too many nested dialog boxes}
