{
  "comments": [
    {
      "key": {
        "uuid": "a716c15b_e6426944",
        "filename": "plat/arm/board/arm_fpga/aarch64/fpga_helpers.S",
        "patchSetId": 24
      },
      "lineNbr": 255,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2020-07-20T14:58:27Z",
      "side": 1,
      "message": "x0 to x5",
      "revId": "55fff95b9ff5acceb77672beb08a5d9cb43c81b9",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "873c0227_84c50dbf",
        "filename": "plat/arm/board/arm_fpga/fpga_topology.c",
        "patchSetId": 24
      },
      "lineNbr": 35,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2020-07-20T14:58:27Z",
      "side": 1,
      "message": "0U",
      "revId": "55fff95b9ff5acceb77672beb08a5d9cb43c81b9",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "dbd993bd_4674ac51",
        "filename": "plat/arm/board/arm_fpga/fpga_topology.c",
        "patchSetId": 24
      },
      "lineNbr": 38,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2020-07-20T14:58:27Z",
      "side": 1,
      "message": "if ((fpga_mpids[i] \u0026 DISCOVERED_MPID_MASK) \u003d\u003d 0U)",
      "revId": "55fff95b9ff5acceb77672beb08a5d9cb43c81b9",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "cd324c41_80fc37c9",
        "filename": "plat/arm/board/arm_fpga/fpga_topology.c",
        "patchSetId": 24
      },
      "lineNbr": 60,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2020-07-20T14:58:27Z",
      "side": 1,
      "message": "0U",
      "revId": "55fff95b9ff5acceb77672beb08a5d9cb43c81b9",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "860def33_d8c7cc27",
        "filename": "plat/arm/board/arm_fpga/fpga_topology.c",
        "patchSetId": 24
      },
      "lineNbr": 61,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2020-07-20T14:58:27Z",
      "side": 1,
      "message": "0U",
      "revId": "55fff95b9ff5acceb77672beb08a5d9cb43c81b9",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "6e68adf4_210bb3c0",
        "filename": "plat/arm/board/arm_fpga/fpga_topology.c",
        "patchSetId": 24
      },
      "lineNbr": 64,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2020-07-20T14:58:27Z",
      "side": 1,
      "message": "see line #38",
      "revId": "55fff95b9ff5acceb77672beb08a5d9cb43c81b9",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "b1fc4358_903ee2af",
        "filename": "plat/arm/board/arm_fpga/fpga_topology.c",
        "patchSetId": 24
      },
      "lineNbr": 123,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2020-07-20T14:58:27Z",
      "side": 1,
      "message": "Do you need (uint32_t) cast here?",
      "revId": "55fff95b9ff5acceb77672beb08a5d9cb43c81b9",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "5cdba38c_bcd1fd21",
        "filename": "plat/arm/board/arm_fpga/fpga_topology.c",
        "patchSetId": 24
      },
      "lineNbr": 132,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2020-07-20T14:58:27Z",
      "side": 1,
      "message": "1U",
      "revId": "55fff95b9ff5acceb77672beb08a5d9cb43c81b9",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "5110ee3f_7b6c1675",
        "filename": "plat/arm/board/arm_fpga/fpga_topology.c",
        "patchSetId": 24
      },
      "lineNbr": 143,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2020-07-20T14:58:27Z",
      "side": 1,
      "message": "three",
      "range": {
        "startLine": 143,
        "startChar": 26,
        "endLine": 143,
        "endChar": 27
      },
      "revId": "55fff95b9ff5acceb77672beb08a5d9cb43c81b9",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "f23b66ca_2b57f6b4",
        "filename": "plat/arm/board/arm_fpga/fpga_topology.c",
        "patchSetId": 24
      },
      "lineNbr": 146,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2020-07-20T14:58:27Z",
      "side": 1,
      "message": "0U",
      "revId": "55fff95b9ff5acceb77672beb08a5d9cb43c81b9",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "e5df3e8d_0395bfef",
        "filename": "plat/arm/board/arm_fpga/include/platform_def.h",
        "patchSetId": 24
      },
      "lineNbr": 24,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2020-07-20T14:58:27Z",
      "side": 1,
      "message": "Is FPGA_MAX_PE_PER_CPU passed as a build option? Wouldn\u0027t it be better in that case to set it in makefile?",
      "revId": "55fff95b9ff5acceb77672beb08a5d9cb43c81b9",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    }
  ]
}