// Seed: 2884757369
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_16 = !id_9;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    input wand id_4,
    output uwire id_5,
    output wire id_6,
    output tri id_7,
    input wand id_8,
    input tri0 id_9,
    input wire id_10,
    input wor id_11,
    input wor id_12,
    output supply0 id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
  wire id_16;
  assign id_0 = 1;
  wire [1 : -1  -  1] id_17;
  wire id_18;
  ;
  wire id_19;
endmodule
