// Seed: 812077782
module module_0 (
    input tri id_0,
    id_4,
    output supply0 id_1,
    id_5,
    input supply1 id_2
);
  rtran (1, id_4);
  assign id_1 = id_2;
  wire id_6, id_7;
  assign id_6 = id_6;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input wor id_2,
    output uwire id_3,
    input wire id_4,
    output tri id_5,
    output tri id_6,
    input uwire id_7,
    output tri0 id_8,
    input wor void id_9,
    output tri1 id_10,
    output supply1 id_11,
    input uwire id_12
);
  wire id_14;
  id_15(
      1, 1, 1'b0, id_1 - -1'b0
  );
  assign id_10 = 1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4
  );
  wire id_16;
endmodule
