{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423759191268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423759191279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 12 10:39:51 2015 " "Processing started: Thu Feb 12 10:39:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423759191279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423759191279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRA -c Bit-Serial_Logic_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRA -c Bit-Serial_Logic_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423759191279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1423759192532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423759208735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423759208735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_17 " "Found entity 1: reg_17" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423759208742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423759208742 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1423759208747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423759208749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423759208749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423759208754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423759208754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/adder16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423759208760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423759208760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cra_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file cra_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cra_datapath " "Found entity 1: cra_datapath" {  } { { "cra_datapath.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/cra_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423759208766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423759208766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cra_datapath " "Elaborating entity \"cra_datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423759208846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_unit " "Elaborating entity \"control\" for hierarchy \"control:control_unit\"" {  } { { "cra_datapath.sv" "control_unit" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/cra_datapath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423759208851 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(75) " "Verilog HDL Case Statement information at control.sv(75): all case item expressions in this case statement are onehot" {  } { { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 75 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1423759208853 "|cra_datapath|control:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 adder16:myadder " "Elaborating entity \"adder16\" for hierarchy \"adder16:myadder\"" {  } { { "cra_datapath.sv" "myadder" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/cra_datapath.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423759208855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder16:myadder\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"adder16:myadder\|full_adder:FA0\"" {  } { { "adder16.sv" "FA0" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/adder16.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423759208859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_17 reg_17:myregister " "Elaborating entity \"reg_17\" for hierarchy \"reg_17:myregister\"" {  } { { "cra_datapath.sv" "myregister" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/cra_datapath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423759208882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:Ahex0_mod " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:Ahex0_mod\"" {  } { { "cra_datapath.sv" "Ahex0_mod" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/cra_datapath.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423759208885 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1423759209689 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:myregister\|Data_Out\[15\] reg_17:myregister\|Data_Out\[15\]~_emulated reg_17:myregister\|Data_Out\[15\]~1 " "Register \"reg_17:myregister\|Data_Out\[15\]\" is converted into an equivalent circuit using register \"reg_17:myregister\|Data_Out\[15\]~_emulated\" and latch \"reg_17:myregister\|Data_Out\[15\]~1\"" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423759209705 "|cra_datapath|reg_17:myregister|Data_Out[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:myregister\|Data_Out\[14\] reg_17:myregister\|Data_Out\[14\]~_emulated reg_17:myregister\|Data_Out\[14\]~6 " "Register \"reg_17:myregister\|Data_Out\[14\]\" is converted into an equivalent circuit using register \"reg_17:myregister\|Data_Out\[14\]~_emulated\" and latch \"reg_17:myregister\|Data_Out\[14\]~6\"" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423759209705 "|cra_datapath|reg_17:myregister|Data_Out[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:myregister\|Data_Out\[13\] reg_17:myregister\|Data_Out\[13\]~_emulated reg_17:myregister\|Data_Out\[13\]~11 " "Register \"reg_17:myregister\|Data_Out\[13\]\" is converted into an equivalent circuit using register \"reg_17:myregister\|Data_Out\[13\]~_emulated\" and latch \"reg_17:myregister\|Data_Out\[13\]~11\"" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423759209705 "|cra_datapath|reg_17:myregister|Data_Out[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:myregister\|Data_Out\[12\] reg_17:myregister\|Data_Out\[12\]~_emulated reg_17:myregister\|Data_Out\[12\]~16 " "Register \"reg_17:myregister\|Data_Out\[12\]\" is converted into an equivalent circuit using register \"reg_17:myregister\|Data_Out\[12\]~_emulated\" and latch \"reg_17:myregister\|Data_Out\[12\]~16\"" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423759209705 "|cra_datapath|reg_17:myregister|Data_Out[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:myregister\|Data_Out\[11\] reg_17:myregister\|Data_Out\[11\]~_emulated reg_17:myregister\|Data_Out\[11\]~21 " "Register \"reg_17:myregister\|Data_Out\[11\]\" is converted into an equivalent circuit using register \"reg_17:myregister\|Data_Out\[11\]~_emulated\" and latch \"reg_17:myregister\|Data_Out\[11\]~21\"" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423759209705 "|cra_datapath|reg_17:myregister|Data_Out[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:myregister\|Data_Out\[10\] reg_17:myregister\|Data_Out\[10\]~_emulated reg_17:myregister\|Data_Out\[10\]~26 " "Register \"reg_17:myregister\|Data_Out\[10\]\" is converted into an equivalent circuit using register \"reg_17:myregister\|Data_Out\[10\]~_emulated\" and latch \"reg_17:myregister\|Data_Out\[10\]~26\"" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423759209705 "|cra_datapath|reg_17:myregister|Data_Out[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:myregister\|Data_Out\[9\] reg_17:myregister\|Data_Out\[9\]~_emulated reg_17:myregister\|Data_Out\[9\]~31 " "Register \"reg_17:myregister\|Data_Out\[9\]\" is converted into an equivalent circuit using register \"reg_17:myregister\|Data_Out\[9\]~_emulated\" and latch \"reg_17:myregister\|Data_Out\[9\]~31\"" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423759209705 "|cra_datapath|reg_17:myregister|Data_Out[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:myregister\|Data_Out\[8\] reg_17:myregister\|Data_Out\[8\]~_emulated reg_17:myregister\|Data_Out\[8\]~36 " "Register \"reg_17:myregister\|Data_Out\[8\]\" is converted into an equivalent circuit using register \"reg_17:myregister\|Data_Out\[8\]~_emulated\" and latch \"reg_17:myregister\|Data_Out\[8\]~36\"" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423759209705 "|cra_datapath|reg_17:myregister|Data_Out[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:myregister\|Data_Out\[7\] reg_17:myregister\|Data_Out\[7\]~_emulated reg_17:myregister\|Data_Out\[7\]~41 " "Register \"reg_17:myregister\|Data_Out\[7\]\" is converted into an equivalent circuit using register \"reg_17:myregister\|Data_Out\[7\]~_emulated\" and latch \"reg_17:myregister\|Data_Out\[7\]~41\"" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423759209705 "|cra_datapath|reg_17:myregister|Data_Out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:myregister\|Data_Out\[6\] reg_17:myregister\|Data_Out\[6\]~_emulated reg_17:myregister\|Data_Out\[6\]~46 " "Register \"reg_17:myregister\|Data_Out\[6\]\" is converted into an equivalent circuit using register \"reg_17:myregister\|Data_Out\[6\]~_emulated\" and latch \"reg_17:myregister\|Data_Out\[6\]~46\"" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423759209705 "|cra_datapath|reg_17:myregister|Data_Out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:myregister\|Data_Out\[5\] reg_17:myregister\|Data_Out\[5\]~_emulated reg_17:myregister\|Data_Out\[5\]~51 " "Register \"reg_17:myregister\|Data_Out\[5\]\" is converted into an equivalent circuit using register \"reg_17:myregister\|Data_Out\[5\]~_emulated\" and latch \"reg_17:myregister\|Data_Out\[5\]~51\"" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423759209705 "|cra_datapath|reg_17:myregister|Data_Out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:myregister\|Data_Out\[4\] reg_17:myregister\|Data_Out\[4\]~_emulated reg_17:myregister\|Data_Out\[4\]~56 " "Register \"reg_17:myregister\|Data_Out\[4\]\" is converted into an equivalent circuit using register \"reg_17:myregister\|Data_Out\[4\]~_emulated\" and latch \"reg_17:myregister\|Data_Out\[4\]~56\"" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423759209705 "|cra_datapath|reg_17:myregister|Data_Out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:myregister\|Data_Out\[3\] reg_17:myregister\|Data_Out\[3\]~_emulated reg_17:myregister\|Data_Out\[3\]~61 " "Register \"reg_17:myregister\|Data_Out\[3\]\" is converted into an equivalent circuit using register \"reg_17:myregister\|Data_Out\[3\]~_emulated\" and latch \"reg_17:myregister\|Data_Out\[3\]~61\"" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423759209705 "|cra_datapath|reg_17:myregister|Data_Out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:myregister\|Data_Out\[2\] reg_17:myregister\|Data_Out\[2\]~_emulated reg_17:myregister\|Data_Out\[2\]~66 " "Register \"reg_17:myregister\|Data_Out\[2\]\" is converted into an equivalent circuit using register \"reg_17:myregister\|Data_Out\[2\]~_emulated\" and latch \"reg_17:myregister\|Data_Out\[2\]~66\"" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423759209705 "|cra_datapath|reg_17:myregister|Data_Out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:myregister\|Data_Out\[0\] reg_17:myregister\|Data_Out\[0\]~_emulated reg_17:myregister\|Data_Out\[0\]~71 " "Register \"reg_17:myregister\|Data_Out\[0\]\" is converted into an equivalent circuit using register \"reg_17:myregister\|Data_Out\[0\]~_emulated\" and latch \"reg_17:myregister\|Data_Out\[0\]~71\"" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423759209705 "|cra_datapath|reg_17:myregister|Data_Out[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:myregister\|Data_Out\[1\] reg_17:myregister\|Data_Out\[1\]~_emulated reg_17:myregister\|Data_Out\[1\]~76 " "Register \"reg_17:myregister\|Data_Out\[1\]\" is converted into an equivalent circuit using register \"reg_17:myregister\|Data_Out\[1\]~_emulated\" and latch \"reg_17:myregister\|Data_Out\[1\]~76\"" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423759209705 "|cra_datapath|reg_17:myregister|Data_Out[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:myregister\|Data_Out\[16\] reg_17:myregister\|Data_Out\[16\]~_emulated reg_17:myregister\|Data_Out\[16\]~81 " "Register \"reg_17:myregister\|Data_Out\[16\]\" is converted into an equivalent circuit using register \"reg_17:myregister\|Data_Out\[16\]~_emulated\" and latch \"reg_17:myregister\|Data_Out\[16\]~81\"" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423759209705 "|cra_datapath|reg_17:myregister|Data_Out[16]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1423759209705 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1423759209936 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1423759210732 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/output_files/Bit-Serial_Logic_Processor.map.smsg " "Generated suppressed messages file C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/output_files/Bit-Serial_Logic_Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1423759210830 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1423759211089 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759211089 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "cra_datapath.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/cra_datapath.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759211444 "|cra_datapath|Clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1423759211444 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1423759211447 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1423759211447 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1423759211447 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1423759211447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423759211565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 12 10:40:11 2015 " "Processing ended: Thu Feb 12 10:40:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423759211565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423759211565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423759211565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423759211565 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423759220963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423759220978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 12 10:40:20 2015 " "Processing started: Thu Feb 12 10:40:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423759220978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1423759220978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp CRA -c Bit-Serial_Logic_Processor --netlist_type=sgate " "Command: quartus_npp CRA -c Bit-Serial_Logic_Processor --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1423759220978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423759221232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 12 10:40:21 2015 " "Processing ended: Thu Feb 12 10:40:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423759221232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423759221232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423759221232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1423759221232 ""}
