strict digraph "" {
	node [label="\N"];
	"Leaf_134:AL"	 [def_var="['mem_valid']",
		label="Leaf_134:AL"];
	"135:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f052ae97e90>",
		fillcolor=springgreen,
		label="135:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"135:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f052aec2210>",
		fillcolor=firebrick,
		label="135:NS
mem_valid <= #1 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f052aec2210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"135:IF" -> "135:NS"	 [cond="['rstn']",
		label="(!rstn)",
		lineno=135];
	"136:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f052ae97f10>",
		fillcolor=firebrick,
		label="136:NS
mem_valid <= #1 cnt128d_rd_valid;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f052ae97f10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"135:IF" -> "136:NS"	 [cond="['rstn']",
		label="!((!rstn))",
		lineno=135];
	"134:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f052aec2450>",
		clk_sens=True,
		fillcolor=gold,
		label="134:AL",
		sens="['sclk', 'rstn']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['cnt128d_rd_valid', 'rstn']"];
	"134:AL" -> "135:IF"	 [cond="[]",
		lineno=None];
	"135:NS" -> "Leaf_134:AL"	 [cond="[]",
		lineno=None];
	"136:NS" -> "Leaf_134:AL"	 [cond="[]",
		lineno=None];
}
