# TiraRTL

**TiraRTL** is a personal collection of reusable **RTL-level Verilog HDL modules** designed for digital design, FPGA, and VLSI projects.  
The goal of this repository is to provide **clean, well-structured, and tested Verilog IP blocks** that can be reused across multiple projects.

---

## ðŸ“Œ Features

- RTL-designed Verilog modules
- Clear and readable coding style
- One module per file
- Separate testbenches for verification
- Scalable folder structure
- Beginner-friendly and industry-aligned

---

## ðŸ“‚ Repository Structure

*[BCD to 7-segment Display](/bcd_to_7seg.v)

