<html><body><samp><pre>
<!@TC:1456513865>
#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: HELL-PC

#Implementation: synthesis

<a name=compilerReport1>Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1456513874> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2>Synopsys VHDL Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1456513874> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1456513874> | Setting time resolution to ns
@N: : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:6:7:6:18:@N::@XP_MSG">time_send.vhd(6)</a><!@TM:1456513874> | Top entity is set to time_sender.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

# Fri Feb 26 22:11:06 2016

###########################################################]
<a name=compilerReport3>Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1456513874> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v"
@I::"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\BT_resiver.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Clock_gen.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Rx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Tx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\fifo_256x8_g4.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\CoreUART.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\FCCC_0\Echo_control_FCCC_0_FCCC.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\SgCore\OSC\1.0.105\osc_comps.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\OSC_0\Echo_control_OSC_0_OSC.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\Echo_control.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2c.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp_pcie_hotreset.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\tach_if.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\timebase.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CCC_0\mss_sb_CCC_0_FCCC.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Clock_gen.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Tx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUART.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUARTapb.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Clock_gen.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Tx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUART.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUARTapb.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Clock_gen.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Rx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Tx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\fifo_256x8_smartfusion2.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\CoreUART.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\CoreUARTapb.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\FABOSC_0\mss_sb_FABOSC_0_OSC.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb_MSS\mss_sb_MSS_syn.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb_MSS\mss_sb_MSS.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\mss_sb.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss\mss.v"
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

# Fri Feb 26 22:11:07 2016

###########################################################]
@I::"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v"
@I::"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\BT_resiver.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Clock_gen.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Rx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Tx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\fifo_256x8_g4.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\CoreUART.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\FCCC_0\Echo_control_FCCC_0_FCCC.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\SgCore\OSC\1.0.105\osc_comps.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\OSC_0\Echo_control_OSC_0_OSC.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\Echo_control.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2c.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp_pcie_hotreset.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\tach_if.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\timebase.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CCC_0\mss_sb_CCC_0_FCCC.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Clock_gen.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Tx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUART.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUARTapb.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Clock_gen.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Tx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUART.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUARTapb.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Clock_gen.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Rx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Tx_async.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\fifo_256x8_smartfusion2.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\CoreUART.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\CoreUARTapb.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\FABOSC_0\mss_sb_FABOSC_0_OSC.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb_MSS\mss_sb_MSS_syn.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb_MSS\mss_sb_MSS.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\mss_sb.v"
@I::"C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss\mss.v"
Verilog syntax check successful!
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CCC_0\mss_sb_CCC_0_FCCC.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Clock_gen.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Tx_async.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUART.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUARTapb.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Clock_gen.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Tx_async.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUART.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUARTapb.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Clock_gen.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Rx_async.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Tx_async.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\fifo_256x8_smartfusion2.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\CoreUART.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\CoreUARTapb.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\FABOSC_0\mss_sb_FABOSC_0_OSC.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb_MSS\mss_sb_MSS_syn.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb_MSS\mss_sb_MSS.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\mss_sb.v changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss\mss.v changed - recompiling
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\BT_resiver.v:1:7:1:16:@N:CG364:@XP_MSG">BT_resiver.v(1)</a><!@TM:1456513874> | Synthesizing module BT_module

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Clock_gen.v:38:7:38:40:@N:CG364:@XP_MSG">Clock_gen.v(38)</a><!@TM:1456513874> | Synthesizing module Echo_control_COREUART_0_Clock_gen

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = Echo_control_COREUART_0_Clock_gen_0s_0s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Tx_async.v:31:7:31:39:@N:CG364:@XP_MSG">Tx_async.v(31)</a><!@TM:1456513874> | Synthesizing module Echo_control_COREUART_0_Tx_async

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000001
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = Echo_control_COREUART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Tx_async.v:356:21:356:30:@N:CG179:@XP_MSG">Tx_async.v(356)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Rx_async.v:30:7:30:39:@N:CG364:@XP_MSG">Rx_async.v(30)</a><!@TM:1456513874> | Synthesizing module Echo_control_COREUART_0_Rx_async

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000001
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = Echo_control_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Rx_async.v:254:23:254:36:@N:CG179:@XP_MSG">Rx_async.v(254)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Rx_async.v:280:18:280:26:@N:CG179:@XP_MSG">Rx_async.v(280)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Rx_async.v:501:0:501:6:@N:CL177:@XP_MSG">Rx_async.v(501)</a><!@TM:1456513874> | Sharing sequential element clear_framing_error_en.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Rx_async.v:501:0:501:6:@W:CL190:@XP_MSG">Rx_async.v(501)</a><!@TM:1456513874> | Optimizing register bit receive_full_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Rx_async.v:501:0:501:6:@W:CL169:@XP_MSG">Rx_async.v(501)</a><!@TM:1456513874> | Pruning register receive_full_int </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\CoreUART.v:31:7:31:39:@N:CG364:@XP_MSG">CoreUART.v(31)</a><!@TM:1456513874> | Synthesizing module Echo_control_COREUART_0_COREUART

	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000010011
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = Echo_control_COREUART_0_COREUART_1s_1s_0s_19s_0s_0s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\CoreUART.v:390:22:390:34:@N:CG179:@XP_MSG">CoreUART.v(390)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v:376:7:376:10:@N:CG364:@XP_MSG">smartfusion2.v(376)</a><!@TM:1456513874> | Synthesizing module VCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v:372:7:372:10:@N:CG364:@XP_MSG">smartfusion2.v(372)</a><!@TM:1456513874> | Synthesizing module GND

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v:228:7:228:10:@N:CG364:@XP_MSG">smartfusion2.v(228)</a><!@TM:1456513874> | Synthesizing module INV

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v:455:7:455:15:@N:CG364:@XP_MSG">smartfusion2.v(455)</a><!@TM:1456513874> | Synthesizing module RAM64x18

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\fifo_256x8_g4.v:226:7:226:43:@N:CG364:@XP_MSG">fifo_256x8_g4.v(226)</a><!@TM:1456513874> | Synthesizing module Echo_control_COREUART_0_ram128x8_pa4

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\fifo_256x8_g4.v:73:7:73:44:@N:CG364:@XP_MSG">fifo_256x8_g4.v(73)</a><!@TM:1456513874> | Synthesizing module Echo_control_COREUART_0_fifo_ctrl_128

	SYNC_RESET=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000010000000
	FIFO_BITS=32'b00000000000000000000000000000111
	FIFO_WIDTH=32'b00000000000000000000000000001000
   Generated name = Echo_control_COREUART_0_fifo_ctrl_128_0s_128s_7s_8s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\fifo_256x8_g4.v:215:22:215:30:@N:CG179:@XP_MSG">fifo_256x8_g4.v(215)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\fifo_256x8_g4.v:33:7:33:41:@N:CG364:@XP_MSG">fifo_256x8_g4.v(33)</a><!@TM:1456513874> | Synthesizing module Echo_control_COREUART_0_fifo_256x8

	SYNC_RESET=32'b00000000000000000000000000000000
	LEVEL=7'b1000000
   Generated name = Echo_control_COREUART_0_fifo_256x8_0s_4294967232s

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\fifo_256x8_g4.v:48:6:48:12:@W:CG360:@XP_MSG">fifo_256x8_g4.v(48)</a><!@TM:1456513874> | No assignment to wire AEMPTY</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\fifo_256x8_g4.v:48:14:48:19:@W:CG360:@XP_MSG">fifo_256x8_g4.v(48)</a><!@TM:1456513874> | No assignment to wire AFULL</font>

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\CoreUART.v:136:8:136:18:@W:CG133:@XP_MSG">CoreUART.v(136)</a><!@TM:1456513874> | No assignment to data_ready</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\CoreUART.v:341:0:341:6:@W:CL169:@XP_MSG">CoreUART.v(341)</a><!@TM:1456513874> | Pruning register rx_dout_reg_empty_q </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v:362:7:362:13:@N:CG364:@XP_MSG">smartfusion2.v(362)</a><!@TM:1456513874> | Synthesizing module CLKINT

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v:727:7:727:10:@N:CG364:@XP_MSG">smartfusion2.v(727)</a><!@TM:1456513874> | Synthesizing module CCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\FCCC_0\Echo_control_FCCC_0_FCCC.v:5:7:5:31:@N:CG364:@XP_MSG">Echo_control_FCCC_0_FCCC.v(5)</a><!@TM:1456513874> | Synthesizing module Echo_control_FCCC_0_FCCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\SgCore\OSC\1.0.105\osc_comps.v:1:7:1:17:@N:CG364:@XP_MSG">osc_comps.v(1)</a><!@TM:1456513874> | Synthesizing module RCOSC_1MHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\OSC_0\Echo_control_OSC_0_OSC.v:5:7:5:29:@N:CG364:@XP_MSG">Echo_control_OSC_0_OSC.v(5)</a><!@TM:1456513874> | Synthesizing module Echo_control_OSC_0_OSC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\Echo_control.v:9:7:9:19:@N:CG364:@XP_MSG">Echo_control.v(9)</a><!@TM:1456513874> | Synthesizing module Echo_control

@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\Echo_control.v:146:8:146:17:@N:CG794:@XP_MSG">Echo_control.v(146)</a><!@TM:1456513874> | Using module delayer from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\Echo_control.v:165:16:165:33:@N:CG794:@XP_MSG">Echo_control.v(165)</a><!@TM:1456513874> | Using module locator_control from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\Echo_control.v:192:12:192:25:@N:CG794:@XP_MSG">Echo_control.v(192)</a><!@TM:1456513874> | Using module pulse_meash from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\Echo_control.v:204:13:204:27:@N:CG794:@XP_MSG">Echo_control.v(204)</a><!@TM:1456513874> | Using module servo_driver from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\Echo_control.v:214:12:214:25:@N:CG794:@XP_MSG">Echo_control.v(214)</a><!@TM:1456513874> | Using module time_sender from library work
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v:286:7:286:12:@N:CG364:@XP_MSG">smartfusion2.v(286)</a><!@TM:1456513874> | Synthesizing module BIBUF

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CCC_0\mss_sb_CCC_0_FCCC.v:5:7:5:24:@N:CG364:@XP_MSG">mss_sb_CCC_0_FCCC.v(5)</a><!@TM:1456513874> | Synthesizing module mss_sb_CCC_0_FCCC

<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@W:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1456513874> | Found Component CoreAPB3 in library COREAPB3_LIB</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v:30:7:30:24:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(30)</a><!@TM:1456513874> | Synthesizing module COREAPB3_MUXPTOB3

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1456513874> | Synthesizing module CoreAPB3

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b1
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0011
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000010000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1_layer0

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:244:12:244:21:@W:CG360:@XP_MSG">coreapb3.v(244)</a><!@TM:1456513874> | No assignment to wire IA_PRDATA</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2c.v:31:7:31:14:@N:CG364:@XP_MSG">corei2c.v(31)</a><!@TM:1456513874> | Synthesizing module COREI2C

	FAMILY=32'b00000000000000000000000000010001
	OPERATING_MODE=32'b00000000000000000000000000000000
	BAUD_RATE_FIXED=32'b00000000000000000000000000000001
	BAUD_RATE_VALUE=32'b00000000000000000000000000000011
	BCLK_ENABLED=32'b00000000000000000000000000000000
	GLITCHREG_NUM=32'b00000000000000000000000000000100
	SMB_EN=32'b00000000000000000000000000000000
	IPMI_EN=32'b00000000000000000000000000000000
	FREQUENCY=32'b00000000000000000000000000011110
	FIXED_SLAVE0_ADDR_EN=32'b00000000000000000000000000000001
	FIXED_SLAVE0_ADDR_VALUE=32'b00000000000000000000000001000010
	ADD_SLAVE1_ADDRESS_EN=32'b00000000000000000000000000000000
	FIXED_SLAVE1_ADDR_EN=32'b00000000000000000000000000000000
	FIXED_SLAVE1_ADDR_VALUE=32'b00000000000000000000000000000000
	I2C_NUM=32'b00000000000000000000000000000001
	serADR0_ID=5'b01100
	serADR0_RV=8'b00000000
	serADR1_ID=5'b11100
	serADR1_RV=8'b00000000
   Generated name = COREI2C_Z2_layer0

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:85:7:85:18:@N:CG364:@XP_MSG">corei2creal.v(85)</a><!@TM:1456513874> | Synthesizing module COREI2CREAL

	FAMILY=32'b00000000000000000000000000010001
	OPERATING_MODE=32'b00000000000000000000000000000000
	BAUD_RATE_FIXED=32'b00000000000000000000000000000001
	BAUD_RATE_VALUE=32'b00000000000000000000000000000011
	BCLK_ENABLED=32'b00000000000000000000000000000000
	GLITCHREG_NUM=32'b00000000000000000000000000000100
	SMB_EN=32'b00000000000000000000000000000000
	IPMI_EN=32'b00000000000000000000000000000000
	FREQUENCY=32'b00000000000000000000000000011110
	FIXED_SLAVE0_ADDR_EN=32'b00000000000000000000000000000001
	FIXED_SLAVE0_ADDR_VALUE=32'b00000000000000000000000001000010
	ADD_SLAVE1_ADDRESS_EN=32'b00000000000000000000000000000000
	FIXED_SLAVE1_ADDR_EN=32'b00000000000000000000000000000000
	FIXED_SLAVE1_ADDR_VALUE=32'b00000000000000000000000000000000
	DELLONGINX=32'b00000000000000000000000000000100
	INFILTERDELAY=4'b0110
	MST_TX_SLV_RX=1'b0
	SLAVE_ONLY_EN=1'b0
	serCON_ID=5'b00000
	serCON_RV=8'b00000000
	serSTA_ID=5'b00100
	serSTA_RV=8'b11111000
	serDAT_ID=5'b01000
	serDAT_RV=8'b00000000
	serSMB_ID=5'b10000
	serSMB_RV=8'b01x1x000
	serADR0_ID=5'b01100
	serADR0_RV=8'b00000000
	serADR1_ID=5'b11100
	serADR1_RV=8'b00000000
	FSMSTA08=5'b00000
	FSMSTA10=5'b00001
	FSMSTAE0=5'b11101
	FSMSTA18=5'b00010
	FSMSTA20=5'b00011
	FSMSTA28=5'b00100
	FSMSTA30=5'b00101
	FSMSTA38=5'b00110
	FSMSTA40=5'b00111
	FSMSTA48=5'b01000
	FSMSTA50=5'b01001
	FSMSTA58=5'b01010
	FSMSTA60=5'b01011
	FSMSTA68=5'b01100
	FSMSTA70=5'b01101
	FSMSTA78=5'b01110
	FSMSTA80=5'b01111
	FSMSTA88=5'b10000
	FSMSTA90=5'b10001
	FSMSTA98=5'b10010
	FSMSTAA0=5'b10011
	FSMSTAA8=5'b10100
	FSMSTAB0=5'b10101
	FSMSTAB8=5'b10110
	FSMSTAC0=5'b10111
	FSMSTAC8=5'b11000
	FSMSTAF8=5'b11001
	FSMSTA00=5'b11010
	FSMSTAD0=5'b11011
	FSMSTAD8=5'b11100
	FSMDET0=3'b000
	FSMDET1=3'b001
	FSMDET2=3'b010
	FSMDET3=3'b011
	FSMDET4=3'b100
	FSMDET5=3'b101
	FSMDET6=3'b110
	FSMSYNC0=3'b000
	FSMSYNC1=3'b001
	FSMSYNC2=3'b010
	FSMSYNC3=3'b011
	FSMSYNC4=3'b100
	FSMSYNC5=3'b101
	FSMSYNC6=3'b110
	FSMSYNC7=3'b111
	FSMMOD0=3'b000
	FSMMOD1=3'b001
	FSMMOD2=3'b010
	FSMMOD3=3'b011
	FSMMOD4=3'b100
	FSMMOD5=3'b101
	FSMMOD6=3'b110
	DATAWIDTH=32'b00000000000000000000000000001000
	ADDRWIDTH=32'b00000000000000000000000000000111
   Generated name = COREI2CREAL_Z3_layer0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:319:14:319:21:@W:CG133:@XP_MSG">corei2creal.v(319)</a><!@TM:1456513874> | No assignment to sersmb7</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:320:14:320:21:@W:CG133:@XP_MSG">corei2creal.v(320)</a><!@TM:1456513874> | No assignment to sersmb6</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:322:14:322:21:@W:CG133:@XP_MSG">corei2creal.v(322)</a><!@TM:1456513874> | No assignment to sersmb4</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:324:14:324:21:@W:CG133:@XP_MSG">corei2creal.v(324)</a><!@TM:1456513874> | No assignment to sersmb2</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:325:14:325:21:@W:CG133:@XP_MSG">corei2creal.v(325)</a><!@TM:1456513874> | No assignment to sersmb1</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:326:14:326:21:@W:CG133:@XP_MSG">corei2creal.v(326)</a><!@TM:1456513874> | No assignment to sersmb0</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:347:8:347:19:@W:CG133:@XP_MSG">corei2creal.v(347)</a><!@TM:1456513874> | No assignment to SMBSUS_NI_d</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:347:20:347:32:@W:CG133:@XP_MSG">corei2creal.v(347)</a><!@TM:1456513874> | No assignment to SMBSUS_NI_d2</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:348:8:348:21:@W:CG133:@XP_MSG">corei2creal.v(348)</a><!@TM:1456513874> | No assignment to SMBALERT_NI_d</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:348:22:348:36:@W:CG133:@XP_MSG">corei2creal.v(348)</a><!@TM:1456513874> | No assignment to SMBALERT_NI_d2</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:3294:2:3294:8:@W:CL169:@XP_MSG">corei2creal.v(3294)</a><!@TM:1456513874> | Pruning register term_cnt_3ms_reg[3:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:3268:2:3268:8:@W:CL169:@XP_MSG">corei2creal.v(3268)</a><!@TM:1456513874> | Pruning register term_cnt_25ms_reg[6:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:3237:2:3237:8:@W:CL169:@XP_MSG">corei2creal.v(3237)</a><!@TM:1456513874> | Pruning register term_cnt_35ms_reg[7:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:1145:6:1145:12:@W:CL169:@XP_MSG">corei2creal.v(1145)</a><!@TM:1456513874> | Pruning register smbus_mst_reset_ff0 </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:1145:6:1145:12:@W:CL169:@XP_MSG">corei2creal.v(1145)</a><!@TM:1456513874> | Pruning register smbus_mst_reset_ff1 </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:1145:6:1145:12:@W:CL169:@XP_MSG">corei2creal.v(1145)</a><!@TM:1456513874> | Pruning register smbus_mst_reset_ff2 </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:2659:3:2659:9:@W:CL169:@XP_MSG">corei2creal.v(2659)</a><!@TM:1456513874> | Pruning register set_int </font>

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:2659:3:2659:9:@W:CL190:@XP_MSG">corei2creal.v(2659)</a><!@TM:1456513874> | Optimizing register bit ens1_pre to a constant 1</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:2659:3:2659:9:@W:CL169:@XP_MSG">corei2creal.v(2659)</a><!@TM:1456513874> | Pruning register ens1_pre </font>

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2c.v:109:12:109:22:@W:CG133:@XP_MSG">corei2c.v(109)</a><!@TM:1456513874> | No assignment to seradr0apb</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2c.v:111:12:111:22:@W:CG133:@XP_MSG">corei2c.v(111)</a><!@TM:1456513874> | No assignment to seradr1apb</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2c.v:145:0:145:6:@W:CL169:@XP_MSG">corei2c.v(145)</a><!@TM:1456513874> | Pruning register BCLK_ff0 </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2c.v:145:0:145:6:@W:CL169:@XP_MSG">corei2c.v(145)</a><!@TM:1456513874> | Pruning register BCLK_ff </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2c.v:120:0:120:6:@W:CL169:@XP_MSG">corei2c.v(120)</a><!@TM:1456513874> | Pruning register term_cnt_215us_reg[12:0] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:26:7:26:14:@N:CG364:@XP_MSG">corepwm.v(26)</a><!@TM:1456513874> | Synthesizing module corepwm

	FAMILY=32'b00000000000000000000000000001111
	CONFIG_MODE=32'b00000000000000000000000000000000
	PWM_NUM=32'b00000000000000000000000000001000
	APB_DWIDTH=32'b00000000000000000000000000010000
	FIXED_PRESCALE_EN=32'b00000000000000000000000000000001
	FIXED_PRESCALE=32'b00000000000000000000000000000000
	FIXED_PERIOD_EN=32'b00000000000000000000000000000000
	FIXED_PERIOD=32'b00000000000000000000000000000001
	DAC_MODE1=32'b00000000000000000000000000000000
	DAC_MODE2=32'b00000000000000000000000000000000
	DAC_MODE3=32'b00000000000000000000000000000000
	DAC_MODE4=32'b00000000000000000000000000000000
	DAC_MODE5=32'b00000000000000000000000000000000
	DAC_MODE6=32'b00000000000000000000000000000000
	DAC_MODE7=32'b00000000000000000000000000000000
	DAC_MODE8=32'b00000000000000000000000000000000
	DAC_MODE9=32'b00000000000000000000000000000000
	DAC_MODE10=32'b00000000000000000000000000000000
	DAC_MODE11=32'b00000000000000000000000000000000
	DAC_MODE12=32'b00000000000000000000000000000000
	DAC_MODE13=32'b00000000000000000000000000000000
	DAC_MODE14=32'b00000000000000000000000000000000
	DAC_MODE15=32'b00000000000000000000000000000000
	DAC_MODE16=32'b00000000000000000000000000000000
	SHADOW_REG_EN1=32'b00000000000000000000000000000000
	SHADOW_REG_EN2=32'b00000000000000000000000000000000
	SHADOW_REG_EN3=32'b00000000000000000000000000000000
	SHADOW_REG_EN4=32'b00000000000000000000000000000000
	SHADOW_REG_EN5=32'b00000000000000000000000000000000
	SHADOW_REG_EN6=32'b00000000000000000000000000000000
	SHADOW_REG_EN7=32'b00000000000000000000000000000000
	SHADOW_REG_EN8=32'b00000000000000000000000000000000
	SHADOW_REG_EN9=32'b00000000000000000000000000000000
	SHADOW_REG_EN10=32'b00000000000000000000000000000000
	SHADOW_REG_EN11=32'b00000000000000000000000000000000
	SHADOW_REG_EN12=32'b00000000000000000000000000000000
	SHADOW_REG_EN13=32'b00000000000000000000000000000000
	SHADOW_REG_EN14=32'b00000000000000000000000000000000
	SHADOW_REG_EN15=32'b00000000000000000000000000000000
	SHADOW_REG_EN16=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN1=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN2=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN3=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN4=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN5=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN6=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN7=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN8=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN9=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN10=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN11=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN12=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN13=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN14=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN15=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN16=32'b00000000000000000000000000000001
	FIXED_PWM_POSEDGE1=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE2=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE3=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE4=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE5=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE6=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE7=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE8=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE9=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE10=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE11=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE12=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE13=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE14=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE15=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE16=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN1=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN2=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN3=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN4=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN5=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN6=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN7=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN8=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN9=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN10=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN11=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN12=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN13=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN14=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN15=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN16=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE1=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE2=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE3=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE4=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE5=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE6=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE7=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE8=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE9=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE10=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE11=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE12=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE13=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE14=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE15=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE16=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE1=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE2=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE3=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE4=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE5=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE6=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE7=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE8=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE9=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE10=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE11=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE12=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE13=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE14=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE15=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE16=32'b00000000000000000000000000000000
	TACH_NUM=32'b00000000000000000000000000000001
	TACH_EDGE1=32'b00000000000000000000000000000000
	TACH_EDGE2=32'b00000000000000000000000000000000
	TACH_EDGE3=32'b00000000000000000000000000000000
	TACH_EDGE4=32'b00000000000000000000000000000000
	TACH_EDGE5=32'b00000000000000000000000000000000
	TACH_EDGE6=32'b00000000000000000000000000000000
	TACH_EDGE7=32'b00000000000000000000000000000000
	TACH_EDGE8=32'b00000000000000000000000000000000
	TACH_EDGE9=32'b00000000000000000000000000000000
	TACH_EDGE10=32'b00000000000000000000000000000000
	TACH_EDGE11=32'b00000000000000000000000000000000
	TACH_EDGE12=32'b00000000000000000000000000000000
	TACH_EDGE13=32'b00000000000000000000000000000000
	TACH_EDGE14=32'b00000000000000000000000000000000
	TACH_EDGE15=32'b00000000000000000000000000000000
	TACH_EDGE16=32'b00000000000000000000000000000000
	TACHINT_ACT_LEVEL=32'b00000000000000000000000000000000
	all_ones=16'b1111111111111111
	DAC_MODE=16'b0000000000000000
	SHADOW_REG_EN=16'b0000000000000000
	FIXED_PWM_POS_EN=16'b1111111111111111
	FIXED_PWM_NEG_EN=16'b0000000000000000
	FIXED_PWM_POSEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	FIXED_PWM_NEGEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = corepwm_Z4_layer0

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:26:7:26:13:@N:CG364:@XP_MSG">reg_if.v(26)</a><!@TM:1456513874> | Synthesizing module reg_if

	PWM_NUM=32'b00000000000000000000000000001000
	APB_DWIDTH=32'b00000000000000000000000000010000
	FIXED_PRESCALE_EN=32'b00000000000000000000000000000001
	FIXED_PRESCALE=32'b00000000000000000000000000000000
	FIXED_PERIOD_EN=32'b00000000000000000000000000000000
	FIXED_PERIOD=32'b00000000000000000000000000000001
	DAC_MODE=16'b0000000000000000
	SHADOW_REG_EN=16'b0000000000000000
	FIXED_PWM_POS_EN=16'b1111111111111111
	FIXED_PWM_POSEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	FIXED_PWM_NEG_EN=16'b0000000000000000
	FIXED_PWM_NEGEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = reg_if_Z5_layer0

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:235:0:235:6:@W:CL169:@XP_MSG">reg_if.v(235)</a><!@TM:1456513874> | Pruning register prescale_reg[15:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:235:0:235:6:@W:CL169:@XP_MSG">reg_if.v(235)</a><!@TM:1456513874> | Pruning register pwm_enable_reg[16:1] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:163:0:163:6:@W:CL169:@XP_MSG">reg_if.v(163)</a><!@TM:1456513874> | Pruning register gen_pos_neg_regs[8].pwm_posedge_reg[128:113] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:163:0:163:6:@W:CL169:@XP_MSG">reg_if.v(163)</a><!@TM:1456513874> | Pruning register gen_pos_neg_regs[8].pwm_negedge_reg[128:113] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:163:0:163:6:@W:CL169:@XP_MSG">reg_if.v(163)</a><!@TM:1456513874> | Pruning register gen_pos_neg_regs[7].pwm_posedge_reg[112:97] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:163:0:163:6:@W:CL169:@XP_MSG">reg_if.v(163)</a><!@TM:1456513874> | Pruning register gen_pos_neg_regs[7].pwm_negedge_reg[112:97] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:163:0:163:6:@W:CL169:@XP_MSG">reg_if.v(163)</a><!@TM:1456513874> | Pruning register gen_pos_neg_regs[6].pwm_posedge_reg[96:81] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:163:0:163:6:@W:CL169:@XP_MSG">reg_if.v(163)</a><!@TM:1456513874> | Pruning register gen_pos_neg_regs[6].pwm_negedge_reg[96:81] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:163:0:163:6:@W:CL169:@XP_MSG">reg_if.v(163)</a><!@TM:1456513874> | Pruning register gen_pos_neg_regs[5].pwm_posedge_reg[80:65] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:163:0:163:6:@W:CL169:@XP_MSG">reg_if.v(163)</a><!@TM:1456513874> | Pruning register gen_pos_neg_regs[5].pwm_negedge_reg[80:65] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:163:0:163:6:@W:CL169:@XP_MSG">reg_if.v(163)</a><!@TM:1456513874> | Pruning register gen_pos_neg_regs[4].pwm_posedge_reg[64:49] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:163:0:163:6:@W:CL169:@XP_MSG">reg_if.v(163)</a><!@TM:1456513874> | Pruning register gen_pos_neg_regs[4].pwm_negedge_reg[64:49] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:163:0:163:6:@W:CL169:@XP_MSG">reg_if.v(163)</a><!@TM:1456513874> | Pruning register gen_pos_neg_regs[3].pwm_posedge_reg[48:33] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:163:0:163:6:@W:CL169:@XP_MSG">reg_if.v(163)</a><!@TM:1456513874> | Pruning register gen_pos_neg_regs[3].pwm_negedge_reg[48:33] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:163:0:163:6:@W:CL169:@XP_MSG">reg_if.v(163)</a><!@TM:1456513874> | Pruning register gen_pos_neg_regs[2].pwm_posedge_reg[32:17] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:163:0:163:6:@W:CL169:@XP_MSG">reg_if.v(163)</a><!@TM:1456513874> | Pruning register gen_pos_neg_regs[2].pwm_negedge_reg[32:17] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:163:0:163:6:@W:CL169:@XP_MSG">reg_if.v(163)</a><!@TM:1456513874> | Pruning register gen_pos_neg_regs[1].pwm_posedge_reg[16:1] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:163:0:163:6:@W:CL169:@XP_MSG">reg_if.v(163)</a><!@TM:1456513874> | Pruning register gen_pos_neg_regs[1].pwm_negedge_reg[16:1] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:115:0:115:6:@W:CL169:@XP_MSG">reg_if.v(115)</a><!@TM:1456513874> | Pruning register gen_pos_neg_shregs[8].psh_posedge_reg[128:113] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:115:0:115:6:@W:CL169:@XP_MSG">reg_if.v(115)</a><!@TM:1456513874> | Pruning register gen_pos_neg_shregs[7].psh_posedge_reg[112:97] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:115:0:115:6:@W:CL169:@XP_MSG">reg_if.v(115)</a><!@TM:1456513874> | Pruning register gen_pos_neg_shregs[6].psh_posedge_reg[96:81] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:115:0:115:6:@W:CL169:@XP_MSG">reg_if.v(115)</a><!@TM:1456513874> | Pruning register gen_pos_neg_shregs[5].psh_posedge_reg[80:65] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:115:0:115:6:@W:CL169:@XP_MSG">reg_if.v(115)</a><!@TM:1456513874> | Pruning register gen_pos_neg_shregs[4].psh_posedge_reg[64:49] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:115:0:115:6:@W:CL169:@XP_MSG">reg_if.v(115)</a><!@TM:1456513874> | Pruning register gen_pos_neg_shregs[3].psh_posedge_reg[48:33] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:115:0:115:6:@W:CL169:@XP_MSG">reg_if.v(115)</a><!@TM:1456513874> | Pruning register gen_pos_neg_shregs[2].psh_posedge_reg[32:17] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:115:0:115:6:@W:CL169:@XP_MSG">reg_if.v(115)</a><!@TM:1456513874> | Pruning register gen_pos_neg_shregs[1].psh_posedge_reg[16:1] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:88:0:88:6:@W:CL169:@XP_MSG">reg_if.v(88)</a><!@TM:1456513874> | Pruning register psh_prescale_reg[15:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\reg_if.v:88:0:88:6:@W:CL169:@XP_MSG">reg_if.v(88)</a><!@TM:1456513874> | Pruning register psh_enable_reg2[16:9] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\timebase.v:26:7:26:15:@N:CG364:@XP_MSG">timebase.v(26)</a><!@TM:1456513874> | Synthesizing module timebase

	APB_DWIDTH=32'b00000000000000000000000000010000
   Generated name = timebase_16s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v:26:7:26:14:@N:CG364:@XP_MSG">pwm_gen.v(26)</a><!@TM:1456513874> | Synthesizing module pwm_gen

	PWM_NUM=32'b00000000000000000000000000001000
	APB_DWIDTH=32'b00000000000000000000000000010000
	DAC_MODE=16'b0000000000000000
   Generated name = pwm_gen_8s_16s_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v:43:31:43:34:@W:CG133:@XP_MSG">pwm_gen.v(43)</a><!@TM:1456513874> | No assignment to acc</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:181:7:181:14:@W:CG360:@XP_MSG">corepwm.v(181)</a><!@TM:1456513874> | No assignment to wire TACHINT</font>

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:193:11:193:22:@W:CG133:@XP_MSG">corepwm.v(193)</a><!@TM:1456513874> | No assignment to PRDATA_TACH</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:194:19:194:40:@W:CG360:@XP_MSG">corepwm.v(194)</a><!@TM:1456513874> | No assignment to wire PWM_STRETCH_VALUE_int</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:195:20:195:29:@W:CG360:@XP_MSG">corepwm.v(195)</a><!@TM:1456513874> | No assignment to wire TACH_EDGE</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:196:5:196:17:@W:CG360:@XP_MSG">corepwm.v(196)</a><!@TM:1456513874> | No assignment to wire tachint_mask</font>

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:197:10:197:22:@W:CG133:@XP_MSG">corepwm.v(197)</a><!@TM:1456513874> | No assignment to TACHPRESCALE</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:198:19:198:30:@W:CG133:@XP_MSG">corepwm.v(198)</a><!@TM:1456513874> | No assignment to PWM_STRETCH</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:199:19:199:30:@W:CG133:@XP_MSG">corepwm.v(199)</a><!@TM:1456513874> | No assignment to TACHIRQMASK</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:200:19:200:27:@W:CG133:@XP_MSG">corepwm.v(200)</a><!@TM:1456513874> | No assignment to TACHMODE</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:202:11:202:28:@W:CG133:@XP_MSG">corepwm.v(202)</a><!@TM:1456513874> | No assignment to tach_prescale_cnt</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:203:11:203:30:@W:CG133:@XP_MSG">corepwm.v(203)</a><!@TM:1456513874> | No assignment to tach_prescale_value</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:204:11:204:32:@W:CG133:@XP_MSG">corepwm.v(204)</a><!@TM:1456513874> | No assignment to prescale_decode_value</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:205:10:205:22:@W:CG133:@XP_MSG">corepwm.v(205)</a><!@TM:1456513874> | No assignment to tach_cnt_clk</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:207:20:207:33:@W:CG360:@XP_MSG">corepwm.v(207)</a><!@TM:1456513874> | No assignment to wire update_status</font>

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:1173:7:1173:8:@W:CG133:@XP_MSG">corepwm.v(1173)</a><!@TM:1456513874> | No assignment to t</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:419:0:419:6:@W:CL169:@XP_MSG">corepwm.v(419)</a><!@TM:1456513874> | Pruning register gen_tachstatus[0].TACHSTATUS[0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:419:0:419:6:@W:CL169:@XP_MSG">corepwm.v(419)</a><!@TM:1456513874> | Pruning register gen_tachstatus[0].status_clear[0] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:23:7:23:17:@N:CG364:@XP_MSG">coreresetp.v(23)</a><!@TM:1456513874> | Synthesizing module CoreResetP

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z6_layer0

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@W:CL169:@XP_MSG">coreresetp.v(1613)</a><!@TM:1456513874> | Pruning register count_ddr[13:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1581:4:1581:10:@W:CL169:@XP_MSG">coreresetp.v(1581)</a><!@TM:1456513874> | Pruning register count_sdif3[12:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1549:4:1549:10:@W:CL169:@XP_MSG">coreresetp.v(1549)</a><!@TM:1456513874> | Pruning register count_sdif2[12:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1517:4:1517:10:@W:CL169:@XP_MSG">coreresetp.v(1517)</a><!@TM:1456513874> | Pruning register count_sdif1[12:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1485:4:1485:10:@W:CL169:@XP_MSG">coreresetp.v(1485)</a><!@TM:1456513874> | Pruning register count_sdif0[12:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1456513874> | Pruning register count_sdif0_enable_q1 </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1456513874> | Pruning register count_sdif1_enable_q1 </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1456513874> | Pruning register count_sdif2_enable_q1 </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1456513874> | Pruning register count_sdif3_enable_q1 </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1456513874> | Pruning register count_sdif0_enable_rcosc </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1456513874> | Pruning register count_sdif1_enable_rcosc </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1456513874> | Pruning register count_sdif2_enable_rcosc </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1456513874> | Pruning register count_sdif3_enable_rcosc </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1456513874> | Pruning register count_ddr_enable_q1 </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1456513874> | Pruning register count_ddr_enable_rcosc </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@W:CL169:@XP_MSG">coreresetp.v(1365)</a><!@TM:1456513874> | Pruning register count_sdif3_enable </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@W:CL169:@XP_MSG">coreresetp.v(1300)</a><!@TM:1456513874> | Pruning register count_sdif2_enable </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@W:CL169:@XP_MSG">coreresetp.v(1235)</a><!@TM:1456513874> | Pruning register count_sdif1_enable </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@W:CL169:@XP_MSG">coreresetp.v(1170)</a><!@TM:1456513874> | Pruning register count_sdif0_enable </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1456513874> | Pruning register count_ddr_enable </font>

@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@N:CL177:@XP_MSG">coreresetp.v(1388)</a><!@TM:1456513874> | Sharing sequential element M3_RESET_N_int.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1456513874> | Sharing sequential element sdif2_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1456513874> | Sharing sequential element sdif1_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1456513874> | Sharing sequential element sdif0_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1456513874> | Sharing sequential element fpll_lock_q1.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL190:@XP_MSG">coreresetp.v(1433)</a><!@TM:1456513874> | Optimizing register bit EXT_RESET_OUT_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1456513874> | Pruning register release_ext_reset </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1456513874> | Pruning register EXT_RESET_OUT_int </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1456513874> | Pruning register sm2_state[2:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1456513874> | Pruning register sm2_areset_n_q1 </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1456513874> | Pruning register sm2_areset_n_clk_base </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Clock_gen.v:38:7:38:39:@N:CG364:@XP_MSG">Clock_gen.v(38)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_0_Clock_gen

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = mss_sb_CoreUARTapb_2_0_Clock_gen_0s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Tx_async.v:31:7:31:38:@N:CG364:@XP_MSG">Tx_async.v(31)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_0_Tx_async

	TX_FIFO=32'b00000000000000000000000000000001
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = mss_sb_CoreUARTapb_2_0_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Tx_async.v:349:21:349:30:@N:CG179:@XP_MSG">Tx_async.v(349)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v:30:7:30:38:@N:CG364:@XP_MSG">Rx_async.v(30)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_0_Rx_async

	RX_FIFO=32'b00000000000000000000000000000001
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
   Generated name = mss_sb_CoreUARTapb_2_0_Rx_async_1s_0s_1s_2s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v:243:23:243:36:@N:CG179:@XP_MSG">Rx_async.v(243)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v:459:0:459:6:@N:CL177:@XP_MSG">Rx_async.v(459)</a><!@TM:1456513874> | Sharing sequential element clear_framing_error_en.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v:459:0:459:6:@W:CL190:@XP_MSG">Rx_async.v(459)</a><!@TM:1456513874> | Optimizing register bit receive_full_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v:459:0:459:6:@W:CL169:@XP_MSG">Rx_async.v(459)</a><!@TM:1456513874> | Pruning register receive_full_int </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUART.v:31:7:31:38:@N:CG364:@XP_MSG">CoreUART.v(31)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_0_COREUART

	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000001111
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = mss_sb_CoreUARTapb_2_0_COREUART_1s_1s_0s_15s_0s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUART.v:374:22:374:34:@N:CG179:@XP_MSG">CoreUART.v(374)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:221:7:221:42:@N:CG364:@XP_MSG">fifo_256x8_smartfusion2.v(221)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_0_ram128x8_pa4

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:72:7:72:43:@N:CG364:@XP_MSG">fifo_256x8_smartfusion2.v(72)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_0_fifo_ctrl_128

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:210:22:210:30:@N:CG179:@XP_MSG">fifo_256x8_smartfusion2.v(210)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:33:7:33:40:@N:CG364:@XP_MSG">fifo_256x8_smartfusion2.v(33)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_0_fifo_256x8

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:47:6:47:12:@W:CG360:@XP_MSG">fifo_256x8_smartfusion2.v(47)</a><!@TM:1456513874> | No assignment to wire AEMPTY</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:47:14:47:19:@W:CG360:@XP_MSG">fifo_256x8_smartfusion2.v(47)</a><!@TM:1456513874> | No assignment to wire AFULL</font>

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUART.v:135:8:135:18:@W:CG133:@XP_MSG">CoreUART.v(135)</a><!@TM:1456513874> | No assignment to data_ready</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUART.v:335:0:335:6:@W:CL169:@XP_MSG">CoreUART.v(335)</a><!@TM:1456513874> | Pruning register rx_dout_reg_empty_q </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUARTapb.v:59:7:59:41:@N:CG364:@XP_MSG">CoreUARTapb.v(59)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_0_CoreUARTapb

	FAMILY=32'b00000000000000000000000000010011
	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = mss_sb_CoreUARTapb_2_0_CoreUARTapb_19s_1s_1s_1s_0s_0s_0s_0s_0s_0s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUARTapb.v:249:31:249:42:@N:CG179:@XP_MSG">CoreUARTapb.v(249)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUARTapb.v:270:31:270:42:@N:CG179:@XP_MSG">CoreUARTapb.v(270)</a><!@TM:1456513874> | Removing redundant assignment
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUARTapb.v:157:20:157:31:@W:CG133:@XP_MSG">CoreUARTapb.v(157)</a><!@TM:1456513874> | No assignment to controlReg3</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v:168:7:168:10:@N:CG364:@XP_MSG">smartfusion2.v(168)</a><!@TM:1456513874> | Synthesizing module OR3

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Clock_gen.v:38:7:38:39:@N:CG364:@XP_MSG">Clock_gen.v(38)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_1_Clock_gen

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = mss_sb_CoreUARTapb_2_1_Clock_gen_0s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Tx_async.v:31:7:31:38:@N:CG364:@XP_MSG">Tx_async.v(31)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_1_Tx_async

	TX_FIFO=32'b00000000000000000000000000000001
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = mss_sb_CoreUARTapb_2_1_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Tx_async.v:349:21:349:30:@N:CG179:@XP_MSG">Tx_async.v(349)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v:30:7:30:38:@N:CG364:@XP_MSG">Rx_async.v(30)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_1_Rx_async

	RX_FIFO=32'b00000000000000000000000000000001
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
   Generated name = mss_sb_CoreUARTapb_2_1_Rx_async_1s_0s_1s_2s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v:243:23:243:36:@N:CG179:@XP_MSG">Rx_async.v(243)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v:459:0:459:6:@N:CL177:@XP_MSG">Rx_async.v(459)</a><!@TM:1456513874> | Sharing sequential element clear_framing_error_en.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v:459:0:459:6:@W:CL190:@XP_MSG">Rx_async.v(459)</a><!@TM:1456513874> | Optimizing register bit receive_full_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v:459:0:459:6:@W:CL169:@XP_MSG">Rx_async.v(459)</a><!@TM:1456513874> | Pruning register receive_full_int </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUART.v:31:7:31:38:@N:CG364:@XP_MSG">CoreUART.v(31)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_1_COREUART

	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000001111
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = mss_sb_CoreUARTapb_2_1_COREUART_1s_1s_0s_15s_0s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUART.v:374:22:374:34:@N:CG179:@XP_MSG">CoreUART.v(374)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v:221:7:221:42:@N:CG364:@XP_MSG">fifo_256x8_smartfusion2.v(221)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_1_ram128x8_pa4

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v:72:7:72:43:@N:CG364:@XP_MSG">fifo_256x8_smartfusion2.v(72)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_1_fifo_ctrl_128

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v:210:22:210:30:@N:CG179:@XP_MSG">fifo_256x8_smartfusion2.v(210)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v:33:7:33:40:@N:CG364:@XP_MSG">fifo_256x8_smartfusion2.v(33)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_1_fifo_256x8

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v:47:6:47:12:@W:CG360:@XP_MSG">fifo_256x8_smartfusion2.v(47)</a><!@TM:1456513874> | No assignment to wire AEMPTY</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v:47:14:47:19:@W:CG360:@XP_MSG">fifo_256x8_smartfusion2.v(47)</a><!@TM:1456513874> | No assignment to wire AFULL</font>

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUART.v:135:8:135:18:@W:CG133:@XP_MSG">CoreUART.v(135)</a><!@TM:1456513874> | No assignment to data_ready</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUART.v:335:0:335:6:@W:CL169:@XP_MSG">CoreUART.v(335)</a><!@TM:1456513874> | Pruning register rx_dout_reg_empty_q </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUARTapb.v:59:7:59:41:@N:CG364:@XP_MSG">CoreUARTapb.v(59)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_1_CoreUARTapb

	FAMILY=32'b00000000000000000000000000010011
	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = mss_sb_CoreUARTapb_2_1_CoreUARTapb_19s_1s_1s_1s_0s_0s_0s_0s_0s_0s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUARTapb.v:249:31:249:42:@N:CG179:@XP_MSG">CoreUARTapb.v(249)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUARTapb.v:270:31:270:42:@N:CG179:@XP_MSG">CoreUARTapb.v(270)</a><!@TM:1456513874> | Removing redundant assignment
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUARTapb.v:157:20:157:31:@W:CG133:@XP_MSG">CoreUARTapb.v(157)</a><!@TM:1456513874> | No assignment to controlReg3</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Clock_gen.v:38:7:38:39:@N:CG364:@XP_MSG">Clock_gen.v(38)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_2_Clock_gen

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = mss_sb_CoreUARTapb_2_2_Clock_gen_0s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Tx_async.v:31:7:31:38:@N:CG364:@XP_MSG">Tx_async.v(31)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_2_Tx_async

	TX_FIFO=32'b00000000000000000000000000000001
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = mss_sb_CoreUARTapb_2_2_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Tx_async.v:349:21:349:30:@N:CG179:@XP_MSG">Tx_async.v(349)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Rx_async.v:30:7:30:38:@N:CG364:@XP_MSG">Rx_async.v(30)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_2_Rx_async

	RX_FIFO=32'b00000000000000000000000000000001
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
   Generated name = mss_sb_CoreUARTapb_2_2_Rx_async_1s_0s_1s_2s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Rx_async.v:243:23:243:36:@N:CG179:@XP_MSG">Rx_async.v(243)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Rx_async.v:459:0:459:6:@N:CL177:@XP_MSG">Rx_async.v(459)</a><!@TM:1456513874> | Sharing sequential element clear_framing_error_en.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Rx_async.v:459:0:459:6:@W:CL190:@XP_MSG">Rx_async.v(459)</a><!@TM:1456513874> | Optimizing register bit receive_full_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Rx_async.v:459:0:459:6:@W:CL169:@XP_MSG">Rx_async.v(459)</a><!@TM:1456513874> | Pruning register receive_full_int </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\CoreUART.v:31:7:31:38:@N:CG364:@XP_MSG">CoreUART.v(31)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_2_COREUART

	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000001111
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = mss_sb_CoreUARTapb_2_2_COREUART_1s_1s_0s_15s_0s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\CoreUART.v:374:22:374:34:@N:CG179:@XP_MSG">CoreUART.v(374)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\fifo_256x8_smartfusion2.v:221:7:221:42:@N:CG364:@XP_MSG">fifo_256x8_smartfusion2.v(221)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_2_ram128x8_pa4

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\fifo_256x8_smartfusion2.v:72:7:72:43:@N:CG364:@XP_MSG">fifo_256x8_smartfusion2.v(72)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_2_fifo_ctrl_128

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\fifo_256x8_smartfusion2.v:210:22:210:30:@N:CG179:@XP_MSG">fifo_256x8_smartfusion2.v(210)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\fifo_256x8_smartfusion2.v:33:7:33:40:@N:CG364:@XP_MSG">fifo_256x8_smartfusion2.v(33)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_2_fifo_256x8

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\fifo_256x8_smartfusion2.v:47:6:47:12:@W:CG360:@XP_MSG">fifo_256x8_smartfusion2.v(47)</a><!@TM:1456513874> | No assignment to wire AEMPTY</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\fifo_256x8_smartfusion2.v:47:14:47:19:@W:CG360:@XP_MSG">fifo_256x8_smartfusion2.v(47)</a><!@TM:1456513874> | No assignment to wire AFULL</font>

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\CoreUART.v:135:8:135:18:@W:CG133:@XP_MSG">CoreUART.v(135)</a><!@TM:1456513874> | No assignment to data_ready</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\CoreUART.v:335:0:335:6:@W:CL169:@XP_MSG">CoreUART.v(335)</a><!@TM:1456513874> | Pruning register rx_dout_reg_empty_q </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\CoreUARTapb.v:59:7:59:41:@N:CG364:@XP_MSG">CoreUARTapb.v(59)</a><!@TM:1456513874> | Synthesizing module mss_sb_CoreUARTapb_2_2_CoreUARTapb

	FAMILY=32'b00000000000000000000000000010011
	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = mss_sb_CoreUARTapb_2_2_CoreUARTapb_19s_1s_1s_1s_0s_0s_0s_0s_0s_0s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\CoreUARTapb.v:249:31:249:42:@N:CG179:@XP_MSG">CoreUARTapb.v(249)</a><!@TM:1456513874> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\CoreUARTapb.v:270:31:270:42:@N:CG179:@XP_MSG">CoreUARTapb.v(270)</a><!@TM:1456513874> | Removing redundant assignment
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\CoreUARTapb.v:157:20:157:31:@W:CG133:@XP_MSG">CoreUARTapb.v(157)</a><!@TM:1456513874> | No assignment to controlReg3</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\SgCore\OSC\1.0.105\osc_comps.v:51:7:51:25:@N:CG364:@XP_MSG">osc_comps.v(51)</a><!@TM:1456513874> | Synthesizing module RCOSC_25_50MHZ_FAB

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\SgCore\OSC\1.0.105\osc_comps.v:11:7:11:21:@N:CG364:@XP_MSG">osc_comps.v(11)</a><!@TM:1456513874> | Synthesizing module RCOSC_25_50MHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\FABOSC_0\mss_sb_FABOSC_0_OSC.v:5:7:5:26:@N:CG364:@XP_MSG">mss_sb_FABOSC_0_OSC.v(5)</a><!@TM:1456513874> | Synthesizing module mss_sb_FABOSC_0_OSC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb_MSS\mss_sb_MSS_syn.v:5:7:5:14:@N:CG364:@XP_MSG">mss_sb_MSS_syn.v(5)</a><!@TM:1456513874> | Synthesizing module MSS_010

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb_MSS\mss_sb_MSS.v:9:7:9:17:@N:CG364:@XP_MSG">mss_sb_MSS.v(9)</a><!@TM:1456513874> | Synthesizing module mss_sb_MSS

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.v:718:7:718:15:@N:CG364:@XP_MSG">smartfusion2.v(718)</a><!@TM:1456513874> | Synthesizing module SYSRESET

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\mss_sb.v:9:7:9:13:@N:CG364:@XP_MSG">mss_sb.v(9)</a><!@TM:1456513874> | Synthesizing module mss_sb

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss\mss.v:9:7:9:10:@N:CG364:@XP_MSG">mss.v(9)</a><!@TM:1456513874> | Synthesizing module mss

<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\FABOSC_0\mss_sb_FABOSC_0_OSC.v:17:7:17:21:@W:CL157:@XP_MSG">mss_sb_FABOSC_0_OSC.v(17)</a><!@TM:1456513874> | *Output RCOSC_1MHZ_CCC has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\FABOSC_0\mss_sb_FABOSC_0_OSC.v:18:7:18:21:@W:CL157:@XP_MSG">mss_sb_FABOSC_0_OSC.v(18)</a><!@TM:1456513874> | *Output RCOSC_1MHZ_O2F has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\FABOSC_0\mss_sb_FABOSC_0_OSC.v:19:7:19:17:@W:CL157:@XP_MSG">mss_sb_FABOSC_0_OSC.v(19)</a><!@TM:1456513874> | *Output XTLOSC_CCC has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\FABOSC_0\mss_sb_FABOSC_0_OSC.v:20:7:20:17:@W:CL157:@XP_MSG">mss_sb_FABOSC_0_OSC.v(20)</a><!@TM:1456513874> | *Output XTLOSC_O2F has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\FABOSC_0\mss_sb_FABOSC_0_OSC.v:14:7:14:10:@W:CL159:@XP_MSG">mss_sb_FABOSC_0_OSC.v(14)</a><!@TM:1456513874> | Input XTL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\CoreUARTapb.v:103:20:103:25:@W:CL246:@XP_MSG">CoreUARTapb.v(103)</a><!@TM:1456513874> | Input port bits 1 to 0 of PADDR[4:0] are unused</font>

@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\CoreUARTapb.v:157:20:157:31:@A:CL153:@XP_MSG">CoreUARTapb.v(157)</a><!@TM:1456513874> | *Unassigned bits of controlReg3[2:0] are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\fifo_256x8_smartfusion2.v:35:6:35:12:@W:CL159:@XP_MSG">fifo_256x8_smartfusion2.v(35)</a><!@TM:1456513874> | Input RCLOCK is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\CoreUART.v:287:0:287:6:@N:CL201:@XP_MSG">CoreUART.v(287)</a><!@TM:1456513874> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Rx_async.v:255:0:255:6:@W:CL190:@XP_MSG">Rx_async.v(255)</a><!@TM:1456513874> | Optimizing register bit overflow_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Rx_async.v:255:0:255:6:@W:CL169:@XP_MSG">Rx_async.v(255)</a><!@TM:1456513874> | Pruning register overflow_int </font>

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Rx_async.v:198:0:198:6:@W:CL190:@XP_MSG">Rx_async.v(198)</a><!@TM:1456513874> | Optimizing register bit overflow to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Rx_async.v:198:0:198:6:@W:CL169:@XP_MSG">Rx_async.v(198)</a><!@TM:1456513874> | Pruning register overflow </font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Rx_async.v:255:0:255:6:@N:CL201:@XP_MSG">Rx_async.v(255)</a><!@TM:1456513874> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Rx_async.v:61:8:61:20:@W:CL159:@XP_MSG">Rx_async.v(61)</a><!@TM:1456513874> | Input read_rx_byte is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Tx_async.v:112:0:112:6:@N:CL201:@XP_MSG">Tx_async.v(112)</a><!@TM:1456513874> | Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Tx_async.v:41:6:41:18:@W:CL159:@XP_MSG">Tx_async.v(41)</a><!@TM:1456513874> | Input rst_tx_empty is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Tx_async.v:42:11:42:22:@W:CL159:@XP_MSG">Tx_async.v(42)</a><!@TM:1456513874> | Input tx_hold_reg is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_2\rtl\vlog\core\Clock_gen.v:50:15:50:32:@W:CL159:@XP_MSG">Clock_gen.v(50)</a><!@TM:1456513874> | Input BAUD_VAL_FRACTION is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUARTapb.v:103:20:103:25:@W:CL246:@XP_MSG">CoreUARTapb.v(103)</a><!@TM:1456513874> | Input port bits 1 to 0 of PADDR[4:0] are unused</font>

@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUARTapb.v:157:20:157:31:@A:CL153:@XP_MSG">CoreUARTapb.v(157)</a><!@TM:1456513874> | *Unassigned bits of controlReg3[2:0] are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v:35:6:35:12:@W:CL159:@XP_MSG">fifo_256x8_smartfusion2.v(35)</a><!@TM:1456513874> | Input RCLOCK is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\CoreUART.v:287:0:287:6:@N:CL201:@XP_MSG">CoreUART.v(287)</a><!@TM:1456513874> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v:255:0:255:6:@W:CL190:@XP_MSG">Rx_async.v(255)</a><!@TM:1456513874> | Optimizing register bit overflow_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v:255:0:255:6:@W:CL169:@XP_MSG">Rx_async.v(255)</a><!@TM:1456513874> | Pruning register overflow_int </font>

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v:198:0:198:6:@W:CL190:@XP_MSG">Rx_async.v(198)</a><!@TM:1456513874> | Optimizing register bit overflow to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v:198:0:198:6:@W:CL169:@XP_MSG">Rx_async.v(198)</a><!@TM:1456513874> | Pruning register overflow </font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v:255:0:255:6:@N:CL201:@XP_MSG">Rx_async.v(255)</a><!@TM:1456513874> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Rx_async.v:61:8:61:20:@W:CL159:@XP_MSG">Rx_async.v(61)</a><!@TM:1456513874> | Input read_rx_byte is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Tx_async.v:112:0:112:6:@N:CL201:@XP_MSG">Tx_async.v(112)</a><!@TM:1456513874> | Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Tx_async.v:41:6:41:18:@W:CL159:@XP_MSG">Tx_async.v(41)</a><!@TM:1456513874> | Input rst_tx_empty is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Tx_async.v:42:11:42:22:@W:CL159:@XP_MSG">Tx_async.v(42)</a><!@TM:1456513874> | Input tx_hold_reg is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_1\rtl\vlog\core\Clock_gen.v:50:15:50:32:@W:CL159:@XP_MSG">Clock_gen.v(50)</a><!@TM:1456513874> | Input BAUD_VAL_FRACTION is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUARTapb.v:103:20:103:25:@W:CL246:@XP_MSG">CoreUARTapb.v(103)</a><!@TM:1456513874> | Input port bits 1 to 0 of PADDR[4:0] are unused</font>

@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUARTapb.v:157:20:157:31:@A:CL153:@XP_MSG">CoreUARTapb.v(157)</a><!@TM:1456513874> | *Unassigned bits of controlReg3[2:0] are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:35:6:35:12:@W:CL159:@XP_MSG">fifo_256x8_smartfusion2.v(35)</a><!@TM:1456513874> | Input RCLOCK is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\CoreUART.v:287:0:287:6:@N:CL201:@XP_MSG">CoreUART.v(287)</a><!@TM:1456513874> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v:255:0:255:6:@W:CL190:@XP_MSG">Rx_async.v(255)</a><!@TM:1456513874> | Optimizing register bit overflow_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v:255:0:255:6:@W:CL169:@XP_MSG">Rx_async.v(255)</a><!@TM:1456513874> | Pruning register overflow_int </font>

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v:198:0:198:6:@W:CL190:@XP_MSG">Rx_async.v(198)</a><!@TM:1456513874> | Optimizing register bit overflow to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v:198:0:198:6:@W:CL169:@XP_MSG">Rx_async.v(198)</a><!@TM:1456513874> | Pruning register overflow </font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v:255:0:255:6:@N:CL201:@XP_MSG">Rx_async.v(255)</a><!@TM:1456513874> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Rx_async.v:61:8:61:20:@W:CL159:@XP_MSG">Rx_async.v(61)</a><!@TM:1456513874> | Input read_rx_byte is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Tx_async.v:112:0:112:6:@N:CL201:@XP_MSG">Tx_async.v(112)</a><!@TM:1456513874> | Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Tx_async.v:41:6:41:18:@W:CL159:@XP_MSG">Tx_async.v(41)</a><!@TM:1456513874> | Input rst_tx_empty is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Tx_async.v:42:11:42:22:@W:CL159:@XP_MSG">Tx_async.v(42)</a><!@TM:1456513874> | Input tx_hold_reg is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\mss_sb\CoreUARTapb_2_0\rtl\vlog\core\Clock_gen.v:50:15:50:32:@W:CL159:@XP_MSG">Clock_gen.v(50)</a><!@TM:1456513874> | Input BAUD_VAL_FRACTION is unused</font>
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1456513874> | Sharing sequential element sdif0_spll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1456513874> | Sharing sequential element sdif1_spll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1456513874> | Sharing sequential element sdif2_spll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1456513874> | Sharing sequential element fpll_lock_q2.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:CL201:@XP_MSG">coreresetp.v(1365)</a><!@TM:1456513874> | Trying to extract state machine for register sdif3_state
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:CL201:@XP_MSG">coreresetp.v(1300)</a><!@TM:1456513874> | Trying to extract state machine for register sdif2_state
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:CL201:@XP_MSG">coreresetp.v(1235)</a><!@TM:1456513874> | Trying to extract state machine for register sdif1_state
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:CL201:@XP_MSG">coreresetp.v(1170)</a><!@TM:1456513874> | Trying to extract state machine for register sdif0_state
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:CL201:@XP_MSG">coreresetp.v(1089)</a><!@TM:1456513874> | Trying to extract state machine for register sm0_state
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:29:20:29:29:@W:CL159:@XP_MSG">coreresetp.v(29)</a><!@TM:1456513874> | Input CLK_LTSSM is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:56:20:56:29:@W:CL159:@XP_MSG">coreresetp.v(56)</a><!@TM:1456513874> | Input FPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:59:20:59:35:@W:CL159:@XP_MSG">coreresetp.v(59)</a><!@TM:1456513874> | Input SDIF0_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:68:20:68:35:@W:CL159:@XP_MSG">coreresetp.v(68)</a><!@TM:1456513874> | Input SDIF1_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:72:20:72:35:@W:CL159:@XP_MSG">coreresetp.v(72)</a><!@TM:1456513874> | Input SDIF2_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:76:20:76:35:@W:CL159:@XP_MSG">coreresetp.v(76)</a><!@TM:1456513874> | Input SDIF3_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:90:20:90:30:@W:CL159:@XP_MSG">coreresetp.v(90)</a><!@TM:1456513874> | Input SDIF0_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:91:20:91:32:@W:CL159:@XP_MSG">coreresetp.v(91)</a><!@TM:1456513874> | Input SDIF0_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:92:20:92:32:@W:CL159:@XP_MSG">coreresetp.v(92)</a><!@TM:1456513874> | Input SDIF0_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:93:20:93:30:@W:CL159:@XP_MSG">coreresetp.v(93)</a><!@TM:1456513874> | Input SDIF1_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:94:20:94:32:@W:CL159:@XP_MSG">coreresetp.v(94)</a><!@TM:1456513874> | Input SDIF1_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:95:20:95:32:@W:CL159:@XP_MSG">coreresetp.v(95)</a><!@TM:1456513874> | Input SDIF1_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:96:20:96:30:@W:CL159:@XP_MSG">coreresetp.v(96)</a><!@TM:1456513874> | Input SDIF2_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:97:20:97:32:@W:CL159:@XP_MSG">coreresetp.v(97)</a><!@TM:1456513874> | Input SDIF2_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:98:20:98:32:@W:CL159:@XP_MSG">coreresetp.v(98)</a><!@TM:1456513874> | Input SDIF2_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:99:20:99:30:@W:CL159:@XP_MSG">coreresetp.v(99)</a><!@TM:1456513874> | Input SDIF3_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:100:20:100:32:@W:CL159:@XP_MSG">coreresetp.v(100)</a><!@TM:1456513874> | Input SDIF3_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:101:20:101:32:@W:CL159:@XP_MSG">coreresetp.v(101)</a><!@TM:1456513874> | Input SDIF3_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:107:20:107:38:@W:CL159:@XP_MSG">coreresetp.v(107)</a><!@TM:1456513874> | Input SOFT_EXT_RESET_OUT is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:108:20:108:34:@W:CL159:@XP_MSG">coreresetp.v(108)</a><!@TM:1456513874> | Input SOFT_RESET_F2M is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:109:20:109:33:@W:CL159:@XP_MSG">coreresetp.v(109)</a><!@TM:1456513874> | Input SOFT_M3_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:110:20:110:50:@W:CL159:@XP_MSG">coreresetp.v(110)</a><!@TM:1456513874> | Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:111:20:111:40:@W:CL159:@XP_MSG">coreresetp.v(111)</a><!@TM:1456513874> | Input SOFT_FDDR_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:112:20:112:40:@W:CL159:@XP_MSG">coreresetp.v(112)</a><!@TM:1456513874> | Input SOFT_SDIF0_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:113:20:113:41:@W:CL159:@XP_MSG">coreresetp.v(113)</a><!@TM:1456513874> | Input SOFT_SDIF0_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:114:20:114:40:@W:CL159:@XP_MSG">coreresetp.v(114)</a><!@TM:1456513874> | Input SOFT_SDIF1_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:115:20:115:41:@W:CL159:@XP_MSG">coreresetp.v(115)</a><!@TM:1456513874> | Input SOFT_SDIF1_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:116:20:116:40:@W:CL159:@XP_MSG">coreresetp.v(116)</a><!@TM:1456513874> | Input SOFT_SDIF2_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:117:20:117:41:@W:CL159:@XP_MSG">coreresetp.v(117)</a><!@TM:1456513874> | Input SOFT_SDIF2_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:118:20:118:40:@W:CL159:@XP_MSG">coreresetp.v(118)</a><!@TM:1456513874> | Input SOFT_SDIF3_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:119:20:119:41:@W:CL159:@XP_MSG">coreresetp.v(119)</a><!@TM:1456513874> | Input SOFT_SDIF3_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:123:20:123:43:@W:CL159:@XP_MSG">coreresetp.v(123)</a><!@TM:1456513874> | Input SOFT_SDIF0_0_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:124:20:124:43:@W:CL159:@XP_MSG">coreresetp.v(124)</a><!@TM:1456513874> | Input SOFT_SDIF0_1_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:174:13:174:18:@W:CL246:@XP_MSG">corepwm.v(174)</a><!@TM:1456513874> | Input port bits 1 to 0 of PADDR[7:0] are unused</font>

@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:198:19:198:30:@A:CL153:@XP_MSG">corepwm.v(198)</a><!@TM:1456513874> | *Unassigned bits of PWM_STRETCH[7:0] are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:181:7:181:14:@W:CL157:@XP_MSG">corepwm.v(181)</a><!@TM:1456513874> | *Output TACHINT has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:180:21:180:27:@W:CL159:@XP_MSG">corepwm.v(180)</a><!@TM:1456513874> | Input TACHIN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:1396:3:1396:9:@W:CL190:@XP_MSG">corei2creal.v(1396)</a><!@TM:1456513874> | Optimizing register bit indelay[3] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:1396:3:1396:9:@W:CL260:@XP_MSG">corei2creal.v(1396)</a><!@TM:1456513874> | Pruning register bit 3 of indelay[3:0] </font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:3173:3:3173:9:@N:CL201:@XP_MSG">corei2creal.v(3173)</a><!@TM:1456513874> | Trying to extract state machine for register fsmmod
Extracted state machine for register fsmmod
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:2902:3:2902:9:@N:CL201:@XP_MSG">corei2creal.v(2902)</a><!@TM:1456513874> | Trying to extract state machine for register fsmdet
Extracted state machine for register fsmdet
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:1946:3:1946:9:@N:CL201:@XP_MSG">corei2creal.v(1946)</a><!@TM:1456513874> | Trying to extract state machine for register fsmsync
Extracted state machine for register fsmsync
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:101:7:101:18:@W:CL159:@XP_MSG">corei2creal.v(101)</a><!@TM:1456513874> | Input pulse_215us is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:104:7:104:18:@W:CL159:@XP_MSG">corei2creal.v(104)</a><!@TM:1456513874> | Input seradr1apb0 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:109:7:109:12:@W:CL159:@XP_MSG">corei2creal.v(109)</a><!@TM:1456513874> | Input BCLKe is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:124:7:124:18:@W:CL159:@XP_MSG">corei2creal.v(124)</a><!@TM:1456513874> | Input SMBALERT_NI is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v:127:7:127:16:@W:CL159:@XP_MSG">corei2creal.v(127)</a><!@TM:1456513874> | Input SMBSUS_NI is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2c.v:51:7:51:11:@W:CL159:@XP_MSG">corei2c.v(51)</a><!@TM:1456513874> | Input BCLK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:72:36:72:41:@W:CL159:@XP_MSG">coreapb3.v(72)</a><!@TM:1456513874> | Input IADDR is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:73:13:73:20:@W:CL159:@XP_MSG">coreapb3.v(73)</a><!@TM:1456513874> | Input PRESETN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:74:13:74:17:@W:CL159:@XP_MSG">coreapb3.v(74)</a><!@TM:1456513874> | Input PCLK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:109:18:109:26:@W:CL159:@XP_MSG">coreapb3.v(109)</a><!@TM:1456513874> | Input PRDATAS5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:110:18:110:26:@W:CL159:@XP_MSG">coreapb3.v(110)</a><!@TM:1456513874> | Input PRDATAS6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:111:18:111:26:@W:CL159:@XP_MSG">coreapb3.v(111)</a><!@TM:1456513874> | Input PRDATAS7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:112:18:112:26:@W:CL159:@XP_MSG">coreapb3.v(112)</a><!@TM:1456513874> | Input PRDATAS8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:113:18:113:26:@W:CL159:@XP_MSG">coreapb3.v(113)</a><!@TM:1456513874> | Input PRDATAS9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:114:18:114:27:@W:CL159:@XP_MSG">coreapb3.v(114)</a><!@TM:1456513874> | Input PRDATAS10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:115:18:115:27:@W:CL159:@XP_MSG">coreapb3.v(115)</a><!@TM:1456513874> | Input PRDATAS11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:116:18:116:27:@W:CL159:@XP_MSG">coreapb3.v(116)</a><!@TM:1456513874> | Input PRDATAS12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:117:18:117:27:@W:CL159:@XP_MSG">coreapb3.v(117)</a><!@TM:1456513874> | Input PRDATAS13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:118:18:118:27:@W:CL159:@XP_MSG">coreapb3.v(118)</a><!@TM:1456513874> | Input PRDATAS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:119:18:119:27:@W:CL159:@XP_MSG">coreapb3.v(119)</a><!@TM:1456513874> | Input PRDATAS15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:126:13:126:21:@W:CL159:@XP_MSG">coreapb3.v(126)</a><!@TM:1456513874> | Input PREADYS5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:127:13:127:21:@W:CL159:@XP_MSG">coreapb3.v(127)</a><!@TM:1456513874> | Input PREADYS6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:128:13:128:21:@W:CL159:@XP_MSG">coreapb3.v(128)</a><!@TM:1456513874> | Input PREADYS7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:129:13:129:21:@W:CL159:@XP_MSG">coreapb3.v(129)</a><!@TM:1456513874> | Input PREADYS8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:130:13:130:21:@W:CL159:@XP_MSG">coreapb3.v(130)</a><!@TM:1456513874> | Input PREADYS9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:131:13:131:22:@W:CL159:@XP_MSG">coreapb3.v(131)</a><!@TM:1456513874> | Input PREADYS10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:132:13:132:22:@W:CL159:@XP_MSG">coreapb3.v(132)</a><!@TM:1456513874> | Input PREADYS11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:133:13:133:22:@W:CL159:@XP_MSG">coreapb3.v(133)</a><!@TM:1456513874> | Input PREADYS12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:134:13:134:22:@W:CL159:@XP_MSG">coreapb3.v(134)</a><!@TM:1456513874> | Input PREADYS13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:135:13:135:22:@W:CL159:@XP_MSG">coreapb3.v(135)</a><!@TM:1456513874> | Input PREADYS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:136:13:136:22:@W:CL159:@XP_MSG">coreapb3.v(136)</a><!@TM:1456513874> | Input PREADYS15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:143:13:143:22:@W:CL159:@XP_MSG">coreapb3.v(143)</a><!@TM:1456513874> | Input PSLVERRS5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:144:13:144:22:@W:CL159:@XP_MSG">coreapb3.v(144)</a><!@TM:1456513874> | Input PSLVERRS6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:145:13:145:22:@W:CL159:@XP_MSG">coreapb3.v(145)</a><!@TM:1456513874> | Input PSLVERRS7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:146:13:146:22:@W:CL159:@XP_MSG">coreapb3.v(146)</a><!@TM:1456513874> | Input PSLVERRS8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:147:13:147:22:@W:CL159:@XP_MSG">coreapb3.v(147)</a><!@TM:1456513874> | Input PSLVERRS9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:148:13:148:23:@W:CL159:@XP_MSG">coreapb3.v(148)</a><!@TM:1456513874> | Input PSLVERRS10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:149:13:149:23:@W:CL159:@XP_MSG">coreapb3.v(149)</a><!@TM:1456513874> | Input PSLVERRS11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:150:13:150:23:@W:CL159:@XP_MSG">coreapb3.v(150)</a><!@TM:1456513874> | Input PSLVERRS12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:151:13:151:23:@W:CL159:@XP_MSG">coreapb3.v(151)</a><!@TM:1456513874> | Input PSLVERRS13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:152:13:152:23:@W:CL159:@XP_MSG">coreapb3.v(152)</a><!@TM:1456513874> | Input PSLVERRS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:153:13:153:23:@W:CL159:@XP_MSG">coreapb3.v(153)</a><!@TM:1456513874> | Input PSLVERRS15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\OSC_0\Echo_control_OSC_0_OSC.v:15:7:15:25:@W:CL157:@XP_MSG">Echo_control_OSC_0_OSC.v(15)</a><!@TM:1456513874> | *Output RCOSC_25_50MHZ_CCC has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\OSC_0\Echo_control_OSC_0_OSC.v:16:7:16:25:@W:CL157:@XP_MSG">Echo_control_OSC_0_OSC.v(16)</a><!@TM:1456513874> | *Output RCOSC_25_50MHZ_O2F has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\OSC_0\Echo_control_OSC_0_OSC.v:18:7:18:21:@W:CL157:@XP_MSG">Echo_control_OSC_0_OSC.v(18)</a><!@TM:1456513874> | *Output RCOSC_1MHZ_O2F has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\OSC_0\Echo_control_OSC_0_OSC.v:19:7:19:17:@W:CL157:@XP_MSG">Echo_control_OSC_0_OSC.v(19)</a><!@TM:1456513874> | *Output XTLOSC_CCC has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\OSC_0\Echo_control_OSC_0_OSC.v:20:7:20:17:@W:CL157:@XP_MSG">Echo_control_OSC_0_OSC.v(20)</a><!@TM:1456513874> | *Output XTLOSC_O2F has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\OSC_0\Echo_control_OSC_0_OSC.v:14:7:14:10:@W:CL159:@XP_MSG">Echo_control_OSC_0_OSC.v(14)</a><!@TM:1456513874> | Input XTL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\fifo_256x8_g4.v:35:6:35:12:@W:CL159:@XP_MSG">fifo_256x8_g4.v(35)</a><!@TM:1456513874> | Input RCLOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\fifo_256x8_g4.v:229:26:229:33:@W:CL159:@XP_MSG">fifo_256x8_g4.v(229)</a><!@TM:1456513874> | Input reset_n is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\CoreUART.v:293:0:293:6:@N:CL201:@XP_MSG">CoreUART.v(293)</a><!@TM:1456513874> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Rx_async.v:286:0:286:6:@W:CL190:@XP_MSG">Rx_async.v(286)</a><!@TM:1456513874> | Optimizing register bit overflow_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Rx_async.v:286:0:286:6:@W:CL169:@XP_MSG">Rx_async.v(286)</a><!@TM:1456513874> | Pruning register overflow_int </font>

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Rx_async.v:206:0:206:6:@W:CL190:@XP_MSG">Rx_async.v(206)</a><!@TM:1456513874> | Optimizing register bit overflow to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Rx_async.v:206:0:206:6:@W:CL169:@XP_MSG">Rx_async.v(206)</a><!@TM:1456513874> | Pruning register overflow </font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Rx_async.v:286:0:286:6:@N:CL201:@XP_MSG">Rx_async.v(286)</a><!@TM:1456513874> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Rx_async.v:68:8:68:20:@W:CL159:@XP_MSG">Rx_async.v(68)</a><!@TM:1456513874> | Input read_rx_byte is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Tx_async.v:119:0:119:6:@N:CL201:@XP_MSG">Tx_async.v(119)</a><!@TM:1456513874> | Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Tx_async.v:42:6:42:18:@W:CL159:@XP_MSG">Tx_async.v(42)</a><!@TM:1456513874> | Input rst_tx_empty is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Tx_async.v:43:11:43:22:@W:CL159:@XP_MSG">Tx_async.v(43)</a><!@TM:1456513874> | Input tx_hold_reg is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\component\work\Echo_control\COREUART_0\rtl\vlog\core\Clock_gen.v:51:15:51:32:@W:CL159:@XP_MSG">Clock_gen.v(51)</a><!@TM:1456513874> | Input BAUD_VAL_FRACTION is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\BT_resiver.v:14:0:14:6:@N:CL201:@XP_MSG">BT_resiver.v(14)</a><!@TM:1456513874> | Trying to extract state machine for register TX_RX_repiter
Extracted state machine for register TX_RX_repiter
State machine has 3 reachable states with original encodings of:
   00
   01
   11

At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 88MB peak: 102MB)

# Fri Feb 26 22:11:11 2016

###########################################################]
@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi_11.06\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1456513874> | Setting time resolution to ns
@N: : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\delayer.vhd:6:7:6:14:@N::@XP_MSG">delayer.vhd(6)</a><!@TM:1456513874> | Top entity is set to delayer.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:6:7:6:18:@N:CD630:@XP_MSG">time_send.vhd(6)</a><!@TM:1456513874> | Synthesizing work.time_sender.bh 
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:51:22:51:29:@W:CD749:@XP_MSG">time_send.vhd(51)</a><!@TM:1456513874> | Index value of type natural (or large positive integer) could be out of prefix range 0 to 5 </font>
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:63:38:63:45:@W:CD749:@XP_MSG">time_send.vhd(63)</a><!@TM:1456513874> | Index value of type natural (or large positive integer) could be out of prefix range 0 to 5 </font>
Post processing for work.time_sender.bh
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@W:CL271:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Pruning bits 30 to 8 of k(30 downto 0) -- not in use ... </font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@A:CL282:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Feedback mux created for signal k[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@A:CL282:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Feedback mux created for signal buff_1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@A:CL282:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Feedback mux created for signal valu[30:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@A:CL282:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Feedback mux created for signal data_out[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@A:CL282:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Feedback mux created for signal buff_5[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@A:CL282:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Feedback mux created for signal buff_4[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@A:CL282:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Feedback mux created for signal buff_3[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@A:CL282:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Feedback mux created for signal buff_2[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:6:7:6:19:@N:CD630:@XP_MSG">servo.vhdl(6)</a><!@TM:1456513874> | Synthesizing work.servo_driver.bh 
Post processing for work.servo_driver.bh
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\pulse_w.vhdl:6:7:6:18:@N:CD630:@XP_MSG">pulse_w.vhdl(6)</a><!@TM:1456513874> | Synthesizing work.pulse_meash.bh 
Post processing for work.pulse_meash.bh
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:6:7:6:22:@N:CD630:@XP_MSG">sonar_driver.vhd(6)</a><!@TM:1456513874> | Synthesizing work.locator_control.bh 
Post processing for work.locator_control.bh
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@A:CL282:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | Feedback mux created for signal cr_angle[30:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(4) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(7) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(8) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(9) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(10) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(11) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(12) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(13) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(14) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(15) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(16) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(17) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(18) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(19) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(20) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(21) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(22) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(23) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(24) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(25) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(26) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(27) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(28) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(29) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to st_angle(30) assign '0'; register removed by optimization</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@A:CL282:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | Feedback mux created for signal st_angle[3:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(4) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(7) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(8) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(9) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(10) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(11) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(12) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(13) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(14) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(15) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(16) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(17) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(18) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(19) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(20) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(21) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(22) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(23) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(24) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(25) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(26) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(27) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(28) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(29) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@W:CL111:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | All reachable assignments to fn_angle(30) assign '0'; register removed by optimization</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@A:CL282:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | Feedback mux created for signal fn_angle[3:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\delayer.vhd:6:7:6:14:@N:CD630:@XP_MSG">delayer.vhd(6)</a><!@TM:1456513874> | Synthesizing work.delayer.bh 
Post processing for work.delayer.bh
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\delayer.vhd:21:8:21:10:@A:CL282:@XP_MSG">delayer.vhd(21)</a><!@TM:1456513874> | Feedback mux created for signal i[30:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\delayer.vhd:21:8:21:10:@W:CL189:@XP_MSG">delayer.vhd(21)</a><!@TM:1456513874> | Register bit i(23) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\delayer.vhd:21:8:21:10:@W:CL189:@XP_MSG">delayer.vhd(21)</a><!@TM:1456513874> | Register bit i(24) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\delayer.vhd:21:8:21:10:@W:CL189:@XP_MSG">delayer.vhd(21)</a><!@TM:1456513874> | Register bit i(25) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\delayer.vhd:21:8:21:10:@W:CL189:@XP_MSG">delayer.vhd(21)</a><!@TM:1456513874> | Register bit i(26) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\delayer.vhd:21:8:21:10:@W:CL189:@XP_MSG">delayer.vhd(21)</a><!@TM:1456513874> | Register bit i(27) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\delayer.vhd:21:8:21:10:@W:CL189:@XP_MSG">delayer.vhd(21)</a><!@TM:1456513874> | Register bit i(28) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\delayer.vhd:21:8:21:10:@W:CL189:@XP_MSG">delayer.vhd(21)</a><!@TM:1456513874> | Register bit i(29) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\delayer.vhd:21:8:21:10:@W:CL189:@XP_MSG">delayer.vhd(21)</a><!@TM:1456513874> | Register bit i(30) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\delayer.vhd:21:8:21:10:@W:CL279:@XP_MSG">delayer.vhd(21)</a><!@TM:1456513874> | Pruning register bits 30 to 23 of i(30 downto 0)  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\sonar_driver.vhd:30:8:30:10:@N:CL201:@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513874> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 12 reachable states with original encodings of:
   0000000000000000000000000000000
   0000000000000000000000000000001
   0000000000000000000000000000010
   0000000000000000000000000000011
   0000000000000000000000000000100
   0000000000000000000000000000101
   0000000000000000000000000000110
   0000000000000000000000000000111
   0000000000000000000000000001000
   0000000000000000000000000001001
   0000000000000000000000000001010
   0000000000000000000000000001011
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\pulse_w.vhdl:21:8:21:10:@W:CL190:@XP_MSG">pulse_w.vhdl(21)</a><!@TM:1456513874> | Optimizing register bit i(22) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\pulse_w.vhdl:21:8:21:10:@W:CL190:@XP_MSG">pulse_w.vhdl(21)</a><!@TM:1456513874> | Optimizing register bit i(23) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\pulse_w.vhdl:21:8:21:10:@W:CL190:@XP_MSG">pulse_w.vhdl(21)</a><!@TM:1456513874> | Optimizing register bit i(24) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\pulse_w.vhdl:21:8:21:10:@W:CL190:@XP_MSG">pulse_w.vhdl(21)</a><!@TM:1456513874> | Optimizing register bit i(25) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\pulse_w.vhdl:21:8:21:10:@W:CL190:@XP_MSG">pulse_w.vhdl(21)</a><!@TM:1456513874> | Optimizing register bit i(26) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\pulse_w.vhdl:21:8:21:10:@W:CL190:@XP_MSG">pulse_w.vhdl(21)</a><!@TM:1456513874> | Optimizing register bit i(27) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\pulse_w.vhdl:21:8:21:10:@W:CL190:@XP_MSG">pulse_w.vhdl(21)</a><!@TM:1456513874> | Optimizing register bit i(28) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\pulse_w.vhdl:21:8:21:10:@W:CL190:@XP_MSG">pulse_w.vhdl(21)</a><!@TM:1456513874> | Optimizing register bit i(29) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\pulse_w.vhdl:21:8:21:10:@W:CL190:@XP_MSG">pulse_w.vhdl(21)</a><!@TM:1456513874> | Optimizing register bit i(30) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\pulse_w.vhdl:21:8:21:10:@W:CL279:@XP_MSG">pulse_w.vhdl(21)</a><!@TM:1456513874> | Pruning register bits 30 to 22 of i(30 downto 0)  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\pulse_w.vhdl:21:8:21:10:@N:CL201:@XP_MSG">pulse_w.vhdl(21)</a><!@TM:1456513874> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   0000000000000000000000000000000
   0000000000000000000000000000001
   0000000000000000000000000000010
   0000000000000000000000000000011
   0000000000000000000000000000100
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@W:CL190:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Optimizing register bit pulse_length(0) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@W:CL190:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Optimizing register bit pulse_length(1) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@W:CL190:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Optimizing register bit pulse_length(2) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@W:CL190:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Optimizing register bit pulse_length(18) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@W:CL190:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Optimizing register bit pulse_length(19) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@W:CL190:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Optimizing register bit pulse_length(20) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@W:CL190:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Optimizing register bit pulse_length(21) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@W:CL190:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Optimizing register bit pulse_length(22) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@W:CL190:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Optimizing register bit pulse_length(23) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@W:CL190:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Optimizing register bit pulse_length(24) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@W:CL190:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Optimizing register bit pulse_length(25) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@W:CL190:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Optimizing register bit pulse_length(26) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@W:CL190:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Optimizing register bit pulse_length(27) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@W:CL190:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Optimizing register bit pulse_length(28) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@W:CL190:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Optimizing register bit pulse_length(29) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@W:CL190:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Optimizing register bit pulse_length(30) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@W:CL279:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Pruning register bits 30 to 18 of pulse_length(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@W:CL279:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Pruning register bits 2 to 0 of pulse_length(30 downto 0)  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\servo.vhdl:22:8:22:10:@N:CL201:@XP_MSG">servo.vhdl(22)</a><!@TM:1456513874> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   0000000000000000000000000000000
   0000000000000000000000000000001
   0000000000000000000000000000010
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@W:CL190:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Optimizing register bit i(30) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@W:CL260:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Pruning register bit 30 of i(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@W:CL190:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Optimizing register bit i(29) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@W:CL260:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Pruning register bit 29 of i(29 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@W:CL190:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Optimizing register bit i(28) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@W:CL260:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Pruning register bit 28 of i(28 downto 0)  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@N:CL201:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   0000000000000000000000000000000
   0000000000000000000000000000001
   0000000000000000000000000000010
   0000000000000000000000000000011
   0000000000000000000000000000100
   0000000000000000000000000000101
   0000000000000000000000000000110
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@W:CL190:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Optimizing register bit i(27) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@W:CL260:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Pruning register bit 27 of i(27 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@W:CL190:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Optimizing register bit i(26) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\hdl\time_send.vhd:32:8:32:10:@W:CL260:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513874> | Pruning register bit 26 of i(26 downto 0)  </font>

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 79MB peak: 96MB)

# Fri Feb 26 22:11:12 2016

###########################################################]
<a name=compilerReport4>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1456513874> | Running in 64-bit mode 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
Linked File: <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\synwork\mss_comp.linkerlog:@XP_FILE">mss_comp.linkerlog</a>
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 26 22:11:14 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:08s realtime, 0h:00m:06s cputime
# Fri Feb 26 22:11:14 2016

###########################################################]
<a name=compilerReport5>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1456513876> | Running in 64-bit mode 
File C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\synwork\mss_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 26 22:11:16 2016

###########################################################]
Pre-mapping Report

<a name=mapperReport6>Synopsys Generic Technology Pre-mapping, Version map201503actrcp1, Build 002R, Built Jul  1 2015 06:58:23</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Linked File: <a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\mss_scck.rpt:@XP_FILE">mss_scck.rpt</a>
Printing clock  summary report in "C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\mss_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1456513880> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1456513880> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:BN132:@XP_MSG">coreresetp.v(1089)</a><!@TM:1456513880> | Removing sequential instance mss_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int,  because it is equivalent to instance mss_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1456513880> | Removing sequential instance DDR_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1456513880> | Removing sequential instance SDIF_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1456513880> | Removing sequential instance SDIF_RELEASED_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1456513880> | Removing sequential instance FDDR_CORE_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1456513880> | Removing sequential instance SDIF0_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1456513880> | Removing sequential instance SDIF0_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1456513880> | Removing sequential instance SDIF1_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1456513880> | Removing sequential instance SDIF1_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1456513880> | Removing sequential instance SDIF2_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1456513880> | Removing sequential instance SDIF2_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1456513880> | Removing sequential instance SDIF3_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1456513880> | Removing sequential instance SDIF3_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1456513880> | Removing sequential instance sdif0_state[3:0] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1456513880> | Removing sequential instance sdif1_state[3:0] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1456513880> | Removing sequential instance sdif2_state[3:0] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1456513880> | Removing sequential instance sdif3_state[3:0] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1456513880> | Removing sequential instance sdif0_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1456513880> | Removing sequential instance sdif1_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1456513880> | Removing sequential instance sdif2_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1456513880> | Removing sequential instance sdif3_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1456513880> | Removing sequential instance sdif0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1456513880> | Removing sequential instance sdif1_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1456513880> | Removing sequential instance sdif2_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1456513880> | Removing sequential instance sdif3_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z6_layer0(verilog) because there are no references to its outputs 
syn_allowed_resources : blockrams=21,dsps=22  set on top level netlist mss

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)



<a name=mapperReport7>@S |Clock Summary</a>
*****************

Start                                                     Requested     Requested     Clock        Clock              
Clock                                                     Frequency     Period        Type         Group              
----------------------------------------------------------------------------------------------------------------------
Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock           100.0 MHz     10.000        inferred     Inferred_clkgroup_2
System                                                    100.0 MHz     10.000        system       system_clkgroup    
mss_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_0
mss_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1
======================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core\corei2creal.v:2659:3:2659:9:@W:MT530:@XP_MSG">corei2creal.v(2659)</a><!@TM:1456513880> | Found inferred clock mss_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 927 sequential elements including mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.fsmsta[4:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:912:4:912:10:@W:MT530:@XP_MSG">coreresetp.v(912)</a><!@TM:1456513880> | Found inferred clock mss_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including mss_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\bt_resiver.v:14:0:14:6:@W:MT530:@XP_MSG">bt_resiver.v(14)</a><!@TM:1456513880> | Found inferred clock Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock which controls 526 sequential elements including Echo_control_0.BT_module_0.data_buf[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1456513880> | Writing default property annotation file C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\mss.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 77MB peak: 143MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Fri Feb 26 22:11:20 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport8>Synopsys Generic Technology Mapper, Version map201503actrcp1, Build 002R, Built Jul  1 2015 06:58:23</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1456513933> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1456513933> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\osc_0\echo_control_osc_0_osc.v:20:7:20:17:@W:MO111:@XP_MSG">echo_control_osc_0_osc.v(20)</a><!@TM:1456513933> | Tristate driver XTLOSC_O2F on net XTLOSC_O2F has its enable tied to GND (module Echo_control_OSC_0_OSC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\osc_0\echo_control_osc_0_osc.v:19:7:19:17:@W:MO111:@XP_MSG">echo_control_osc_0_osc.v(19)</a><!@TM:1456513933> | Tristate driver XTLOSC_CCC on net XTLOSC_CCC has its enable tied to GND (module Echo_control_OSC_0_OSC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\osc_0\echo_control_osc_0_osc.v:18:7:18:21:@W:MO111:@XP_MSG">echo_control_osc_0_osc.v(18)</a><!@TM:1456513933> | Tristate driver RCOSC_1MHZ_O2F on net RCOSC_1MHZ_O2F has its enable tied to GND (module Echo_control_OSC_0_OSC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\osc_0\echo_control_osc_0_osc.v:16:7:16:25:@W:MO111:@XP_MSG">echo_control_osc_0_osc.v(16)</a><!@TM:1456513933> | Tristate driver RCOSC_25_50MHZ_O2F on net RCOSC_25_50MHZ_O2F has its enable tied to GND (module Echo_control_OSC_0_OSC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\osc_0\echo_control_osc_0_osc.v:15:7:15:25:@W:MO111:@XP_MSG">echo_control_osc_0_osc.v(15)</a><!@TM:1456513933> | Tristate driver RCOSC_25_50MHZ_CCC on net RCOSC_25_50MHZ_CCC has its enable tied to GND (module Echo_control_OSC_0_OSC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\corepwm.v:181:7:181:14:@W:MO111:@XP_MSG">corepwm.v(181)</a><!@TM:1456513933> | Tristate driver TACHINT on net TACHINT has its enable tied to GND (module corepwm_Z4_layer0) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\fabosc_0\mss_sb_fabosc_0_osc.v:20:7:20:17:@W:MO111:@XP_MSG">mss_sb_fabosc_0_osc.v(20)</a><!@TM:1456513933> | Tristate driver XTLOSC_O2F on net XTLOSC_O2F has its enable tied to GND (module mss_sb_FABOSC_0_OSC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\fabosc_0\mss_sb_fabosc_0_osc.v:19:7:19:17:@W:MO111:@XP_MSG">mss_sb_fabosc_0_osc.v(19)</a><!@TM:1456513933> | Tristate driver XTLOSC_CCC on net XTLOSC_CCC has its enable tied to GND (module mss_sb_FABOSC_0_OSC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\fabosc_0\mss_sb_fabosc_0_osc.v:18:7:18:21:@W:MO111:@XP_MSG">mss_sb_fabosc_0_osc.v(18)</a><!@TM:1456513933> | Tristate driver RCOSC_1MHZ_O2F on net RCOSC_1MHZ_O2F has its enable tied to GND (module mss_sb_FABOSC_0_OSC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\fabosc_0\mss_sb_fabosc_0_osc.v:17:7:17:21:@W:MO111:@XP_MSG">mss_sb_fabosc_0_osc.v(17)</a><!@TM:1456513933> | Tristate driver RCOSC_1MHZ_CCC on net RCOSC_1MHZ_CCC has its enable tied to GND (module mss_sb_FABOSC_0_OSC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1456513933> | Tristate driver corepwm_0_0_TACHINT_t on net corepwm_0_0_TACHINT has its enable tied to GND (module mss_sb) </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO171:@XP_MSG">coreresetp.v(676)</a><!@TM:1456513933> | Sequential instance mss_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO171:@XP_MSG">coreresetp.v(695)</a><!@TM:1456513933> | Sequential instance mss_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO171:@XP_MSG">coreresetp.v(714)</a><!@TM:1456513933> | Sequential instance mss_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO171:@XP_MSG">coreresetp.v(733)</a><!@TM:1456513933> | Sequential instance mss_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO171:@XP_MSG">coreresetp.v(676)</a><!@TM:1456513933> | Sequential instance mss_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO171:@XP_MSG">coreresetp.v(695)</a><!@TM:1456513933> | Sequential instance mss_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO171:@XP_MSG">coreresetp.v(714)</a><!@TM:1456513933> | Sequential instance mss_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO171:@XP_MSG">coreresetp.v(733)</a><!@TM:1456513933> | Sequential instance mss_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO171:@XP_MSG">coreresetp.v(676)</a><!@TM:1456513933> | Sequential instance mss_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO171:@XP_MSG">coreresetp.v(695)</a><!@TM:1456513933> | Sequential instance mss_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO171:@XP_MSG">coreresetp.v(714)</a><!@TM:1456513933> | Sequential instance mss_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO171:@XP_MSG">coreresetp.v(733)</a><!@TM:1456513933> | Sequential instance mss_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO171:@XP_MSG">coreresetp.v(769)</a><!@TM:1456513933> | Sequential instance mss_sb_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO171:@XP_MSG">coreresetp.v(769)</a><!@TM:1456513933> | Sequential instance mss_sb_0.CORERESETP_0.sm1_areset_n_clk_base reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@W:MO171:@XP_MSG">coreresetp.v(1388)</a><!@TM:1456513933> | Sequential instance mss_sb_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:BN132:@XP_MSG">coreresetp.v(963)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sdif3_spll_lock_q1,  because it is equivalent to instance mss_sb_0.CORERESETP_0.CONFIG2_DONE_q1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:946:4:946:10:@W:BN132:@XP_MSG">coreresetp.v(946)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.CONFIG2_DONE_q1,  because it is equivalent to instance mss_sb_0.CORERESETP_0.CONFIG1_DONE_q1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:946:4:946:10:@W:BN132:@XP_MSG">coreresetp.v(946)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sdif3_spll_lock_q2</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:929:4:929:10:@W:BN132:@XP_MSG">coreresetp.v(929)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sdif3_spll_lock_q2</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:884:4:884:10:@W:BN132:@XP_MSG">coreresetp.v(884)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:912:4:912:10:@W:BN132:@XP_MSG">coreresetp.v(912)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:898:4:898:10:@W:BN132:@XP_MSG">coreresetp.v(898)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:856:4:856:10:@W:BN132:@XP_MSG">coreresetp.v(856)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:898:4:898:10:@W:BN132:@XP_MSG">coreresetp.v(898)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sdif2_areset_n_rcosc,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:912:4:912:10:@W:BN132:@XP_MSG">coreresetp.v(912)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sdif3_areset_n_rcosc,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc</font>

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core\corei2creal.v:843:9:843:13:@N:FA239:@XP_MSG">corei2creal.v(843)</a><!@TM:1456513933> | ROM sersta_write_proc\.sersta_2[4:0] mapped in logic.
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core\corei2creal.v:843:9:843:13:@N:FA239:@XP_MSG">corei2creal.v(843)</a><!@TM:1456513933> | ROM sersta_write_proc\.sersta_2[4:0] mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core\corei2creal.v:843:9:843:13:@N:MO106:@XP_MSG">corei2creal.v(843)</a><!@TM:1456513933> | Found ROM, 'sersta_write_proc\.sersta_2[4:0]', 29 words by 5 bits 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:52:30:52:39:@N:MF236:@XP_MSG">time_send.vhd(52)</a><!@TM:1456513933> | Generating a type div divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\pulse_w.vhdl:45:56:45:64:@N:MF236:@XP_MSG">pulse_w.vhdl(45)</a><!@TM:1456513933> | Generating a type div divider 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:52:30:52:39:@N:BN115:@XP_MSG">time_send.vhd(52)</a><!@TM:1456513933> | Removing instance valu_3.if_generate_plus\.mult1_un1_sum_1 of view:DECOMP.PM_mss_ADD__4_5__m2s010stq144std(DECOMP) because there are no references to its outputs 

Finished RTL optimizations (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 141MB peak: 143MB)

Encoding state machine TX_RX_repiter[2:0] (view:work.BT_module(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   11 -> 10
Encoding state machine rx_state[3:0] (view:work.Echo_control_COREUART_0_COREUART_1s_1s_0s_19s_0s_0s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\coreuart.v:293:0:293:6:@N:MO225:@XP_MSG">coreuart.v(293)</a><!@TM:1456513933> | No possible illegal states for state machine rx_state[3:0],safe FSM implementation is disabled
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\fifo_256x8_g4.v:145:0:145:6:@N::@XP_MSG">fifo_256x8_g4.v(145)</a><!@TM:1456513933> | Found counter in view:work.Echo_control_COREUART_0_COREUART_1s_1s_0s_19s_0s_0s(verilog) inst genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\fifo_256x8_g4.v:145:0:145:6:@N::@XP_MSG">fifo_256x8_g4.v(145)</a><!@TM:1456513933> | Found counter in view:work.Echo_control_COREUART_0_COREUART_1s_1s_0s_19s_0s_0s(verilog) inst genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\fifo_256x8_g4.v:145:0:145:6:@N::@XP_MSG">fifo_256x8_g4.v(145)</a><!@TM:1456513933> | Found counter in view:work.Echo_control_COREUART_0_COREUART_1s_1s_0s_19s_0s_0s(verilog) inst genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\fifo_256x8_g4.v:145:0:145:6:@N::@XP_MSG">fifo_256x8_g4.v(145)</a><!@TM:1456513933> | Found counter in view:work.Echo_control_COREUART_0_COREUART_1s_1s_0s_19s_0s_0s(verilog) inst genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\clock_gen.v:283:6:283:12:@N::@XP_MSG">clock_gen.v(283)</a><!@TM:1456513933> | Found counter in view:work.Echo_control_COREUART_0_Clock_gen_0s_0s(verilog) inst genblk1\.baud_cntr[12:0]
Encoding state machine xmit_state[6:0] (view:work.Echo_control_COREUART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\tx_async.v:119:0:119:6:@W:MO160:@XP_MSG">tx_async.v(119)</a><!@TM:1456513933> | Register bit xmit_state[4] is always 0, optimizing ...</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\tx_async.v:339:0:339:6:@N:BN362:@XP_MSG">tx_async.v(339)</a><!@TM:1456513933> | Removing sequential instance tx_parity in hierarchy view:work.Echo_control_COREUART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog) because there are no references to its outputs 
Encoding state machine rx_state[3:0] (view:work.Echo_control_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:MO225:@XP_MSG">rx_async.v(286)</a><!@TM:1456513933> | No possible illegal states for state machine rx_state[3:0],safe FSM implementation is disabled
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\rx_async.v:261:0:261:6:@W:MO161:@XP_MSG">rx_async.v(261)</a><!@TM:1456513933> | Register bit last_bit[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\rx_async.v:261:0:261:6:@W:MO160:@XP_MSG">rx_async.v(261)</a><!@TM:1456513933> | Register bit last_bit[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\rx_async.v:261:0:261:6:@W:MO160:@XP_MSG">rx_async.v(261)</a><!@TM:1456513933> | Register bit last_bit[1] is always 0, optimizing ...</font>
Encoding state machine state[0:6] (view:work.time_sender(bh))
original code -> new code
   0000000000000000000000000000000 -> 0000001
   0000000000000000000000000000001 -> 0000010
   0000000000000000000000000000010 -> 0000100
   0000000000000000000000000000011 -> 0001000
   0000000000000000000000000000100 -> 0010000
   0000000000000000000000000000101 -> 0100000
   0000000000000000000000000000110 -> 1000000
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N::@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Found counter in view:work.time_sender(bh) inst i[25:0]
@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:48:27:48:38:@N:MF237:@XP_MSG">time_send.vhd(48)</a><!@TM:1456513933> | Generating a type rem remainder 
Encoding state machine state[0:2] (view:work.servo_driver(bh))
original code -> new code
   0000000000000000000000000000000 -> 00
   0000000000000000000000000000001 -> 01
   0000000000000000000000000000010 -> 10
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\servo.vhdl:22:8:22:10:@N::@XP_MSG">servo.vhdl(22)</a><!@TM:1456513933> | Found counter in view:work.servo_driver(bh) inst i[30:0]
Encoding state machine state[0:4] (view:work.pulse_meash(bh))
original code -> new code
   0000000000000000000000000000000 -> 00001
   0000000000000000000000000000001 -> 00010
   0000000000000000000000000000010 -> 00100
   0000000000000000000000000000011 -> 01000
   0000000000000000000000000000100 -> 10000
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\pulse_w.vhdl:21:8:21:10:@N::@XP_MSG">pulse_w.vhdl(21)</a><!@TM:1456513933> | Found counter in view:work.pulse_meash(bh) inst i[21:0]
Encoding state machine state[0:11] (view:work.locator_control(bh))
original code -> new code
   0000000000000000000000000000000 -> 000000000001
   0000000000000000000000000000001 -> 000000000010
   0000000000000000000000000000010 -> 000000000100
   0000000000000000000000000000011 -> 000000001000
   0000000000000000000000000000100 -> 000000010000
   0000000000000000000000000000101 -> 000000100000
   0000000000000000000000000000110 -> 000001000000
   0000000000000000000000000000111 -> 000010000000
   0000000000000000000000000001000 -> 000100000000
   0000000000000000000000000001001 -> 001000000000
   0000000000000000000000000001010 -> 010000000000
   0000000000000000000000000001011 -> 100000000000
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\sonar_driver.vhd:30:8:30:10:@N::@XP_MSG">sonar_driver.vhd(30)</a><!@TM:1456513933> | Found updn counter in view:work.locator_control(bh) inst cr_angle[30:0] 
Encoding state machine fsmmod[6:0] (view:work.COREI2CREAL_Z3_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine fsmsync[7:0] (view:work.COREI2CREAL_Z3_layer0(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine fsmdet[6:0] (view:work.COREI2CREAL_Z3_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v:69:0:69:6:@N::@XP_MSG">timebase.v(69)</a><!@TM:1456513933> | Found counter in view:work.timebase_16s(verilog) inst period_cnt[15:0]
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v:47:0:47:6:@N::@XP_MSG">timebase.v(47)</a><!@TM:1456513933> | Found counter in view:work.timebase_16s(verilog) inst prescale_cnt[15:0]
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v:78:17:78:83:@N:MF179:@XP_MSG">pwm_gen.v(78)</a><!@TM:1456513933> | Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[1\]\.genblk1\.un1_period_cnt_1'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v:78:17:78:83:@N:MF179:@XP_MSG">pwm_gen.v(78)</a><!@TM:1456513933> | Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[2\]\.genblk1\.un1_period_cnt_1'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v:78:17:78:83:@N:MF179:@XP_MSG">pwm_gen.v(78)</a><!@TM:1456513933> | Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[3\]\.genblk1\.un1_period_cnt_1'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v:78:17:78:83:@N:MF179:@XP_MSG">pwm_gen.v(78)</a><!@TM:1456513933> | Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[4\]\.genblk1\.un1_period_cnt_1'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v:78:17:78:83:@N:MF179:@XP_MSG">pwm_gen.v(78)</a><!@TM:1456513933> | Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[5\]\.genblk1\.un1_period_cnt_1'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v:78:17:78:83:@N:MF179:@XP_MSG">pwm_gen.v(78)</a><!@TM:1456513933> | Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[6\]\.genblk1\.un1_period_cnt_1'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v:78:17:78:83:@N:MF179:@XP_MSG">pwm_gen.v(78)</a><!@TM:1456513933> | Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[7\]\.genblk1\.un1_period_cnt_1'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v:78:17:78:83:@N:MF179:@XP_MSG">pwm_gen.v(78)</a><!@TM:1456513933> | Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[8\]\.genblk1\.un1_period_cnt_1'
Encoding state machine sm0_state[6:0] (view:work.CoreResetP_Z6_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rx_state[3:0] (view:work.mss_sb_CoreUARTapb_2_0_COREUART_1s_1s_0s_15s_0s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_0\rtl\vlog\core\coreuart.v:287:0:287:6:@N:MO225:@XP_MSG">coreuart.v(287)</a><!@TM:1456513933> | No possible illegal states for state machine rx_state[3:0],safe FSM implementation is disabled
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:140:0:140:6:@N::@XP_MSG">fifo_256x8_smartfusion2.v(140)</a><!@TM:1456513933> | Found counter in view:work.mss_sb_CoreUARTapb_2_0_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:140:0:140:6:@N::@XP_MSG">fifo_256x8_smartfusion2.v(140)</a><!@TM:1456513933> | Found counter in view:work.mss_sb_CoreUARTapb_2_0_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:140:0:140:6:@N::@XP_MSG">fifo_256x8_smartfusion2.v(140)</a><!@TM:1456513933> | Found counter in view:work.mss_sb_CoreUARTapb_2_0_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:140:0:140:6:@N::@XP_MSG">fifo_256x8_smartfusion2.v(140)</a><!@TM:1456513933> | Found counter in view:work.mss_sb_CoreUARTapb_2_0_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_0\rtl\vlog\core\clock_gen.v:275:6:275:12:@N::@XP_MSG">clock_gen.v(275)</a><!@TM:1456513933> | Found counter in view:work.mss_sb_CoreUARTapb_2_0_Clock_gen_0s(verilog) inst genblk1\.baud_cntr[12:0]
Encoding state machine xmit_state[6:0] (view:work.mss_sb_CoreUARTapb_2_0_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[2:0] (view:work.mss_sb_CoreUARTapb_2_0_Rx_async_1s_0s_1s_2s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[3:0] (view:work.mss_sb_CoreUARTapb_2_1_COREUART_1s_1s_0s_15s_0s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_1\rtl\vlog\core\coreuart.v:287:0:287:6:@N:MO225:@XP_MSG">coreuart.v(287)</a><!@TM:1456513933> | No possible illegal states for state machine rx_state[3:0],safe FSM implementation is disabled
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v:140:0:140:6:@N::@XP_MSG">fifo_256x8_smartfusion2.v(140)</a><!@TM:1456513933> | Found counter in view:work.mss_sb_CoreUARTapb_2_1_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v:140:0:140:6:@N::@XP_MSG">fifo_256x8_smartfusion2.v(140)</a><!@TM:1456513933> | Found counter in view:work.mss_sb_CoreUARTapb_2_1_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v:140:0:140:6:@N::@XP_MSG">fifo_256x8_smartfusion2.v(140)</a><!@TM:1456513933> | Found counter in view:work.mss_sb_CoreUARTapb_2_1_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v:140:0:140:6:@N::@XP_MSG">fifo_256x8_smartfusion2.v(140)</a><!@TM:1456513933> | Found counter in view:work.mss_sb_CoreUARTapb_2_1_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_1\rtl\vlog\core\clock_gen.v:275:6:275:12:@N::@XP_MSG">clock_gen.v(275)</a><!@TM:1456513933> | Found counter in view:work.mss_sb_CoreUARTapb_2_1_Clock_gen_0s(verilog) inst genblk1\.baud_cntr[12:0]
Encoding state machine xmit_state[6:0] (view:work.mss_sb_CoreUARTapb_2_1_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[2:0] (view:work.mss_sb_CoreUARTapb_2_1_Rx_async_1s_0s_1s_2s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[3:0] (view:work.mss_sb_CoreUARTapb_2_2_COREUART_1s_1s_0s_15s_0s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_2\rtl\vlog\core\coreuart.v:287:0:287:6:@N:MO225:@XP_MSG">coreuart.v(287)</a><!@TM:1456513933> | No possible illegal states for state machine rx_state[3:0],safe FSM implementation is disabled
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_2\rtl\vlog\core\fifo_256x8_smartfusion2.v:140:0:140:6:@N::@XP_MSG">fifo_256x8_smartfusion2.v(140)</a><!@TM:1456513933> | Found counter in view:work.mss_sb_CoreUARTapb_2_2_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_2\rtl\vlog\core\fifo_256x8_smartfusion2.v:140:0:140:6:@N::@XP_MSG">fifo_256x8_smartfusion2.v(140)</a><!@TM:1456513933> | Found counter in view:work.mss_sb_CoreUARTapb_2_2_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_2\rtl\vlog\core\fifo_256x8_smartfusion2.v:140:0:140:6:@N::@XP_MSG">fifo_256x8_smartfusion2.v(140)</a><!@TM:1456513933> | Found counter in view:work.mss_sb_CoreUARTapb_2_2_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_2\rtl\vlog\core\fifo_256x8_smartfusion2.v:140:0:140:6:@N::@XP_MSG">fifo_256x8_smartfusion2.v(140)</a><!@TM:1456513933> | Found counter in view:work.mss_sb_CoreUARTapb_2_2_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_2\rtl\vlog\core\clock_gen.v:275:6:275:12:@N::@XP_MSG">clock_gen.v(275)</a><!@TM:1456513933> | Found counter in view:work.mss_sb_CoreUARTapb_2_2_Clock_gen_0s(verilog) inst genblk1\.baud_cntr[12:0]
Encoding state machine xmit_state[6:0] (view:work.mss_sb_CoreUARTapb_2_2_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[2:0] (view:work.mss_sb_CoreUARTapb_2_2_Rx_async_1s_0s_1s_2s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\coreuart.v:376:0:376:6:@N:BN362:@XP_MSG">coreuart.v(376)</a><!@TM:1456513933> | Removing sequential instance COREUART_0.overflow_reg in hierarchy view:work.Echo_control(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\rx_async.v:231:0:231:6:@N:BN362:@XP_MSG">rx_async.v(231)</a><!@TM:1456513933> | Removing sequential instance COREUART_0.make_RX.framing_error in hierarchy view:work.Echo_control(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\rx_async.v:447:0:447:6:@N:BN362:@XP_MSG">rx_async.v(447)</a><!@TM:1456513933> | Removing sequential instance COREUART_0.make_RX.parity_err in hierarchy view:work.Echo_control(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:BN362:@XP_MSG">rx_async.v(286)</a><!@TM:1456513933> | Removing sequential instance COREUART_0.make_RX.framing_error_int in hierarchy view:work.Echo_control(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\coreuart.v:263:0:263:6:@N:BN362:@XP_MSG">coreuart.v(263)</a><!@TM:1456513933> | Removing sequential instance COREUART_0.clear_parity_reg in hierarchy view:work.Echo_control(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\coreuart.v:278:0:278:6:@N:BN362:@XP_MSG">coreuart.v(278)</a><!@TM:1456513933> | Removing sequential instance COREUART_0.clear_framing_error_reg0 in hierarchy view:work.Echo_control(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\rx_async.v:501:0:501:6:@N:BN362:@XP_MSG">rx_async.v(501)</a><!@TM:1456513933> | Removing sequential instance COREUART_0.make_RX.clear_parity_en_1 in hierarchy view:work.Echo_control(verilog) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 177MB peak: 178MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.INIT_DONE_int in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\coreuart.v:159:0:159:6:@N:BN362:@XP_MSG">coreuart.v(159)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.COREUART_0.tx_hold_reg[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\coreuart.v:159:0:159:6:@N:BN362:@XP_MSG">coreuart.v(159)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.COREUART_0.tx_hold_reg[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.valu[21] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.valu[22] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.valu[23] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.valu[24] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.valu[25] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.valu[26] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.valu[27] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.valu[28] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.valu[29] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.valu[30] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.valu[16] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.valu[17] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.valu[18] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.valu[19] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.valu[20] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.buff_1[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.data_out[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.data_out[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.k[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.k[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.buff_1[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.buff_3[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.buff_3[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.buff_2[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.buff_2[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.buff_5[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.buff_5[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.buff_4[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.buff_4[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.buff_0[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.buff_0[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 165MB peak: 178MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@N:BN362:@XP_MSG">coreresetp.v(1613)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.ddr_settled in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@A:BN291:@XP_MSG">coreresetp.v(1613)</a><!@TM:1456513933> | Boundary register mss_sb_0.CORERESETP_0.ddr_settled packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.ddr_settled_q1 in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@A:BN291:@XP_MSG">coreresetp.v(1646)</a><!@TM:1456513933> | Boundary register mss_sb_0.CORERESETP_0.ddr_settled_q1 packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:BN362:@XP_MSG">coreresetp.v(963)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sdif3_spll_lock_q2 in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:929:4:929:10:@N:BN362:@XP_MSG">coreresetp.v(929)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.CONFIG1_DONE_q1 in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:870:4:870:10:@N:BN362:@XP_MSG">coreresetp.v(870)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:856:4:856:10:@N:BN362:@XP_MSG">coreresetp.v(856)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:755:4:755:10:@N:BN362:@XP_MSG">coreresetp.v(755)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sm0_areset_n_q1 in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:755:4:755:10:@N:BN362:@XP_MSG">coreresetp.v(755)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sm0_areset_n_clk_base in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.ddr_settled_clk_base in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[5] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[4] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[3] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[2] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[1] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[0] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core\corei2creal.v:1946:3:1946:9:@N:BN362:@XP_MSG">corei2creal.v(1946)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.fsmsync[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\rx_async.v:421:0:421:6:@N:BN362:@XP_MSG">rx_async.v(421)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.COREUART_0.make_RX.rx_parity_calc in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\rx_async.v:377:0:377:6:@N:BN362:@XP_MSG">rx_async.v(377)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.COREUART_0.make_RX.rx_shift[8] in hierarchy view:work.mss(verilog) because there are no references to its outputs 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:13s; Memory used current: 161MB peak: 178MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:14s; Memory used current: 162MB peak: 178MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:30s; Memory used current: 223MB peak: 223MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:31s; Memory used current: 221MB peak: 223MB)


Finished preparing to map (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:32s; Memory used current: 221MB peak: 223MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v:47:0:47:6:@N:BN362:@XP_MSG">timebase.v(47)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[0] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v:47:0:47:6:@N:BN362:@XP_MSG">timebase.v(47)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[1] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v:47:0:47:6:@N:BN362:@XP_MSG">timebase.v(47)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[2] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v:47:0:47:6:@N:BN362:@XP_MSG">timebase.v(47)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[3] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v:47:0:47:6:@N:BN362:@XP_MSG">timebase.v(47)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[4] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v:47:0:47:6:@N:BN362:@XP_MSG">timebase.v(47)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[5] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v:47:0:47:6:@N:BN362:@XP_MSG">timebase.v(47)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v:47:0:47:6:@N:BN362:@XP_MSG">timebase.v(47)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v:47:0:47:6:@N:BN362:@XP_MSG">timebase.v(47)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[8] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v:47:0:47:6:@N:BN362:@XP_MSG">timebase.v(47)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[9] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v:47:0:47:6:@N:BN362:@XP_MSG">timebase.v(47)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[10] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v:47:0:47:6:@N:BN362:@XP_MSG">timebase.v(47)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[11] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v:47:0:47:6:@N:BN362:@XP_MSG">timebase.v(47)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[12] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v:47:0:47:6:@N:BN362:@XP_MSG">timebase.v(47)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[13] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v:47:0:47:6:@N:BN362:@XP_MSG">timebase.v(47)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[14] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v:47:0:47:6:@N:BN362:@XP_MSG">timebase.v(47)</a><!@TM:1456513933> | Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[15] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.valu[14] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd:32:8:32:10:@N:BN362:@XP_MSG">time_send.vhd(32)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.time_sender_0.valu[15] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\pulse_w.vhdl:21:8:21:10:@N:BN362:@XP_MSG">pulse_w.vhdl(21)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.pulse_meash_0.tim[14] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\pulse_w.vhdl:21:8:21:10:@N:BN362:@XP_MSG">pulse_w.vhdl(21)</a><!@TM:1456513933> | Removing sequential instance Echo_control_0.pulse_meash_0.tim[15] in hierarchy view:work.mss(verilog) because there are no references to its outputs 

Finished technology mapping (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:37s; Memory used current: 195MB peak: 250MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:37s		   -49.71ns		2633 /      1304
   2		0h:00m:37s		   -49.71ns		2511 /      1304
   3		0h:00m:37s		   -50.65ns		2511 /      1304
   4		0h:00m:37s		   -50.65ns		2511 /      1304
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\pulse_w.vhdl:21:8:21:10:@N:FX271:@XP_MSG">pulse_w.vhdl(21)</a><!@TM:1456513933> | Instance "Echo_control_0.pulse_meash_0.i[19]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\pulse_w.vhdl:21:8:21:10:@N:FX271:@XP_MSG">pulse_w.vhdl(21)</a><!@TM:1456513933> | Instance "Echo_control_0.pulse_meash_0.i[20]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\pulse_w.vhdl:21:8:21:10:@N:FX271:@XP_MSG">pulse_w.vhdl(21)</a><!@TM:1456513933> | Instance "Echo_control_0.pulse_meash_0.i[21]" with 4 loads replicated 1 times to improve timing 
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication



   5		0h:00m:40s		   -50.55ns		2490 /      1307


   6		0h:00m:40s		   -50.55ns		2490 /      1307
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1456513933> | Promoting Net un1_mss_sb_0_1 on CLKINT  I_368  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1456513933> | Promoting Net Echo_control_0.FCCC_0_LOCK on CLKINT  I_369  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:41s; Memory used current: 204MB peak: 250MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:41s; Memory used current: 205MB peak: 250MB)



<a name=clockReport9>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 1326 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================= Non-Gated/Non-Generated Clocks ==============================================
Clock Tree ID     Driving Element                    Drive Element Type     Fanout     Sample Instance                     
---------------------------------------------------------------------------------------------------------------------------
<a href="@|S:mss_sb_0.CCC_0.GL0_INST@|E:mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       mss_sb_0.CCC_0.GL0_INST            CLKINT                 863        mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST
<a href="@|S:Echo_control_0.FCCC_0.GL0_INST@|E:Echo_control_0.delayer_0.led@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       Echo_control_0.FCCC_0.GL0_INST     CLKINT                 463        Echo_control_0.delayer_0.led        
===========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:42s; Memory used current: 162MB peak: 250MB)

Writing Analyst data base C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\synwork\mss_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:43s; Memory used current: 195MB peak: 250MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1456513933> | Synopsys Constraint File time units using default value of 1ns  
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1456513933> | Synopsys Constraint File capacitance units using default value of 1pF  
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:44s; Memory used current: 196MB peak: 250MB)


Start final timing analysis (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:45s; Memory used current: 191MB peak: 250MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\ccc_0\mss_sb_ccc_0_fccc.v:20:36:20:44:@W:MT246:@XP_MSG">mss_sb_ccc_0_fccc.v(20)</a><!@TM:1456513933> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1456513933> | Found inferred clock mss_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:mss_sb_0.FABOSC_0.RCOSC_25_50MHZ_CCC"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1456513933> | Found inferred clock mss_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:mss_sb_0.CCC_0.GL0_net"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1456513933> | Found inferred clock Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:Echo_control_0.FCCC_0.GL0_net"</font> 



<a name=timingReport10>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Fri Feb 26 22:12:12 2016
#


Top view:               mss
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1456513933> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1456513933> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary11>Performance Summary </a>
*******************


Worst slack in design: -18.042

                                                          Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                                            Frequency     Frequency     Period        Period        Slack       Type         Group              
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock           100.0 MHz     35.7 MHz      10.000        28.042        -18.042     inferred     Inferred_clkgroup_2
mss_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     88.6 MHz      10.000        11.281        -1.281      inferred     Inferred_clkgroup_0
mss_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_1
System                                                    100.0 MHz     895.2 MHz     10.000        1.117         8.883       system       system_clkgroup    
==============================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1456513933> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships12>Clock Relationships</a>
*******************

Clocks                                                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                         Ending                                           |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                           System                                           |  10.000      8.883    |  No paths    -      |  No paths    -      |  No paths    -    
System                                           Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock  |  10.000      3.012    |  No paths    -      |  No paths    -      |  No paths    -    
mss_sb_CCC_0_FCCC|GL0_net_inferred_clock         mss_sb_CCC_0_FCCC|GL0_net_inferred_clock         |  10.000      -1.281   |  No paths    -      |  No paths    -      |  No paths    -    
mss_sb_CCC_0_FCCC|GL0_net_inferred_clock         Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock  mss_sb_CCC_0_FCCC|GL0_net_inferred_clock         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock  Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock  |  10.000      -18.042  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14>Detailed Report for Clock: Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack15>Starting Points with Worst Slack</a>
********************************

                                            Starting                                                                            Arrival            
Instance                                    Reference                                           Type     Pin     Net            Time        Slack  
                                            Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------
Echo_control_0.pulse_meash_0.i_fast[21]     Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       i_fast[21]     0.108       -18.042
Echo_control_0.pulse_meash_0.i_fast[19]     Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       i_fast[19]     0.108       -17.859
Echo_control_0.pulse_meash_0.i_fast[20]     Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       i_fast[20]     0.108       -17.858
Echo_control_0.pulse_meash_0.i[18]          Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       i[18]          0.108       -17.825
Echo_control_0.pulse_meash_0.i[21]          Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       CO2            0.108       -17.208
Echo_control_0.pulse_meash_0.i[19]          Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       i[19]          0.108       -17.162
Echo_control_0.pulse_meash_0.i[20]          Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       i[20]          0.108       -17.085
Echo_control_0.pulse_meash_0.i[17]          Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       i[17]          0.108       -16.416
Echo_control_0.pulse_meash_0.i[16]          Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       i[16]          0.108       -15.057
Echo_control_0.time_sender_0.valu[11]       Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       valu[11]       0.108       -14.293
===================================================================================================================================================


<a name=endingSlack16>Ending Points with Worst Slack</a>
******************************

                                         Starting                                                                                         Required            
Instance                                 Reference                                           Type     Pin     Net                         Time         Slack  
                                         Clock                                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Echo_control_0.pulse_meash_0.tim[0]      Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      D       mult1_un159_sum_i_0[13]     9.745        -18.042
Echo_control_0.pulse_meash_0.tim[1]      Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      D       mult1_un152_sum_i_0[13]     9.745        -16.200
Echo_control_0.pulse_meash_0.tim[2]      Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      D       mult1_un145_sum_i_0[13]     9.745        -14.658
Echo_control_0.time_sender_0.k[2]        Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      D       un24_k_v[1]                 9.745        -14.293
Echo_control_0.time_sender_0.k[1]        Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      D       un24_k_v[0]                 9.745        -14.050
Echo_control_0.time_sender_0.valu[0]     Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      D       un1_time1[0]                9.745        -14.050
Echo_control_0.time_sender_0.k[3]        Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      D       SUM[3]                      9.745        -13.985
Echo_control_0.pulse_meash_0.tim[3]      Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      D       mult1_un138_sum_i_0[13]     9.745        -13.115
Echo_control_0.time_sender_0.valu[1]     Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      D       un1_time1[1]                9.745        -12.311
Echo_control_0.pulse_meash_0.tim[4]      Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      D       mult1_un131_sum_i_0[13]     9.745        -11.573
==============================================================================================================================================================



<a name=worstPaths17>Worst Path Information</a>
<a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\mss.srr:srsfC:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\mss.srs:fp:227435:288782:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      27.787
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.042

    Number of logic level(s):                142
    Starting point:                          Echo_control_0.pulse_meash_0.i_fast[21] / Q
    Ending point:                            Echo_control_0.pulse_meash_0.tim[0] / D
    The start point is clocked by            Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
Echo_control_0.pulse_meash_0.i_fast[21]                                            SLE      Q        Out     0.108     0.108       -         
i_fast[21]                                                                         Net      -        -       0.674     -           2         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un47_sum_cry_3        ARI1     D        In      -         0.783       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un47_sum_cry_3        ARI1     S        Out     0.627     1.410       -         
mult1_un47_sum_cry_3_S                                                             Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un54_sum_cry_4        ARI1     B        In      -         2.527       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un54_sum_cry_4        ARI1     S        Out     0.308     2.835       -         
mult1_un61_sum_axb_5                                                               Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un61_sum_cry_5        ARI1     B        In      -         3.952       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un61_sum_cry_5        ARI1     S        Out     0.308     4.260       -         
mult1_un61_sum_cry_5_S                                                             Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_6        ARI1     B        In      -         5.378       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_6        ARI1     FCO      Out     0.201     5.578       -         
mult1_un68_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_7        ARI1     FCI      In      -         5.578       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_7        ARI1     FCO      Out     0.016     5.595       -         
mult1_un68_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_8        ARI1     FCI      In      -         5.595       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_8        ARI1     FCO      Out     0.016     5.611       -         
mult1_un68_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_9        ARI1     FCI      In      -         5.611       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_9        ARI1     FCO      Out     0.016     5.627       -         
mult1_un68_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_10       ARI1     FCI      In      -         5.627       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_10       ARI1     FCO      Out     0.016     5.643       -         
mult1_un68_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_s_11         ARI1     FCI      In      -         5.643       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_s_11         ARI1     S        Out     0.073     5.716       -         
mult1_un68_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_2        ARI1     B        In      -         6.855       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_2        ARI1     FCO      Out     0.201     7.055       -         
mult1_un75_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_3        ARI1     FCI      In      -         7.055       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_3        ARI1     FCO      Out     0.016     7.072       -         
mult1_un75_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_4        ARI1     FCI      In      -         7.072       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_4        ARI1     FCO      Out     0.016     7.088       -         
mult1_un75_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_5        ARI1     FCI      In      -         7.088       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_5        ARI1     FCO      Out     0.016     7.104       -         
mult1_un75_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_6        ARI1     FCI      In      -         7.104       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_6        ARI1     FCO      Out     0.016     7.120       -         
mult1_un75_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_7        ARI1     FCI      In      -         7.120       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_7        ARI1     FCO      Out     0.016     7.137       -         
mult1_un75_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_8        ARI1     FCI      In      -         7.137       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_8        ARI1     FCO      Out     0.016     7.153       -         
mult1_un75_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_9        ARI1     FCI      In      -         7.153       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_9        ARI1     FCO      Out     0.016     7.169       -         
mult1_un75_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_10       ARI1     FCI      In      -         7.169       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_10       ARI1     FCO      Out     0.016     7.186       -         
mult1_un75_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_s_11         ARI1     FCI      In      -         7.186       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_s_11         ARI1     S        Out     0.073     7.259       -         
mult1_un75_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_2        ARI1     B        In      -         8.397       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_2        ARI1     FCO      Out     0.201     8.598       -         
mult1_un82_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_3        ARI1     FCI      In      -         8.598       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_3        ARI1     FCO      Out     0.016     8.614       -         
mult1_un82_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_4        ARI1     FCI      In      -         8.614       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_4        ARI1     FCO      Out     0.016     8.630       -         
mult1_un82_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_5        ARI1     FCI      In      -         8.630       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_5        ARI1     FCO      Out     0.016     8.646       -         
mult1_un82_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_6        ARI1     FCI      In      -         8.646       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_6        ARI1     FCO      Out     0.016     8.663       -         
mult1_un82_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_7        ARI1     FCI      In      -         8.663       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_7        ARI1     FCO      Out     0.016     8.679       -         
mult1_un82_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_8        ARI1     FCI      In      -         8.679       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_8        ARI1     FCO      Out     0.016     8.695       -         
mult1_un82_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_9        ARI1     FCI      In      -         8.695       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_9        ARI1     FCO      Out     0.016     8.712       -         
mult1_un82_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_10       ARI1     FCI      In      -         8.712       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_10       ARI1     FCO      Out     0.016     8.728       -         
mult1_un82_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_s_11         ARI1     FCI      In      -         8.728       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_s_11         ARI1     S        Out     0.073     8.801       -         
mult1_un82_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_2        ARI1     B        In      -         9.939       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_2        ARI1     FCO      Out     0.201     10.140      -         
mult1_un89_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_3        ARI1     FCI      In      -         10.140      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_3        ARI1     FCO      Out     0.016     10.156      -         
mult1_un89_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_4        ARI1     FCI      In      -         10.156      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_4        ARI1     FCO      Out     0.016     10.172      -         
mult1_un89_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_5        ARI1     FCI      In      -         10.172      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_5        ARI1     FCO      Out     0.016     10.189      -         
mult1_un89_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_6        ARI1     FCI      In      -         10.189      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_6        ARI1     FCO      Out     0.016     10.205      -         
mult1_un89_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_7        ARI1     FCI      In      -         10.205      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_7        ARI1     FCO      Out     0.016     10.221      -         
mult1_un89_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_8        ARI1     FCI      In      -         10.221      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_8        ARI1     FCO      Out     0.016     10.238      -         
mult1_un89_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_9        ARI1     FCI      In      -         10.238      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_9        ARI1     FCO      Out     0.016     10.254      -         
mult1_un89_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_10       ARI1     FCI      In      -         10.254      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_10       ARI1     FCO      Out     0.016     10.270      -         
mult1_un89_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_s_11         ARI1     FCI      In      -         10.270      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_s_11         ARI1     S        Out     0.073     10.343      -         
mult1_un89_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_2        ARI1     B        In      -         11.482      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_2        ARI1     FCO      Out     0.201     11.682      -         
mult1_un96_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_3        ARI1     FCI      In      -         11.682      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_3        ARI1     FCO      Out     0.016     11.698      -         
mult1_un96_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_4        ARI1     FCI      In      -         11.698      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_4        ARI1     FCO      Out     0.016     11.715      -         
mult1_un96_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_5        ARI1     FCI      In      -         11.715      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_5        ARI1     FCO      Out     0.016     11.731      -         
mult1_un96_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_6        ARI1     FCI      In      -         11.731      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_6        ARI1     FCO      Out     0.016     11.747      -         
mult1_un96_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_7        ARI1     FCI      In      -         11.747      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_7        ARI1     FCO      Out     0.016     11.764      -         
mult1_un96_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_8        ARI1     FCI      In      -         11.764      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_8        ARI1     FCO      Out     0.016     11.780      -         
mult1_un96_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_9        ARI1     FCI      In      -         11.780      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_9        ARI1     FCO      Out     0.016     11.796      -         
mult1_un96_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_10       ARI1     FCI      In      -         11.796      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_10       ARI1     FCO      Out     0.016     11.813      -         
mult1_un96_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_s_11         ARI1     FCI      In      -         11.813      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_s_11         ARI1     S        Out     0.073     11.886      -         
mult1_un96_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_2       ARI1     B        In      -         13.024      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_2       ARI1     FCO      Out     0.201     13.225      -         
mult1_un103_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_3       ARI1     FCI      In      -         13.225      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_3       ARI1     FCO      Out     0.016     13.241      -         
mult1_un103_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_4       ARI1     FCI      In      -         13.241      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_4       ARI1     FCO      Out     0.016     13.257      -         
mult1_un103_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_5       ARI1     FCI      In      -         13.257      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_5       ARI1     FCO      Out     0.016     13.273      -         
mult1_un103_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_6       ARI1     FCI      In      -         13.273      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_6       ARI1     FCO      Out     0.016     13.290      -         
mult1_un103_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_7       ARI1     FCI      In      -         13.290      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_7       ARI1     FCO      Out     0.016     13.306      -         
mult1_un103_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_8       ARI1     FCI      In      -         13.306      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_8       ARI1     FCO      Out     0.016     13.322      -         
mult1_un103_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_9       ARI1     FCI      In      -         13.322      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_9       ARI1     FCO      Out     0.016     13.339      -         
mult1_un103_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_10      ARI1     FCI      In      -         13.339      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_10      ARI1     FCO      Out     0.016     13.355      -         
mult1_un103_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_s_11        ARI1     FCI      In      -         13.355      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_s_11        ARI1     S        Out     0.073     13.428      -         
mult1_un103_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_1       ARI1     D        In      -         14.566      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_1       ARI1     FCO      Out     0.505     15.071      -         
mult1_un110_sum_cry_1                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_2       ARI1     FCI      In      -         15.071      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_2       ARI1     FCO      Out     0.016     15.088      -         
mult1_un110_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_3       ARI1     FCI      In      -         15.088      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_3       ARI1     FCO      Out     0.016     15.104      -         
mult1_un110_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_4       ARI1     FCI      In      -         15.104      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_4       ARI1     FCO      Out     0.016     15.120      -         
mult1_un110_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_5       ARI1     FCI      In      -         15.120      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_5       ARI1     FCO      Out     0.016     15.137      -         
mult1_un110_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_6       ARI1     FCI      In      -         15.137      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_6       ARI1     FCO      Out     0.016     15.153      -         
mult1_un110_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_7       ARI1     FCI      In      -         15.153      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_7       ARI1     FCO      Out     0.016     15.169      -         
mult1_un110_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_8       ARI1     FCI      In      -         15.169      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_8       ARI1     FCO      Out     0.016     15.185      -         
mult1_un110_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_9       ARI1     FCI      In      -         15.185      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_9       ARI1     FCO      Out     0.016     15.202      -         
mult1_un110_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_10      ARI1     FCI      In      -         15.202      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_10      ARI1     FCO      Out     0.016     15.218      -         
mult1_un110_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_s_11        ARI1     FCI      In      -         15.218      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_s_11        ARI1     S        Out     0.073     15.291      -         
mult1_un110_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_2       ARI1     B        In      -         16.429      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_2       ARI1     FCO      Out     0.201     16.630      -         
mult1_un117_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_3       ARI1     FCI      In      -         16.630      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_3       ARI1     FCO      Out     0.016     16.646      -         
mult1_un117_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_4       ARI1     FCI      In      -         16.646      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_4       ARI1     FCO      Out     0.016     16.663      -         
mult1_un117_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_5       ARI1     FCI      In      -         16.663      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_5       ARI1     FCO      Out     0.016     16.679      -         
mult1_un117_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_6       ARI1     FCI      In      -         16.679      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_6       ARI1     FCO      Out     0.016     16.695      -         
mult1_un117_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_7       ARI1     FCI      In      -         16.695      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_7       ARI1     FCO      Out     0.016     16.712      -         
mult1_un117_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_8       ARI1     FCI      In      -         16.712      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_8       ARI1     FCO      Out     0.016     16.728      -         
mult1_un117_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_9       ARI1     FCI      In      -         16.728      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_9       ARI1     FCO      Out     0.016     16.744      -         
mult1_un117_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_10      ARI1     FCI      In      -         16.744      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_10      ARI1     FCO      Out     0.016     16.760      -         
mult1_un117_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_s_11        ARI1     FCI      In      -         16.760      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_s_11        ARI1     S        Out     0.073     16.833      -         
mult1_un117_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_2       ARI1     B        In      -         17.972      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_2       ARI1     FCO      Out     0.201     18.172      -         
mult1_un124_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_3       ARI1     FCI      In      -         18.172      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_3       ARI1     FCO      Out     0.016     18.189      -         
mult1_un124_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_4       ARI1     FCI      In      -         18.189      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_4       ARI1     FCO      Out     0.016     18.205      -         
mult1_un124_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_5       ARI1     FCI      In      -         18.205      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_5       ARI1     FCO      Out     0.016     18.221      -         
mult1_un124_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_6       ARI1     FCI      In      -         18.221      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_6       ARI1     FCO      Out     0.016     18.238      -         
mult1_un124_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_7       ARI1     FCI      In      -         18.238      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_7       ARI1     FCO      Out     0.016     18.254      -         
mult1_un124_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_8       ARI1     FCI      In      -         18.254      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_8       ARI1     FCO      Out     0.016     18.270      -         
mult1_un124_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_9       ARI1     FCI      In      -         18.270      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_9       ARI1     FCO      Out     0.016     18.286      -         
mult1_un124_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_10      ARI1     FCI      In      -         18.286      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_10      ARI1     FCO      Out     0.016     18.303      -         
mult1_un124_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_s_11        ARI1     FCI      In      -         18.303      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_s_11        ARI1     S        Out     0.073     18.376      -         
mult1_un124_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_2       ARI1     B        In      -         19.514      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_2       ARI1     FCO      Out     0.201     19.715      -         
mult1_un131_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_3       ARI1     FCI      In      -         19.715      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_3       ARI1     FCO      Out     0.016     19.731      -         
mult1_un131_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_4       ARI1     FCI      In      -         19.731      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_4       ARI1     FCO      Out     0.016     19.747      -         
mult1_un131_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_5       ARI1     FCI      In      -         19.747      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_5       ARI1     FCO      Out     0.016     19.764      -         
mult1_un131_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_6       ARI1     FCI      In      -         19.764      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_6       ARI1     FCO      Out     0.016     19.780      -         
mult1_un131_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_7       ARI1     FCI      In      -         19.780      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_7       ARI1     FCO      Out     0.016     19.796      -         
mult1_un131_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_8       ARI1     FCI      In      -         19.796      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_8       ARI1     FCO      Out     0.016     19.812      -         
mult1_un131_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_9       ARI1     FCI      In      -         19.812      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_9       ARI1     FCO      Out     0.016     19.829      -         
mult1_un131_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_10      ARI1     FCI      In      -         19.829      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_10      ARI1     FCO      Out     0.016     19.845      -         
mult1_un131_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_s_11        ARI1     FCI      In      -         19.845      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_s_11        ARI1     S        Out     0.073     19.918      -         
mult1_un131_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_2       ARI1     B        In      -         21.056      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_2       ARI1     FCO      Out     0.201     21.257      -         
mult1_un138_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_3       ARI1     FCI      In      -         21.257      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_3       ARI1     FCO      Out     0.016     21.273      -         
mult1_un138_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_4       ARI1     FCI      In      -         21.273      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_4       ARI1     FCO      Out     0.016     21.290      -         
mult1_un138_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_5       ARI1     FCI      In      -         21.290      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_5       ARI1     FCO      Out     0.016     21.306      -         
mult1_un138_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_6       ARI1     FCI      In      -         21.306      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_6       ARI1     FCO      Out     0.016     21.322      -         
mult1_un138_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_7       ARI1     FCI      In      -         21.322      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_7       ARI1     FCO      Out     0.016     21.338      -         
mult1_un138_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_8       ARI1     FCI      In      -         21.338      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_8       ARI1     FCO      Out     0.016     21.355      -         
mult1_un138_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_9       ARI1     FCI      In      -         21.355      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_9       ARI1     FCO      Out     0.016     21.371      -         
mult1_un138_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_10      ARI1     FCI      In      -         21.371      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_10      ARI1     FCO      Out     0.016     21.387      -         
mult1_un138_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_s_11        ARI1     FCI      In      -         21.387      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_s_11        ARI1     S        Out     0.073     21.460      -         
mult1_un138_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_2       ARI1     B        In      -         22.599      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_2       ARI1     FCO      Out     0.201     22.799      -         
mult1_un145_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_3       ARI1     FCI      In      -         22.799      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_3       ARI1     FCO      Out     0.016     22.816      -         
mult1_un145_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_4       ARI1     FCI      In      -         22.816      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_4       ARI1     FCO      Out     0.016     22.832      -         
mult1_un145_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_5       ARI1     FCI      In      -         22.832      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_5       ARI1     FCO      Out     0.016     22.848      -         
mult1_un145_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_6       ARI1     FCI      In      -         22.848      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_6       ARI1     FCO      Out     0.016     22.864      -         
mult1_un145_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_7       ARI1     FCI      In      -         22.864      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_7       ARI1     FCO      Out     0.016     22.881      -         
mult1_un145_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_8       ARI1     FCI      In      -         22.881      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_8       ARI1     FCO      Out     0.016     22.897      -         
mult1_un145_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_9       ARI1     FCI      In      -         22.897      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_9       ARI1     FCO      Out     0.016     22.913      -         
mult1_un145_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_10      ARI1     FCI      In      -         22.913      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_10      ARI1     FCO      Out     0.016     22.930      -         
mult1_un145_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_s_11        ARI1     FCI      In      -         22.930      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_s_11        ARI1     S        Out     0.073     23.003      -         
mult1_un145_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_2       ARI1     B        In      -         24.141      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_2       ARI1     FCO      Out     0.201     24.342      -         
mult1_un152_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_3       ARI1     FCI      In      -         24.342      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_3       ARI1     FCO      Out     0.016     24.358      -         
mult1_un152_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_4       ARI1     FCI      In      -         24.358      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_4       ARI1     FCO      Out     0.016     24.374      -         
mult1_un152_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_5       ARI1     FCI      In      -         24.374      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_5       ARI1     FCO      Out     0.016     24.390      -         
mult1_un152_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_6       ARI1     FCI      In      -         24.390      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_6       ARI1     FCO      Out     0.016     24.407      -         
mult1_un152_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_7       ARI1     FCI      In      -         24.407      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_7       ARI1     FCO      Out     0.016     24.423      -         
mult1_un152_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_8       ARI1     FCI      In      -         24.423      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_8       ARI1     FCO      Out     0.016     24.439      -         
mult1_un152_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_9       ARI1     FCI      In      -         24.439      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_9       ARI1     FCO      Out     0.016     24.456      -         
mult1_un152_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_10      ARI1     FCI      In      -         24.456      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_10      ARI1     FCO      Out     0.016     24.472      -         
mult1_un152_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_s_11        ARI1     FCI      In      -         24.472      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_s_11        ARI1     S        Out     0.073     24.545      -         
mult1_un152_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_1       ARI1     D        In      -         25.683      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_1       ARI1     FCO      Out     0.505     26.188      -         
mult1_un159_sum_cry_1                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_2       ARI1     FCI      In      -         26.188      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_2       ARI1     FCO      Out     0.016     26.205      -         
mult1_un159_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_3       ARI1     FCI      In      -         26.205      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_3       ARI1     FCO      Out     0.016     26.221      -         
mult1_un159_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_4       ARI1     FCI      In      -         26.221      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_4       ARI1     FCO      Out     0.016     26.237      -         
mult1_un159_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_5       ARI1     FCI      In      -         26.237      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_5       ARI1     FCO      Out     0.016     26.254      -         
mult1_un159_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_6       ARI1     FCI      In      -         26.254      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_6       ARI1     FCO      Out     0.016     26.270      -         
mult1_un159_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_7       ARI1     FCI      In      -         26.270      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_7       ARI1     FCO      Out     0.016     26.286      -         
mult1_un159_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_8       ARI1     FCI      In      -         26.286      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_8       ARI1     FCO      Out     0.016     26.302      -         
mult1_un159_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_9       ARI1     FCI      In      -         26.302      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_9       ARI1     FCO      Out     0.016     26.319      -         
mult1_un159_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_10      ARI1     FCI      In      -         26.319      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_10      ARI1     FCO      Out     0.016     26.335      -         
mult1_un159_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_s_11        ARI1     FCI      In      -         26.335      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_s_11        ARI1     S        Out     0.073     26.408      -         
mult1_un159_sum_s_11_S                                                             Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_i_0[13]     CFG1     A        In      -         27.525      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_i_0[13]     CFG1     Y        Out     0.103     27.628      -         
mult1_un159_sum_i_0[13]                                                            Net      -        -       0.159     -           1         
Echo_control_0.pulse_meash_0.tim[0]                                                SLE      D        In      -         27.787      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 28.042 is 7.944(28.3%) logic and 20.098(71.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      27.780
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.036

    Number of logic level(s):                143
    Starting point:                          Echo_control_0.pulse_meash_0.i_fast[21] / Q
    Ending point:                            Echo_control_0.pulse_meash_0.tim[0] / D
    The start point is clocked by            Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
Echo_control_0.pulse_meash_0.i_fast[21]                                            SLE      Q        Out     0.108     0.108       -         
i_fast[21]                                                                         Net      -        -       0.674     -           2         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un47_sum_cry_3        ARI1     D        In      -         0.783       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un47_sum_cry_3        ARI1     S        Out     0.627     1.410       -         
mult1_un47_sum_cry_3_S                                                             Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un54_sum_cry_4        ARI1     B        In      -         2.527       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un54_sum_cry_4        ARI1     S        Out     0.308     2.835       -         
mult1_un61_sum_axb_5                                                               Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un61_sum_cry_5        ARI1     B        In      -         3.952       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un61_sum_cry_5        ARI1     S        Out     0.308     4.260       -         
mult1_un61_sum_cry_5_S                                                             Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_6        ARI1     B        In      -         5.378       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_6        ARI1     FCO      Out     0.201     5.578       -         
mult1_un68_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_7        ARI1     FCI      In      -         5.578       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_7        ARI1     FCO      Out     0.016     5.595       -         
mult1_un68_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_8        ARI1     FCI      In      -         5.595       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_8        ARI1     FCO      Out     0.016     5.611       -         
mult1_un68_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_9        ARI1     FCI      In      -         5.611       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_9        ARI1     FCO      Out     0.016     5.627       -         
mult1_un68_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_10       ARI1     FCI      In      -         5.627       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_10       ARI1     FCO      Out     0.016     5.643       -         
mult1_un68_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_s_11         ARI1     FCI      In      -         5.643       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_s_11         ARI1     S        Out     0.073     5.716       -         
mult1_un68_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_1        ARI1     B        In      -         6.855       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_1        ARI1     FCO      Out     0.185     7.039       -         
mult1_un75_sum_cry_1                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_2        ARI1     FCI      In      -         7.039       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_2        ARI1     FCO      Out     0.015     7.054       -         
mult1_un75_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_3        ARI1     FCI      In      -         7.054       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_3        ARI1     FCO      Out     0.015     7.068       -         
mult1_un75_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_4        ARI1     FCI      In      -         7.068       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_4        ARI1     FCO      Out     0.015     7.083       -         
mult1_un75_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_5        ARI1     FCI      In      -         7.083       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_5        ARI1     FCO      Out     0.015     7.098       -         
mult1_un75_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_6        ARI1     FCI      In      -         7.098       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_6        ARI1     FCO      Out     0.015     7.112       -         
mult1_un75_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_7        ARI1     FCI      In      -         7.112       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_7        ARI1     FCO      Out     0.015     7.127       -         
mult1_un75_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_8        ARI1     FCI      In      -         7.127       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_8        ARI1     FCO      Out     0.015     7.141       -         
mult1_un75_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_9        ARI1     FCI      In      -         7.141       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_9        ARI1     FCO      Out     0.015     7.156       -         
mult1_un75_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_10       ARI1     FCI      In      -         7.156       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_10       ARI1     FCO      Out     0.015     7.170       -         
mult1_un75_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_s_11         ARI1     FCI      In      -         7.170       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_s_11         ARI1     S        Out     0.082     7.252       -         
mult1_un75_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_2        ARI1     B        In      -         8.390       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_2        ARI1     FCO      Out     0.201     8.591       -         
mult1_un82_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_3        ARI1     FCI      In      -         8.591       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_3        ARI1     FCO      Out     0.016     8.607       -         
mult1_un82_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_4        ARI1     FCI      In      -         8.607       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_4        ARI1     FCO      Out     0.016     8.624       -         
mult1_un82_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_5        ARI1     FCI      In      -         8.624       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_5        ARI1     FCO      Out     0.016     8.640       -         
mult1_un82_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_6        ARI1     FCI      In      -         8.640       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_6        ARI1     FCO      Out     0.016     8.656       -         
mult1_un82_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_7        ARI1     FCI      In      -         8.656       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_7        ARI1     FCO      Out     0.016     8.673       -         
mult1_un82_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_8        ARI1     FCI      In      -         8.673       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_8        ARI1     FCO      Out     0.016     8.689       -         
mult1_un82_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_9        ARI1     FCI      In      -         8.689       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_9        ARI1     FCO      Out     0.016     8.705       -         
mult1_un82_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_10       ARI1     FCI      In      -         8.705       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_10       ARI1     FCO      Out     0.016     8.722       -         
mult1_un82_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_s_11         ARI1     FCI      In      -         8.722       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_s_11         ARI1     S        Out     0.073     8.794       -         
mult1_un82_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_2        ARI1     B        In      -         9.933       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_2        ARI1     FCO      Out     0.201     10.133      -         
mult1_un89_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_3        ARI1     FCI      In      -         10.133      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_3        ARI1     FCO      Out     0.016     10.150      -         
mult1_un89_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_4        ARI1     FCI      In      -         10.150      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_4        ARI1     FCO      Out     0.016     10.166      -         
mult1_un89_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_5        ARI1     FCI      In      -         10.166      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_5        ARI1     FCO      Out     0.016     10.182      -         
mult1_un89_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_6        ARI1     FCI      In      -         10.182      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_6        ARI1     FCO      Out     0.016     10.199      -         
mult1_un89_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_7        ARI1     FCI      In      -         10.199      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_7        ARI1     FCO      Out     0.016     10.215      -         
mult1_un89_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_8        ARI1     FCI      In      -         10.215      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_8        ARI1     FCO      Out     0.016     10.231      -         
mult1_un89_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_9        ARI1     FCI      In      -         10.231      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_9        ARI1     FCO      Out     0.016     10.248      -         
mult1_un89_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_10       ARI1     FCI      In      -         10.248      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_10       ARI1     FCO      Out     0.016     10.264      -         
mult1_un89_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_s_11         ARI1     FCI      In      -         10.264      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_s_11         ARI1     S        Out     0.073     10.337      -         
mult1_un89_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_2        ARI1     B        In      -         11.475      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_2        ARI1     FCO      Out     0.201     11.676      -         
mult1_un96_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_3        ARI1     FCI      In      -         11.676      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_3        ARI1     FCO      Out     0.016     11.692      -         
mult1_un96_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_4        ARI1     FCI      In      -         11.692      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_4        ARI1     FCO      Out     0.016     11.708      -         
mult1_un96_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_5        ARI1     FCI      In      -         11.708      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_5        ARI1     FCO      Out     0.016     11.725      -         
mult1_un96_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_6        ARI1     FCI      In      -         11.725      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_6        ARI1     FCO      Out     0.016     11.741      -         
mult1_un96_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_7        ARI1     FCI      In      -         11.741      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_7        ARI1     FCO      Out     0.016     11.757      -         
mult1_un96_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_8        ARI1     FCI      In      -         11.757      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_8        ARI1     FCO      Out     0.016     11.774      -         
mult1_un96_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_9        ARI1     FCI      In      -         11.774      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_9        ARI1     FCO      Out     0.016     11.790      -         
mult1_un96_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_10       ARI1     FCI      In      -         11.790      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_10       ARI1     FCO      Out     0.016     11.806      -         
mult1_un96_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_s_11         ARI1     FCI      In      -         11.806      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_s_11         ARI1     S        Out     0.073     11.879      -         
mult1_un96_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_2       ARI1     B        In      -         13.017      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_2       ARI1     FCO      Out     0.201     13.218      -         
mult1_un103_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_3       ARI1     FCI      In      -         13.218      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_3       ARI1     FCO      Out     0.016     13.234      -         
mult1_un103_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_4       ARI1     FCI      In      -         13.234      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_4       ARI1     FCO      Out     0.016     13.251      -         
mult1_un103_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_5       ARI1     FCI      In      -         13.251      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_5       ARI1     FCO      Out     0.016     13.267      -         
mult1_un103_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_6       ARI1     FCI      In      -         13.267      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_6       ARI1     FCO      Out     0.016     13.283      -         
mult1_un103_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_7       ARI1     FCI      In      -         13.283      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_7       ARI1     FCO      Out     0.016     13.300      -         
mult1_un103_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_8       ARI1     FCI      In      -         13.300      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_8       ARI1     FCO      Out     0.016     13.316      -         
mult1_un103_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_9       ARI1     FCI      In      -         13.316      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_9       ARI1     FCO      Out     0.016     13.332      -         
mult1_un103_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_10      ARI1     FCI      In      -         13.332      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_10      ARI1     FCO      Out     0.016     13.348      -         
mult1_un103_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_s_11        ARI1     FCI      In      -         13.348      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_s_11        ARI1     S        Out     0.073     13.421      -         
mult1_un103_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_1       ARI1     D        In      -         14.560      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_1       ARI1     FCO      Out     0.505     15.065      -         
mult1_un110_sum_cry_1                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_2       ARI1     FCI      In      -         15.065      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_2       ARI1     FCO      Out     0.016     15.081      -         
mult1_un110_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_3       ARI1     FCI      In      -         15.081      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_3       ARI1     FCO      Out     0.016     15.098      -         
mult1_un110_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_4       ARI1     FCI      In      -         15.098      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_4       ARI1     FCO      Out     0.016     15.114      -         
mult1_un110_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_5       ARI1     FCI      In      -         15.114      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_5       ARI1     FCO      Out     0.016     15.130      -         
mult1_un110_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_6       ARI1     FCI      In      -         15.130      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_6       ARI1     FCO      Out     0.016     15.146      -         
mult1_un110_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_7       ARI1     FCI      In      -         15.146      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_7       ARI1     FCO      Out     0.016     15.163      -         
mult1_un110_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_8       ARI1     FCI      In      -         15.163      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_8       ARI1     FCO      Out     0.016     15.179      -         
mult1_un110_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_9       ARI1     FCI      In      -         15.179      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_9       ARI1     FCO      Out     0.016     15.195      -         
mult1_un110_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_10      ARI1     FCI      In      -         15.195      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_10      ARI1     FCO      Out     0.016     15.212      -         
mult1_un110_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_s_11        ARI1     FCI      In      -         15.212      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_s_11        ARI1     S        Out     0.073     15.285      -         
mult1_un110_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_2       ARI1     B        In      -         16.423      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_2       ARI1     FCO      Out     0.201     16.624      -         
mult1_un117_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_3       ARI1     FCI      In      -         16.624      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_3       ARI1     FCO      Out     0.016     16.640      -         
mult1_un117_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_4       ARI1     FCI      In      -         16.640      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_4       ARI1     FCO      Out     0.016     16.656      -         
mult1_un117_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_5       ARI1     FCI      In      -         16.656      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_5       ARI1     FCO      Out     0.016     16.672      -         
mult1_un117_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_6       ARI1     FCI      In      -         16.672      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_6       ARI1     FCO      Out     0.016     16.689      -         
mult1_un117_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_7       ARI1     FCI      In      -         16.689      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_7       ARI1     FCO      Out     0.016     16.705      -         
mult1_un117_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_8       ARI1     FCI      In      -         16.705      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_8       ARI1     FCO      Out     0.016     16.721      -         
mult1_un117_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_9       ARI1     FCI      In      -         16.721      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_9       ARI1     FCO      Out     0.016     16.738      -         
mult1_un117_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_10      ARI1     FCI      In      -         16.738      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_10      ARI1     FCO      Out     0.016     16.754      -         
mult1_un117_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_s_11        ARI1     FCI      In      -         16.754      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_s_11        ARI1     S        Out     0.073     16.827      -         
mult1_un117_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_2       ARI1     B        In      -         17.965      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_2       ARI1     FCO      Out     0.201     18.166      -         
mult1_un124_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_3       ARI1     FCI      In      -         18.166      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_3       ARI1     FCO      Out     0.016     18.182      -         
mult1_un124_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_4       ARI1     FCI      In      -         18.182      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_4       ARI1     FCO      Out     0.016     18.198      -         
mult1_un124_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_5       ARI1     FCI      In      -         18.198      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_5       ARI1     FCO      Out     0.016     18.215      -         
mult1_un124_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_6       ARI1     FCI      In      -         18.215      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_6       ARI1     FCO      Out     0.016     18.231      -         
mult1_un124_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_7       ARI1     FCI      In      -         18.231      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_7       ARI1     FCO      Out     0.016     18.247      -         
mult1_un124_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_8       ARI1     FCI      In      -         18.247      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_8       ARI1     FCO      Out     0.016     18.264      -         
mult1_un124_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_9       ARI1     FCI      In      -         18.264      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_9       ARI1     FCO      Out     0.016     18.280      -         
mult1_un124_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_10      ARI1     FCI      In      -         18.280      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_10      ARI1     FCO      Out     0.016     18.296      -         
mult1_un124_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_s_11        ARI1     FCI      In      -         18.296      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_s_11        ARI1     S        Out     0.073     18.369      -         
mult1_un124_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_2       ARI1     B        In      -         19.507      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_2       ARI1     FCO      Out     0.201     19.708      -         
mult1_un131_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_3       ARI1     FCI      In      -         19.708      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_3       ARI1     FCO      Out     0.016     19.724      -         
mult1_un131_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_4       ARI1     FCI      In      -         19.724      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_4       ARI1     FCO      Out     0.016     19.741      -         
mult1_un131_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_5       ARI1     FCI      In      -         19.741      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_5       ARI1     FCO      Out     0.016     19.757      -         
mult1_un131_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_6       ARI1     FCI      In      -         19.757      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_6       ARI1     FCO      Out     0.016     19.773      -         
mult1_un131_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_7       ARI1     FCI      In      -         19.773      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_7       ARI1     FCO      Out     0.016     19.790      -         
mult1_un131_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_8       ARI1     FCI      In      -         19.790      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_8       ARI1     FCO      Out     0.016     19.806      -         
mult1_un131_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_9       ARI1     FCI      In      -         19.806      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_9       ARI1     FCO      Out     0.016     19.822      -         
mult1_un131_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_10      ARI1     FCI      In      -         19.822      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_10      ARI1     FCO      Out     0.016     19.839      -         
mult1_un131_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_s_11        ARI1     FCI      In      -         19.839      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_s_11        ARI1     S        Out     0.073     19.912      -         
mult1_un131_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_2       ARI1     B        In      -         21.050      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_2       ARI1     FCO      Out     0.201     21.250      -         
mult1_un138_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_3       ARI1     FCI      In      -         21.250      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_3       ARI1     FCO      Out     0.016     21.267      -         
mult1_un138_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_4       ARI1     FCI      In      -         21.267      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_4       ARI1     FCO      Out     0.016     21.283      -         
mult1_un138_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_5       ARI1     FCI      In      -         21.283      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_5       ARI1     FCO      Out     0.016     21.299      -         
mult1_un138_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_6       ARI1     FCI      In      -         21.299      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_6       ARI1     FCO      Out     0.016     21.316      -         
mult1_un138_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_7       ARI1     FCI      In      -         21.316      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_7       ARI1     FCO      Out     0.016     21.332      -         
mult1_un138_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_8       ARI1     FCI      In      -         21.332      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_8       ARI1     FCO      Out     0.016     21.348      -         
mult1_un138_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_9       ARI1     FCI      In      -         21.348      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_9       ARI1     FCO      Out     0.016     21.365      -         
mult1_un138_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_10      ARI1     FCI      In      -         21.365      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_10      ARI1     FCO      Out     0.016     21.381      -         
mult1_un138_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_s_11        ARI1     FCI      In      -         21.381      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_s_11        ARI1     S        Out     0.073     21.454      -         
mult1_un138_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_2       ARI1     B        In      -         22.592      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_2       ARI1     FCO      Out     0.201     22.793      -         
mult1_un145_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_3       ARI1     FCI      In      -         22.793      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_3       ARI1     FCO      Out     0.016     22.809      -         
mult1_un145_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_4       ARI1     FCI      In      -         22.809      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_4       ARI1     FCO      Out     0.016     22.825      -         
mult1_un145_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_5       ARI1     FCI      In      -         22.825      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_5       ARI1     FCO      Out     0.016     22.842      -         
mult1_un145_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_6       ARI1     FCI      In      -         22.842      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_6       ARI1     FCO      Out     0.016     22.858      -         
mult1_un145_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_7       ARI1     FCI      In      -         22.858      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_7       ARI1     FCO      Out     0.016     22.874      -         
mult1_un145_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_8       ARI1     FCI      In      -         22.874      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_8       ARI1     FCO      Out     0.016     22.890      -         
mult1_un145_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_9       ARI1     FCI      In      -         22.890      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_9       ARI1     FCO      Out     0.016     22.907      -         
mult1_un145_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_10      ARI1     FCI      In      -         22.907      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_10      ARI1     FCO      Out     0.016     22.923      -         
mult1_un145_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_s_11        ARI1     FCI      In      -         22.923      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_s_11        ARI1     S        Out     0.073     22.996      -         
mult1_un145_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_2       ARI1     B        In      -         24.134      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_2       ARI1     FCO      Out     0.201     24.335      -         
mult1_un152_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_3       ARI1     FCI      In      -         24.335      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_3       ARI1     FCO      Out     0.016     24.351      -         
mult1_un152_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_4       ARI1     FCI      In      -         24.351      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_4       ARI1     FCO      Out     0.016     24.368      -         
mult1_un152_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_5       ARI1     FCI      In      -         24.368      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_5       ARI1     FCO      Out     0.016     24.384      -         
mult1_un152_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_6       ARI1     FCI      In      -         24.384      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_6       ARI1     FCO      Out     0.016     24.400      -         
mult1_un152_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_7       ARI1     FCI      In      -         24.400      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_7       ARI1     FCO      Out     0.016     24.416      -         
mult1_un152_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_8       ARI1     FCI      In      -         24.416      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_8       ARI1     FCO      Out     0.016     24.433      -         
mult1_un152_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_9       ARI1     FCI      In      -         24.433      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_9       ARI1     FCO      Out     0.016     24.449      -         
mult1_un152_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_10      ARI1     FCI      In      -         24.449      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_10      ARI1     FCO      Out     0.016     24.465      -         
mult1_un152_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_s_11        ARI1     FCI      In      -         24.465      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_s_11        ARI1     S        Out     0.073     24.538      -         
mult1_un152_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_1       ARI1     D        In      -         25.677      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_1       ARI1     FCO      Out     0.505     26.182      -         
mult1_un159_sum_cry_1                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_2       ARI1     FCI      In      -         26.182      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_2       ARI1     FCO      Out     0.016     26.198      -         
mult1_un159_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_3       ARI1     FCI      In      -         26.198      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_3       ARI1     FCO      Out     0.016     26.215      -         
mult1_un159_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_4       ARI1     FCI      In      -         26.215      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_4       ARI1     FCO      Out     0.016     26.231      -         
mult1_un159_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_5       ARI1     FCI      In      -         26.231      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_5       ARI1     FCO      Out     0.016     26.247      -         
mult1_un159_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_6       ARI1     FCI      In      -         26.247      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_6       ARI1     FCO      Out     0.016     26.263      -         
mult1_un159_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_7       ARI1     FCI      In      -         26.263      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_7       ARI1     FCO      Out     0.016     26.280      -         
mult1_un159_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_8       ARI1     FCI      In      -         26.280      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_8       ARI1     FCO      Out     0.016     26.296      -         
mult1_un159_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_9       ARI1     FCI      In      -         26.296      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_9       ARI1     FCO      Out     0.016     26.312      -         
mult1_un159_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_10      ARI1     FCI      In      -         26.312      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_10      ARI1     FCO      Out     0.016     26.329      -         
mult1_un159_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_s_11        ARI1     FCI      In      -         26.329      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_s_11        ARI1     S        Out     0.073     26.402      -         
mult1_un159_sum_s_11_S                                                             Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_i_0[13]     CFG1     A        In      -         27.519      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_i_0[13]     CFG1     Y        Out     0.103     27.622      -         
mult1_un159_sum_i_0[13]                                                            Net      -        -       0.159     -           1         
Echo_control_0.pulse_meash_0.tim[0]                                                SLE      D        In      -         27.780      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 28.036 is 7.938(28.3%) logic and 20.098(71.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      27.780
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.036

    Number of logic level(s):                143
    Starting point:                          Echo_control_0.pulse_meash_0.i_fast[21] / Q
    Ending point:                            Echo_control_0.pulse_meash_0.tim[0] / D
    The start point is clocked by            Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
Echo_control_0.pulse_meash_0.i_fast[21]                                            SLE      Q        Out     0.108     0.108       -         
i_fast[21]                                                                         Net      -        -       0.674     -           2         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un47_sum_cry_3        ARI1     D        In      -         0.783       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un47_sum_cry_3        ARI1     S        Out     0.627     1.410       -         
mult1_un47_sum_cry_3_S                                                             Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un54_sum_cry_4        ARI1     B        In      -         2.527       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un54_sum_cry_4        ARI1     S        Out     0.308     2.835       -         
mult1_un61_sum_axb_5                                                               Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un61_sum_cry_5        ARI1     B        In      -         3.952       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un61_sum_cry_5        ARI1     S        Out     0.308     4.260       -         
mult1_un61_sum_cry_5_S                                                             Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_6        ARI1     B        In      -         5.378       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_6        ARI1     FCO      Out     0.201     5.578       -         
mult1_un68_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_7        ARI1     FCI      In      -         5.578       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_7        ARI1     FCO      Out     0.016     5.595       -         
mult1_un68_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_8        ARI1     FCI      In      -         5.595       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_8        ARI1     FCO      Out     0.016     5.611       -         
mult1_un68_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_9        ARI1     FCI      In      -         5.611       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_9        ARI1     FCO      Out     0.016     5.627       -         
mult1_un68_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_10       ARI1     FCI      In      -         5.627       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_10       ARI1     FCO      Out     0.016     5.643       -         
mult1_un68_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_s_11         ARI1     FCI      In      -         5.643       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_s_11         ARI1     S        Out     0.073     5.716       -         
mult1_un68_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_2        ARI1     B        In      -         6.855       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_2        ARI1     FCO      Out     0.201     7.055       -         
mult1_un75_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_3        ARI1     FCI      In      -         7.055       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_3        ARI1     FCO      Out     0.016     7.072       -         
mult1_un75_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_4        ARI1     FCI      In      -         7.072       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_4        ARI1     FCO      Out     0.016     7.088       -         
mult1_un75_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_5        ARI1     FCI      In      -         7.088       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_5        ARI1     FCO      Out     0.016     7.104       -         
mult1_un75_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_6        ARI1     FCI      In      -         7.104       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_6        ARI1     FCO      Out     0.016     7.120       -         
mult1_un75_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_7        ARI1     FCI      In      -         7.120       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_7        ARI1     FCO      Out     0.016     7.137       -         
mult1_un75_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_8        ARI1     FCI      In      -         7.137       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_8        ARI1     FCO      Out     0.016     7.153       -         
mult1_un75_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_9        ARI1     FCI      In      -         7.153       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_9        ARI1     FCO      Out     0.016     7.169       -         
mult1_un75_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_10       ARI1     FCI      In      -         7.169       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_10       ARI1     FCO      Out     0.016     7.186       -         
mult1_un75_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_s_11         ARI1     FCI      In      -         7.186       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_s_11         ARI1     S        Out     0.073     7.259       -         
mult1_un75_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_1        ARI1     B        In      -         8.397       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_1        ARI1     FCO      Out     0.185     8.581       -         
mult1_un82_sum_cry_1                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_2        ARI1     FCI      In      -         8.581       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_2        ARI1     FCO      Out     0.015     8.596       -         
mult1_un82_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_3        ARI1     FCI      In      -         8.596       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_3        ARI1     FCO      Out     0.015     8.611       -         
mult1_un82_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_4        ARI1     FCI      In      -         8.611       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_4        ARI1     FCO      Out     0.015     8.625       -         
mult1_un82_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_5        ARI1     FCI      In      -         8.625       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_5        ARI1     FCO      Out     0.015     8.640       -         
mult1_un82_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_6        ARI1     FCI      In      -         8.640       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_6        ARI1     FCO      Out     0.015     8.654       -         
mult1_un82_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_7        ARI1     FCI      In      -         8.654       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_7        ARI1     FCO      Out     0.015     8.669       -         
mult1_un82_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_8        ARI1     FCI      In      -         8.669       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_8        ARI1     FCO      Out     0.015     8.684       -         
mult1_un82_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_9        ARI1     FCI      In      -         8.684       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_9        ARI1     FCO      Out     0.015     8.698       -         
mult1_un82_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_10       ARI1     FCI      In      -         8.698       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_10       ARI1     FCO      Out     0.015     8.713       -         
mult1_un82_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_s_11         ARI1     FCI      In      -         8.713       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_s_11         ARI1     S        Out     0.082     8.794       -         
mult1_un82_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_2        ARI1     B        In      -         9.933       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_2        ARI1     FCO      Out     0.201     10.133      -         
mult1_un89_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_3        ARI1     FCI      In      -         10.133      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_3        ARI1     FCO      Out     0.016     10.150      -         
mult1_un89_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_4        ARI1     FCI      In      -         10.150      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_4        ARI1     FCO      Out     0.016     10.166      -         
mult1_un89_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_5        ARI1     FCI      In      -         10.166      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_5        ARI1     FCO      Out     0.016     10.182      -         
mult1_un89_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_6        ARI1     FCI      In      -         10.182      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_6        ARI1     FCO      Out     0.016     10.199      -         
mult1_un89_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_7        ARI1     FCI      In      -         10.199      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_7        ARI1     FCO      Out     0.016     10.215      -         
mult1_un89_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_8        ARI1     FCI      In      -         10.215      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_8        ARI1     FCO      Out     0.016     10.231      -         
mult1_un89_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_9        ARI1     FCI      In      -         10.231      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_9        ARI1     FCO      Out     0.016     10.248      -         
mult1_un89_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_10       ARI1     FCI      In      -         10.248      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_10       ARI1     FCO      Out     0.016     10.264      -         
mult1_un89_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_s_11         ARI1     FCI      In      -         10.264      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_s_11         ARI1     S        Out     0.073     10.337      -         
mult1_un89_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_2        ARI1     B        In      -         11.475      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_2        ARI1     FCO      Out     0.201     11.676      -         
mult1_un96_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_3        ARI1     FCI      In      -         11.676      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_3        ARI1     FCO      Out     0.016     11.692      -         
mult1_un96_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_4        ARI1     FCI      In      -         11.692      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_4        ARI1     FCO      Out     0.016     11.708      -         
mult1_un96_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_5        ARI1     FCI      In      -         11.708      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_5        ARI1     FCO      Out     0.016     11.725      -         
mult1_un96_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_6        ARI1     FCI      In      -         11.725      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_6        ARI1     FCO      Out     0.016     11.741      -         
mult1_un96_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_7        ARI1     FCI      In      -         11.741      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_7        ARI1     FCO      Out     0.016     11.757      -         
mult1_un96_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_8        ARI1     FCI      In      -         11.757      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_8        ARI1     FCO      Out     0.016     11.774      -         
mult1_un96_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_9        ARI1     FCI      In      -         11.774      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_9        ARI1     FCO      Out     0.016     11.790      -         
mult1_un96_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_10       ARI1     FCI      In      -         11.790      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_10       ARI1     FCO      Out     0.016     11.806      -         
mult1_un96_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_s_11         ARI1     FCI      In      -         11.806      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_s_11         ARI1     S        Out     0.073     11.879      -         
mult1_un96_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_2       ARI1     B        In      -         13.017      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_2       ARI1     FCO      Out     0.201     13.218      -         
mult1_un103_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_3       ARI1     FCI      In      -         13.218      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_3       ARI1     FCO      Out     0.016     13.234      -         
mult1_un103_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_4       ARI1     FCI      In      -         13.234      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_4       ARI1     FCO      Out     0.016     13.251      -         
mult1_un103_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_5       ARI1     FCI      In      -         13.251      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_5       ARI1     FCO      Out     0.016     13.267      -         
mult1_un103_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_6       ARI1     FCI      In      -         13.267      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_6       ARI1     FCO      Out     0.016     13.283      -         
mult1_un103_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_7       ARI1     FCI      In      -         13.283      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_7       ARI1     FCO      Out     0.016     13.300      -         
mult1_un103_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_8       ARI1     FCI      In      -         13.300      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_8       ARI1     FCO      Out     0.016     13.316      -         
mult1_un103_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_9       ARI1     FCI      In      -         13.316      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_9       ARI1     FCO      Out     0.016     13.332      -         
mult1_un103_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_10      ARI1     FCI      In      -         13.332      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_10      ARI1     FCO      Out     0.016     13.348      -         
mult1_un103_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_s_11        ARI1     FCI      In      -         13.348      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_s_11        ARI1     S        Out     0.073     13.421      -         
mult1_un103_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_1       ARI1     D        In      -         14.560      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_1       ARI1     FCO      Out     0.505     15.065      -         
mult1_un110_sum_cry_1                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_2       ARI1     FCI      In      -         15.065      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_2       ARI1     FCO      Out     0.016     15.081      -         
mult1_un110_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_3       ARI1     FCI      In      -         15.081      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_3       ARI1     FCO      Out     0.016     15.098      -         
mult1_un110_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_4       ARI1     FCI      In      -         15.098      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_4       ARI1     FCO      Out     0.016     15.114      -         
mult1_un110_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_5       ARI1     FCI      In      -         15.114      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_5       ARI1     FCO      Out     0.016     15.130      -         
mult1_un110_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_6       ARI1     FCI      In      -         15.130      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_6       ARI1     FCO      Out     0.016     15.146      -         
mult1_un110_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_7       ARI1     FCI      In      -         15.146      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_7       ARI1     FCO      Out     0.016     15.163      -         
mult1_un110_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_8       ARI1     FCI      In      -         15.163      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_8       ARI1     FCO      Out     0.016     15.179      -         
mult1_un110_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_9       ARI1     FCI      In      -         15.179      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_9       ARI1     FCO      Out     0.016     15.195      -         
mult1_un110_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_10      ARI1     FCI      In      -         15.195      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_10      ARI1     FCO      Out     0.016     15.212      -         
mult1_un110_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_s_11        ARI1     FCI      In      -         15.212      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_s_11        ARI1     S        Out     0.073     15.285      -         
mult1_un110_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_2       ARI1     B        In      -         16.423      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_2       ARI1     FCO      Out     0.201     16.624      -         
mult1_un117_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_3       ARI1     FCI      In      -         16.624      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_3       ARI1     FCO      Out     0.016     16.640      -         
mult1_un117_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_4       ARI1     FCI      In      -         16.640      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_4       ARI1     FCO      Out     0.016     16.656      -         
mult1_un117_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_5       ARI1     FCI      In      -         16.656      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_5       ARI1     FCO      Out     0.016     16.672      -         
mult1_un117_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_6       ARI1     FCI      In      -         16.672      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_6       ARI1     FCO      Out     0.016     16.689      -         
mult1_un117_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_7       ARI1     FCI      In      -         16.689      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_7       ARI1     FCO      Out     0.016     16.705      -         
mult1_un117_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_8       ARI1     FCI      In      -         16.705      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_8       ARI1     FCO      Out     0.016     16.721      -         
mult1_un117_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_9       ARI1     FCI      In      -         16.721      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_9       ARI1     FCO      Out     0.016     16.738      -         
mult1_un117_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_10      ARI1     FCI      In      -         16.738      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_10      ARI1     FCO      Out     0.016     16.754      -         
mult1_un117_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_s_11        ARI1     FCI      In      -         16.754      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_s_11        ARI1     S        Out     0.073     16.827      -         
mult1_un117_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_2       ARI1     B        In      -         17.965      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_2       ARI1     FCO      Out     0.201     18.166      -         
mult1_un124_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_3       ARI1     FCI      In      -         18.166      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_3       ARI1     FCO      Out     0.016     18.182      -         
mult1_un124_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_4       ARI1     FCI      In      -         18.182      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_4       ARI1     FCO      Out     0.016     18.198      -         
mult1_un124_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_5       ARI1     FCI      In      -         18.198      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_5       ARI1     FCO      Out     0.016     18.215      -         
mult1_un124_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_6       ARI1     FCI      In      -         18.215      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_6       ARI1     FCO      Out     0.016     18.231      -         
mult1_un124_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_7       ARI1     FCI      In      -         18.231      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_7       ARI1     FCO      Out     0.016     18.247      -         
mult1_un124_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_8       ARI1     FCI      In      -         18.247      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_8       ARI1     FCO      Out     0.016     18.264      -         
mult1_un124_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_9       ARI1     FCI      In      -         18.264      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_9       ARI1     FCO      Out     0.016     18.280      -         
mult1_un124_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_10      ARI1     FCI      In      -         18.280      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_10      ARI1     FCO      Out     0.016     18.296      -         
mult1_un124_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_s_11        ARI1     FCI      In      -         18.296      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_s_11        ARI1     S        Out     0.073     18.369      -         
mult1_un124_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_2       ARI1     B        In      -         19.507      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_2       ARI1     FCO      Out     0.201     19.708      -         
mult1_un131_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_3       ARI1     FCI      In      -         19.708      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_3       ARI1     FCO      Out     0.016     19.724      -         
mult1_un131_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_4       ARI1     FCI      In      -         19.724      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_4       ARI1     FCO      Out     0.016     19.741      -         
mult1_un131_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_5       ARI1     FCI      In      -         19.741      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_5       ARI1     FCO      Out     0.016     19.757      -         
mult1_un131_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_6       ARI1     FCI      In      -         19.757      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_6       ARI1     FCO      Out     0.016     19.773      -         
mult1_un131_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_7       ARI1     FCI      In      -         19.773      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_7       ARI1     FCO      Out     0.016     19.790      -         
mult1_un131_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_8       ARI1     FCI      In      -         19.790      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_8       ARI1     FCO      Out     0.016     19.806      -         
mult1_un131_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_9       ARI1     FCI      In      -         19.806      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_9       ARI1     FCO      Out     0.016     19.822      -         
mult1_un131_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_10      ARI1     FCI      In      -         19.822      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_10      ARI1     FCO      Out     0.016     19.839      -         
mult1_un131_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_s_11        ARI1     FCI      In      -         19.839      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_s_11        ARI1     S        Out     0.073     19.912      -         
mult1_un131_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_2       ARI1     B        In      -         21.050      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_2       ARI1     FCO      Out     0.201     21.250      -         
mult1_un138_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_3       ARI1     FCI      In      -         21.250      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_3       ARI1     FCO      Out     0.016     21.267      -         
mult1_un138_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_4       ARI1     FCI      In      -         21.267      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_4       ARI1     FCO      Out     0.016     21.283      -         
mult1_un138_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_5       ARI1     FCI      In      -         21.283      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_5       ARI1     FCO      Out     0.016     21.299      -         
mult1_un138_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_6       ARI1     FCI      In      -         21.299      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_6       ARI1     FCO      Out     0.016     21.316      -         
mult1_un138_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_7       ARI1     FCI      In      -         21.316      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_7       ARI1     FCO      Out     0.016     21.332      -         
mult1_un138_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_8       ARI1     FCI      In      -         21.332      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_8       ARI1     FCO      Out     0.016     21.348      -         
mult1_un138_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_9       ARI1     FCI      In      -         21.348      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_9       ARI1     FCO      Out     0.016     21.365      -         
mult1_un138_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_10      ARI1     FCI      In      -         21.365      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_10      ARI1     FCO      Out     0.016     21.381      -         
mult1_un138_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_s_11        ARI1     FCI      In      -         21.381      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_s_11        ARI1     S        Out     0.073     21.454      -         
mult1_un138_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_2       ARI1     B        In      -         22.592      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_2       ARI1     FCO      Out     0.201     22.793      -         
mult1_un145_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_3       ARI1     FCI      In      -         22.793      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_3       ARI1     FCO      Out     0.016     22.809      -         
mult1_un145_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_4       ARI1     FCI      In      -         22.809      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_4       ARI1     FCO      Out     0.016     22.825      -         
mult1_un145_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_5       ARI1     FCI      In      -         22.825      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_5       ARI1     FCO      Out     0.016     22.842      -         
mult1_un145_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_6       ARI1     FCI      In      -         22.842      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_6       ARI1     FCO      Out     0.016     22.858      -         
mult1_un145_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_7       ARI1     FCI      In      -         22.858      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_7       ARI1     FCO      Out     0.016     22.874      -         
mult1_un145_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_8       ARI1     FCI      In      -         22.874      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_8       ARI1     FCO      Out     0.016     22.890      -         
mult1_un145_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_9       ARI1     FCI      In      -         22.890      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_9       ARI1     FCO      Out     0.016     22.907      -         
mult1_un145_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_10      ARI1     FCI      In      -         22.907      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_10      ARI1     FCO      Out     0.016     22.923      -         
mult1_un145_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_s_11        ARI1     FCI      In      -         22.923      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_s_11        ARI1     S        Out     0.073     22.996      -         
mult1_un145_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_2       ARI1     B        In      -         24.134      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_2       ARI1     FCO      Out     0.201     24.335      -         
mult1_un152_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_3       ARI1     FCI      In      -         24.335      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_3       ARI1     FCO      Out     0.016     24.351      -         
mult1_un152_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_4       ARI1     FCI      In      -         24.351      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_4       ARI1     FCO      Out     0.016     24.368      -         
mult1_un152_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_5       ARI1     FCI      In      -         24.368      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_5       ARI1     FCO      Out     0.016     24.384      -         
mult1_un152_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_6       ARI1     FCI      In      -         24.384      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_6       ARI1     FCO      Out     0.016     24.400      -         
mult1_un152_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_7       ARI1     FCI      In      -         24.400      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_7       ARI1     FCO      Out     0.016     24.416      -         
mult1_un152_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_8       ARI1     FCI      In      -         24.416      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_8       ARI1     FCO      Out     0.016     24.433      -         
mult1_un152_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_9       ARI1     FCI      In      -         24.433      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_9       ARI1     FCO      Out     0.016     24.449      -         
mult1_un152_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_10      ARI1     FCI      In      -         24.449      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_10      ARI1     FCO      Out     0.016     24.465      -         
mult1_un152_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_s_11        ARI1     FCI      In      -         24.465      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_s_11        ARI1     S        Out     0.073     24.538      -         
mult1_un152_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_1       ARI1     D        In      -         25.677      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_1       ARI1     FCO      Out     0.505     26.182      -         
mult1_un159_sum_cry_1                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_2       ARI1     FCI      In      -         26.182      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_2       ARI1     FCO      Out     0.016     26.198      -         
mult1_un159_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_3       ARI1     FCI      In      -         26.198      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_3       ARI1     FCO      Out     0.016     26.215      -         
mult1_un159_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_4       ARI1     FCI      In      -         26.215      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_4       ARI1     FCO      Out     0.016     26.231      -         
mult1_un159_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_5       ARI1     FCI      In      -         26.231      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_5       ARI1     FCO      Out     0.016     26.247      -         
mult1_un159_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_6       ARI1     FCI      In      -         26.247      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_6       ARI1     FCO      Out     0.016     26.263      -         
mult1_un159_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_7       ARI1     FCI      In      -         26.263      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_7       ARI1     FCO      Out     0.016     26.280      -         
mult1_un159_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_8       ARI1     FCI      In      -         26.280      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_8       ARI1     FCO      Out     0.016     26.296      -         
mult1_un159_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_9       ARI1     FCI      In      -         26.296      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_9       ARI1     FCO      Out     0.016     26.312      -         
mult1_un159_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_10      ARI1     FCI      In      -         26.312      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_10      ARI1     FCO      Out     0.016     26.329      -         
mult1_un159_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_s_11        ARI1     FCI      In      -         26.329      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_s_11        ARI1     S        Out     0.073     26.402      -         
mult1_un159_sum_s_11_S                                                             Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_i_0[13]     CFG1     A        In      -         27.519      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_i_0[13]     CFG1     Y        Out     0.103     27.622      -         
mult1_un159_sum_i_0[13]                                                            Net      -        -       0.159     -           1         
Echo_control_0.pulse_meash_0.tim[0]                                                SLE      D        In      -         27.780      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 28.036 is 7.938(28.3%) logic and 20.098(71.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      27.780
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.036

    Number of logic level(s):                143
    Starting point:                          Echo_control_0.pulse_meash_0.i_fast[21] / Q
    Ending point:                            Echo_control_0.pulse_meash_0.tim[0] / D
    The start point is clocked by            Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
Echo_control_0.pulse_meash_0.i_fast[21]                                            SLE      Q        Out     0.108     0.108       -         
i_fast[21]                                                                         Net      -        -       0.674     -           2         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un47_sum_cry_3        ARI1     D        In      -         0.783       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un47_sum_cry_3        ARI1     S        Out     0.627     1.410       -         
mult1_un47_sum_cry_3_S                                                             Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un54_sum_cry_4        ARI1     B        In      -         2.527       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un54_sum_cry_4        ARI1     S        Out     0.308     2.835       -         
mult1_un61_sum_axb_5                                                               Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un61_sum_cry_5        ARI1     B        In      -         3.952       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un61_sum_cry_5        ARI1     S        Out     0.308     4.260       -         
mult1_un61_sum_cry_5_S                                                             Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_6        ARI1     B        In      -         5.378       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_6        ARI1     FCO      Out     0.201     5.578       -         
mult1_un68_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_7        ARI1     FCI      In      -         5.578       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_7        ARI1     FCO      Out     0.016     5.595       -         
mult1_un68_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_8        ARI1     FCI      In      -         5.595       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_8        ARI1     FCO      Out     0.016     5.611       -         
mult1_un68_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_9        ARI1     FCI      In      -         5.611       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_9        ARI1     FCO      Out     0.016     5.627       -         
mult1_un68_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_10       ARI1     FCI      In      -         5.627       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_10       ARI1     FCO      Out     0.016     5.643       -         
mult1_un68_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_s_11         ARI1     FCI      In      -         5.643       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_s_11         ARI1     S        Out     0.073     5.716       -         
mult1_un68_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_2        ARI1     B        In      -         6.855       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_2        ARI1     FCO      Out     0.201     7.055       -         
mult1_un75_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_3        ARI1     FCI      In      -         7.055       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_3        ARI1     FCO      Out     0.016     7.072       -         
mult1_un75_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_4        ARI1     FCI      In      -         7.072       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_4        ARI1     FCO      Out     0.016     7.088       -         
mult1_un75_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_5        ARI1     FCI      In      -         7.088       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_5        ARI1     FCO      Out     0.016     7.104       -         
mult1_un75_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_6        ARI1     FCI      In      -         7.104       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_6        ARI1     FCO      Out     0.016     7.120       -         
mult1_un75_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_7        ARI1     FCI      In      -         7.120       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_7        ARI1     FCO      Out     0.016     7.137       -         
mult1_un75_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_8        ARI1     FCI      In      -         7.137       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_8        ARI1     FCO      Out     0.016     7.153       -         
mult1_un75_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_9        ARI1     FCI      In      -         7.153       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_9        ARI1     FCO      Out     0.016     7.169       -         
mult1_un75_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_10       ARI1     FCI      In      -         7.169       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_10       ARI1     FCO      Out     0.016     7.186       -         
mult1_un75_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_s_11         ARI1     FCI      In      -         7.186       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_s_11         ARI1     S        Out     0.073     7.259       -         
mult1_un75_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_2        ARI1     B        In      -         8.397       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_2        ARI1     FCO      Out     0.201     8.598       -         
mult1_un82_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_3        ARI1     FCI      In      -         8.598       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_3        ARI1     FCO      Out     0.016     8.614       -         
mult1_un82_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_4        ARI1     FCI      In      -         8.614       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_4        ARI1     FCO      Out     0.016     8.630       -         
mult1_un82_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_5        ARI1     FCI      In      -         8.630       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_5        ARI1     FCO      Out     0.016     8.646       -         
mult1_un82_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_6        ARI1     FCI      In      -         8.646       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_6        ARI1     FCO      Out     0.016     8.663       -         
mult1_un82_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_7        ARI1     FCI      In      -         8.663       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_7        ARI1     FCO      Out     0.016     8.679       -         
mult1_un82_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_8        ARI1     FCI      In      -         8.679       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_8        ARI1     FCO      Out     0.016     8.695       -         
mult1_un82_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_9        ARI1     FCI      In      -         8.695       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_9        ARI1     FCO      Out     0.016     8.712       -         
mult1_un82_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_10       ARI1     FCI      In      -         8.712       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_10       ARI1     FCO      Out     0.016     8.728       -         
mult1_un82_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_s_11         ARI1     FCI      In      -         8.728       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_s_11         ARI1     S        Out     0.073     8.801       -         
mult1_un82_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_1        ARI1     B        In      -         9.939       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_1        ARI1     FCO      Out     0.185     10.124      -         
mult1_un89_sum_cry_1                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_2        ARI1     FCI      In      -         10.124      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_2        ARI1     FCO      Out     0.015     10.138      -         
mult1_un89_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_3        ARI1     FCI      In      -         10.138      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_3        ARI1     FCO      Out     0.015     10.153      -         
mult1_un89_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_4        ARI1     FCI      In      -         10.153      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_4        ARI1     FCO      Out     0.015     10.168      -         
mult1_un89_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_5        ARI1     FCI      In      -         10.168      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_5        ARI1     FCO      Out     0.015     10.182      -         
mult1_un89_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_6        ARI1     FCI      In      -         10.182      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_6        ARI1     FCO      Out     0.015     10.197      -         
mult1_un89_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_7        ARI1     FCI      In      -         10.197      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_7        ARI1     FCO      Out     0.015     10.211      -         
mult1_un89_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_8        ARI1     FCI      In      -         10.211      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_8        ARI1     FCO      Out     0.015     10.226      -         
mult1_un89_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_9        ARI1     FCI      In      -         10.226      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_9        ARI1     FCO      Out     0.015     10.241      -         
mult1_un89_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_10       ARI1     FCI      In      -         10.241      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_10       ARI1     FCO      Out     0.015     10.255      -         
mult1_un89_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_s_11         ARI1     FCI      In      -         10.255      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_s_11         ARI1     S        Out     0.082     10.337      -         
mult1_un89_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_2        ARI1     B        In      -         11.475      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_2        ARI1     FCO      Out     0.201     11.676      -         
mult1_un96_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_3        ARI1     FCI      In      -         11.676      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_3        ARI1     FCO      Out     0.016     11.692      -         
mult1_un96_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_4        ARI1     FCI      In      -         11.692      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_4        ARI1     FCO      Out     0.016     11.708      -         
mult1_un96_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_5        ARI1     FCI      In      -         11.708      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_5        ARI1     FCO      Out     0.016     11.725      -         
mult1_un96_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_6        ARI1     FCI      In      -         11.725      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_6        ARI1     FCO      Out     0.016     11.741      -         
mult1_un96_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_7        ARI1     FCI      In      -         11.741      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_7        ARI1     FCO      Out     0.016     11.757      -         
mult1_un96_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_8        ARI1     FCI      In      -         11.757      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_8        ARI1     FCO      Out     0.016     11.774      -         
mult1_un96_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_9        ARI1     FCI      In      -         11.774      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_9        ARI1     FCO      Out     0.016     11.790      -         
mult1_un96_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_10       ARI1     FCI      In      -         11.790      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_10       ARI1     FCO      Out     0.016     11.806      -         
mult1_un96_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_s_11         ARI1     FCI      In      -         11.806      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_s_11         ARI1     S        Out     0.073     11.879      -         
mult1_un96_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_2       ARI1     B        In      -         13.017      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_2       ARI1     FCO      Out     0.201     13.218      -         
mult1_un103_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_3       ARI1     FCI      In      -         13.218      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_3       ARI1     FCO      Out     0.016     13.234      -         
mult1_un103_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_4       ARI1     FCI      In      -         13.234      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_4       ARI1     FCO      Out     0.016     13.251      -         
mult1_un103_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_5       ARI1     FCI      In      -         13.251      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_5       ARI1     FCO      Out     0.016     13.267      -         
mult1_un103_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_6       ARI1     FCI      In      -         13.267      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_6       ARI1     FCO      Out     0.016     13.283      -         
mult1_un103_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_7       ARI1     FCI      In      -         13.283      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_7       ARI1     FCO      Out     0.016     13.300      -         
mult1_un103_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_8       ARI1     FCI      In      -         13.300      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_8       ARI1     FCO      Out     0.016     13.316      -         
mult1_un103_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_9       ARI1     FCI      In      -         13.316      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_9       ARI1     FCO      Out     0.016     13.332      -         
mult1_un103_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_10      ARI1     FCI      In      -         13.332      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_10      ARI1     FCO      Out     0.016     13.348      -         
mult1_un103_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_s_11        ARI1     FCI      In      -         13.348      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_s_11        ARI1     S        Out     0.073     13.421      -         
mult1_un103_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_1       ARI1     D        In      -         14.560      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_1       ARI1     FCO      Out     0.505     15.065      -         
mult1_un110_sum_cry_1                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_2       ARI1     FCI      In      -         15.065      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_2       ARI1     FCO      Out     0.016     15.081      -         
mult1_un110_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_3       ARI1     FCI      In      -         15.081      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_3       ARI1     FCO      Out     0.016     15.098      -         
mult1_un110_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_4       ARI1     FCI      In      -         15.098      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_4       ARI1     FCO      Out     0.016     15.114      -         
mult1_un110_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_5       ARI1     FCI      In      -         15.114      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_5       ARI1     FCO      Out     0.016     15.130      -         
mult1_un110_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_6       ARI1     FCI      In      -         15.130      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_6       ARI1     FCO      Out     0.016     15.146      -         
mult1_un110_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_7       ARI1     FCI      In      -         15.146      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_7       ARI1     FCO      Out     0.016     15.163      -         
mult1_un110_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_8       ARI1     FCI      In      -         15.163      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_8       ARI1     FCO      Out     0.016     15.179      -         
mult1_un110_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_9       ARI1     FCI      In      -         15.179      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_9       ARI1     FCO      Out     0.016     15.195      -         
mult1_un110_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_10      ARI1     FCI      In      -         15.195      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_10      ARI1     FCO      Out     0.016     15.212      -         
mult1_un110_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_s_11        ARI1     FCI      In      -         15.212      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_s_11        ARI1     S        Out     0.073     15.285      -         
mult1_un110_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_2       ARI1     B        In      -         16.423      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_2       ARI1     FCO      Out     0.201     16.624      -         
mult1_un117_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_3       ARI1     FCI      In      -         16.624      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_3       ARI1     FCO      Out     0.016     16.640      -         
mult1_un117_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_4       ARI1     FCI      In      -         16.640      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_4       ARI1     FCO      Out     0.016     16.656      -         
mult1_un117_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_5       ARI1     FCI      In      -         16.656      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_5       ARI1     FCO      Out     0.016     16.672      -         
mult1_un117_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_6       ARI1     FCI      In      -         16.672      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_6       ARI1     FCO      Out     0.016     16.689      -         
mult1_un117_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_7       ARI1     FCI      In      -         16.689      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_7       ARI1     FCO      Out     0.016     16.705      -         
mult1_un117_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_8       ARI1     FCI      In      -         16.705      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_8       ARI1     FCO      Out     0.016     16.721      -         
mult1_un117_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_9       ARI1     FCI      In      -         16.721      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_9       ARI1     FCO      Out     0.016     16.738      -         
mult1_un117_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_10      ARI1     FCI      In      -         16.738      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_10      ARI1     FCO      Out     0.016     16.754      -         
mult1_un117_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_s_11        ARI1     FCI      In      -         16.754      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_s_11        ARI1     S        Out     0.073     16.827      -         
mult1_un117_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_2       ARI1     B        In      -         17.965      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_2       ARI1     FCO      Out     0.201     18.166      -         
mult1_un124_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_3       ARI1     FCI      In      -         18.166      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_3       ARI1     FCO      Out     0.016     18.182      -         
mult1_un124_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_4       ARI1     FCI      In      -         18.182      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_4       ARI1     FCO      Out     0.016     18.198      -         
mult1_un124_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_5       ARI1     FCI      In      -         18.198      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_5       ARI1     FCO      Out     0.016     18.215      -         
mult1_un124_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_6       ARI1     FCI      In      -         18.215      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_6       ARI1     FCO      Out     0.016     18.231      -         
mult1_un124_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_7       ARI1     FCI      In      -         18.231      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_7       ARI1     FCO      Out     0.016     18.247      -         
mult1_un124_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_8       ARI1     FCI      In      -         18.247      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_8       ARI1     FCO      Out     0.016     18.264      -         
mult1_un124_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_9       ARI1     FCI      In      -         18.264      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_9       ARI1     FCO      Out     0.016     18.280      -         
mult1_un124_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_10      ARI1     FCI      In      -         18.280      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_10      ARI1     FCO      Out     0.016     18.296      -         
mult1_un124_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_s_11        ARI1     FCI      In      -         18.296      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_s_11        ARI1     S        Out     0.073     18.369      -         
mult1_un124_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_2       ARI1     B        In      -         19.507      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_2       ARI1     FCO      Out     0.201     19.708      -         
mult1_un131_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_3       ARI1     FCI      In      -         19.708      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_3       ARI1     FCO      Out     0.016     19.724      -         
mult1_un131_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_4       ARI1     FCI      In      -         19.724      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_4       ARI1     FCO      Out     0.016     19.741      -         
mult1_un131_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_5       ARI1     FCI      In      -         19.741      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_5       ARI1     FCO      Out     0.016     19.757      -         
mult1_un131_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_6       ARI1     FCI      In      -         19.757      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_6       ARI1     FCO      Out     0.016     19.773      -         
mult1_un131_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_7       ARI1     FCI      In      -         19.773      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_7       ARI1     FCO      Out     0.016     19.790      -         
mult1_un131_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_8       ARI1     FCI      In      -         19.790      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_8       ARI1     FCO      Out     0.016     19.806      -         
mult1_un131_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_9       ARI1     FCI      In      -         19.806      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_9       ARI1     FCO      Out     0.016     19.822      -         
mult1_un131_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_10      ARI1     FCI      In      -         19.822      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_10      ARI1     FCO      Out     0.016     19.839      -         
mult1_un131_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_s_11        ARI1     FCI      In      -         19.839      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_s_11        ARI1     S        Out     0.073     19.912      -         
mult1_un131_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_2       ARI1     B        In      -         21.050      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_2       ARI1     FCO      Out     0.201     21.250      -         
mult1_un138_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_3       ARI1     FCI      In      -         21.250      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_3       ARI1     FCO      Out     0.016     21.267      -         
mult1_un138_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_4       ARI1     FCI      In      -         21.267      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_4       ARI1     FCO      Out     0.016     21.283      -         
mult1_un138_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_5       ARI1     FCI      In      -         21.283      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_5       ARI1     FCO      Out     0.016     21.299      -         
mult1_un138_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_6       ARI1     FCI      In      -         21.299      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_6       ARI1     FCO      Out     0.016     21.316      -         
mult1_un138_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_7       ARI1     FCI      In      -         21.316      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_7       ARI1     FCO      Out     0.016     21.332      -         
mult1_un138_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_8       ARI1     FCI      In      -         21.332      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_8       ARI1     FCO      Out     0.016     21.348      -         
mult1_un138_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_9       ARI1     FCI      In      -         21.348      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_9       ARI1     FCO      Out     0.016     21.365      -         
mult1_un138_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_10      ARI1     FCI      In      -         21.365      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_10      ARI1     FCO      Out     0.016     21.381      -         
mult1_un138_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_s_11        ARI1     FCI      In      -         21.381      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_s_11        ARI1     S        Out     0.073     21.454      -         
mult1_un138_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_2       ARI1     B        In      -         22.592      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_2       ARI1     FCO      Out     0.201     22.793      -         
mult1_un145_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_3       ARI1     FCI      In      -         22.793      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_3       ARI1     FCO      Out     0.016     22.809      -         
mult1_un145_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_4       ARI1     FCI      In      -         22.809      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_4       ARI1     FCO      Out     0.016     22.825      -         
mult1_un145_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_5       ARI1     FCI      In      -         22.825      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_5       ARI1     FCO      Out     0.016     22.842      -         
mult1_un145_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_6       ARI1     FCI      In      -         22.842      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_6       ARI1     FCO      Out     0.016     22.858      -         
mult1_un145_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_7       ARI1     FCI      In      -         22.858      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_7       ARI1     FCO      Out     0.016     22.874      -         
mult1_un145_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_8       ARI1     FCI      In      -         22.874      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_8       ARI1     FCO      Out     0.016     22.890      -         
mult1_un145_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_9       ARI1     FCI      In      -         22.890      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_9       ARI1     FCO      Out     0.016     22.907      -         
mult1_un145_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_10      ARI1     FCI      In      -         22.907      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_10      ARI1     FCO      Out     0.016     22.923      -         
mult1_un145_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_s_11        ARI1     FCI      In      -         22.923      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_s_11        ARI1     S        Out     0.073     22.996      -         
mult1_un145_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_2       ARI1     B        In      -         24.134      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_2       ARI1     FCO      Out     0.201     24.335      -         
mult1_un152_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_3       ARI1     FCI      In      -         24.335      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_3       ARI1     FCO      Out     0.016     24.351      -         
mult1_un152_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_4       ARI1     FCI      In      -         24.351      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_4       ARI1     FCO      Out     0.016     24.368      -         
mult1_un152_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_5       ARI1     FCI      In      -         24.368      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_5       ARI1     FCO      Out     0.016     24.384      -         
mult1_un152_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_6       ARI1     FCI      In      -         24.384      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_6       ARI1     FCO      Out     0.016     24.400      -         
mult1_un152_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_7       ARI1     FCI      In      -         24.400      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_7       ARI1     FCO      Out     0.016     24.416      -         
mult1_un152_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_8       ARI1     FCI      In      -         24.416      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_8       ARI1     FCO      Out     0.016     24.433      -         
mult1_un152_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_9       ARI1     FCI      In      -         24.433      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_9       ARI1     FCO      Out     0.016     24.449      -         
mult1_un152_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_10      ARI1     FCI      In      -         24.449      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_10      ARI1     FCO      Out     0.016     24.465      -         
mult1_un152_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_s_11        ARI1     FCI      In      -         24.465      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_s_11        ARI1     S        Out     0.073     24.538      -         
mult1_un152_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_1       ARI1     D        In      -         25.677      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_1       ARI1     FCO      Out     0.505     26.182      -         
mult1_un159_sum_cry_1                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_2       ARI1     FCI      In      -         26.182      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_2       ARI1     FCO      Out     0.016     26.198      -         
mult1_un159_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_3       ARI1     FCI      In      -         26.198      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_3       ARI1     FCO      Out     0.016     26.215      -         
mult1_un159_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_4       ARI1     FCI      In      -         26.215      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_4       ARI1     FCO      Out     0.016     26.231      -         
mult1_un159_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_5       ARI1     FCI      In      -         26.231      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_5       ARI1     FCO      Out     0.016     26.247      -         
mult1_un159_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_6       ARI1     FCI      In      -         26.247      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_6       ARI1     FCO      Out     0.016     26.263      -         
mult1_un159_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_7       ARI1     FCI      In      -         26.263      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_7       ARI1     FCO      Out     0.016     26.280      -         
mult1_un159_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_8       ARI1     FCI      In      -         26.280      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_8       ARI1     FCO      Out     0.016     26.296      -         
mult1_un159_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_9       ARI1     FCI      In      -         26.296      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_9       ARI1     FCO      Out     0.016     26.312      -         
mult1_un159_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_10      ARI1     FCI      In      -         26.312      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_10      ARI1     FCO      Out     0.016     26.329      -         
mult1_un159_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_s_11        ARI1     FCI      In      -         26.329      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_s_11        ARI1     S        Out     0.073     26.402      -         
mult1_un159_sum_s_11_S                                                             Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_i_0[13]     CFG1     A        In      -         27.519      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_i_0[13]     CFG1     Y        Out     0.103     27.622      -         
mult1_un159_sum_i_0[13]                                                            Net      -        -       0.159     -           1         
Echo_control_0.pulse_meash_0.tim[0]                                                SLE      D        In      -         27.780      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 28.036 is 7.938(28.3%) logic and 20.098(71.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      27.780
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.036

    Number of logic level(s):                143
    Starting point:                          Echo_control_0.pulse_meash_0.i_fast[21] / Q
    Ending point:                            Echo_control_0.pulse_meash_0.tim[0] / D
    The start point is clocked by            Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
Echo_control_0.pulse_meash_0.i_fast[21]                                            SLE      Q        Out     0.108     0.108       -         
i_fast[21]                                                                         Net      -        -       0.674     -           2         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un47_sum_cry_3        ARI1     D        In      -         0.783       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un47_sum_cry_3        ARI1     S        Out     0.627     1.410       -         
mult1_un47_sum_cry_3_S                                                             Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un54_sum_cry_4        ARI1     B        In      -         2.527       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un54_sum_cry_4        ARI1     S        Out     0.308     2.835       -         
mult1_un61_sum_axb_5                                                               Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un61_sum_cry_5        ARI1     B        In      -         3.952       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un61_sum_cry_5        ARI1     S        Out     0.308     4.260       -         
mult1_un61_sum_cry_5_S                                                             Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_6        ARI1     B        In      -         5.378       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_6        ARI1     FCO      Out     0.201     5.578       -         
mult1_un68_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_7        ARI1     FCI      In      -         5.578       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_7        ARI1     FCO      Out     0.016     5.595       -         
mult1_un68_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_8        ARI1     FCI      In      -         5.595       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_8        ARI1     FCO      Out     0.016     5.611       -         
mult1_un68_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_9        ARI1     FCI      In      -         5.611       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_9        ARI1     FCO      Out     0.016     5.627       -         
mult1_un68_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_10       ARI1     FCI      In      -         5.627       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_cry_10       ARI1     FCO      Out     0.016     5.643       -         
mult1_un68_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_s_11         ARI1     FCI      In      -         5.643       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un68_sum_s_11         ARI1     S        Out     0.073     5.716       -         
mult1_un68_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_2        ARI1     B        In      -         6.855       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_2        ARI1     FCO      Out     0.201     7.055       -         
mult1_un75_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_3        ARI1     FCI      In      -         7.055       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_3        ARI1     FCO      Out     0.016     7.072       -         
mult1_un75_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_4        ARI1     FCI      In      -         7.072       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_4        ARI1     FCO      Out     0.016     7.088       -         
mult1_un75_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_5        ARI1     FCI      In      -         7.088       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_5        ARI1     FCO      Out     0.016     7.104       -         
mult1_un75_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_6        ARI1     FCI      In      -         7.104       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_6        ARI1     FCO      Out     0.016     7.120       -         
mult1_un75_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_7        ARI1     FCI      In      -         7.120       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_7        ARI1     FCO      Out     0.016     7.137       -         
mult1_un75_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_8        ARI1     FCI      In      -         7.137       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_8        ARI1     FCO      Out     0.016     7.153       -         
mult1_un75_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_9        ARI1     FCI      In      -         7.153       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_9        ARI1     FCO      Out     0.016     7.169       -         
mult1_un75_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_10       ARI1     FCI      In      -         7.169       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_cry_10       ARI1     FCO      Out     0.016     7.186       -         
mult1_un75_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_s_11         ARI1     FCI      In      -         7.186       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un75_sum_s_11         ARI1     S        Out     0.073     7.259       -         
mult1_un75_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_2        ARI1     B        In      -         8.397       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_2        ARI1     FCO      Out     0.201     8.598       -         
mult1_un82_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_3        ARI1     FCI      In      -         8.598       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_3        ARI1     FCO      Out     0.016     8.614       -         
mult1_un82_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_4        ARI1     FCI      In      -         8.614       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_4        ARI1     FCO      Out     0.016     8.630       -         
mult1_un82_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_5        ARI1     FCI      In      -         8.630       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_5        ARI1     FCO      Out     0.016     8.646       -         
mult1_un82_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_6        ARI1     FCI      In      -         8.646       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_6        ARI1     FCO      Out     0.016     8.663       -         
mult1_un82_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_7        ARI1     FCI      In      -         8.663       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_7        ARI1     FCO      Out     0.016     8.679       -         
mult1_un82_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_8        ARI1     FCI      In      -         8.679       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_8        ARI1     FCO      Out     0.016     8.695       -         
mult1_un82_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_9        ARI1     FCI      In      -         8.695       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_9        ARI1     FCO      Out     0.016     8.712       -         
mult1_un82_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_10       ARI1     FCI      In      -         8.712       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_cry_10       ARI1     FCO      Out     0.016     8.728       -         
mult1_un82_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_s_11         ARI1     FCI      In      -         8.728       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un82_sum_s_11         ARI1     S        Out     0.073     8.801       -         
mult1_un82_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_2        ARI1     B        In      -         9.939       -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_2        ARI1     FCO      Out     0.201     10.140      -         
mult1_un89_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_3        ARI1     FCI      In      -         10.140      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_3        ARI1     FCO      Out     0.016     10.156      -         
mult1_un89_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_4        ARI1     FCI      In      -         10.156      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_4        ARI1     FCO      Out     0.016     10.172      -         
mult1_un89_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_5        ARI1     FCI      In      -         10.172      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_5        ARI1     FCO      Out     0.016     10.189      -         
mult1_un89_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_6        ARI1     FCI      In      -         10.189      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_6        ARI1     FCO      Out     0.016     10.205      -         
mult1_un89_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_7        ARI1     FCI      In      -         10.205      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_7        ARI1     FCO      Out     0.016     10.221      -         
mult1_un89_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_8        ARI1     FCI      In      -         10.221      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_8        ARI1     FCO      Out     0.016     10.238      -         
mult1_un89_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_9        ARI1     FCI      In      -         10.238      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_9        ARI1     FCO      Out     0.016     10.254      -         
mult1_un89_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_10       ARI1     FCI      In      -         10.254      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_cry_10       ARI1     FCO      Out     0.016     10.270      -         
mult1_un89_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_s_11         ARI1     FCI      In      -         10.270      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un89_sum_s_11         ARI1     S        Out     0.073     10.343      -         
mult1_un89_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_1        ARI1     B        In      -         11.482      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_1        ARI1     FCO      Out     0.185     11.666      -         
mult1_un96_sum_cry_1                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_2        ARI1     FCI      In      -         11.666      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_2        ARI1     FCO      Out     0.015     11.681      -         
mult1_un96_sum_cry_2                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_3        ARI1     FCI      In      -         11.681      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_3        ARI1     FCO      Out     0.015     11.695      -         
mult1_un96_sum_cry_3                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_4        ARI1     FCI      In      -         11.695      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_4        ARI1     FCO      Out     0.015     11.710      -         
mult1_un96_sum_cry_4                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_5        ARI1     FCI      In      -         11.710      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_5        ARI1     FCO      Out     0.015     11.724      -         
mult1_un96_sum_cry_5                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_6        ARI1     FCI      In      -         11.724      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_6        ARI1     FCO      Out     0.015     11.739      -         
mult1_un96_sum_cry_6                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_7        ARI1     FCI      In      -         11.739      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_7        ARI1     FCO      Out     0.015     11.754      -         
mult1_un96_sum_cry_7                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_8        ARI1     FCI      In      -         11.754      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_8        ARI1     FCO      Out     0.015     11.768      -         
mult1_un96_sum_cry_8                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_9        ARI1     FCI      In      -         11.768      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_9        ARI1     FCO      Out     0.015     11.783      -         
mult1_un96_sum_cry_9                                                               Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_10       ARI1     FCI      In      -         11.783      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_cry_10       ARI1     FCO      Out     0.015     11.797      -         
mult1_un96_sum_cry_10                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_s_11         ARI1     FCI      In      -         11.797      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un96_sum_s_11         ARI1     S        Out     0.082     11.879      -         
mult1_un96_sum_s_11_S                                                              Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_2       ARI1     B        In      -         13.017      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_2       ARI1     FCO      Out     0.201     13.218      -         
mult1_un103_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_3       ARI1     FCI      In      -         13.218      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_3       ARI1     FCO      Out     0.016     13.234      -         
mult1_un103_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_4       ARI1     FCI      In      -         13.234      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_4       ARI1     FCO      Out     0.016     13.251      -         
mult1_un103_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_5       ARI1     FCI      In      -         13.251      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_5       ARI1     FCO      Out     0.016     13.267      -         
mult1_un103_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_6       ARI1     FCI      In      -         13.267      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_6       ARI1     FCO      Out     0.016     13.283      -         
mult1_un103_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_7       ARI1     FCI      In      -         13.283      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_7       ARI1     FCO      Out     0.016     13.300      -         
mult1_un103_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_8       ARI1     FCI      In      -         13.300      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_8       ARI1     FCO      Out     0.016     13.316      -         
mult1_un103_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_9       ARI1     FCI      In      -         13.316      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_9       ARI1     FCO      Out     0.016     13.332      -         
mult1_un103_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_10      ARI1     FCI      In      -         13.332      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_cry_10      ARI1     FCO      Out     0.016     13.348      -         
mult1_un103_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_s_11        ARI1     FCI      In      -         13.348      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un103_sum_s_11        ARI1     S        Out     0.073     13.421      -         
mult1_un103_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_1       ARI1     D        In      -         14.560      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_1       ARI1     FCO      Out     0.505     15.065      -         
mult1_un110_sum_cry_1                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_2       ARI1     FCI      In      -         15.065      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_2       ARI1     FCO      Out     0.016     15.081      -         
mult1_un110_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_3       ARI1     FCI      In      -         15.081      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_3       ARI1     FCO      Out     0.016     15.098      -         
mult1_un110_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_4       ARI1     FCI      In      -         15.098      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_4       ARI1     FCO      Out     0.016     15.114      -         
mult1_un110_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_5       ARI1     FCI      In      -         15.114      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_5       ARI1     FCO      Out     0.016     15.130      -         
mult1_un110_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_6       ARI1     FCI      In      -         15.130      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_6       ARI1     FCO      Out     0.016     15.146      -         
mult1_un110_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_7       ARI1     FCI      In      -         15.146      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_7       ARI1     FCO      Out     0.016     15.163      -         
mult1_un110_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_8       ARI1     FCI      In      -         15.163      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_8       ARI1     FCO      Out     0.016     15.179      -         
mult1_un110_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_9       ARI1     FCI      In      -         15.179      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_9       ARI1     FCO      Out     0.016     15.195      -         
mult1_un110_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_10      ARI1     FCI      In      -         15.195      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_cry_10      ARI1     FCO      Out     0.016     15.212      -         
mult1_un110_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_s_11        ARI1     FCI      In      -         15.212      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un110_sum_s_11        ARI1     S        Out     0.073     15.285      -         
mult1_un110_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_2       ARI1     B        In      -         16.423      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_2       ARI1     FCO      Out     0.201     16.624      -         
mult1_un117_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_3       ARI1     FCI      In      -         16.624      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_3       ARI1     FCO      Out     0.016     16.640      -         
mult1_un117_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_4       ARI1     FCI      In      -         16.640      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_4       ARI1     FCO      Out     0.016     16.656      -         
mult1_un117_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_5       ARI1     FCI      In      -         16.656      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_5       ARI1     FCO      Out     0.016     16.672      -         
mult1_un117_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_6       ARI1     FCI      In      -         16.672      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_6       ARI1     FCO      Out     0.016     16.689      -         
mult1_un117_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_7       ARI1     FCI      In      -         16.689      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_7       ARI1     FCO      Out     0.016     16.705      -         
mult1_un117_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_8       ARI1     FCI      In      -         16.705      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_8       ARI1     FCO      Out     0.016     16.721      -         
mult1_un117_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_9       ARI1     FCI      In      -         16.721      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_9       ARI1     FCO      Out     0.016     16.738      -         
mult1_un117_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_10      ARI1     FCI      In      -         16.738      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_cry_10      ARI1     FCO      Out     0.016     16.754      -         
mult1_un117_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_s_11        ARI1     FCI      In      -         16.754      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un117_sum_s_11        ARI1     S        Out     0.073     16.827      -         
mult1_un117_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_2       ARI1     B        In      -         17.965      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_2       ARI1     FCO      Out     0.201     18.166      -         
mult1_un124_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_3       ARI1     FCI      In      -         18.166      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_3       ARI1     FCO      Out     0.016     18.182      -         
mult1_un124_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_4       ARI1     FCI      In      -         18.182      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_4       ARI1     FCO      Out     0.016     18.198      -         
mult1_un124_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_5       ARI1     FCI      In      -         18.198      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_5       ARI1     FCO      Out     0.016     18.215      -         
mult1_un124_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_6       ARI1     FCI      In      -         18.215      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_6       ARI1     FCO      Out     0.016     18.231      -         
mult1_un124_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_7       ARI1     FCI      In      -         18.231      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_7       ARI1     FCO      Out     0.016     18.247      -         
mult1_un124_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_8       ARI1     FCI      In      -         18.247      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_8       ARI1     FCO      Out     0.016     18.264      -         
mult1_un124_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_9       ARI1     FCI      In      -         18.264      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_9       ARI1     FCO      Out     0.016     18.280      -         
mult1_un124_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_10      ARI1     FCI      In      -         18.280      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_cry_10      ARI1     FCO      Out     0.016     18.296      -         
mult1_un124_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_s_11        ARI1     FCI      In      -         18.296      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un124_sum_s_11        ARI1     S        Out     0.073     18.369      -         
mult1_un124_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_2       ARI1     B        In      -         19.507      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_2       ARI1     FCO      Out     0.201     19.708      -         
mult1_un131_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_3       ARI1     FCI      In      -         19.708      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_3       ARI1     FCO      Out     0.016     19.724      -         
mult1_un131_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_4       ARI1     FCI      In      -         19.724      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_4       ARI1     FCO      Out     0.016     19.741      -         
mult1_un131_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_5       ARI1     FCI      In      -         19.741      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_5       ARI1     FCO      Out     0.016     19.757      -         
mult1_un131_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_6       ARI1     FCI      In      -         19.757      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_6       ARI1     FCO      Out     0.016     19.773      -         
mult1_un131_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_7       ARI1     FCI      In      -         19.773      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_7       ARI1     FCO      Out     0.016     19.790      -         
mult1_un131_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_8       ARI1     FCI      In      -         19.790      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_8       ARI1     FCO      Out     0.016     19.806      -         
mult1_un131_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_9       ARI1     FCI      In      -         19.806      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_9       ARI1     FCO      Out     0.016     19.822      -         
mult1_un131_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_10      ARI1     FCI      In      -         19.822      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_cry_10      ARI1     FCO      Out     0.016     19.839      -         
mult1_un131_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_s_11        ARI1     FCI      In      -         19.839      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un131_sum_s_11        ARI1     S        Out     0.073     19.912      -         
mult1_un131_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_2       ARI1     B        In      -         21.050      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_2       ARI1     FCO      Out     0.201     21.250      -         
mult1_un138_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_3       ARI1     FCI      In      -         21.250      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_3       ARI1     FCO      Out     0.016     21.267      -         
mult1_un138_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_4       ARI1     FCI      In      -         21.267      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_4       ARI1     FCO      Out     0.016     21.283      -         
mult1_un138_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_5       ARI1     FCI      In      -         21.283      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_5       ARI1     FCO      Out     0.016     21.299      -         
mult1_un138_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_6       ARI1     FCI      In      -         21.299      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_6       ARI1     FCO      Out     0.016     21.316      -         
mult1_un138_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_7       ARI1     FCI      In      -         21.316      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_7       ARI1     FCO      Out     0.016     21.332      -         
mult1_un138_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_8       ARI1     FCI      In      -         21.332      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_8       ARI1     FCO      Out     0.016     21.348      -         
mult1_un138_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_9       ARI1     FCI      In      -         21.348      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_9       ARI1     FCO      Out     0.016     21.365      -         
mult1_un138_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_10      ARI1     FCI      In      -         21.365      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_cry_10      ARI1     FCO      Out     0.016     21.381      -         
mult1_un138_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_s_11        ARI1     FCI      In      -         21.381      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un138_sum_s_11        ARI1     S        Out     0.073     21.454      -         
mult1_un138_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_2       ARI1     B        In      -         22.592      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_2       ARI1     FCO      Out     0.201     22.793      -         
mult1_un145_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_3       ARI1     FCI      In      -         22.793      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_3       ARI1     FCO      Out     0.016     22.809      -         
mult1_un145_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_4       ARI1     FCI      In      -         22.809      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_4       ARI1     FCO      Out     0.016     22.825      -         
mult1_un145_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_5       ARI1     FCI      In      -         22.825      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_5       ARI1     FCO      Out     0.016     22.842      -         
mult1_un145_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_6       ARI1     FCI      In      -         22.842      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_6       ARI1     FCO      Out     0.016     22.858      -         
mult1_un145_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_7       ARI1     FCI      In      -         22.858      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_7       ARI1     FCO      Out     0.016     22.874      -         
mult1_un145_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_8       ARI1     FCI      In      -         22.874      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_8       ARI1     FCO      Out     0.016     22.890      -         
mult1_un145_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_9       ARI1     FCI      In      -         22.890      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_9       ARI1     FCO      Out     0.016     22.907      -         
mult1_un145_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_10      ARI1     FCI      In      -         22.907      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_cry_10      ARI1     FCO      Out     0.016     22.923      -         
mult1_un145_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_s_11        ARI1     FCI      In      -         22.923      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un145_sum_s_11        ARI1     S        Out     0.073     22.996      -         
mult1_un145_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_2       ARI1     B        In      -         24.134      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_2       ARI1     FCO      Out     0.201     24.335      -         
mult1_un152_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_3       ARI1     FCI      In      -         24.335      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_3       ARI1     FCO      Out     0.016     24.351      -         
mult1_un152_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_4       ARI1     FCI      In      -         24.351      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_4       ARI1     FCO      Out     0.016     24.368      -         
mult1_un152_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_5       ARI1     FCI      In      -         24.368      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_5       ARI1     FCO      Out     0.016     24.384      -         
mult1_un152_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_6       ARI1     FCI      In      -         24.384      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_6       ARI1     FCO      Out     0.016     24.400      -         
mult1_un152_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_7       ARI1     FCI      In      -         24.400      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_7       ARI1     FCO      Out     0.016     24.416      -         
mult1_un152_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_8       ARI1     FCI      In      -         24.416      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_8       ARI1     FCO      Out     0.016     24.433      -         
mult1_un152_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_9       ARI1     FCI      In      -         24.433      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_9       ARI1     FCO      Out     0.016     24.449      -         
mult1_un152_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_10      ARI1     FCI      In      -         24.449      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_cry_10      ARI1     FCO      Out     0.016     24.465      -         
mult1_un152_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_s_11        ARI1     FCI      In      -         24.465      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un152_sum_s_11        ARI1     S        Out     0.073     24.538      -         
mult1_un152_sum_s_11_S                                                             Net      -        -       1.138     -           12        
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_1       ARI1     D        In      -         25.677      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_1       ARI1     FCO      Out     0.505     26.182      -         
mult1_un159_sum_cry_1                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_2       ARI1     FCI      In      -         26.182      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_2       ARI1     FCO      Out     0.016     26.198      -         
mult1_un159_sum_cry_2                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_3       ARI1     FCI      In      -         26.198      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_3       ARI1     FCO      Out     0.016     26.215      -         
mult1_un159_sum_cry_3                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_4       ARI1     FCI      In      -         26.215      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_4       ARI1     FCO      Out     0.016     26.231      -         
mult1_un159_sum_cry_4                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_5       ARI1     FCI      In      -         26.231      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_5       ARI1     FCO      Out     0.016     26.247      -         
mult1_un159_sum_cry_5                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_6       ARI1     FCI      In      -         26.247      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_6       ARI1     FCO      Out     0.016     26.263      -         
mult1_un159_sum_cry_6                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_7       ARI1     FCI      In      -         26.263      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_7       ARI1     FCO      Out     0.016     26.280      -         
mult1_un159_sum_cry_7                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_8       ARI1     FCI      In      -         26.280      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_8       ARI1     FCO      Out     0.016     26.296      -         
mult1_un159_sum_cry_8                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_9       ARI1     FCI      In      -         26.296      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_9       ARI1     FCO      Out     0.016     26.312      -         
mult1_un159_sum_cry_9                                                              Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_10      ARI1     FCI      In      -         26.312      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_cry_10      ARI1     FCO      Out     0.016     26.329      -         
mult1_un159_sum_cry_10                                                             Net      -        -       0.000     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_s_11        ARI1     FCI      In      -         26.329      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_s_11        ARI1     S        Out     0.073     26.402      -         
mult1_un159_sum_s_11_S                                                             Net      -        -       1.117     -           1         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_i_0[13]     CFG1     A        In      -         27.519      -         
Echo_control_0.pulse_meash_0.un5_tim.if_generate_plus\.mult1_un159_sum_i_0[13]     CFG1     Y        Out     0.103     27.622      -         
mult1_un159_sum_i_0[13]                                                            Net      -        -       0.159     -           1         
Echo_control_0.pulse_meash_0.tim[0]                                                SLE      D        In      -         27.780      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 28.036 is 7.938(28.3%) logic and 20.098(71.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport18>Detailed Report for Clock: mss_sb_CCC_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack19>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                                                                                    Arrival           
Instance                                 Reference                                    Type        Pin                Net                                             Time        Slack 
                                         Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[7]      CoreAPB3_0_APBmslave0_PADDR[7]                  3.593       -1.281
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[6]      CoreAPB3_0_APBmslave0_PADDR[6]                  3.746       -1.103
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[4]      CoreAPB3_0_APBmslave0_PADDR[4]                  3.560       -1.100
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]                  3.576       -1.056
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[5]      CoreAPB3_0_APBmslave0_PADDR[5]                  3.657       -0.980
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[2]      CoreAPB3_0_APBmslave0_PADDR[2]                  3.576       -0.919
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[15]     mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15]     3.580       -0.451
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_SEL          mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx         3.488       -0.420
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[1]      CoreAPB3_0_APBmslave0_PADDR[1]                  3.597       -0.367
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[0]      CoreAPB3_0_APBmslave0_PADDR[0]                  3.660       -0.327
=======================================================================================================================================================================================


<a name=endingSlack20>Ending Points with Worst Slack</a>
******************************

                                                                                      Starting                                                                                                                    Required           
Instance                                                                              Reference                                    Type        Pin                Net                                             Time         Slack 
                                                                                      Clock                                                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                                  mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[3]     mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3]     9.393        -1.281
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                                  mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[0]     mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]     9.551        -1.100
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                                  mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[1]     mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1]     9.629        -1.022
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                                  mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[4]     mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4]     9.459        -0.954
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                                  mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[6]     mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6]     9.590        -0.823
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                                  mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[2]     mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2]     9.655        -0.758
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                                  mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[7]     mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7]     9.722        -0.691
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                                  mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[5]     mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[5]     9.615        -0.451
mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.bsd7                               mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  bsd7_10_iv_i_0                                  9.745        -0.152
mss_sb_0.corepwm_0_0.genblk2\.reg_if.gen_pos_neg_shregs\[3\]\.psh_negedge_reg[33]     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 psh_negedge_reg_1_sqmuxa_5                      9.662        -0.099
=====================================================================================================================================================================================================================================



<a name=worstPaths21>Worst Path Information</a>
<a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\mss.srr:srsfC:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\mss.srs:fp:550914:553506:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.607
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.393

    - Propagation time:                      10.674
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.281

    Number of logic level(s):                5
    Starting point:                          mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[7]
    Ending point:                            mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[3]
    The start point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                     Pin                Pin               Arrival     No. of    
Name                                                                   Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                   MSS_010     F_HM0_ADDR[7]      Out     3.593     3.593       -         
CoreAPB3_0_APBmslave0_PADDR[7]                                         Net         -                  -       1.139     -           13        
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_sn_N_20_i_0_a2_3     CFG4        D                  In      -         4.732       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_sn_N_20_i_0_a2_3     CFG4        Y                  Out     0.472     5.204       -         
N_672                                                                  Net         -                  -       0.830     -           9         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_sn_N_20_i_0          CFG4        D                  In      -         6.034       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_sn_N_20_i_0          CFG4        Y                  Out     0.470     6.504       -         
PRDATA_regif_sn_N_20_i_1                                               Net         -                  -       0.792     -           7         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_12[3]                CFG4        D                  In      -         7.296       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_12[3]                CFG4        Y                  Out     0.470     7.766       -         
N_699                                                                  Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_5[3]                          CFG4        D                  In      -         8.322       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_5[3]                          CFG4        Y                  Out     0.470     8.791       -         
N_108                                                                  Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA[3]                            CFG4        C                  In      -         9.347       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA[3]                            CFG4        Y                  Out     0.210     9.556       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3]                            Net         -                  -       1.117     -           1         
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                   MSS_010     F_HM0_RDATA[3]     In      -         10.674      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 11.281 is 6.291(55.8%) logic and 4.989(44.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.607
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.393

    - Propagation time:                      10.496
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.103

    Number of logic level(s):                5
    Starting point:                          mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[6]
    Ending point:                            mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[3]
    The start point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                     Pin                Pin               Arrival     No. of    
Name                                                                   Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                   MSS_010     F_HM0_ADDR[6]      Out     3.746     3.746       -         
CoreAPB3_0_APBmslave0_PADDR[6]                                         Net         -                  -       1.138     -           11        
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_sn_N_20_i_0_a2_3     CFG4        B                  In      -         4.883       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_sn_N_20_i_0_a2_3     CFG4        Y                  Out     0.143     5.027       -         
N_672                                                                  Net         -                  -       0.830     -           9         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_sn_N_20_i_0          CFG4        D                  In      -         5.857       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_sn_N_20_i_0          CFG4        Y                  Out     0.470     6.326       -         
PRDATA_regif_sn_N_20_i_1                                               Net         -                  -       0.792     -           7         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_12[3]                CFG4        D                  In      -         7.119       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_12[3]                CFG4        Y                  Out     0.470     7.588       -         
N_699                                                                  Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_5[3]                          CFG4        D                  In      -         8.144       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_5[3]                          CFG4        Y                  Out     0.470     8.614       -         
N_108                                                                  Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA[3]                            CFG4        C                  In      -         9.169       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA[3]                            CFG4        Y                  Out     0.210     9.379       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3]                            Net         -                  -       1.117     -           1         
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                   MSS_010     F_HM0_RDATA[3]     In      -         10.496      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 11.103 is 6.115(55.1%) logic and 4.988(44.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.449
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.551

    - Propagation time:                      10.651
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.100

    Number of logic level(s):                6
    Starting point:                          mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[4]
    Ending point:                            mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[0]
    The start point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                             Pin                Pin               Arrival     No. of    
Name                                                           Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                           MSS_010     F_HM0_ADDR[4]      Out     3.560     3.560       -         
CoreAPB3_0_APBmslave0_PADDR[4]                                 Net         -                  -       1.155     -           85        
mss_sb_0.CoreUARTapb_2_1.NxtPrdata_5_0_a2_2[3]                 CFG2        B                  In      -         4.715       -         
mss_sb_0.CoreUARTapb_2_1.NxtPrdata_5_0_a2_2[3]                 CFG2        Y                  Out     0.165     4.879       -         
N_425                                                          Net         -                  -       0.861     -           11        
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_11_am[0]     CFG4        D                  In      -         5.740       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_11_am[0]     CFG4        Y                  Out     0.472     6.213       -         
PRDATA_regif_11_am[0]                                          Net         -                  -       0.556     -           1         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_11_ns[0]     CFG3        C                  In      -         6.769       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_11_ns[0]     CFG3        Y                  Out     0.210     6.978       -         
N_678                                                          Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_5_d[0]                CFG3        C                  In      -         7.534       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_5_d[0]                CFG3        Y                  Out     0.210     7.743       -         
PRDATA_5_d[0]                                                  Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_5[0]                  CFG4        D                  In      -         8.299       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_5[0]                  CFG4        Y                  Out     0.470     8.769       -         
N_105                                                          Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA[0]                    CFG4        C                  In      -         9.324       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA[0]                    CFG4        Y                  Out     0.210     9.534       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]                    Net         -                  -       1.117     -           1         
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                           MSS_010     F_HM0_RDATA[0]     In      -         10.651      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 11.100 is 5.745(51.8%) logic and 5.356(48.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.449
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.551

    - Propagation time:                      10.607
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.056

    Number of logic level(s):                6
    Starting point:                          mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[3]
    Ending point:                            mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[0]
    The start point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                             Pin                Pin               Arrival     No. of    
Name                                                           Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                           MSS_010     F_HM0_ADDR[3]      Out     3.576     3.576       -         
CoreAPB3_0_APBmslave0_PADDR[3]                                 Net         -                  -       1.156     -           102       
mss_sb_0.CoreUARTapb_2_1.NxtPrdata_5_0_a2_2[3]                 CFG2        A                  In      -         4.732       -         
mss_sb_0.CoreUARTapb_2_1.NxtPrdata_5_0_a2_2[3]                 CFG2        Y                  Out     0.103     4.835       -         
N_425                                                          Net         -                  -       0.861     -           11        
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_11_am[0]     CFG4        D                  In      -         5.697       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_11_am[0]     CFG4        Y                  Out     0.472     6.169       -         
PRDATA_regif_11_am[0]                                          Net         -                  -       0.556     -           1         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_11_ns[0]     CFG3        C                  In      -         6.725       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_11_ns[0]     CFG3        Y                  Out     0.210     6.934       -         
N_678                                                          Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_5_d[0]                CFG3        C                  In      -         7.490       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_5_d[0]                CFG3        Y                  Out     0.210     7.699       -         
PRDATA_5_d[0]                                                  Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_5[0]                  CFG4        D                  In      -         8.255       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_5[0]                  CFG4        Y                  Out     0.470     8.725       -         
N_105                                                          Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA[0]                    CFG4        C                  In      -         9.280       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA[0]                    CFG4        Y                  Out     0.210     9.490       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]                    Net         -                  -       1.117     -           1         
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                           MSS_010     F_HM0_RDATA[0]     In      -         10.607      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 11.056 is 5.699(51.5%) logic and 5.357(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.371
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.629

    - Propagation time:                      10.651
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.022

    Number of logic level(s):                6
    Starting point:                          mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[4]
    Ending point:                            mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[1]
    The start point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                             Pin                Pin               Arrival     No. of    
Name                                                           Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                           MSS_010     F_HM0_ADDR[4]      Out     3.560     3.560       -         
CoreAPB3_0_APBmslave0_PADDR[4]                                 Net         -                  -       1.155     -           85        
mss_sb_0.CoreUARTapb_2_1.NxtPrdata_5_0_a2_2[3]                 CFG2        B                  In      -         4.715       -         
mss_sb_0.CoreUARTapb_2_1.NxtPrdata_5_0_a2_2[3]                 CFG2        Y                  Out     0.165     4.879       -         
N_425                                                          Net         -                  -       0.861     -           11        
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_11_am[1]     CFG4        D                  In      -         5.740       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_11_am[1]     CFG4        Y                  Out     0.472     6.213       -         
PRDATA_regif_11_am[1]                                          Net         -                  -       0.556     -           1         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_11_ns[1]     CFG3        C                  In      -         6.769       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_11_ns[1]     CFG3        Y                  Out     0.210     6.978       -         
N_679                                                          Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_5_d[1]                CFG3        C                  In      -         7.534       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_5_d[1]                CFG3        Y                  Out     0.210     7.743       -         
PRDATA_5_d[1]                                                  Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_5[1]                  CFG4        D                  In      -         8.299       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_5[1]                  CFG4        Y                  Out     0.470     8.769       -         
N_106                                                          Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA[1]                    CFG4        C                  In      -         9.324       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA[1]                    CFG4        Y                  Out     0.210     9.534       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1]                    Net         -                  -       1.117     -           1         
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                           MSS_010     F_HM0_RDATA[1]     In      -         10.651      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 11.022 is 5.667(51.4%) logic and 5.356(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport22>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack23>Starting Points with Worst Slack</a>
********************************

                                      Starting                                                                            Arrival          
Instance                              Reference     Type           Pin        Net                                         Time        Slack
                                      Clock                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------
Echo_control_0.FCCC_0.CCC_INST        System        CCC            LOCK       LOCK                                        0.000       3.012
Echo_control_0.OSC_0.I_RCOSC_1MHZ     System        RCOSC_1MHZ     CLKOUT     OSC_0_RCOSC_1MHZ_CCC_OUT_RCOSC_1MHZ_CCC     0.000       8.883
===========================================================================================================================================


<a name=endingSlack24>Ending Points with Worst Slack</a>
******************************

                                                  Starting                                          Required          
Instance                                          Reference     Type     Pin     Net                Time         Slack
                                                  Clock                                                               
----------------------------------------------------------------------------------------------------------------------
Echo_control_0.locator_control_0.cr_angle[30]     System        SLE      D       cr_angle_s[30]     9.745        3.012
Echo_control_0.locator_control_0.cr_angle[29]     System        SLE      D       cr_angle_s[29]     9.745        3.029
Echo_control_0.locator_control_0.cr_angle[28]     System        SLE      D       cr_angle_s[28]     9.745        3.045
Echo_control_0.locator_control_0.cr_angle[27]     System        SLE      D       cr_angle_s[27]     9.745        3.061
Echo_control_0.locator_control_0.cr_angle[26]     System        SLE      D       cr_angle_s[26]     9.745        3.077
Echo_control_0.locator_control_0.cr_angle[25]     System        SLE      D       cr_angle_s[25]     9.745        3.094
Echo_control_0.locator_control_0.cr_angle[24]     System        SLE      D       cr_angle_s[24]     9.745        3.110
Echo_control_0.locator_control_0.cr_angle[23]     System        SLE      D       cr_angle_s[23]     9.745        3.126
Echo_control_0.locator_control_0.cr_angle[22]     System        SLE      D       cr_angle_s[22]     9.745        3.143
Echo_control_0.locator_control_0.cr_angle[21]     System        SLE      D       cr_angle_s[21]     9.745        3.159
======================================================================================================================



<a name=worstPaths25>Worst Path Information</a>
<a href="C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\mss.srr:srsfC:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\mss.srs:fp:576151:590125:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      6.732
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.012

    Number of logic level(s):                33
    Starting point:                          Echo_control_0.FCCC_0.CCC_INST / LOCK
    Ending point:                            Echo_control_0.locator_control_0.cr_angle[30] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            Echo_control_FCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                       Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
Echo_control_0.FCCC_0.CCC_INST                                             CCC        LOCK     Out     0.000     0.000       -         
LOCK                                                                       Net        -        -       1.117     -           1         
Echo_control_0.FCCC_0.CCC_INST_RNIE1Q1                                     CLKINT     A        In      -         1.117       -         
Echo_control_0.FCCC_0.CCC_INST_RNIE1Q1                                     CLKINT     Y        Out     0.548     1.666       -         
FCCC_0_LOCK                                                                Net        -        -       1.152     -           409       
Echo_control_0.locator_control_0.state_RNILFEF[10]                         CFG2       B        In      -         2.818       -         
Echo_control_0.locator_control_0.state_RNILFEF[10]                         CFG2       Y        Out     0.153     2.971       -         
N_451_i_0                                                                  Net        -        -       0.556     -           1         
Echo_control_0.locator_control_0.un1_cr_angle_1_sqmuxa_0_0_a2_RNI1LN83     ARI1       C        In      -         3.527       -         
Echo_control_0.locator_control_0.un1_cr_angle_1_sqmuxa_0_0_a2_RNI1LN83     ARI1       Y        Out     0.230     3.756       -         
un1_cr_angle_1_sqmuxa_0_0_a2_RNI1LN83_Y                                    Net        -        -       1.129     -           4         
Echo_control_0.locator_control_0.st_angle_RNIVKI98[1]                      ARI1       B        In      -         4.885       -         
Echo_control_0.locator_control_0.st_angle_RNIVKI98[1]                      ARI1       FCO      Out     0.201     5.086       -         
cr_angle_cry[1]                                                            Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.st_angle_RNIB8ELC[2]                      ARI1       FCI      In      -         5.086       -         
Echo_control_0.locator_control_0.st_angle_RNIB8ELC[2]                      ARI1       FCO      Out     0.016     5.102       -         
cr_angle_cry[2]                                                            Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.st_angle_RNIPT91H[3]                      ARI1       FCI      In      -         5.102       -         
Echo_control_0.locator_control_0.st_angle_RNIPT91H[3]                      ARI1       FCO      Out     0.016     5.119       -         
cr_angle_cry[3]                                                            Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNINJ0HI[4]                      ARI1       FCI      In      -         5.119       -         
Echo_control_0.locator_control_0.cr_angle_RNINJ0HI[4]                      ARI1       FCO      Out     0.016     5.135       -         
cr_angle_cry[4]                                                            Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNIMAN0K[5]                      ARI1       FCI      In      -         5.135       -         
Echo_control_0.locator_control_0.cr_angle_RNIMAN0K[5]                      ARI1       FCO      Out     0.016     5.151       -         
cr_angle_cry[5]                                                            Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNIM2EGL[6]                      ARI1       FCI      In      -         5.151       -         
Echo_control_0.locator_control_0.cr_angle_RNIM2EGL[6]                      ARI1       FCO      Out     0.016     5.168       -         
cr_angle_cry[6]                                                            Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNINR40N[7]                      ARI1       FCI      In      -         5.168       -         
Echo_control_0.locator_control_0.cr_angle_RNINR40N[7]                      ARI1       FCO      Out     0.016     5.184       -         
cr_angle_cry[7]                                                            Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNIPLRFO[8]                      ARI1       FCI      In      -         5.184       -         
Echo_control_0.locator_control_0.cr_angle_RNIPLRFO[8]                      ARI1       FCO      Out     0.016     5.200       -         
cr_angle_cry[8]                                                            Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNISGIVP[9]                      ARI1       FCI      In      -         5.200       -         
Echo_control_0.locator_control_0.cr_angle_RNISGIVP[9]                      ARI1       FCO      Out     0.016     5.216       -         
cr_angle_cry[9]                                                            Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNI79EDR[10]                     ARI1       FCI      In      -         5.216       -         
Echo_control_0.locator_control_0.cr_angle_RNI79EDR[10]                     ARI1       FCO      Out     0.016     5.233       -         
cr_angle_cry[10]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNIJ2ARS[11]                     ARI1       FCI      In      -         5.233       -         
Echo_control_0.locator_control_0.cr_angle_RNIJ2ARS[11]                     ARI1       FCO      Out     0.016     5.249       -         
cr_angle_cry[11]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNI0T59U[12]                     ARI1       FCI      In      -         5.249       -         
Echo_control_0.locator_control_0.cr_angle_RNI0T59U[12]                     ARI1       FCO      Out     0.016     5.265       -         
cr_angle_cry[12]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNIEO1NV[13]                     ARI1       FCI      In      -         5.265       -         
Echo_control_0.locator_control_0.cr_angle_RNIEO1NV[13]                     ARI1       FCO      Out     0.016     5.282       -         
cr_angle_cry[13]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNITKT411[14]                    ARI1       FCI      In      -         5.282       -         
Echo_control_0.locator_control_0.cr_angle_RNITKT411[14]                    ARI1       FCO      Out     0.016     5.298       -         
cr_angle_cry[14]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNIDIPI21[15]                    ARI1       FCI      In      -         5.298       -         
Echo_control_0.locator_control_0.cr_angle_RNIDIPI21[15]                    ARI1       FCO      Out     0.016     5.314       -         
cr_angle_cry[15]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNIUGL041[16]                    ARI1       FCI      In      -         5.314       -         
Echo_control_0.locator_control_0.cr_angle_RNIUGL041[16]                    ARI1       FCO      Out     0.016     5.330       -         
cr_angle_cry[16]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNIGGHE51[17]                    ARI1       FCI      In      -         5.330       -         
Echo_control_0.locator_control_0.cr_angle_RNIGGHE51[17]                    ARI1       FCO      Out     0.016     5.347       -         
cr_angle_cry[17]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNI3HDS61[18]                    ARI1       FCI      In      -         5.347       -         
Echo_control_0.locator_control_0.cr_angle_RNI3HDS61[18]                    ARI1       FCO      Out     0.016     5.363       -         
cr_angle_cry[18]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNINI9A81[19]                    ARI1       FCI      In      -         5.363       -         
Echo_control_0.locator_control_0.cr_angle_RNINI9A81[19]                    ARI1       FCO      Out     0.016     5.379       -         
cr_angle_cry[19]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNI3D6O91[20]                    ARI1       FCI      In      -         5.379       -         
Echo_control_0.locator_control_0.cr_angle_RNI3D6O91[20]                    ARI1       FCO      Out     0.016     5.396       -         
cr_angle_cry[20]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNIG836B1[21]                    ARI1       FCI      In      -         5.396       -         
Echo_control_0.locator_control_0.cr_angle_RNIG836B1[21]                    ARI1       FCO      Out     0.016     5.412       -         
cr_angle_cry[21]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNIU40KC1[22]                    ARI1       FCI      In      -         5.412       -         
Echo_control_0.locator_control_0.cr_angle_RNIU40KC1[22]                    ARI1       FCO      Out     0.016     5.428       -         
cr_angle_cry[22]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNID2T1E1[23]                    ARI1       FCI      In      -         5.428       -         
Echo_control_0.locator_control_0.cr_angle_RNID2T1E1[23]                    ARI1       FCO      Out     0.016     5.445       -         
cr_angle_cry[23]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNIT0QFF1[24]                    ARI1       FCI      In      -         5.445       -         
Echo_control_0.locator_control_0.cr_angle_RNIT0QFF1[24]                    ARI1       FCO      Out     0.016     5.461       -         
cr_angle_cry[24]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNIE0NTG1[25]                    ARI1       FCI      In      -         5.461       -         
Echo_control_0.locator_control_0.cr_angle_RNIE0NTG1[25]                    ARI1       FCO      Out     0.016     5.477       -         
cr_angle_cry[25]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNI01KBI1[26]                    ARI1       FCI      In      -         5.477       -         
Echo_control_0.locator_control_0.cr_angle_RNI01KBI1[26]                    ARI1       FCO      Out     0.016     5.494       -         
cr_angle_cry[26]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNIJ2HPJ1[27]                    ARI1       FCI      In      -         5.494       -         
Echo_control_0.locator_control_0.cr_angle_RNIJ2HPJ1[27]                    ARI1       FCO      Out     0.016     5.510       -         
cr_angle_cry[27]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNI75E7L1[28]                    ARI1       FCI      In      -         5.510       -         
Echo_control_0.locator_control_0.cr_angle_RNI75E7L1[28]                    ARI1       FCO      Out     0.016     5.526       -         
cr_angle_cry[28]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNIS8BLM1[29]                    ARI1       FCI      In      -         5.526       -         
Echo_control_0.locator_control_0.cr_angle_RNIS8BLM1[29]                    ARI1       FCO      Out     0.016     5.542       -         
cr_angle_cry[29]                                                           Net        -        -       0.000     -           1         
Echo_control_0.locator_control_0.cr_angle_RNO[30]                          ARI1       FCI      In      -         5.542       -         
Echo_control_0.locator_control_0.cr_angle_RNO[30]                          ARI1       S        Out     0.073     5.615       -         
cr_angle_s[30]                                                             Net        -        -       1.117     -           1         
Echo_control_0.locator_control_0.cr_angle[30]                              SLE        D        In      -         6.732       -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 6.988 is 1.917(27.4%) logic and 5.071(72.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:46s; Memory used current: 192MB peak: 250MB)


Finished timing report (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:46s; Memory used current: 192MB peak: 250MB)

---------------------------------------
<a name=resourceUsage26>Resource Usage Report for mss </a>

Mapping to part: m2s010stq144std
Cell usage:
CCC             2 uses
CLKINT          4 uses
INV             8 uses
MSS_010         1 use
OR3             9 uses
RCOSC_1MHZ      1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           70 uses
CFG2           331 uses
CFG3           396 uses
CFG4           866 uses

Carry primitives used for arithmetic functions:
ARI1           827 uses


Sequential Cells: 
SLE            1307 uses

DSP Blocks:    1
 MACC:         1 Mult

I/O ports: 21
I/O primitives: 20
BIBUF          2 uses
INBUF          3 uses
OUTBUF         15 uses


Global Clock Buffers: 4


RAM/ROM usage summary
Block Rams (RAM64x18) : 8

Total LUTs:    2490

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 288; LUTs = 288;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 36; LUTs = 36;

Total number of SLEs after P&R:  1307 + 288 + 0 + 36 = 1631;
Total number of LUTs after P&R:  2490 + 288 + 0 + 36 = 2814;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:46s; Memory used current: 62MB peak: 250MB)

Process took 0h:00m:52s realtime, 0h:00m:46s cputime
# Fri Feb 26 22:12:13 2016

###########################################################]

</pre></samp></body></html>
