{
  "module_name": "nv40.c",
  "hash_id": "7a938750663cd2e5423cc699b88b1c262df52a745aa74e1cf6e2c429be844a0f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/subdev/clk/nv40.c",
  "human_readable_source": " \n#define nv40_clk(p) container_of((p), struct nv40_clk, base)\n#include \"priv.h\"\n#include \"pll.h\"\n\n#include <subdev/bios.h>\n#include <subdev/bios/pll.h>\n\nstruct nv40_clk {\n\tstruct nvkm_clk base;\n\tu32 ctrl;\n\tu32 npll_ctrl;\n\tu32 npll_coef;\n\tu32 spll;\n};\n\nstatic u32\nread_pll_1(struct nv40_clk *clk, u32 reg)\n{\n\tstruct nvkm_device *device = clk->base.subdev.device;\n\tu32 ctrl = nvkm_rd32(device, reg + 0x00);\n\tint P = (ctrl & 0x00070000) >> 16;\n\tint N = (ctrl & 0x0000ff00) >> 8;\n\tint M = (ctrl & 0x000000ff) >> 0;\n\tu32 ref = 27000, khz = 0;\n\n\tif (ctrl & 0x80000000)\n\t\tkhz = ref * N / M;\n\n\treturn khz >> P;\n}\n\nstatic u32\nread_pll_2(struct nv40_clk *clk, u32 reg)\n{\n\tstruct nvkm_device *device = clk->base.subdev.device;\n\tu32 ctrl = nvkm_rd32(device, reg + 0x00);\n\tu32 coef = nvkm_rd32(device, reg + 0x04);\n\tint N2 = (coef & 0xff000000) >> 24;\n\tint M2 = (coef & 0x00ff0000) >> 16;\n\tint N1 = (coef & 0x0000ff00) >> 8;\n\tint M1 = (coef & 0x000000ff) >> 0;\n\tint P = (ctrl & 0x00070000) >> 16;\n\tu32 ref = 27000, khz = 0;\n\n\tif ((ctrl & 0x80000000) && M1) {\n\t\tkhz = ref * N1 / M1;\n\t\tif ((ctrl & 0x40000100) == 0x40000000) {\n\t\t\tif (M2)\n\t\t\t\tkhz = khz * N2 / M2;\n\t\t\telse\n\t\t\t\tkhz = 0;\n\t\t}\n\t}\n\n\treturn khz >> P;\n}\n\nstatic u32\nread_clk(struct nv40_clk *clk, u32 src)\n{\n\tswitch (src) {\n\tcase 3:\n\t\treturn read_pll_2(clk, 0x004000);\n\tcase 2:\n\t\treturn read_pll_1(clk, 0x004008);\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int\nnv40_clk_read(struct nvkm_clk *base, enum nv_clk_src src)\n{\n\tstruct nv40_clk *clk = nv40_clk(base);\n\tstruct nvkm_subdev *subdev = &clk->base.subdev;\n\tstruct nvkm_device *device = subdev->device;\n\tu32 mast = nvkm_rd32(device, 0x00c040);\n\n\tswitch (src) {\n\tcase nv_clk_src_crystal:\n\t\treturn device->crystal;\n\tcase nv_clk_src_href:\n\t\treturn 100000;  \n\tcase nv_clk_src_core:\n\t\treturn read_clk(clk, (mast & 0x00000003) >> 0);\n\tcase nv_clk_src_shader:\n\t\treturn read_clk(clk, (mast & 0x00000030) >> 4);\n\tcase nv_clk_src_mem:\n\t\treturn read_pll_2(clk, 0x4020);\n\tdefault:\n\t\tbreak;\n\t}\n\n\tnvkm_debug(subdev, \"unknown clock source %d %08x\\n\", src, mast);\n\treturn -EINVAL;\n}\n\nstatic int\nnv40_clk_calc_pll(struct nv40_clk *clk, u32 reg, u32 khz,\n\t\t  int *N1, int *M1, int *N2, int *M2, int *log2P)\n{\n\tstruct nvkm_subdev *subdev = &clk->base.subdev;\n\tstruct nvbios_pll pll;\n\tint ret;\n\n\tret = nvbios_pll_parse(subdev->device->bios, reg, &pll);\n\tif (ret)\n\t\treturn ret;\n\n\tif (khz < pll.vco1.max_freq)\n\t\tpll.vco2.max_freq = 0;\n\n\tret = nv04_pll_calc(subdev, &pll, khz, N1, M1, N2, M2, log2P);\n\tif (ret == 0)\n\t\treturn -ERANGE;\n\n\treturn ret;\n}\n\nstatic int\nnv40_clk_calc(struct nvkm_clk *base, struct nvkm_cstate *cstate)\n{\n\tstruct nv40_clk *clk = nv40_clk(base);\n\tint gclk = cstate->domain[nv_clk_src_core];\n\tint sclk = cstate->domain[nv_clk_src_shader];\n\tint N1, M1, N2, M2, log2P;\n\tint ret;\n\n\t \n\tret = nv40_clk_calc_pll(clk, 0x004000, gclk,\n\t\t\t\t&N1, &M1, &N2, &M2, &log2P);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tif (N2 == M2) {\n\t\tclk->npll_ctrl = 0x80000100 | (log2P << 16);\n\t\tclk->npll_coef = (N1 << 8) | M1;\n\t} else {\n\t\tclk->npll_ctrl = 0xc0000000 | (log2P << 16);\n\t\tclk->npll_coef = (N2 << 24) | (M2 << 16) | (N1 << 8) | M1;\n\t}\n\n\t \n\tif (sclk && sclk != gclk) {\n\t\tret = nv40_clk_calc_pll(clk, 0x004008, sclk,\n\t\t\t\t\t&N1, &M1, NULL, NULL, &log2P);\n\t\tif (ret < 0)\n\t\t\treturn ret;\n\n\t\tclk->spll = 0xc0000000 | (log2P << 16) | (N1 << 8) | M1;\n\t\tclk->ctrl = 0x00000223;\n\t} else {\n\t\tclk->spll = 0x00000000;\n\t\tclk->ctrl = 0x00000333;\n\t}\n\n\treturn 0;\n}\n\nstatic int\nnv40_clk_prog(struct nvkm_clk *base)\n{\n\tstruct nv40_clk *clk = nv40_clk(base);\n\tstruct nvkm_device *device = clk->base.subdev.device;\n\tnvkm_mask(device, 0x00c040, 0x00000333, 0x00000000);\n\tnvkm_wr32(device, 0x004004, clk->npll_coef);\n\tnvkm_mask(device, 0x004000, 0xc0070100, clk->npll_ctrl);\n\tnvkm_mask(device, 0x004008, 0xc007ffff, clk->spll);\n\tmdelay(5);\n\tnvkm_mask(device, 0x00c040, 0x00000333, clk->ctrl);\n\treturn 0;\n}\n\nstatic void\nnv40_clk_tidy(struct nvkm_clk *obj)\n{\n}\n\nstatic const struct nvkm_clk_func\nnv40_clk = {\n\t.read = nv40_clk_read,\n\t.calc = nv40_clk_calc,\n\t.prog = nv40_clk_prog,\n\t.tidy = nv40_clk_tidy,\n\t.domains = {\n\t\t{ nv_clk_src_crystal, 0xff },\n\t\t{ nv_clk_src_href   , 0xff },\n\t\t{ nv_clk_src_core   , 0xff, 0, \"core\", 1000 },\n\t\t{ nv_clk_src_shader , 0xff, 0, \"shader\", 1000 },\n\t\t{ nv_clk_src_mem    , 0xff, 0, \"memory\", 1000 },\n\t\t{ nv_clk_src_max }\n\t}\n};\n\nint\nnv40_clk_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,\n\t     struct nvkm_clk **pclk)\n{\n\tstruct nv40_clk *clk;\n\n\tif (!(clk = kzalloc(sizeof(*clk), GFP_KERNEL)))\n\t\treturn -ENOMEM;\n\tclk->base.pll_calc = nv04_clk_pll_calc;\n\tclk->base.pll_prog = nv04_clk_pll_prog;\n\t*pclk = &clk->base;\n\n\treturn nvkm_clk_ctor(&nv40_clk, device, type, inst, true, &clk->base);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}