# Setup Lab
Install all needed tools and test your setup with this Chisel example design and test.

 * Generate Verilog with ```sbt run```.
 * Run the tests with ```sbt test```.
 * Eplore the code and the tests
   - Is there already a bit of generator code?