<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="unioncvmx__sriomaintx__port__0__ctl.html">cvmx_sriomaintx_port_0_ctl</a>::<a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html">cvmx_sriomaintx_port_0_ctl_cn63xx</a>
  </div>
</div>
<div class="contents">
<h1>cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx Struct Reference</h1><!-- doxytag: class="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx" -->
<p><code>#include &lt;<a class="el" href="cvmx-sriomaintx-defs_8h_source.html">cvmx-sriomaintx-defs.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#aa52727c6c61ae2f54dd24fea2a405b29">pt_type</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a0044c797a8091c3e95ace65b20f453d8">prt_lock</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#ae00cd374e0fe0000165a59d056eb23b3">drop_pkt</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a323157a6ed1f958a295013de6d4e9654">stp_port</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a38cbe76c82640abb863230efd14362ae">suppress</a>: 8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#ab0f1079772ef9bc5d34b0b86ba065624">ex_stat</a>: 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a25709e6f0a762ddc2a3c62366a9d0312">ex_width</a>: 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a6108a75bd96b2c7bceb784e73662b35d">reserved_16_16</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a8753ec8364ba35a17e3acbdc947d0b76">enumb</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#ad91fb48c1b99b60ee168ab5bc0591eef">reserved_18_18</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a41566737154ab01e5675d14641f15da7">mcast</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a8cbb1a4c1846921e7fae88bdce969261">dis_err</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a006b1467e57f32e787d7fc6118ffcb87">i_enable</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a0f8ac6339ef52d315a2ce05a6d381244">o_enable</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a4b0859439c7416737f63efdc416cddda">disable</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a36b8a1ce7e5d0a76b92a6d678b8399ae">ov_width</a>: 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#aef85fddaf7fa95bd793f34e534de9162">it_width</a>: 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a0b6e18269705509b4839e677c5d8cf33">pt_width</a>: 2</td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a8cbb1a4c1846921e7fae88bdce969261"></a><!-- doxytag: member="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::dis_err" ref="a8cbb1a4c1846921e7fae88bdce969261" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a8cbb1a4c1846921e7fae88bdce969261">cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::dis_err</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b0859439c7416737f63efdc416cddda"></a><!-- doxytag: member="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::disable" ref="a4b0859439c7416737f63efdc416cddda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a4b0859439c7416737f63efdc416cddda">cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::disable</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae00cd374e0fe0000165a59d056eb23b3"></a><!-- doxytag: member="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::drop_pkt" ref="ae00cd374e0fe0000165a59d056eb23b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#ae00cd374e0fe0000165a59d056eb23b3">cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::drop_pkt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8753ec8364ba35a17e3acbdc947d0b76"></a><!-- doxytag: member="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::enumb" ref="a8753ec8364ba35a17e3acbdc947d0b76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a8753ec8364ba35a17e3acbdc947d0b76">cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::enumb</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab0f1079772ef9bc5d34b0b86ba065624"></a><!-- doxytag: member="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::ex_stat" ref="ab0f1079772ef9bc5d34b0b86ba065624" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#ab0f1079772ef9bc5d34b0b86ba065624">cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::ex_stat</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a25709e6f0a762ddc2a3c62366a9d0312"></a><!-- doxytag: member="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::ex_width" ref="a25709e6f0a762ddc2a3c62366a9d0312" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a25709e6f0a762ddc2a3c62366a9d0312">cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::ex_width</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a006b1467e57f32e787d7fc6118ffcb87"></a><!-- doxytag: member="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::i_enable" ref="a006b1467e57f32e787d7fc6118ffcb87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a006b1467e57f32e787d7fc6118ffcb87">cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::i_enable</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aef85fddaf7fa95bd793f34e534de9162"></a><!-- doxytag: member="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::it_width" ref="aef85fddaf7fa95bd793f34e534de9162" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#aef85fddaf7fa95bd793f34e534de9162">cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::it_width</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a41566737154ab01e5675d14641f15da7"></a><!-- doxytag: member="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::mcast" ref="a41566737154ab01e5675d14641f15da7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a41566737154ab01e5675d14641f15da7">cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::mcast</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0f8ac6339ef52d315a2ce05a6d381244"></a><!-- doxytag: member="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::o_enable" ref="a0f8ac6339ef52d315a2ce05a6d381244" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a0f8ac6339ef52d315a2ce05a6d381244">cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::o_enable</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a36b8a1ce7e5d0a76b92a6d678b8399ae"></a><!-- doxytag: member="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::ov_width" ref="a36b8a1ce7e5d0a76b92a6d678b8399ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a36b8a1ce7e5d0a76b92a6d678b8399ae">cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::ov_width</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0044c797a8091c3e95ace65b20f453d8"></a><!-- doxytag: member="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::prt_lock" ref="a0044c797a8091c3e95ace65b20f453d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a0044c797a8091c3e95ace65b20f453d8">cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::prt_lock</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa52727c6c61ae2f54dd24fea2a405b29"></a><!-- doxytag: member="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::pt_type" ref="aa52727c6c61ae2f54dd24fea2a405b29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#aa52727c6c61ae2f54dd24fea2a405b29">cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::pt_type</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b6e18269705509b4839e677c5d8cf33"></a><!-- doxytag: member="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::pt_width" ref="a0b6e18269705509b4839e677c5d8cf33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a0b6e18269705509b4839e677c5d8cf33">cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::pt_width</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6108a75bd96b2c7bceb784e73662b35d"></a><!-- doxytag: member="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::reserved_16_16" ref="a6108a75bd96b2c7bceb784e73662b35d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a6108a75bd96b2c7bceb784e73662b35d">cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::reserved_16_16</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad91fb48c1b99b60ee168ab5bc0591eef"></a><!-- doxytag: member="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::reserved_18_18" ref="ad91fb48c1b99b60ee168ab5bc0591eef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#ad91fb48c1b99b60ee168ab5bc0591eef">cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::reserved_18_18</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a323157a6ed1f958a295013de6d4e9654"></a><!-- doxytag: member="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::stp_port" ref="a323157a6ed1f958a295013de6d4e9654" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a323157a6ed1f958a295013de6d4e9654">cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::stp_port</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a38cbe76c82640abb863230efd14362ae"></a><!-- doxytag: member="cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::suppress" ref="a38cbe76c82640abb863230efd14362ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__sriomaintx__port__0__ctl_1_1cvmx__sriomaintx__port__0__ctl__cn63xx.html#a38cbe76c82640abb863230efd14362ae">cvmx_sriomaintx_port_0_ctl::cvmx_sriomaintx_port_0_ctl_cn63xx::suppress</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="cvmx-sriomaintx-defs_8h_source.html">cvmx-sriomaintx-defs.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
