==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
WARNING: [HLS 200-40] Skipped source file 'vivado_hls.log'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'ItoZero.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 366.852 ; gain = 13.375 ; free physical = 1957 ; free virtual = 5220
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 366.852 ; gain = 13.375 ; free physical = 1953 ; free virtual = 5220
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 367.145 ; gain = 13.668 ; free physical = 1943 ; free virtual = 5211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 367.145 ; gain = 13.668 ; free physical = 1938 ; free virtual = 5207
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 495.098 ; gain = 141.621 ; free physical = 1912 ; free virtual = 5185
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 495.098 ; gain = 141.621 ; free physical = 1909 ; free virtual = 5183
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ItoZero' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ItoZero'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ItoZero'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.77 seconds; current allocated memory: 76.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 76.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ItoZero'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'ItoZero/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ItoZero/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ItoZero/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ItoZero/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ItoZero/start_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ItoZero' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Port 'ItoZero/start_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ItoZero'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 77.297 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 495.098 ; gain = 141.621 ; free physical = 1907 ; free virtual = 5183
INFO: [SYSC 207-301] Generating SystemC RTL for ItoZero.
INFO: [VHDL 208-304] Generating VHDL RTL for ItoZero.
INFO: [VLOG 209-307] Generating Verilog RTL for ItoZero.
INFO: [HLS 200-112] Total elapsed time: 17.3 seconds; peak allocated memory: 77.297 MB.
