Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a016a4706f674978a49f8808e6c194e9 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot TB_HDL_Example_4_32b_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.TB_HDL_Example_4_32b xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.32 PATTERN RECOGNIZER MEALY FSM/HDL Example 4_32 PATTERN RECOGNIZER MEALY FSM.sim/sim_1/synth/timing/xsim/TB_HDL_Example_4_32b_time_synth.v" Line 77. Module patternMealy_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.32 PATTERN RECOGNIZER MEALY FSM/HDL Example 4_32 PATTERN RECOGNIZER MEALY FSM.sim/sim_1/synth/timing/xsim/TB_HDL_Example_4_32b_time_synth.v" Line 17. Module patternMealy_sv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/FDCE.v" Line 28. Module FDCE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/FDCE.v" Line 28. Module FDCE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.32 PATTERN RECOGNIZER MEALY FSM/HDL Example 4_32 PATTERN RECOGNIZER MEALY FSM.sim/sim_1/synth/timing/xsim/TB_HDL_Example_4_32b_time_synth.v" Line 147. Module patternMealy_v has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/FDCE.v" Line 28. Module FDCE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/FDCE.v" Line 28. Module FDCE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.32 PATTERN RECOGNIZER MEALY FSM/HDL Example 4_32 PATTERN RECOGNIZER MEALY FSM.sim/sim_1/synth/timing/xsim/TB_HDL_Example_4_32b_time_synth.v" Line 207. Module patternMealy_vhd has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/FDCE.v" Line 28. Module FDCE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/FDCE.v" Line 28. Module FDCE_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/LUT3.v" Line 28. Module LUT3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/LUT3.v" Line 67. Module x_lut3_mux8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.sub/2019.1.1/continuous/2019_06_29_2580384/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.32 PATTERN RECOGNIZER MEALY FSM/HDL Example 4_32 PATTERN RECOGNIZER MEALY FSM.sim/sim_1/synth/timing/xsim/TB_HDL_Example_4_32b_time_synth.v" Line 270. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "TB_HDL_Example_4_32b_time_synth.sdf", for root module "TB_HDL_Example_4_32b/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "TB_HDL_Example_4_32b_time_synth.sdf", for root module "TB_HDL_Example_4_32b/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.patternMealy_sv
Compiling module xil_defaultlib.patternMealy_v
Compiling module xil_defaultlib.patternMealy_vhd
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.patternMealy_top
Compiling module xil_defaultlib.TB_HDL_Example_4_32b
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_HDL_Example_4_32b_time_synth
