# Xilinx CORE Generator 5.2.03i; Cores Update # 2
# Username = Eric Jonas
# COREGenPath = C:\Xilinx\coregen
# ProjectPath = C:\desktop\soma\hardware\network\vhdl
# ExpandedProjectPath = C:\desktop\soma\hardware\network\vhdl
# OverwriteFiles = true
# Core name: rxoutput_async_fifo
# Number of Primitives in design: 227
# Number of CLBs used in design cannot be determined when there is no RPMed logic
# Number of Slices used in design cannot be determined when there is no RPMed logic
# Number of LUT sites used in design: 77
# Number of LUTs used in design: 77
# Number of REG used in design: 87
# Number of SRL16s used in design: 0
# Number of Distributed RAM primitives used in design: 0
# Number of Block Memories used in design: 1
# Number of Dedicated Multipliers cannot be determined when there is no RPMed logic
# Number of HU_SETs used: 0
# 
SET BusFormat = BusFormatAngleBracket
SET SimulationOutputProducts = Verilog VHDL
SET XilinxFamily = Spartan2
SET OutputOption = DesignFlow
SET DesignFlow = Vhdl
SET FlowVendor = Foundation_iSE
SET FormalVerification = None
SELECT Asynchronous_FIFO Spartan2 Xilinx,_Inc. 5.1
CSET read_error_sense = active_high
CSET read_count_width = 2
CSET write_acknowledge = false
CSET create_rpm = false
CSET read_acknowledge = false
CSET read_count = false
CSET write_error = false
CSET almost_full_flag = false
CSET almost_empty_flag = false
CSET memory_type = block
CSET read_error = true
CSET fifo_depth = 255
CSET component_name = rxoutput_async_fifo
CSET input_data_width = 16
CSET write_count = true
CSET write_acknowledge_sense = active_high
CSET read_acknowledge_sense = active_high
CSET write_error_sense = active_high
CSET write_count_width = 2
GENERATE

