// Seed: 3455601205
module module_0;
  logic id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd21
) (
    input  supply0 id_0,
    input  supply1 _id_1,
    input  supply1 id_2,
    output supply1 id_3
);
  assign id_3 = id_2;
  wire [id_1 : 1] id_5;
  integer id_6 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_24 = 32'd61
) (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    input supply0 id_3,
    input tri id_4,
    input supply1 id_5,
    output wand id_6,
    input tri0 id_7,
    input wor id_8,
    output tri1 id_9,
    input tri id_10,
    input supply1 id_11,
    input tri id_12,
    input wor id_13,
    output supply1 id_14,
    input wand id_15,
    input tri0 id_16,
    input tri1 id_17,
    input tri1 id_18,
    input supply1 id_19,
    input supply0 id_20,
    output wand id_21
    , _id_24,
    output tri1 id_22
);
  assign id_6 = id_1;
  module_0 modCall_1 ();
  integer id_25;
  ;
  if (-1'b0) begin : LABEL_0
    assign id_22 = -1;
    wire id_26;
    ;
  end else begin : LABEL_1
    logic id_27 = 1;
  end
  wire id_28;
  ;
  logic [id_24 : 1] id_29 = id_18;
endmodule
