#!/usr/bin/env python

# Generates code for encoding assembly instructions (and potentially decoding
# in the future for a disassembler). The format that is parsed matches the
# format used in the Intel architecture manual, read it for further details.

import pprint
import re
import sys
from collections import namedtuple

pp = pprint.PrettyPrinter(indent=4)

Instr = namedtuple('Instr', ['opcode', 'encodings'])
Encoding = namedtuple('Encoding',
        ['args', 'arg_order', 'use_rex_w', 'use_oso', 'opcode_size', 'opcode',
         'reg_and_rm', 'opcode_extension', 'immediate_size', 'reg_in_opcode',
         'fixup_type'])

def generate_encoder(input_filename, output_filename):
    instrs = {}

    with open(input_filename, 'r') as f:
        for line in f.readlines():
            if line == '\n' or line.startswith('#'):
                continue

            instr, encoding = line.rstrip('\n').split('=')

            instr_components = instr.replace(',', ' ').split()
            assert 1 <= len(instr_components) <= 4
            instr_name = instr_components[0]
            args = instr_components[1:]

            if len(args) >= 2:
                if args[1].startswith('r/m'):
                    arg_order = 'RM'
                elif args[0].startswith('r/m'):
                    arg_order = 'MR'
            else:
                arg_order = 'INVALID'

            if 'rel' in args:
                fixup_type = 'FIXUP_RELATIVE'
            else:
                fixup_type = 'FIXUP_ABSOLUTE'

            # @TODO: We treat 'i' immediates the same as 'c' immediates. It's
            # not entirely clear whether they are actually encoded the same, as
            # the manual says that 'i' operands follow the opcode, ModR/M and
            # SIB, and that 'c' operands follow the opcode. Look into this
            # further if there is an opcode with a 'c' immediate and ModR/M or
            # SIB bytes.
            match = re.match(
                    r' *(?P<use_rex_w>REX\.W *\+ *)? *' +
                    r'(?P<use_oso>OSO *\+ *)? *' +
                    r'(?P<opcode>([0-9a-fA-F]+|\[[0-9a-fA-F ]+\])) *' +
                    r'(?P<slash>/.)? *' +
                    r'(?P<reg_in_opcode>\+r[bwdo])? *' +
                    r'(?P<immediate>[ic][bdo])? *',
                    encoding)

            use_rex_w = bool(match.group('use_rex_w'))
            use_oso = bool(match.group('use_oso'))

            opcode_str = match.group('opcode').strip('[]').replace(' ', '')
            opcode = [int(a + b, 16) for a, b in zip(opcode_str[0::2], opcode_str[1::2])]
            opcode_size = len(opcode)

            slash = match.group('slash')
            if slash:
                slash = slash[1]

            if slash and ('0' <= slash <= '7'):
                opcode_extension = ord(slash) - ord('0')
            else:
                opcode_extension = -1

            reg_and_rm = slash == 'r'

            immediate = match.group('immediate')
            if immediate:
                immediate_size = {
                    'b': 1,
                    'd': 4,
                    'o': 8,
                }[immediate[1]]
            else:
                immediate_size = -1

            reg_in_opcode = bool(match.group('reg_in_opcode'))

            encoding = Encoding(args, arg_order, use_rex_w, use_oso,
                    opcode_size, opcode, reg_and_rm, opcode_extension,
                    immediate_size, reg_in_opcode, fixup_type)
            
            # @TODO: We should sort encodings by immediate size (ascending) so
            # that the smallest encoding gets selected automatically.
            if instr_name not in instrs:
                instrs[instr_name] = Instr(instr_name, [])
            instrs[instr_name].encodings.append(encoding)

    output = []
    output.append("""
// @NOTE: This is an automatically generated file! Do not edit it!
//        It was generated from '%s', edit that instead

static void assemble_instr(Array(u8) *output, AsmModule *asm_module, AsmInstr *instr)
{
\tswitch (instr->op) {
""" % input_filename)

    #pp.pprint(instrs)

    for opcode in instrs:
        output.append("\tcase %s:\n" % opcode)
        for encoding in instrs[opcode].encodings:
            if len(encoding.args) == 0:
                indent = '\t\t'
            else:
                output.append("\t\tif ((instr->arity == %d) && %s) {\n" %
                        (len(encoding.args), arg_conditions(encoding.args)))
                indent = '\t\t\t'
            output.append(("%sencode_instr(output, asm_module, instr, %s);\n" +
                           "%sreturn;\n")
                    % (indent,
                        ', '.join(map(to_c_val,
                            [encoding.arg_order, encoding.use_rex_w,
                            encoding.use_oso, encoding.opcode_size,
                            encoding.opcode, encoding.reg_and_rm,
                            encoding.opcode_extension, encoding.immediate_size,
                            encoding.reg_in_opcode, encoding.fixup_type])),
                        indent))
            if len(encoding.args) != 0:
                output.append("\t\t}\n")

        output.append("\t\tbreak;\n")

    output.append("""
\tdefault: break;
\t}
\t
\tfputs("Unimplemented instruction:\\n", stderr);
\tdump_asm_instr(instr);
\t
\tUNIMPLEMENTED;
}
""")

    with open(output_filename, 'w') as f:
        f.writelines(output)

def check_width(width):
    assert int(width) in [8, 16, 32, 64]

def arg_conditions(args):
    conditions = []
    ext_width = 0

    for i, arg in enumerate(args):
        arg_str = 'instr->args[%d]' % i
        if arg.startswith('r/m'):
            width = arg[3:]
            check_width(width)
            ext_width = width

            conditions.append((
                '(({0}.t == ASM_VALUE_REGISTER'
                + ' && {0}.u.reg.width == {1})'
                + ' || ({0}.is_deref'
                + ' && {0}.u.reg.width == 64))').format(arg_str, width))
        elif arg[0] == 'r' and all(c.isdigit() for c in arg[1:]):
            width = arg[1:]
            check_width(width)
            ext_width = width

            conditions.append((
                '({0}.t == ASM_VALUE_REGISTER)'
                + ' && {0}.u.reg.width == {1}'
                + ' && !{0}.is_deref').format(arg_str, width))
        elif arg.startswith('imm'):
            width = arg[3:]
            check_width(width)
            conditions.append((
                '(is_const_and_fits({0}, {1}, {2}, '
                + 'is_sign_extending_instr(instr)))')
                .format(arg_str, ext_width, width))
        elif arg == 'rel':
            conditions.append(('({0}.t == ASM_VALUE_CONST)').format(arg_str))
        else:
            print "Unknown arg type: '%s'" % arg
            assert False

    return ' && '.join(conditions)

def to_c_val(x):
    if isinstance(x, bool):
        return 'true' if x else 'false'
    # Must be in this order as bool is a subclass of int.
    if isinstance(x, int):
        return hex(x) if x >= 0 else str(x)
    if isinstance(x, str):
        return x
    if isinstance(x, list):
        return '(u8[]){ %s }' % ', '.join(map(to_c_val, x))

    assert False

if __name__ == '__main__':
    if len(sys.argv) not in (2, 3):
        print "Usage: %s <enc definition> [output file]" % sys.argv[0]
        sys.exit(1)

    # @PORT
    output_filename = "/dev/stdout" if len(sys.argv) == 2 else sys.argv[2]
    generate_encoder(sys.argv[1], output_filename)
