#ifndef I386_FPU_OPCODE_MAP
#define I386_FPU_OPCODE_MAP


instr_t table_opcode_D8_fpu_rm[] = {
/* 000 */ { 0, "fadd", FPU, IMPL | MODIFY, ADDRM_M | OPT_fs | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 001 */ { 0, "fmul", FPU, IMPL | MODIFY, ADDRM_M | OPT_fs | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 010 */ { 0, "fcom", FPU, IMPL | READ, ADDRM_M | OPT_fs | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 011 */ { 0, "fcomp", FPU, IMPL | MODIFY, ADDRM_M | OPT_fs | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 100 */ { 0, "fsub", FPU, IMPL | MODIFY, ADDRM_M | OPT_fs | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 101 */ { 0, "fsubr", FPU, ADDRM_M | OPT_fs | READ, IMPL | MODIFY, NONE, 0, ST0, 0, "action_copy", "ST0 = m32 - ST0" },
/* 110 */ { 0, "fdiv", FPU, IMPL | MODIFY, ADDRM_M | OPT_fs | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 111 */ { 0, "fdivr", FPU, ADDRM_M | OPT_fs | READ, IMPL | MODIFY, NONE, 0, ST0, 0, "action_copy", "ST0 = m32 / ST0" },
};


instr_t table_opcode_DC_fpu_rm[] = {
/* 000 */ { 0, "fadd", FPU, IMPL | MODIFY, ADDRM_M | OPT_fd | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 001 */ { 0, "fmul", FPU, IMPL | MODIFY, ADDRM_M | OPT_fd | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 010 */ { 0, "fcom", FPU, IMPL | READ, ADDRM_M | OPT_fd | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 011 */ { 0, "fcomp", FPU, IMPL | MODIFY, ADDRM_M | OPT_fd | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 100 */ { 0, "fsub", FPU, IMPL | MODIFY, ADDRM_M | OPT_fd | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 101 */ { 0, "fsubr", FPU, ADDRM_M | OPT_fd | READ, IMPL | MODIFY, NONE, 0, ST0, 0, "action_copy", "ST0 = m64 - ST0" },
/* 110 */ { 0, "fdiv", FPU, IMPL | MODIFY, ADDRM_M | OPT_fd | READ,NONE, ST0, 0, 0, "action_copy", "" },
/* 111 */ { 0, "fdivr", FPU, ADDRM_M | OPT_fd | READ, IMPL | MODIFY, NONE, 0, ST0, 0, "action_copy", "ST0 = m64 / ST0" },
};


instr_t table_opcode_DA_fpu_rm[] = {
/* 000 */ { 0, "fiadd", FPU, IMPL | MODIFY, ADDRM_M | OPT_d | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 001 */ { 0, "fimul", FPU, IMPL | MODIFY, ADDRM_M | OPT_d | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 010 */ { 0, "ficom", FPU, IMPL | READ, ADDRM_M | OPT_d | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 011 */ { 0, "ficomp", FPU, IMPL | MODIFY, ADDRM_M | OPT_d | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 100 */ { 0, "fisub", FPU, IMPL | MODIFY, ADDRM_M | OPT_d | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 101 */ { 0, "fisubr", FPU, ADDRM_M | OPT_d | READ, IMPL | MODIFY, NONE, 0, ST0, 0, "action_copy", "ST0 = m32 - ST0" },
/* 110 */ { 0, "fidiv", FPU, IMPL | MODIFY, ADDRM_M | OPT_d | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 111 */ { 0, "fidivr", FPU, ADDRM_M | OPT_d | READ, IMPL | MODIFY, NONE, 0, ST0, 0, "action_copy", "ST0 = m32 / ST0" },
};


instr_t table_opcode_DE_fpu_rm[] = {
/* 000 */ { 0, "fiadd", FPU, IMPL | MODIFY, ADDRM_M | OPT_w | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 001 */ { 0, "fimul", FPU, IMPL | MODIFY, ADDRM_M | OPT_w | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 010 */ { 0, "ficom", FPU, IMPL | READ, ADDRM_M | OPT_w | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 011 */ { 0, "ficomp", FPU, IMPL | MODIFY, ADDRM_M | OPT_w | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 100 */ { 0, "fisub", FPU, IMPL | MODIFY, ADDRM_M | OPT_w | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 101 */ { 0, "fisubr", FPU, ADDRM_M | OPT_w | READ, IMPL | MODIFY, NONE, 0, ST0, 0, "action_copy", "T0 = m16 - ST0" },
/* 110 */ { 0, "fidiv", FPU, IMPL | MODIFY, ADDRM_M | OPT_w | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 111 */ { 0, "fidivr", FPU, ADDRM_M | OPT_w | READ, IMPL | MODIFY, NONE, 0, ST0, 0, "action_copy", "T0 = m16 / ST0" },
};


instr_t table_opcode_D9_fpu_rm[] = {
/* 000 */ { 0, "fld", FPU, IMPL | WRITE, ADDRM_M | OPT_fs | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 001 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 010 */ { 0, "fst", FPU, ADDRM_M | OPT_fs | WRITE, IMPL | READ, NONE, 0, ST0, 0, "action_copy", "" },
/* 011 */ { 0, "fstp", FPU, ADDRM_M | OPT_fs | WRITE, IMPL | MODIFY, NONE, 0, ST0, 0, "action_copy", "" },
/* 100 */ { 0, "fldenv", FPU, ADDRM_M | OPT_fv | READ, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 101 */ { 0, "fldcw", FPU, ADDRM_M | OPT_w | READ, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 110 */ { 0, "fstenv", FPU, ADDRM_M | OPT_fv | WRITE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 111 */ { 0, "fstcw", FPU, ADDRM_M | OPT_w | WRITE, NONE, NONE, 0, 0, 0, "action_copy", "" },
};


instr_t table_opcode_DB_fpu_rm[] = {
/* 000 */ { 0, "fild", FPU, IMPL | WRITE, ADDRM_M | OPT_d | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 001 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 010 */ { 0, "fist", FPU, ADDRM_M | OPT_d | WRITE, IMPL | READ, NONE, 0, ST0, 0, "action_copy", "" },
/* 011 */ { 0, "fistp", FPU, ADDRM_M | OPT_d | WRITE, IMPL | MODIFY, NONE, 0, ST0, 0, "action_copy", "" },
/* 100 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 101 */ { 0, "fld", FPU, IMPL | WRITE, ADDRM_M | OPT_fe | WRITE, NONE, ST0, 0, 0, "action_copy", "" },
/* 110 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 111 */ { 0, "fstp", FPU, ADDRM_M | OPT_fe | WRITE, IMPL | MODIFY, NONE, 0, ST0, 0, "action_copy", "" },
};


instr_t table_opcode_DD_fpu_rm[] = {
/* 000 */ { 0, "fld", FPU, IMPL | WRITE, ADDRM_M | OPT_fd | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 001 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 010 */ { 0, "fst", FPU, ADDRM_M | OPT_fd | WRITE, IMPL | READ, NONE, 0, ST0, 0, "action_copy", "" },
/* 011 */ { 0, "fstp", FPU, ADDRM_M | OPT_fd | WRITE, IMPL | MODIFY, NONE, 0, ST0, 0, "action_copy", "" },
/* 100 */ { 0, "frstor", FPU, ADDRM_M | OPT_fst | READ, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 101 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 110 */ { 0, "fsave", FPU, ADDRM_M | OPT_fst | WRITE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 111 */ { 0, "fstsw", FPU, ADDRM_M | OPT_w | WRITE, NONE, NONE, 0, 0, 0, "action_copy", "" },
};


instr_t table_opcode_DF_fpu_rm[] = {
/* 000 */ { 0, "fild", FPU, IMPL | WRITE, ADDRM_M | OPT_w | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 001 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 010 */ { 0, "fist", FPU, ADDRM_M | OPT_w | WRITE, IMPL | READ, NONE, 0, ST0, 0, "action_copy", "" },
/* 011 */ { 0, "fistp", FPU, ADDRM_M | OPT_w | WRITE, IMPL | MODIFY, NONE, 0, ST0, 0, "action_copy", "" },
/* 100 */ { 0, "fbld", FPU, IMPL | WRITE, ADDRM_M | OPT_fp | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 101 */ { 0, "fild", FPU, IMPL | WRITE, ADDRM_M | OPT_q | READ, NONE, ST0, 0, 0, "action_copy", "" },
/* 110 */ { 0, "fbstp", FPU, ADDRM_M | OPT_fp | WRITE, IMPL | MODIFY, NONE, 0, ST0, 0, "action_copy", "" },
/* 111 */ { 0, "fistp", FPU, ADDRM_M | OPT_q | WRITE, IMPL | MODIFY, NONE, 0, ST0, 0, "action_copy", "" },
};


instr_t table_opcode_D8_fpu_others[] = {
/* 0xC0 */ { 0, "fadd", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xC1 */ { 0, "fadd", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xC2 */ { 0, "fadd", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xC3 */ { 0, "fadd", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xC4 */ { 0, "fadd", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xC5 */ { 0, "fadd", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xC6 */ { 0, "fadd", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xC7 */ { 0, "fadd", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xC8 */ { 0, "fmul", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xC9 */ { 0, "fmul", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xCA */ { 0, "fmul", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xCB */ { 0, "fmul", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xCC */ { 0, "fmul", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xCD */ { 0, "fmul", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xCE */ { 0, "fmul", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xCF */ { 0, "fmul", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xD0 */ { 0, "fcom", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xD1 */ { 0, "fcom", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xD2 */ { 0, "fcom", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xD3 */ { 0, "fcom", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xD4 */ { 0, "fcom", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xD5 */ { 0, "fcom", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xD6 */ { 0, "fcom", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xD7 */ { 0, "fcom", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xD8 */ { 0, "fcomp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xD9 */ { 0, "fcomp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xDA */ { 0, "fcomp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xDB */ { 0, "fcomp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xDC */ { 0, "fcomp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xDD */ { 0, "fcomp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xDE */ { 0, "fcomp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xDF */ { 0, "fcomp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xE0 */ { 0, "fsub", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xE1 */ { 0, "fsub", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xE2 */ { 0, "fsub", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xE3 */ { 0, "fsub", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xE4 */ { 0, "fsub", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xE5 */ { 0, "fsub", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xE6 */ { 0, "fsub", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xE7 */ { 0, "fsub", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xE8 */ { 0, "fsubr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xE9 */ { 0, "fsubr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xEA */ { 0, "fsubr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xEB */ { 0, "fsubr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xEC */ { 0, "fsubr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xED */ { 0, "fsubr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xEE */ { 0, "fsubr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xEF */ { 0, "fsubr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xF0 */ { 0, "fdiv", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xF1 */ { 0, "fdiv", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xF2 */ { 0, "fdiv", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xF3 */ { 0, "fdiv", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xF4 */ { 0, "fdiv", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xF5 */ { 0, "fdiv", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xF6 */ { 0, "fdiv", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xF7 */ { 0, "fdiv", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xF8 */ { 0, "fdivr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xF9 */ { 0, "fdivr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xFA */ { 0, "fdivr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xFB */ { 0, "fdivr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xFC */ { 0, "fdivr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xFD */ { 0, "fdivr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xFE */ { 0, "fdivr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xFF */ { 0, "fdivr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
};


instr_t table_opcode_D9_fpu_others[] = {
/* 0xC0 */ { 0, "fld", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xC1 */ { 0, "fld", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xC2 */ { 0, "fld", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xC3 */ { 0, "fld", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xC4 */ { 0, "fld", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xC5 */ { 0, "fld", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xC6 */ { 0, "fld", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xC7 */ { 0, "fld", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xC8 */ { 0, "fxch", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xC9 */ { 0, "fxch", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xCA */ { 0, "fxch", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xCB */ { 0, "fxch", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xCC */ { 0, "fxch", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xCD */ { 0, "fxch", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xCE */ { 0, "fxch", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xCF */ { 0, "fxch", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xD0 */ { 0, "fnop", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xD1 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD2 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD3 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD4 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD5 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD6 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD7 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD8 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD9 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDA */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDB */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDC */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDD */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDE */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDF */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE0 */ { 0, "fchs", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xE1 */ { 0, "fabs", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xE2 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE3 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE4 */ { 0, "ftst", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xE5 */ { 0, "fxam", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xE6 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE7 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE8 */ { 0, "fld1", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xE9 */ { 0, "fld2t", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xEA */ { 0, "fld2t", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xEB */ { 0, "fldpi", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xEC */ { 0, "fldlg2", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xED */ { 0, "fldln2", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xEE */ { 0, "fldz", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xEF */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF0 */ { 0, "f2xm1", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xF1 */ { 0, "fyl2x", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xF2 */ { 0, "fptan", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xF3 */ { 0, "fpatan", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xF4 */ { 0, "fxtract", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xF5 */ { 0, "fprem1", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xF6 */ { 0, "fdecstp", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xF7 */ { 0, "fincstp", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xF8 */ { 0, "fprem", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xF9 */ { 0, "fyl2xp1", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xFA */ { 0, "fsqrt", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xFB */ { 0, "fsincos", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xFC */ { 0, "frndint", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xFD */ { 0, "fscale", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xFE */ { 0, "fsin", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xFF */ { 0, "fcos", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
};


instr_t table_opcode_DA_fpu_others[] = {
/* 0xC0 */ { 0, "fcmovb", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xC1 */ { 0, "fcmovb", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xC2 */ { 0, "fcmovb", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xC3 */ { 0, "fcmovb", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xC4 */ { 0, "fcmovb", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xC5 */ { 0, "fcmovb", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xC6 */ { 0, "fcmovb", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xC7 */ { 0, "fcmovb", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xC8 */ { 0, "fcmove", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xC9 */ { 0, "fcmove", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xCA */ { 0, "fcmove", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xCB */ { 0, "fcmove", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xCC */ { 0, "fcmove", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xCD */ { 0, "fcmove", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xCE */ { 0, "fcmove", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xCF */ { 0, "fcmove", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xD0 */ { 0, "fcmovbe", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xD1 */ { 0, "fcmovbe", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xD2 */ { 0, "fcmovbe", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xD3 */ { 0, "fcmovbe", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xD4 */ { 0, "fcmovbe", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xD5 */ { 0, "fcmovbe", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xD6 */ { 0, "fcmovbe", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xD7 */ { 0, "fcmovbe", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xD8 */ { 0, "fcmovu", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xD9 */ { 0, "fcmovu", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xDA */ { 0, "fcmovu", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xDB */ { 0, "fcmovu", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xDC */ { 0, "fcmovu", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xDD */ { 0, "fcmovu", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xDE */ { 0, "fcmovu", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xDF */ { 0, "fcmovu", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xE0 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE1 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE2 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE3 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE4 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE5 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE6 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE7 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE8 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE9 */ { 0, "fucompp", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xEA */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xEB */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xEC */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xED */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xEE */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xEF */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF0 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF1 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF2 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF3 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF4 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF5 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF6 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF7 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF8 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF9 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFA */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFB */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFC */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFD */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFE */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFF */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
};


instr_t table_opcode_DB_fpu_others[] = {
/* 0xC0 */ { 0, "fcmovnb", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xC1 */ { 0, "fcmovnb", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xC2 */ { 0, "fcmovnb", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xC3 */ { 0, "fcmovnb", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xC4 */ { 0, "fcmovnb", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xC5 */ { 0, "fcmovnb", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xC6 */ { 0, "fcmovnb", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xC7 */ { 0, "fcmovnb", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xC8 */ { 0, "fcmovne", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xC9 */ { 0, "fcmovne", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xCA */ { 0, "fcmovne", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xCB */ { 0, "fcmovne", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xCC */ { 0, "fcmovne", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xCD */ { 0, "fcmovne", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xCE */ { 0, "fcmovne", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xCF */ { 0, "fcmovne", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xD0 */ { 0, "fcmovnbe", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xD1 */ { 0, "fcmovnbe", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xD2 */ { 0, "fcmovnbe", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xD3 */ { 0, "fcmovnbe", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xD4 */ { 0, "fcmovnbe", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xD5 */ { 0, "fcmovnbe", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xD6 */ { 0, "fcmovnbe", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xD7 */ { 0, "fcmovnbe", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xD8 */ { 0, "fcmovnu", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xD9 */ { 0, "fcmovnu", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xDA */ { 0, "fcmovnu", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xDB */ { 0, "fcmovnu", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xDC */ { 0, "fcmovnu", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xDD */ { 0, "fcmovnu", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xDE */ { 0, "fcmovnu", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xDF */ { 0, "fcmovnu", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xE0 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE1 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE2 */ { 0, "fclex", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xE3 */ { 0, "finit", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xE4 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE5 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE6 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE7 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE8 */ { 0, "fucomi", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xE9 */ { 0, "fucomi", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xEA */ { 0, "fucomi", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xEB */ { 0, "fucomi", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xEC */ { 0, "fucomi", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xED */ { 0, "fucomi", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xEE */ { 0, "fucomi", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xEF */ { 0, "fucomi", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xF0 */ { 0, "fcomi", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xF1 */ { 0, "fcomi", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xF2 */ { 0, "fcomi", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xF3 */ { 0, "fcomi", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xF4 */ { 0, "fcomi", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xF5 */ { 0, "fcomi", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xF6 */ { 0, "fcomi", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xF7 */ { 0, "fcomi", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xF8 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF9 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFA */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFB */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFC */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFD */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFE */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFF */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
};


instr_t table_opcode_DC_fpu_others[] = {
/* 0xC0 */ { 0, "fadd", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xC1 */ { 0, "fadd", FPU, IMPL | WRITE, IMPL | READ, NONE, ST1, ST0, 0, "action_copy", "" },
/* 0xC2 */ { 0, "fadd", FPU, IMPL | WRITE, IMPL | READ, NONE, ST2, ST0, 0, "action_copy", "" },
/* 0xC3 */ { 0, "fadd", FPU, IMPL | WRITE, IMPL | READ, NONE, ST3, ST0, 0, "action_copy", "" },
/* 0xC4 */ { 0, "fadd", FPU, IMPL | WRITE, IMPL | READ, NONE, ST4, ST0, 0, "action_copy", "" },
/* 0xC5 */ { 0, "fadd", FPU, IMPL | WRITE, IMPL | READ, NONE, ST5, ST0, 0, "action_copy", "" },
/* 0xC6 */ { 0, "fadd", FPU, IMPL | WRITE, IMPL | READ, NONE, ST6, ST0, 0, "action_copy", "" },
/* 0xC7 */ { 0, "fadd", FPU, IMPL | WRITE, IMPL | READ, NONE, ST7, ST0, 0, "action_copy", "" },
/* 0xC8 */ { 0, "fmul", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xC9 */ { 0, "fmul", FPU, IMPL | WRITE, IMPL | READ, NONE, ST1, ST0, 0, "action_copy", "" },
/* 0xCA */ { 0, "fmul", FPU, IMPL | WRITE, IMPL | READ, NONE, ST2, ST0, 0, "action_copy", "" },
/* 0xCB */ { 0, "fmul", FPU, IMPL | WRITE, IMPL | READ, NONE, ST3, ST0, 0, "action_copy", "" },
/* 0xCC */ { 0, "fmul", FPU, IMPL | WRITE, IMPL | READ, NONE, ST4, ST0, 0, "action_copy", "" },
/* 0xCD */ { 0, "fmul", FPU, IMPL | WRITE, IMPL | READ, NONE, ST5, ST0, 0, "action_copy", "" },
/* 0xCE */ { 0, "fmul", FPU, IMPL | WRITE, IMPL | READ, NONE, ST6, ST0, 0, "action_copy", "" },
/* 0xCF */ { 0, "fmul", FPU, IMPL | WRITE, IMPL | READ, NONE, ST7, ST0, 0, "action_copy", "" },
/* 0xD0 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD1 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD2 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD3 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD4 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD5 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD6 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD7 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD8 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD9 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDA */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDB */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDC */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDD */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDE */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDF */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE0 */ { 0, "fsubr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xE1 */ { 0, "fsubr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST1, ST0, 0, "action_copy", "" },
/* 0xE2 */ { 0, "fsubr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST2, ST0, 0, "action_copy", "" },
/* 0xE3 */ { 0, "fsubr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST3, ST0, 0, "action_copy", "" },
/* 0xE4 */ { 0, "fsubr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST4, ST0, 0, "action_copy", "" },
/* 0xE5 */ { 0, "fsubr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST5, ST0, 0, "action_copy", "" },
/* 0xE6 */ { 0, "fsubr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST6, ST0, 0, "action_copy", "" },
/* 0xE7 */ { 0, "fsubr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST7, ST0, 0, "action_copy", "" },
/* 0xE8 */ { 0, "fsub", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xE9 */ { 0, "fsub", FPU, IMPL | WRITE, IMPL | READ, NONE, ST1, ST0, 0, "action_copy", "" },
/* 0xEA */ { 0, "fsub", FPU, IMPL | WRITE, IMPL | READ, NONE, ST2, ST0, 0, "action_copy", "" },
/* 0xEB */ { 0, "fsub", FPU, IMPL | WRITE, IMPL | READ, NONE, ST3, ST0, 0, "action_copy", "" },
/* 0xEC */ { 0, "fsub", FPU, IMPL | WRITE, IMPL | READ, NONE, ST4, ST0, 0, "action_copy", "" },
/* 0xED */ { 0, "fsub", FPU, IMPL | WRITE, IMPL | READ, NONE, ST5, ST0, 0, "action_copy", "" },
/* 0xEE */ { 0, "fsub", FPU, IMPL | WRITE, IMPL | READ, NONE, ST6, ST0, 0, "action_copy", "" },
/* 0xEF */ { 0, "fsub", FPU, IMPL | WRITE, IMPL | READ, NONE, ST7, ST0, 0, "action_copy", "" },
/* 0xF0 */ { 0, "fdivr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xF1 */ { 0, "fdivr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST1, ST0, 0, "action_copy", "" },
/* 0xF2 */ { 0, "fdivr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST2, ST0, 0, "action_copy", "" },
/* 0xF3 */ { 0, "fdivr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST3, ST0, 0, "action_copy", "" },
/* 0xF4 */ { 0, "fdivr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST4, ST0, 0, "action_copy", "" },
/* 0xF5 */ { 0, "fdivr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST5, ST0, 0, "action_copy", "" },
/* 0xF6 */ { 0, "fdivr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST6, ST0, 0, "action_copy", "" },
/* 0xF7 */ { 0, "fdivr", FPU, IMPL | WRITE, IMPL | READ, NONE, ST7, ST0, 0, "action_copy", "" },
/* 0xF8 */ { 0, "fdiv", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xF9 */ { 0, "fdiv", FPU, IMPL | WRITE, IMPL | READ, NONE, ST1, ST0, 0, "action_copy", "" },
/* 0xFA */ { 0, "fdiv", FPU, IMPL | WRITE, IMPL | READ, NONE, ST2, ST0, 0, "action_copy", "" },
/* 0xFB */ { 0, "fdiv", FPU, IMPL | WRITE, IMPL | READ, NONE, ST3, ST0, 0, "action_copy", "" },
/* 0xFC */ { 0, "fdiv", FPU, IMPL | WRITE, IMPL | READ, NONE, ST4, ST0, 0, "action_copy", "" },
/* 0xFD */ { 0, "fdiv", FPU, IMPL | WRITE, IMPL | READ, NONE, ST5, ST0, 0, "action_copy", "" },
/* 0xFE */ { 0, "fdiv", FPU, IMPL | WRITE, IMPL | READ, NONE, ST6, ST0, 0, "action_copy", "" },
/* 0xFF */ { 0, "fdiv", FPU, IMPL | WRITE, IMPL | READ, NONE, ST7, ST0, 0, "action_copy", "" },
};


instr_t table_opcode_DD_fpu_others[] = {
/* 0xC0 */ { 0, "ffree", FPU, IMPL | WRITE, NONE, NONE, ST0, 0, 0, "action_copy", "" },
/* 0xC1 */ { 0, "ffree", FPU, IMPL | WRITE, NONE, NONE, ST1, 0, 0, "action_copy", "" },
/* 0xC2 */ { 0, "ffree", FPU, IMPL | WRITE, NONE, NONE, ST2, 0, 0, "action_copy", "" },
/* 0xC3 */ { 0, "ffree", FPU, IMPL | WRITE, NONE, NONE, ST3, 0, 0, "action_copy", "" },
/* 0xC4 */ { 0, "ffree", FPU, IMPL | WRITE, NONE, NONE, ST4, 0, 0, "action_copy", "" },
/* 0xC5 */ { 0, "ffree", FPU, IMPL | WRITE, NONE, NONE, ST5, 0, 0, "action_copy", "" },
/* 0xC6 */ { 0, "ffree", FPU, IMPL | WRITE, NONE, NONE, ST6, 0, 0, "action_copy", "" },
/* 0xC7 */ { 0, "ffree", FPU, IMPL | WRITE, NONE, NONE, ST7, 0, 0, "action_copy", "" },
/* 0xC8 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xC9 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xCA */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xCB */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xCC */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xCD */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xCE */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xCF */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD0 */ { 0, "fst", FPU, IMPL | WRITE, NONE, NONE, ST0, 0, 0, "action_copy", "" },
/* 0xD1 */ { 0, "fst", FPU, IMPL | WRITE, NONE, NONE, ST1, 0, 0, "action_copy", "" },
/* 0xD2 */ { 0, "fst", FPU, IMPL | WRITE, NONE, NONE, ST2, 0, 0, "action_copy", "" },
/* 0xD3 */ { 0, "fst", FPU, IMPL | WRITE, NONE, NONE, ST3, 0, 0, "action_copy", "" },
/* 0xD4 */ { 0, "fst", FPU, IMPL | WRITE, NONE, NONE, ST4, 0, 0, "action_copy", "" },
/* 0xD5 */ { 0, "fst", FPU, IMPL | WRITE, NONE, NONE, ST5, 0, 0, "action_copy", "" },
/* 0xD6 */ { 0, "fst", FPU, IMPL | WRITE, NONE, NONE, ST6, 0, 0, "action_copy", "" },
/* 0xD7 */ { 0, "fst", FPU, IMPL | WRITE, NONE, NONE, ST7, 0, 0, "action_copy", "" },
/* 0xD8 */ { 0, "fstp", FPU, IMPL | WRITE, NONE, NONE, ST0, 0, 0, "action_copy", "" },
/* 0xD9 */ { 0, "fstp", FPU, IMPL | WRITE, NONE, NONE, ST1, 0, 0, "action_copy", "" },
/* 0xDA */ { 0, "fstp", FPU, IMPL | WRITE, NONE, NONE, ST2, 0, 0, "action_copy", "" },
/* 0xDB */ { 0, "fstp", FPU, IMPL | WRITE, NONE, NONE, ST3, 0, 0, "action_copy", "" },
/* 0xDC */ { 0, "fstp", FPU, IMPL | WRITE, NONE, NONE, ST4, 0, 0, "action_copy", "" },
/* 0xDD */ { 0, "fstp", FPU, IMPL | WRITE, NONE, NONE, ST5, 0, 0, "action_copy", "" },
/* 0xDE */ { 0, "fstp", FPU, IMPL | WRITE, NONE, NONE, ST6, 0, 0, "action_copy", "" },
/* 0xDF */ { 0, "fstp", FPU, IMPL | WRITE, NONE, NONE, ST7, 0, 0, "action_copy", "" },
/* 0xE0 */ { 0, "fucom", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xE1 */ { 0, "fucom", FPU, IMPL | WRITE, IMPL | READ, NONE, ST1, ST0, 0, "action_copy", "" },
/* 0xE2 */ { 0, "fucom", FPU, IMPL | WRITE, IMPL | READ, NONE, ST2, ST0, 0, "action_copy", "" },
/* 0xE3 */ { 0, "fucom", FPU, IMPL | WRITE, IMPL | READ, NONE, ST3, ST0, 0, "action_copy", "" },
/* 0xE4 */ { 0, "fucom", FPU, IMPL | WRITE, IMPL | READ, NONE, ST4, ST0, 0, "action_copy", "" },
/* 0xE5 */ { 0, "fucom", FPU, IMPL | WRITE, IMPL | READ, NONE, ST5, ST0, 0, "action_copy", "" },
/* 0xE6 */ { 0, "fucom", FPU, IMPL | WRITE, IMPL | READ, NONE, ST6, ST0, 0, "action_copy", "" },
/* 0xE7 */ { 0, "fucom", FPU, IMPL | WRITE, IMPL | READ, NONE, ST7, ST0, 0, "action_copy", "" },
/* 0xE8 */ { 0, "fucomp", FPU, IMPL | WRITE, NONE, NONE, ST0, 0, 0, "action_copy", "" },
/* 0xE9 */ { 0, "fucomp", FPU, IMPL | WRITE, NONE, NONE, ST1, 0, 0, "action_copy", "" },
/* 0xEA */ { 0, "fucomp", FPU, IMPL | WRITE, NONE, NONE, ST2, 0, 0, "action_copy", "" },
/* 0xEB */ { 0, "fucomp", FPU, IMPL | WRITE, NONE, NONE, ST3, 0, 0, "action_copy", "" },
/* 0xEC */ { 0, "fucomp", FPU, IMPL | WRITE, NONE, NONE, ST4, 0, 0, "action_copy", "" },
/* 0xED */ { 0, "fucomp", FPU, IMPL | WRITE, NONE, NONE, ST5, 0, 0, "action_copy", "" },
/* 0xEE */ { 0, "fucomp", FPU, IMPL | WRITE, NONE, NONE, ST6, 0, 0, "action_copy", "" },
/* 0xEF */ { 0, "fucomp", FPU, IMPL | WRITE, NONE, NONE, ST7, 0, 0, "action_copy", "" },
/* 0xF0 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF1 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF2 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF3 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF4 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF5 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF6 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF7 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF8 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF9 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFA */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFB */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFC */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFD */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFE */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFF */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
};


instr_t table_opcode_DE_fpu_others[] = {
/* 0xC0 */ { 0, "faddp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xC1 */ { 0, "faddp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST1, ST0, 0, "action_copy", "" },
/* 0xC2 */ { 0, "faddp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST2, ST0, 0, "action_copy", "" },
/* 0xC3 */ { 0, "faddp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST3, ST0, 0, "action_copy", "" },
/* 0xC4 */ { 0, "faddp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST4, ST0, 0, "action_copy", "" },
/* 0xC5 */ { 0, "faddp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST5, ST0, 0, "action_copy", "" },
/* 0xC6 */ { 0, "faddp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST6, ST0, 0, "action_copy", "" },
/* 0xC7 */ { 0, "faddp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST7, ST0, 0, "action_copy", "" },
/* 0xC8 */ { 0, "fmulp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xC9 */ { 0, "fmulp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST1, ST0, 0, "action_copy", "" },
/* 0xCA */ { 0, "fmulp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST2, ST0, 0, "action_copy", "" },
/* 0xCB */ { 0, "fmulp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST3, ST0, 0, "action_copy", "" },
/* 0xCC */ { 0, "fmulp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST4, ST0, 0, "action_copy", "" },
/* 0xCD */ { 0, "fmulp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST5, ST0, 0, "action_copy", "" },
/* 0xCE */ { 0, "fmulp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST6, ST0, 0, "action_copy", "" },
/* 0xCF */ { 0, "fmulp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST7, ST0, 0, "action_copy", "" },
/* 0xD0 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD1 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD2 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD3 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD4 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD5 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD6 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD7 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD8 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD9 */ { 0, "fcompp", FPU, NONE, NONE, NONE, 0, 0, 0, "action_copy", "" },
/* 0xDA */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDB */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDC */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDD */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDE */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDF */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE0 */ { 0, "fsubrp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xE1 */ { 0, "fsubrp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST1, ST0, 0, "action_copy", "" },
/* 0xE2 */ { 0, "fsubrp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST2, ST0, 0, "action_copy", "" },
/* 0xE3 */ { 0, "fsubrp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST3, ST0, 0, "action_copy", "" },
/* 0xE4 */ { 0, "fsubrp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST4, ST0, 0, "action_copy", "" },
/* 0xE5 */ { 0, "fsubrp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST5, ST0, 0, "action_copy", "" },
/* 0xE6 */ { 0, "fsubrp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST6, ST0, 0, "action_copy", "" },
/* 0xE7 */ { 0, "fsubrp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST7, ST0, 0, "action_copy", "" },
/* 0xE8 */ { 0, "fsubp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xE9 */ { 0, "fsubp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST1, ST0, 0, "action_copy", "" },
/* 0xEA */ { 0, "fsubp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST2, ST0, 0, "action_copy", "" },
/* 0xEB */ { 0, "fsubp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST3, ST0, 0, "action_copy", "" },
/* 0xEC */ { 0, "fsubp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST4, ST0, 0, "action_copy", "" },
/* 0xED */ { 0, "fsubp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST5, ST0, 0, "action_copy", "" },
/* 0xEE */ { 0, "fsubp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST6, ST0, 0, "action_copy", "" },
/* 0xEF */ { 0, "fsubp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST7, ST0, 0, "action_copy", "" },
/* 0xF0 */ { 0, "fdivrp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xF1 */ { 0, "fdivrp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST1, ST0, 0, "action_copy", "" },
/* 0xF2 */ { 0, "fdivrp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST2, ST0, 0, "action_copy", "" },
/* 0xF3 */ { 0, "fdivrp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST3, ST0, 0, "action_copy", "" },
/* 0xF4 */ { 0, "fdivrp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST4, ST0, 0, "action_copy", "" },
/* 0xF5 */ { 0, "fdivrp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST5, ST0, 0, "action_copy", "" },
/* 0xF6 */ { 0, "fdivrp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST6, ST0, 0, "action_copy", "" },
/* 0xF7 */ { 0, "fdivrp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST7, ST0, 0, "action_copy", "" },
/* 0xF8 */ { 0, "fdivp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xF9 */ { 0, "fdivp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST1, ST0, 0, "action_copy", "" },
/* 0xFA */ { 0, "fdivp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST2, ST0, 0, "action_copy", "" },
/* 0xFB */ { 0, "fdivp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST3, ST0, 0, "action_copy", "" },
/* 0xFC */ { 0, "fdivp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST4, ST0, 0, "action_copy", "" },
/* 0xFD */ { 0, "fdivp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST5, ST0, 0, "action_copy", "" },
/* 0xFE */ { 0, "fdivp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST6, ST0, 0, "action_copy", "" },
/* 0xFF */ { 0, "fdivp", FPU, IMPL | WRITE, IMPL | READ, NONE, ST7, ST0, 0, "action_copy", "" },
};


instr_t table_opcode_DF_fpu_others[] = {
/* 0xC0 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xC1 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xC2 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xC3 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xC4 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xC5 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xC6 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xC7 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xC8 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xC9 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xCA */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xCB */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xCC */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xCD */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xCE */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xCF */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD0 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD1 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD2 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD3 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD4 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD5 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD6 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD7 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD8 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xD9 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDA */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDB */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDC */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDD */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDE */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xDF */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE0 */ { 0, "fstsw", FPU, IMPL, NONE, NONE, AX, 0, 0, "action_copy", "" },
/* 0xE1 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE2 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE3 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE4 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE5 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE6 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE7 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xE8 */ { 0, "fucomip", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xE9 */ { 0, "fucomip", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xEA */ { 0, "fucomip", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xEB */ { 0, "fucomip", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xEC */ { 0, "fucomip", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xED */ { 0, "fucomip", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xEE */ { 0, "fucomip", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xEF */ { 0, "fucomip", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xF0 */ { 0, "fcomip", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST0, 0, "action_copy", "" },
/* 0xF1 */ { 0, "fcomip", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST1, 0, "action_copy", "" },
/* 0xF2 */ { 0, "fcomip", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST2, 0, "action_copy", "" },
/* 0xF3 */ { 0, "fcomip", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST3, 0, "action_copy", "" },
/* 0xF4 */ { 0, "fcomip", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST4, 0, "action_copy", "" },
/* 0xF5 */ { 0, "fcomip", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST5, 0, "action_copy", "" },
/* 0xF6 */ { 0, "fcomip", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST6, 0, "action_copy", "" },
/* 0xF7 */ { 0, "fcomip", FPU, IMPL | WRITE, IMPL | READ, NONE, ST0, ST7, 0, "action_copy", "" },
/* 0xF8 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xF9 */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFA */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFB */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFC */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFD */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFE */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
/* 0xFF */ { 0, "", 0, NONE, NONE, NONE, 0, 0, 0, "action_fail", "undefined opcode" },
};

#endif

