Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot top_tb_func_synth xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.0,C...
Compiling module xil_defaultlib.block_clock_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.block_clock_clk_wiz_0_0
Compiling module xil_defaultlib.block_clock
Compiling module xil_defaultlib.block_clock_wrapper
Compiling module unisims_ver.FF36_INTERNAL_VLOG(DATA_WIDTH=36...
Compiling module unisims_ver.FIFO36E1(DATA_WIDTH=36)
Compiling module xil_defaultlib.memory_ctrl
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.Coarse
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.DecodeStart
Compiling module xil_defaultlib.DecodeStop
Compiling module xil_defaultlib.Edge
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.Fine
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.FDPE(INIT=1'b0)
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.FDCP
Compiling module xil_defaultlib.merging
Compiling module xil_defaultlib.TDC
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_func_synth
