# CPU-Cache-Design-and-Performance-Simulation
This project analyzes the CPU-Cache interaction, a core computer architecture component, based on William Stallings' theoretical frameworks. It provides a simulation environment to measure software efficiency at the hardware level, focusing on mapping techniques and performance optimization.

**Note:** The project simulation and technical presentation are prepared in Turkish, as this was developed as part of my Software Engineering coursework at the Faculty of Engineering.

## ðŸš€ Key Features (Ã–ne Ã‡Ä±kan Ã–zellikler)
* **Mathematical Modeling:** Implementation of William Stallings' Average Memory Access Time (AMAT) formula.
* **Mapping Analysis:** Comparative study of Direct, Fully Associative, and Set-Associative mapping techniques.
* **Performance Metrics:** Real-time calculation of Hit/Miss rates and their impact on CPU latency.
* **Simulation Environment:** Developed on **Xubuntu Linux** to analyze hardware-software interaction.

## ðŸ“Š Methodology and Visuals
Below are key slides from the technical presentation explaining the system architecture and simulation logic.

*Figure 1: System architecture and cache mapping logic.*

**Full-Associative Mapping**

<img width="1920" height="1080" alt="Full-associative" src="https://github.com/user-attachments/assets/56ad4ca0-942d-4552-a79c-a4c774422209" />

**Set-Associative**

<img width="1920" height="1080" alt="2-way associative" src="https://github.com/user-attachments/assets/c628ad99-3634-4d0d-94ee-cfcc5b334a59" />

**Direct Mapping**

<img width="1920" height="1080" alt="Direct" src="https://github.com/user-attachments/assets/d5c0df82-c0fc-46cc-974d-ae82f4fb8599" />
