
*** Running vivado
    with args -log sort_D4096.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sort_D4096.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sort_D4096.tcl -notrace
Command: synth_design -top sort_D4096 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 77652 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 699.688 ; gain = 177.699
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sort_D4096' [D:/Code Try/CODExperiment/Lab2/sort_4096_16_DRAM.v:1]
	Parameter Init bound to: 32'sb00000000000000000000000000000000 
	Parameter PreSort bound to: 1 - type: integer 
	Parameter SmallLoop1 bound to: 2 - type: integer 
	Parameter SmallLoop2 bound to: 3 - type: integer 
	Parameter SmallLoop3 bound to: 4 - type: integer 
	Parameter SmallLoop4 bound to: 5 - type: integer 
	Parameter SmallLoop5 bound to: 6 - type: integer 
	Parameter SmallLoop6 bound to: 7 - type: integer 
	Parameter SmallLoopFin bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'encoder_16bits' [D:/Code Try/CODExperiment/Lab2/encoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'encoder_16bits' (1#1) [D:/Code Try/CODExperiment/Lab2/encoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM_4096_16' [D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/.Xil/Vivado-2948-Yun/realtime/DRAM_4096_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DRAM_4096_16' (2#1) [D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/.Xil/Vivado-2948-Yun/realtime/DRAM_4096_16_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code Try/CODExperiment/Lab2/sort_4096_16_DRAM.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code Try/CODExperiment/Lab2/sort_4096_16_DRAM.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code Try/CODExperiment/Lab2/sort_4096_16_DRAM.v:87]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code Try/CODExperiment/Lab2/sort_4096_16_DRAM.v:125]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code Try/CODExperiment/Lab2/sort_4096_16_DRAM.v:151]
WARNING: [Synth 8-5788] Register i_reg in module sort_D4096 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code Try/CODExperiment/Lab2/sort_4096_16_DRAM.v:46]
WARNING: [Synth 8-5788] Register j_reg in module sort_D4096 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code Try/CODExperiment/Lab2/sort_4096_16_DRAM.v:156]
WARNING: [Synth 8-5788] Register max_reg in module sort_D4096 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code Try/CODExperiment/Lab2/sort_4096_16_DRAM.v:159]
WARNING: [Synth 8-5788] Register temp_reg in module sort_D4096 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code Try/CODExperiment/Lab2/sort_4096_16_DRAM.v:164]
INFO: [Synth 8-6155] done synthesizing module 'sort_D4096' (3#1) [D:/Code Try/CODExperiment/Lab2/sort_4096_16_DRAM.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 763.363 ; gain = 241.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 763.363 ; gain = 241.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 763.363 ; gain = 241.375
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/DRAM_4096_16/DRAM_4096_16/DRAM_4096_16_in_context.xdc] for cell 'DRAM_4096_16'
Finished Parsing XDC File [d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/DRAM_4096_16/DRAM_4096_16/DRAM_4096_16_in_context.xdc] for cell 'DRAM_4096_16'
Parsing XDC File [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'LED16_R'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'CA'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'CB'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'CC'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'CD'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'CE'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'CF'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'CG'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'BTND'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:88]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/sort_D4096_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sort_D4096_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sort_D4096_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 886.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 886.141 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DRAM_4096_16' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 895.730 ; gain = 373.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 895.730 ; gain = 373.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for DRAM_4096_16. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 895.730 ; gain = 373.742
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'status_reg' in module 'sort_D4096'
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Init |                             0000 |                             0000
                 PreSort |                             0001 |                             0001
              SmallLoop1 |                             0010 |                             0010
              SmallLoop2 |                             0011 |                             0011
              SmallLoop3 |                             0100 |                             0100
              SmallLoop4 |                             0101 |                             0101
              SmallLoop5 |                             0110 |                             0110
              SmallLoop6 |                             0111 |                             0111
            SmallLoopFin |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_reg' using encoding 'sequential' in module 'sort_D4096'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 895.730 ; gain = 373.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sort_D4096 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module encoder_16bits 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 895.730 ; gain = 373.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 895.730 ; gain = 373.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 895.730 ; gain = 373.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 895.730 ; gain = 373.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 895.730 ; gain = 373.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 895.730 ; gain = 373.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 895.730 ; gain = 373.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 895.730 ; gain = 373.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 895.730 ; gain = 373.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 895.730 ; gain = 373.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DRAM_4096_16  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |DRAM_4096_16 |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |    20|
|4     |LUT1         |    19|
|5     |LUT2         |     5|
|6     |LUT3         |    35|
|7     |LUT4         |    30|
|8     |LUT5         |    44|
|9     |LUT6         |    55|
|10    |FDCE         |    47|
|11    |FDRE         |    64|
|12    |IBUF         |    23|
|13    |OBUF         |    41|
+------+-------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   400|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 895.730 ; gain = 373.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 895.730 ; gain = 241.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 895.730 ; gain = 373.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 905.082 ; gain = 613.680
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 905.082 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/sort_D4096.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sort_D4096_utilization_synth.rpt -pb sort_D4096_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 29 21:54:52 2022...
