Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Mon May 29 17:19:55 2017
| Host         : mecha-3 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file lab2_wrapper_control_sets_placed.rpt
| Design       : lab2_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    90 |
| Unused register locations in slices containing registers |   158 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             732 |          208 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             345 |          106 |
| Yes          | No                    | No                     |             915 |          195 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             346 |           79 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                                                                             Enable Signal                                                                            |                                                                         Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                                 |                1 |              2 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              4 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                          | lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                    |                1 |              4 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                  |                4 |              4 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                   |                1 |              4 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                               | lab2_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                               |                1 |              4 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              4 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                 |                1 |              4 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                             | lab2_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                               |                1 |              4 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                             | lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                    |                2 |              4 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                  |                4 |              4 |
|  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk    | lab2_i/pmod_da2_0/U0/reg_sh                                                                                                                                          | lab2_i/pmod_da2_0/U0/count[3]_i_1_n_0                                                                                                                           |                1 |              4 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                    | lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                    |                1 |              4 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                | lab2_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                               |                1 |              5 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | lab2_i/Processor/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              5 |
|  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk    | lab2_i/pmod_ad1_0/U0/ser_data_reg1[11]_i_1_n_0                                                                                                                       | lab2_i/pmod_ad1_0/U0/SR[0]                                                                                                                                      |                1 |              5 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | lab2_i/Processor/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz | lab2_i/FIR/FIR_0/U0/addr_to_fetch_en                                                                                                                                 | lab2_i/FIR/FIR_0/U0/addr_to_fetch[6]_i_1_n_0                                                                                                                    |                2 |              7 |
|  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz | lab2_i/FIR/FIR_1/U0/addr_to_fetch_en                                                                                                                                 | lab2_i/FIR/FIR_1/U0/addr_to_fetch[6]_i_1_n_0                                                                                                                    |                2 |              7 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                               | lab2_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                               |                1 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                       | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                        | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                       | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |
|  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk    | lab2_i/pmod_da2_0/U0/reg2_0                                                                                                                                          | lab2_i/pmod_da2_0/U0/reg1[15]_i_1_n_0                                                                                                                           |                2 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                             | lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                    |                1 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                        | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | lab2_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                   |                2 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                  | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                       | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                       | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                       | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                       | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                       | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                        | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                       | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                       | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out_reg[0][0]                                                                     | lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                    |                2 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                              | lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                    |                3 |              8 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                3 |              9 |
|  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk    |                                                                                                                                                                      |                                                                                                                                                                 |                6 |             10 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                                 |                3 |             12 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                                 |                3 |             12 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                |                6 |             12 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                                 |                5 |             12 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                                 |                4 |             12 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                4 |             13 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                                 |                4 |             13 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                 |                3 |             14 |
|  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk    | lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata[31]_i_2_n_0                                                                                                                    | lab2_i/pmod_ad1_0/U0/p_0_in                                                                                                                                     |                3 |             14 |
|  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk    | lab2_i/pmod_ad1_0/U0/ser_data_reg1[11]_i_1_n_0                                                                                                                       |                                                                                                                                                                 |                2 |             14 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                                 |                3 |             14 |
|  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz | lab2_i/FIR/FIR_1/U0/addr_to_fetch_rst                                                                                                                                |                                                                                                                                                                 |                5 |             16 |
|  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz |                                                                                                                                                                      |                                                                                                                                                                 |                8 |             16 |
|  lab2_i/downsampler/downsampler_1/U0/clk12khz         |                                                                                                                                                                      |                                                                                                                                                                 |                7 |             16 |
|  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz | lab2_i/FIR/FIR_0/U0/addr_to_fetch_rst                                                                                                                                |                                                                                                                                                                 |                2 |             16 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                       | lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                               |                6 |             17 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                    |                9 |             19 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                                 |                9 |             20 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                                 |                8 |             20 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2      |                                                                                                                                                                 |                5 |             20 |
|  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk    | lab2_i/pmod_da2_0/U0/reg2_0                                                                                                                                          | lab2_i/pmod_da2_0/U0/reg1[11]_i_1_n_0                                                                                                                           |                6 |             22 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                     | lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                8 |             23 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                            |                                                                                                                                                                 |                9 |             32 |
|  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk    |                                                                                                                                                                      | lab2_i/DDS/DDSclocking_0/U0/clk_en                                                                                                                              |                8 |             32 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                      | lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |               10 |             32 |
|  lab2_i/DDS/DDSclocking_0/U0/DDS_aclk                 |                                                                                                                                                                      | lab2_i/downsampler/downsampler_1/U0/slow_clock                                                                                                                  |                9 |             32 |
|  lab2_i/DDS/DDSclocking_0/U0/DDS_aclk                 |                                                                                                                                                                      | lab2_i/downsampler/downsampler_0/U0/slow_clock                                                                                                                  |                9 |             32 |
|  lab2_i/DDS/DDSclocking_0/U0/DDS_aclk                 |                                                                                                                                                                      | lab2_i/CIC/CIC_1/U0/en_tick_counter[31]_i_1_n_0                                                                                                                 |                9 |             32 |
|  lab2_i/DDS/DDSclocking_0/U0/DDS_aclk                 |                                                                                                                                                                      | lab2_i/CIC/CIC_0/U0/en_tick_counter[31]_i_1_n_0                                                                                                                 |                9 |             32 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                                 |                9 |             34 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                           |                                                                                                                                                                 |                6 |             35 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | lab2_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                               |               13 |             44 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                                 |                7 |             47 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                 |                7 |             47 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0] |                                                                                                                                                                 |               10 |             48 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                                 |                9 |             48 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                 |                9 |             48 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                 |               11 |             48 |
|  lab2_i/downsampler/downsampler_0/U0/clk12khz         |                                                                                                                                                                      |                                                                                                                                                                 |               21 |             58 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               13 |             59 |
|  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz | lab2_i/FIR/FIR_1/U0/x_in_block/delay_line[70]_0                                                                                                                      |                                                                                                                                                                 |               16 |             64 |
|  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz | lab2_i/FIR/FIR_0/U0/x_in_block/delay_line[70]_0                                                                                                                      |                                                                                                                                                                 |               16 |             64 |
|  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz | lab2_i/CIC/CIC_1/U0/comb_filter_2/E[0]                                                                                                                               |                                                                                                                                                                 |               34 |            184 |
|  lab2_i/Processor/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      |                                                                                                                                                                 |               67 |            207 |
|  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz | lab2_i/CIC/CIC_0/U0/comb_filter_2/E[0]                                                                                                                               |                                                                                                                                                                 |               46 |            216 |
|  lab2_i/DDS/DDSclocking_0/U0/DDS_aclk                 |                                                                                                                                                                      |                                                                                                                                                                 |              102 |            429 |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


