#[doc = "Register `IFLAG1` reader"]
pub type R = crate::R<Iflag1Spec>;
#[doc = "Register `IFLAG1` writer"]
pub type W = crate::W<Iflag1Spec>;
#[doc = "Buffer MBi Interrupt or \"reserved\"\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum Buf4to0i {
    #[doc = "0: The corresponding buffer has no occurrence of successfully completed transmission or reception (when MCR\\[RFEN\\]=0)."]
    _0 = 0,
    #[doc = "1: The corresponding buffer has successfully completed transmission or reception (when MCR\\[RFEN\\]=0)."]
    _1 = 1,
}
impl From<Buf4to0i> for u8 {
    #[inline(always)]
    fn from(variant: Buf4to0i) -> Self {
        variant as _
    }
}
impl crate::FieldSpec for Buf4to0i {
    type Ux = u8;
}
impl crate::IsEnum for Buf4to0i {}
#[doc = "Field `BUF4TO0I` reader - Buffer MBi Interrupt or \"reserved\""]
pub type Buf4to0iR = crate::FieldReader<Buf4to0i>;
impl Buf4to0iR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Option<Buf4to0i> {
        match self.bits {
            0 => Some(Buf4to0i::_0),
            1 => Some(Buf4to0i::_1),
            _ => None,
        }
    }
    #[doc = "The corresponding buffer has no occurrence of successfully completed transmission or reception (when MCR\\[RFEN\\]=0)."]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Buf4to0i::_0
    }
    #[doc = "The corresponding buffer has successfully completed transmission or reception (when MCR\\[RFEN\\]=0)."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Buf4to0i::_1
    }
}
#[doc = "Field `BUF4TO0I` writer - Buffer MBi Interrupt or \"reserved\""]
pub type Buf4to0iW<'a, REG> = crate::FieldWriter<'a, REG, 5, Buf4to0i>;
impl<'a, REG> Buf4to0iW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
    REG::Ux: From<u8>,
{
    #[doc = "The corresponding buffer has no occurrence of successfully completed transmission or reception (when MCR\\[RFEN\\]=0)."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Buf4to0i::_0)
    }
    #[doc = "The corresponding buffer has successfully completed transmission or reception (when MCR\\[RFEN\\]=0)."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Buf4to0i::_1)
    }
}
#[doc = "Buffer MB5 Interrupt or \"Frames available in Rx FIFO\"\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Buf5i {
    #[doc = "0: No occurrence of MB5 completing transmission/reception (when MCR\\[RFEN\\]=0) or of frame(s) available in the Rx FIFO (when MCR\\[RFEN\\]=1)"]
    _0 = 0,
    #[doc = "1: MB5 completed transmission/reception (when MCR\\[RFEN\\]=0) or frame(s) available in the Rx FIFO (when MCR\\[RFEN\\]=1)"]
    _1 = 1,
}
impl From<Buf5i> for bool {
    #[inline(always)]
    fn from(variant: Buf5i) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `BUF5I` reader - Buffer MB5 Interrupt or \"Frames available in Rx FIFO\""]
pub type Buf5iR = crate::BitReader<Buf5i>;
impl Buf5iR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Buf5i {
        match self.bits {
            false => Buf5i::_0,
            true => Buf5i::_1,
        }
    }
    #[doc = "No occurrence of MB5 completing transmission/reception (when MCR\\[RFEN\\]=0) or of frame(s) available in the Rx FIFO (when MCR\\[RFEN\\]=1)"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Buf5i::_0
    }
    #[doc = "MB5 completed transmission/reception (when MCR\\[RFEN\\]=0) or frame(s) available in the Rx FIFO (when MCR\\[RFEN\\]=1)"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Buf5i::_1
    }
}
#[doc = "Field `BUF5I` writer - Buffer MB5 Interrupt or \"Frames available in Rx FIFO\""]
pub type Buf5iW<'a, REG> = crate::BitWriter<'a, REG, Buf5i>;
impl<'a, REG> Buf5iW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "No occurrence of MB5 completing transmission/reception (when MCR\\[RFEN\\]=0) or of frame(s) available in the Rx FIFO (when MCR\\[RFEN\\]=1)"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Buf5i::_0)
    }
    #[doc = "MB5 completed transmission/reception (when MCR\\[RFEN\\]=0) or frame(s) available in the Rx FIFO (when MCR\\[RFEN\\]=1)"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Buf5i::_1)
    }
}
#[doc = "Buffer MB6 Interrupt or \"Rx FIFO Warning\"\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Buf6i {
    #[doc = "0: No occurrence of MB6 completing transmission/reception (when MCR\\[RFEN\\]=0) or of Rx FIFO almost full (when MCR\\[RFEN\\]=1)"]
    _0 = 0,
    #[doc = "1: MB6 completed transmission/reception (when MCR\\[RFEN\\]=0) or Rx FIFO almost full (when MCR\\[RFEN\\]=1)"]
    _1 = 1,
}
impl From<Buf6i> for bool {
    #[inline(always)]
    fn from(variant: Buf6i) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `BUF6I` reader - Buffer MB6 Interrupt or \"Rx FIFO Warning\""]
pub type Buf6iR = crate::BitReader<Buf6i>;
impl Buf6iR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Buf6i {
        match self.bits {
            false => Buf6i::_0,
            true => Buf6i::_1,
        }
    }
    #[doc = "No occurrence of MB6 completing transmission/reception (when MCR\\[RFEN\\]=0) or of Rx FIFO almost full (when MCR\\[RFEN\\]=1)"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Buf6i::_0
    }
    #[doc = "MB6 completed transmission/reception (when MCR\\[RFEN\\]=0) or Rx FIFO almost full (when MCR\\[RFEN\\]=1)"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Buf6i::_1
    }
}
#[doc = "Field `BUF6I` writer - Buffer MB6 Interrupt or \"Rx FIFO Warning\""]
pub type Buf6iW<'a, REG> = crate::BitWriter<'a, REG, Buf6i>;
impl<'a, REG> Buf6iW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "No occurrence of MB6 completing transmission/reception (when MCR\\[RFEN\\]=0) or of Rx FIFO almost full (when MCR\\[RFEN\\]=1)"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Buf6i::_0)
    }
    #[doc = "MB6 completed transmission/reception (when MCR\\[RFEN\\]=0) or Rx FIFO almost full (when MCR\\[RFEN\\]=1)"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Buf6i::_1)
    }
}
#[doc = "Buffer MB7 Interrupt or \"Rx FIFO Overflow\"\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Buf7i {
    #[doc = "0: No occurrence of MB7 completing transmission/reception (when MCR\\[RFEN\\]=0) or of Rx FIFO overflow (when MCR\\[RFEN\\]=1)"]
    _0 = 0,
    #[doc = "1: MB7 completed transmission/reception (when MCR\\[RFEN\\]=0) or Rx FIFO overflow (when MCR\\[RFEN\\]=1)"]
    _1 = 1,
}
impl From<Buf7i> for bool {
    #[inline(always)]
    fn from(variant: Buf7i) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `BUF7I` reader - Buffer MB7 Interrupt or \"Rx FIFO Overflow\""]
pub type Buf7iR = crate::BitReader<Buf7i>;
impl Buf7iR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Buf7i {
        match self.bits {
            false => Buf7i::_0,
            true => Buf7i::_1,
        }
    }
    #[doc = "No occurrence of MB7 completing transmission/reception (when MCR\\[RFEN\\]=0) or of Rx FIFO overflow (when MCR\\[RFEN\\]=1)"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Buf7i::_0
    }
    #[doc = "MB7 completed transmission/reception (when MCR\\[RFEN\\]=0) or Rx FIFO overflow (when MCR\\[RFEN\\]=1)"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Buf7i::_1
    }
}
#[doc = "Field `BUF7I` writer - Buffer MB7 Interrupt or \"Rx FIFO Overflow\""]
pub type Buf7iW<'a, REG> = crate::BitWriter<'a, REG, Buf7i>;
impl<'a, REG> Buf7iW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "No occurrence of MB7 completing transmission/reception (when MCR\\[RFEN\\]=0) or of Rx FIFO overflow (when MCR\\[RFEN\\]=1)"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Buf7i::_0)
    }
    #[doc = "MB7 completed transmission/reception (when MCR\\[RFEN\\]=0) or Rx FIFO overflow (when MCR\\[RFEN\\]=1)"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Buf7i::_1)
    }
}
#[doc = "Buffer MBi Interrupt\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u32)]
pub enum Buf31to8i {
    #[doc = "0: The corresponding buffer has no occurrence of successfully completed transmission or reception."]
    _0 = 0,
    #[doc = "1: The corresponding buffer has successfully completed transmission or reception."]
    _1 = 1,
}
impl From<Buf31to8i> for u32 {
    #[inline(always)]
    fn from(variant: Buf31to8i) -> Self {
        variant as _
    }
}
impl crate::FieldSpec for Buf31to8i {
    type Ux = u32;
}
impl crate::IsEnum for Buf31to8i {}
#[doc = "Field `BUF31TO8I` reader - Buffer MBi Interrupt"]
pub type Buf31to8iR = crate::FieldReader<Buf31to8i>;
impl Buf31to8iR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Option<Buf31to8i> {
        match self.bits {
            0 => Some(Buf31to8i::_0),
            1 => Some(Buf31to8i::_1),
            _ => None,
        }
    }
    #[doc = "The corresponding buffer has no occurrence of successfully completed transmission or reception."]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Buf31to8i::_0
    }
    #[doc = "The corresponding buffer has successfully completed transmission or reception."]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Buf31to8i::_1
    }
}
#[doc = "Field `BUF31TO8I` writer - Buffer MBi Interrupt"]
pub type Buf31to8iW<'a, REG> = crate::FieldWriter<'a, REG, 24, Buf31to8i>;
impl<'a, REG> Buf31to8iW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
    REG::Ux: From<u32>,
{
    #[doc = "The corresponding buffer has no occurrence of successfully completed transmission or reception."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Buf31to8i::_0)
    }
    #[doc = "The corresponding buffer has successfully completed transmission or reception."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Buf31to8i::_1)
    }
}
impl R {
    #[doc = "Bits 0:4 - Buffer MBi Interrupt or \"reserved\""]
    #[inline(always)]
    pub fn buf4to0i(&self) -> Buf4to0iR {
        Buf4to0iR::new((self.bits & 0x1f) as u8)
    }
    #[doc = "Bit 5 - Buffer MB5 Interrupt or \"Frames available in Rx FIFO\""]
    #[inline(always)]
    pub fn buf5i(&self) -> Buf5iR {
        Buf5iR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Buffer MB6 Interrupt or \"Rx FIFO Warning\""]
    #[inline(always)]
    pub fn buf6i(&self) -> Buf6iR {
        Buf6iR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Buffer MB7 Interrupt or \"Rx FIFO Overflow\""]
    #[inline(always)]
    pub fn buf7i(&self) -> Buf7iR {
        Buf7iR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bits 8:31 - Buffer MBi Interrupt"]
    #[inline(always)]
    pub fn buf31to8i(&self) -> Buf31to8iR {
        Buf31to8iR::new((self.bits >> 8) & 0x00ff_ffff)
    }
}
impl W {
    #[doc = "Bits 0:4 - Buffer MBi Interrupt or \"reserved\""]
    #[inline(always)]
    pub fn buf4to0i(&mut self) -> Buf4to0iW<'_, Iflag1Spec> {
        Buf4to0iW::new(self, 0)
    }
    #[doc = "Bit 5 - Buffer MB5 Interrupt or \"Frames available in Rx FIFO\""]
    #[inline(always)]
    pub fn buf5i(&mut self) -> Buf5iW<'_, Iflag1Spec> {
        Buf5iW::new(self, 5)
    }
    #[doc = "Bit 6 - Buffer MB6 Interrupt or \"Rx FIFO Warning\""]
    #[inline(always)]
    pub fn buf6i(&mut self) -> Buf6iW<'_, Iflag1Spec> {
        Buf6iW::new(self, 6)
    }
    #[doc = "Bit 7 - Buffer MB7 Interrupt or \"Rx FIFO Overflow\""]
    #[inline(always)]
    pub fn buf7i(&mut self) -> Buf7iW<'_, Iflag1Spec> {
        Buf7iW::new(self, 7)
    }
    #[doc = "Bits 8:31 - Buffer MBi Interrupt"]
    #[inline(always)]
    pub fn buf31to8i(&mut self) -> Buf31to8iW<'_, Iflag1Spec> {
        Buf31to8iW::new(self, 8)
    }
}
#[doc = "Interrupt Flags 1 Register\n\nYou can [`read`](crate::Reg::read) this register and get [`iflag1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`iflag1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Iflag1Spec;
impl crate::RegisterSpec for Iflag1Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`iflag1::R`](R) reader structure"]
impl crate::Readable for Iflag1Spec {}
#[doc = "`write(|w| ..)` method takes [`iflag1::W`](W) writer structure"]
impl crate::Writable for Iflag1Spec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets IFLAG1 to value 0"]
impl crate::Resettable for Iflag1Spec {}
