{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1398794190133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398794190134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 10:56:29 2014 " "Processing started: Tue Apr 29 10:56:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398794190134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1398794190134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Test -c Test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1398794190134 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Test_8_1200mv_85c_slow.vho C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/simulation/modelsim/ simulation " "Generated file Test_8_1200mv_85c_slow.vho in folder \"C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398794191417 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Test_8_1200mv_0c_slow.vho C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/simulation/modelsim/ simulation " "Generated file Test_8_1200mv_0c_slow.vho in folder \"C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398794191803 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Test_min_1200mv_0c_fast.vho C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/simulation/modelsim/ simulation " "Generated file Test_min_1200mv_0c_fast.vho in folder \"C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398794192184 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Test.vho C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/simulation/modelsim/ simulation " "Generated file Test.vho in folder \"C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398794192566 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Test_8_1200mv_85c_vhd_slow.sdo C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/simulation/modelsim/ simulation " "Generated file Test_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398794192905 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Test_8_1200mv_0c_vhd_slow.sdo C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/simulation/modelsim/ simulation " "Generated file Test_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398794193240 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Test_min_1200mv_0c_vhd_fast.sdo C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/simulation/modelsim/ simulation " "Generated file Test_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398794193582 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Test_vhd.sdo C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/simulation/modelsim/ simulation " "Generated file Test_vhd.sdo in folder \"C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1398794193921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398794194087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 10:56:34 2014 " "Processing ended: Tue Apr 29 10:56:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398794194087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398794194087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398794194087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398794194087 ""}
