# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment1.srcs/sources_1/new/decoder_2to4.vhd" \
"../../../../Assignment1.srcs/sources_1/new/decoder_3to8.vhd" \

# Do not sort compile order
nosort
