dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_location cancell -1 -1 0
dont_use_location comparatorcell -1 -1 1
dont_use_location comparatorcell -1 -1 3
dont_use_location dfbcell -1 -1 0
dont_use_location sccell -1 -1 0
dont_use_location sccell -1 -1 1
dont_use_location sccell -1 -1 2
dont_use_location sccell -1 -1 3
dont_use_location vidaccell -1 -1 1
dont_use_location vidaccell -1 -1 2
dont_use_location vidaccell -1 -1 3
dont_use_location sarcell -1 -1 1
dont_use_location abufcell -1 -1 0
dont_use_location abufcell -1 -1 2
dont_use_location abufcell -1 -1 1
dont_use_location abufcell -1 -1 3
set_location "\I2C1:bI2C_UDB:clkgen_tc1_reg\" macrocell 2 0 1 2
set_location "\I2C1:bI2C_UDB:cs_addr_shifter_1\" macrocell 3 3 1 1
set_location "\I2C1:bI2C_UDB:status_4\" macrocell 3 3 0 1
set_location "\I2C1:bI2C_UDB:lost_arb_reg\" macrocell 2 2 0 0
set_location "\I2C1:bI2C_UDB:m_state_0_split\" macrocell 3 2 0 0
set_location "\I2C1:bI2C_UDB:m_reset\" macrocell 3 1 0 2
set_location "\I2C1:bI2C_UDB:clkgen_tc2_reg\" macrocell 2 3 0 2
set_location "\I2C1:bI2C_UDB:cnt_reset\" macrocell 3 0 0 3
set_location "\I2C1:bI2C_UDB:status_1\" macrocell 2 3 0 0
set_location "\I2C1:sda_x_wire\" macrocell 2 2 0 1
set_location "\I2C1:Net_643_3\" macrocell 2 0 0 0
set_location "\I2C1:bI2C_UDB:cs_addr_shifter_0\" macrocell 2 0 1 1
set_location "\I2C1:bI2C_UDB:status_2\" macrocell 2 3 0 1
set_location "\I2C1:bI2C_UDB:status_0\" macrocell 2 1 0 1
set_location "\I2C1:bI2C_UDB:m_state_1\" macrocell 2 1 1 0
set_location "\I2C1:bI2C_UDB:m_state_2_split\" macrocell 3 2 1 0
set_location "\I2C1:bI2C_UDB:scl_in_reg\" macrocell 3 0 1 1
set_location "\I2C1:bI2C_UDB:scl_in_last_reg\" macrocell 3 0 1 2
set_location "\I2C1:bI2C_UDB:sda_in_last_reg\" macrocell 2 1 0 2
set_location "\I2C1:bI2C_UDB:status_5\" macrocell 3 1 1 2
set_location "\I2C1:bI2C_UDB:m_state_0\" macrocell 2 1 0 0
set_location "\I2C1:bI2C_UDB:sda_in_last2_reg\" macrocell 3 1 1 3
set_location "\I2C1:bI2C_UDB:cs_addr_clkgen_1\" macrocell 2 0 1 3
set_location "\I2C1:bI2C_UDB:m_state_4_split\" macrocell 3 3 0 0
set_location "\I2C1:bI2C_UDB:bus_busy_reg\" macrocell 3 1 1 0
set_location "\I2C1:bI2C_UDB:m_state_2\" macrocell 3 1 0 1
set_location "\I2C1:bI2C_UDB:Shifter:u0\" datapathcell 2 2 2 
set_location "\I2C1:bI2C_UDB:clk_eq_reg\" macrocell 3 0 1 0
set_location "\I2C1:bI2C_UDB:scl_in_last2_reg\" macrocell 3 1 1 1
set_location "\I2C1:bI2C_UDB:Master:ClkGen:u0\" datapathcell 2 0 2 
set_location "\I2C1:bI2C_UDB:StsReg\" statusicell 2 3 4 
set_location "\I2C1:bI2C_UDB:status_3\" macrocell 3 0 0 1
set_location "\I2C1:bI2C_UDB:cs_addr_clkgen_0\" macrocell 2 0 0 1
set_location "\I2C1:bI2C_UDB:m_state_3\" macrocell 3 3 1 0
set_location "\I2C1:bI2C_UDB:sda_in_reg\" macrocell 2 3 1 0
set_location "\I2C1:bI2C_UDB:m_state_4\" macrocell 3 1 0 0
set_location "\USBUART:bus_reset\" interrupt -1 -1 23
set_location "\I2C_EEPROM:I2C_FF\" i2ccell -1 -1 0
set_io "LED(0)" iocell 5 4
set_location "ClockBlock" clockblockcell -1 -1 0
set_location "\USBUART:sof_int\" interrupt -1 -1 21
set_location "SCL0(0)_SYNC" synccell 2 0 5 0
set_location "SDA0(0)_SYNC" synccell 2 0 5 1
set_location "\I2C1:bI2C_UDB:SyncCtl:CtrlReg\" controlcell 3 2 6 
# Note: port 12 is the logical name for port 7
set_io "SDA1(0)" iocell 12 1
set_location "\USBUART:arb_int\" interrupt -1 -1 22
# Note: port 15 is the logical name for port 8
set_io "\USBUART:Dp(0)\" iocell 15 6
# Note: port 12 is the logical name for port 7
set_io "SCL1(0)" iocell 12 0
set_location "\USBUART:Dp\" logicalport -1 -1 8
set_location "SCL1(0)_SYNC" synccell 3 0 5 0
# Note: port 12 is the logical name for port 7
set_io "SDA0(0)" iocell 12 5
set_location "\USBUART:ord_int\" interrupt -1 -1 25
set_location "SDA1(0)_SYNC" synccell 3 3 5 0
set_location "\USBUART:ep_1\" interrupt -1 -1 1
set_location "\USBUART:ep_2\" interrupt -1 -1 2
set_location "\USBUART:ep_0\" interrupt -1 -1 24
set_location "\USBUART:ep_3\" interrupt -1 -1 3
set_location "\USBUART:dp_int\" interrupt -1 -1 12
set_location "\I2C1:I2C_IRQ\" interrupt -1 -1 0
set_location "\I2C_EEPROM:I2C_IRQ\" interrupt -1 -1 15
set_location "\USBUART:USB\" usbcell -1 -1 0
# Note: port 15 is the logical name for port 8
set_io "\USBUART:Dm(0)\" iocell 15 7
set_io "IO_2(0)" iocell 0 0
set_io "IO_3(0)" iocell 0 1
set_io "IO_4(0)" iocell 5 5
set_io "IO_5(0)" iocell 5 6
set_io "IO_6(0)" iocell 2 7
set_io "IO_7(0)" iocell 5 7
set_io "IO_8(0)" iocell 6 4
set_io "IO_9(0)" iocell 6 6
set_io "IO_10(0)" iocell 6 7
set_io "IO_11(0)" iocell 6 5
set_io "IO_12(0)" iocell 2 6
set_io "IO_13(0)" iocell 2 5
# Note: port 12 is the logical name for port 7
set_io "IO_14(0)" iocell 12 7
set_io "IO_20(0)" iocell 2 2
# Note: port 12 is the logical name for port 7
set_io "IO_15(0)" iocell 12 6
set_io "IO_21(0)" iocell 2 0
set_io "IO_16(0)" iocell 2 4
set_io "IO_22(0)" iocell 1 4
set_io "IO_17(0)" iocell 1 7
set_io "IO_23(0)" iocell 1 3
set_io "IO_18(0)" iocell 1 6
set_io "IO_24(0)" iocell 1 2
set_io "IO_19(0)" iocell 2 3
set_io "IO_25(0)" iocell 5 0
set_io "IO_26(0)" iocell 2 1
set_io "IO_27(0)" iocell 1 5
# Note: port 12 is the logical name for port 7
set_io "SCL0(0)" iocell 12 4
