#! /usr/bin/vvp
:vpi_time_precision + 0;
:vpi_module "system";
S_0x8177d98 .scope module, "dmux_tb" "dmux_tb";
 .timescale 0;
V_$0x8177e08 .var "a", 0, 0;
V_$0x8179b38 .net "dmout0", 0, 0, V_$0x817cf40[0];
V_$0x8179b88 .net "dmout1", 0, 0, V_$0x8179f40[0];
V_$0x818e068 .net "dmout2", 0, 0, V_$0x8179ff0[0];
V_$0x818e0d0 .net "dmout3", 0, 0, V_$0x817a0a0[0];
V_$0x818e120 .net "dmout4", 0, 0, V_$0x817a200[0];
V_$0x818e190 .net "dmout5", 0, 0, V_$0x817a360[0];
V_$0x818e1e0 .net "dmout6", 0, 0, V_$0x81785b8[0];
V_$0x818e238 .net "dmout7", 0, 0, V_$0x8178768[0];
V_$0x818e288 .var "sel", 2, 0;
S_0x8179a90 .scope module, "U_dmux" "dmux", S_0x8177d98;
 .timescale 0;
V_$0x817ce90 .net "a", 0, 0, V_$0x8177e08[0];
V_$0x817cf40 .var "dmout0", 0, 0;
V_$0x8179f40 .var "dmout1", 0, 0;
V_$0x8179ff0 .var "dmout2", 0, 0;
V_$0x817a0a0 .var "dmout3", 0, 0;
V_$0x817a200 .var "dmout4", 0, 0;
V_$0x817a360 .var "dmout5", 0, 0;
V_$0x81785b8 .var "dmout6", 0, 0;
V_$0x8178768 .var "dmout7", 0, 0;
V_$0x8178888 .net "sel", 2, 0, V_$0x818e288[0], V_$0x818e288[1], V_$0x818e288[2];
E_0x8179c40/0 .event edge, V_$0x8178768[0], V_$0x81785b8[0], V_$0x817a360[0], V_$0x817a200[0];
E_0x8179c40/1 .event edge, V_$0x817a0a0[0], V_$0x8179ff0[0], V_$0x8179f40[0], V_$0x817cf40[0];
E_0x8179c40/2 .event edge, V_$0x818e288[0], V_$0x818e288[1], V_$0x818e288[2], V_$0x8177e08[0];
E_0x8179c40 .event/or E_0x8179c40/0, E_0x8179c40/1, E_0x8179c40/2;
    .scope S_0x8179a90;
T_0 ;
    %wait E_0x8179c40;
    %load  8, V_$0x8178888[0];
    %load  9, V_$0x8178888[1];
    %load  10, V_$0x8178888[2];
    %cmpi/u 8, 0, 3;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_0.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_0.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_0.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_0.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %set V_$0x817cf40[0], 1;
    %jmp T_0.8;
T_0.1 ;
    %set V_$0x817cf40[0], 0;
    %set V_$0x8179f40[0], 1;
    %jmp T_0.8;
T_0.2 ;
    %set V_$0x8179f40[0], 0;
    %set V_$0x8179ff0[0], 1;
    %jmp T_0.8;
T_0.3 ;
    %set V_$0x8179ff0[0], 0;
    %set V_$0x817a0a0[0], 1;
    %jmp T_0.8;
T_0.4 ;
    %set V_$0x817a0a0[0], 0;
    %set V_$0x817a200[0], 1;
    %jmp T_0.8;
T_0.5 ;
    %set V_$0x817a200[0], 0;
    %set V_$0x817a360[0], 1;
    %jmp T_0.8;
T_0.6 ;
    %set V_$0x817a360[0], 0;
    %set V_$0x81785b8[0], 1;
    %jmp T_0.8;
T_0.7 ;
    %set V_$0x81785b8[0], 0;
    %set V_$0x8178768[0], 1;
    %jmp T_0.8;
T_0.8 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x8177d98;
T_1 ;
    %set V_$0x8177e08[0], 1;
    %set/v V_$0x818e288[0], 0, 3;
    %end;
    .thread T_1;
    .scope S_0x8177d98;
T_2 ;
    %delay 1;
    %set V_$0x818e288[0], 1;
    %set/v V_$0x818e288[1], 0, 2;
    %delay 1;
    %set V_$0x818e288[0], 0;
    %set V_$0x818e288[1], 1;
    %set V_$0x818e288[2], 0;
    %delay 1;
    %set/v V_$0x818e288[0], 1, 2;
    %set V_$0x818e288[2], 0;
    %delay 1;
    %set/v V_$0x818e288[0], 0, 2;
    %set V_$0x818e288[2], 1;
    %delay 1;
    %set V_$0x818e288[0], 1;
    %set V_$0x818e288[1], 0;
    %set V_$0x818e288[2], 1;
    %delay 1;
    %set V_$0x818e288[0], 0;
    %set/v V_$0x818e288[1], 1, 2;
    %delay 1;
    %set/v V_$0x818e288[0], 1, 3;
    %jmp T_2;
    .thread T_2;
    .scope S_0x8177d98;
T_3 ;
    %delay 9;
    %vpi_call "$finish";
    %end;
    .thread T_3;
    .scope S_0x8177d98;
T_4 ;
    %vpi_call "$dumpfile", "dmux.vcd";
    %vpi_call "$dumpvars", 1'sb0;
    %end;
    .thread T_4;
