#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 24 20:47:24 2022
# Process ID: 15268
# Current directory: D:/data/logic_design_lab/labs/lab5/prelab/prelab.runs/synth_1
# Command line: vivado.exe -log stopwatch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source stopwatch.tcl
# Log file: D:/data/logic_design_lab/labs/lab5/prelab/prelab.runs/synth_1/stopwatch.vds
# Journal file: D:/data/logic_design_lab/labs/lab5/prelab/prelab.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source stopwatch.tcl -notrace
Command: synth_design -top stopwatch -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 948.480 ; gain = 233.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/stopwatch.v:24]
INFO: [Synth 8-226] default block is never used [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/stopwatch.v:46]
INFO: [Synth 8-6157] synthesizing module 'downcounter' [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/downcounter.v:25]
WARNING: [Synth 8-5788] Register value_reg in module downcounter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/downcounter.v:74]
INFO: [Synth 8-6155] done synthesizing module 'downcounter' (1#1) [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/downcounter.v:25]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (2#1) [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/stopwatch.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.215 ; gain = 306.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.215 ; gain = 306.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.215 ; gain = 306.516
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1021.215 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc]
WARNING: [Vivado 12-584] No ports matched 'D_OUT[7]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_OUT[6]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_OUT[5]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_OUT[4]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_OUT[3]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_OUT[2]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_OUT[1]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_OUT[0]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[7]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[6]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[5]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[4]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[3]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[2]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[1]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[0]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_SEL[3]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_SEL[2]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_SEL[1]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_SEL[0]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_OUT[2]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_OUT[1]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_OUT[0]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_SEL[0]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_SEL[1]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_SEL[2]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_SEL[3]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[0]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[1]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[2]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[3]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[4]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[5]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[6]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[7]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_OUT[3]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_OUT[4]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_OUT[5]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_OUT[6]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D_OUT[7]'. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/constrs_1/new/prelab.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1105.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1105.516 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1105.516 ; gain = 390.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1105.516 ; gain = 390.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1105.516 ; gain = 390.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1105.516 ; gain = 390.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module stopwatch 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module downcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1105.516 ; gain = 390.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1105.516 ; gain = 390.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1105.516 ; gain = 390.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1105.582 ; gain = 390.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1121.383 ; gain = 406.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1121.383 ; gain = 406.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1121.383 ; gain = 406.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1121.383 ; gain = 406.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1121.383 ; gain = 406.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1121.383 ; gain = 406.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     3|
|4     |LUT4 |     4|
|5     |LUT5 |     1|
|6     |LUT6 |    13|
|7     |FDCE |     7|
|8     |FDPE |     4|
|9     |LDC  |     2|
|10    |IBUF |     4|
|11    |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    49|
|2     |  Udc0   |downcounter   |    20|
|3     |  Udc1   |downcounter_0 |    16|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1121.383 ; gain = 406.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1121.383 ; gain = 322.383
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1121.383 ; gain = 406.684
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1133.406 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1138.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 41 Warnings, 40 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1138.258 ; gain = 711.918
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1138.258 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/data/logic_design_lab/labs/lab5/prelab/prelab.runs/synth_1/stopwatch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file stopwatch_utilization_synth.rpt -pb stopwatch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 20:48:05 2022...
