Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Oct 24 14:39:46 2025
| Host         : eecs-digital-14 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 upsampler_i/sample_timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_passthrough_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upsampler_i/accum_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_passthrough_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_passthrough_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_passthrough_clk_wiz_0 rise@10.000ns - clk_passthrough_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 1.977ns (41.897%)  route 2.742ns (58.103%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=1 RAMS64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 7.721 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_passthrough_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_i/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    clk_wiz_i/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -5.108    -3.083 r  clk_wiz_i/mmcm_adv_inst/CLKOUT5
                         net (fo=1, unplaced)         0.800    -2.284    clk_wiz_i/clk_passthrough_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  clk_wiz_i/clkout6_buf/O
                         net (fo=1699, unplaced)      0.584    -1.604    upsampler_i/clk
                         FDRE                                         r  upsampler_i/sample_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.148 r  upsampler_i/sample_timer_reg[1]/Q
                         net (fo=13, unplaced)        0.520    -0.628    upsampler_i/sample_buffer_lutram/data_reg_0_63_0_0_i_8_0[1]
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.333 r  upsampler_i/sample_buffer_lutram/data_reg_0_63_0_0_i_14/O
                         net (fo=1, unplaced)         0.000    -0.333    upsampler_i/sample_buffer_lutram/data_reg_0_63_0_0_i_14_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     0.310 r  upsampler_i/sample_buffer_lutram/data_reg_0_63_0_0_i_7/O[3]
                         net (fo=1, unplaced)         0.618     0.928    upsampler_i/sample_buffer_lutram/data_reg_0_63_0_0_i_7_n_4
                         LUT6 (Prop_lut6_I0_O)        0.307     1.235 r  upsampler_i/sample_buffer_lutram/data_reg_0_63_0_0_i_4/O
                         net (fo=16, unplaced)        0.804     2.039    upsampler_i/sample_buffer_lutram/data_reg_0_63_0_0/A3
                         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.276     2.315 r  upsampler_i/sample_buffer_lutram/data_reg_0_63_0_0/SP/O
                         net (fo=1, unplaced)         0.800     3.115    upsampler_i/dout[0]
                         DSP48E1                                      r  upsampler_i/accum_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_passthrough_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_i/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_wiz_i/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.809    clk_wiz_i/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -5.378     6.431 r  clk_wiz_i/mmcm_adv_inst/CLKOUT5
                         net (fo=1, unplaced)         0.760     7.191    clk_wiz_i/clk_passthrough_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.282 r  clk_wiz_i/clkout6_buf/O
                         net (fo=1699, unplaced)      0.439     7.721    upsampler_i/clk
                         DSP48E1                                      r  upsampler_i/accum_reg/CLK
                         clock pessimism              0.530     8.251    
                         clock uncertainty           -0.074     8.178    
                         DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -3.536     4.642    upsampler_i/accum_reg
  -------------------------------------------------------------------
                         required time                          4.642    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  1.527    




