{
    "description": "Only LUT benchmarks where LUT > 100",
    "tool": "yosys",
    "yosys_path": "yosys/install/bin/yosys",
    "abc_script": "scripts/synth/abc/abc_base6.v2.scr",
    "yosys_template_script": "scripts/synth/yosys/yosys_template_lut6.ys",
    "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl",
    "diamond_template_script": "scripts/synth/diamond/diamond_template.tcl",
    "num_process": 32,
    "timeout": 21600,
    "verific": true,
    "benchmarks": [
        {
            "name": "cavlc",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/cavlc/rtl",
            "top_module": "cavlc"
        },
        {
            "name": "des_ao",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/des_area_opt",
            "top_module": "des_top"
        },
        {
            "name": "i2c_master",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/i2c_master/rtl",
            "top_module": "i2c_master"
        },
        {
            "name": "ata_ocidec-1",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/ocidec-1",
            "top_module": "atahost_top"
        },
        {
            "name": "ata_ocidec-2",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/ocidec-2",
            "top_module": "atahost_top"
        },
        {
            "name": "dma",
            "rtl_path": "benchmarks/verilog/IWLS2005/dma", 
            "top_module": "dma_top"
        },
        {
            "name": "mc",
            "rtl_path": "benchmarks/verilog/IWLS2005/mc",
            "top_module": "mc_top"
        },
        {
            "name": "s38584",
            "rtl_path": "benchmarks/verilog/IWLS2005/s38584",
            "top_module": "s38584"
        },
        {
            "name": "spi",
            "rtl_path": "benchmarks/verilog/IWLS2005/spi",
            "top_module": "spi_top"
        },
        {
            "name": "systemcdes",
            "rtl_path": "benchmarks/verilog/IWLS2005/systemcdes",
            "top_module": "systemcdes"
        },
        {
            "name": "usbf",
            "rtl_path": "benchmarks/verilog/IWLS2005/usbf",
            "top_module": "usbf_top"
        },
        {
            "name": "wb_conmax",
            "rtl_path": "benchmarks/verilog/IWLS2005/wb_conmax",
            "top_module": "wb_conmax_top"
        },
        {
            "name": "wb_dma",
            "rtl_path": "benchmarks/verilog/IWLS2005/wb_dma",
            "top_module": "wb_dma_top"
        },
        {
            "name": "IR_Remote",
            "rtl_path": "benchmarks/verilog/ql_designs/IR_Remote", 
            "top_module": "top"
        },
        {
            "name": "adder_128",
            "rtl_path": "benchmarks/verilog/ql_designs/adder_128",
            "top_module": "adder_128"
        },
        {
            "name": "adder_64",
            "rtl_path": "benchmarks/verilog/ql_designs/adder_64",
            "top_module": "adder_64"
        },
        {
            "name": "adder_columns",
            "rtl_path": "benchmarks/verilog/ql_designs/adder_columns",
            "top_module": "adder_columns"
        },
        {
            "name": "adder_max",
            "rtl_path": "benchmarks/verilog/ql_designs/adder_max",
            "top_module": "adder_max"
        },
        {
            "name": "bin2seven",
            "rtl_path": "benchmarks/verilog/ql_designs/bin2seven",
            "top_module": "top"
        },
        {
            "name": "cf_fir_24_16_16",
            "rtl_path": "benchmarks/verilog/ql_designs/cf_fir_24_16_16",
            "top_module": "top"
        },
        {
            "name": "cf_rca_16",
            "rtl_path": "benchmarks/verilog/ql_designs/cf_rca_16",
            "top_module": "top"
        },
        {
            "name": "conv2d",
            "rtl_path": "benchmarks/verilog/ql_designs/conv2d",
            "top_module": "top"
        },
        {
            "name": "conv2d_no_ksa",
            "rtl_path": "benchmarks/verilog/ql_designs/conv2d_no_ksa",
            "top_module": "top"
        },
        {
            "name": "counter120bitx5",
            "rtl_path": "benchmarks/verilog/ql_designs/counter120bitx5",
            "top_module": "counter120bitx5"
        },
        {
            "name": "des_perf",
            "rtl_path": "benchmarks/verilog/ql_designs/des_perf",
            "top_module": "des_perf"
        },
        {
            "name": "iir",
            "rtl_path": "benchmarks/verilog/ql_designs/iir",
            "top_module": "top"
        },
        {
            "name": "io_max",
            "rtl_path": "benchmarks/verilog/ql_designs/io_max",
            "top_module": "io_max"
        },
        {
            "name": "io_reg_max",
            "rtl_path": "benchmarks/verilog/ql_designs/io_reg_max",
            "top_module": "io_reg_max"
        },
        {
            "name": "io_reg_tc1",
            "rtl_path": "benchmarks/verilog/ql_designs/io_reg_tc1",
            "top_module": "io_reg_tc1"
        },
        {
            "name": "io_tc1",
            "rtl_path": "benchmarks/verilog/ql_designs/io_tc1",
            "top_module": "io_tc1"
        },
        {
            "name": "mac_16",
            "rtl_path": "benchmarks/verilog/ql_designs/mac_16",
            "top_module": "mac_16"
        },
        {
            "name": "multi_enc_decx2x4",
            "rtl_path": "benchmarks/verilog/ql_designs/multi_enc_decx2x4",
            "top_module": "top"
        },
        {
            "name": "multiplier_8bit",
            "rtl_path": "benchmarks/verilog/ql_designs/multiplier_8bit",
            "top_module": "multiplier_8bit"
        },
        {
            "name": "osc_alu",
            "rtl_path": "benchmarks/verilog/ql_designs/osc_alu",
            "top_module": "top"
        },
        {
            "name": "rgb2ycrcb",
            "rtl_path": "benchmarks/verilog/ql_designs/rgb2ycrcb",
            "top_module": "top"
        },
        {
            "name": "smithwaterman",
            "rtl_path": "benchmarks/verilog/ql_designs/smithwaterman",
            "top_module": "smithwaterman"
        },
        {
            "name": "spi_master_top",
            "rtl_path": "benchmarks/verilog/ql_designs/spi_master_top",
            "top_module": "spi_master_top"
        },
        {
            "name": "top_120_13",
            "rtl_path": "benchmarks/verilog/ql_designs/top_120_13",
            "top_module": "top_120_13"
        },
        {
            "name": "unsigned_mult_50",
            "rtl_path": "benchmarks/verilog/ql_designs/unsigned_mult_50",
            "top_module": "top"
        },
        {
            "name": "unsigned_mult_80",
            "rtl_path": "benchmarks/verilog/ql_designs/unsigned_mult_80",
            "top_module": "unsigned_mult_80"
        },
        {
            "name": "ycrcb2rgb",
            "rtl_path": "benchmarks/verilog/ql_designs/ycrcb2rgb",
            "top_module": "top"
        },
        {
            "name": "b04",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b04", 
            "top_module": "b04"
        },
        {
            "name": "b05",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b05", 
            "top_module": "b05"
        },
        {
            "name": "b11",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b11", 
            "top_module": "b11"
        },
        {
            "name": "b12",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b12", 
            "top_module": "b12"
        },
        {
            "name": "b14",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b14", 
            "top_module": "b14"
        },
        {
            "name": "b15",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b15", 
            "top_module": "b15"
        },
        {
            "name": "b17",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b17", 
            "top_module": "b17"
        },
        {
            "name": "b18",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b18", 
            "top_module": "b18"
        },
        {
            "name": "b20",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b20", 
            "top_module": "b20"
        },
        {
            "name": "b21",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b21", 
            "top_module": "b21"
        },
        {
            "name": "b22",
            "rtl_path": "benchmarks/vhdl/itc99-poli/i99t/b22", 
            "top_module": "b22"
        },
        {
            "name": "adder",
            "rtl_path": "benchmarks/verilog/EPFL/adder",
            "top_module": "top"
        },
        {
            "name": "arbiter",
            "rtl_path": "benchmarks/verilog/EPFL/arbiter",
            "top_module": "top"
        },
        {
            "name": "bar",
            "rtl_path": "benchmarks/verilog/EPFL/bar",
            "top_module": "top"
        },
        {
            "name": "i2c",
            "rtl_path": "benchmarks/verilog/EPFL/i2c",
            "top_module": "i2c"
        },
        {
            "name": "log2",
            "rtl_path": "benchmarks/verilog/EPFL/log2",
            "top_module": "top"
        },
        {
            "name": "max",
            "rtl_path": "benchmarks/verilog/EPFL/max",
            "top_module": "top"
        },
        {
            "name": "mem_ctrl",
            "rtl_path": "benchmarks/verilog/EPFL/mem_ctrl",
            "top_module": "top"
        },
        {
            "name": "multiplier",
            "rtl_path": "benchmarks/verilog/EPFL/multiplier",
            "top_module": "top"
        }
    ]
}
