{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673984913532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673984913533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 17 13:48:33 2023 " "Processing started: Tue Jan 17 13:48:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673984913533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673984913533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Elevador -c Elevador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Elevador -c Elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673984913533 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673984914779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673984914779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elevador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Elevador-Behavioral " "Found design unit 1: Elevador-Behavioral" {  } { { "Elevador.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/Elevador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673984938036 ""} { "Info" "ISGN_ENTITY_NAME" "1 Elevador " "Found entity 1: Elevador" {  } { { "Elevador.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/Elevador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673984938036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673984938036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmservomotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwmservomotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWMServomotor-Behavioral " "Found design unit 1: PWMServomotor-Behavioral" {  } { { "PWMServomotor.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/PWMServomotor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673984938046 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWMServomotor " "Found entity 1: PWMServomotor" {  } { { "PWMServomotor.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/PWMServomotor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673984938046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673984938046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorservomotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorservomotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivisorServomotor-Behavioral " "Found design unit 1: DivisorServomotor-Behavioral" {  } { { "DivisorServomotor.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/DivisorServomotor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673984938060 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivisorServomotor " "Found entity 1: DivisorServomotor" {  } { { "DivisorServomotor.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/DivisorServomotor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673984938060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673984938060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motorpasos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motorpasos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MotorPasos-behavioral " "Found design unit 1: MotorPasos-behavioral" {  } { { "MotorPasos.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/MotorPasos.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673984938072 ""} { "Info" "ISGN_ENTITY_NAME" "1 MotorPasos " "Found entity 1: MotorPasos" {  } { { "MotorPasos.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/MotorPasos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673984938072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673984938072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sensor-behavioral " "Found design unit 1: Sensor-behavioral" {  } { { "Sensor.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/Sensor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673984938084 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sensor " "Found entity 1: Sensor" {  } { { "Sensor.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/Sensor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673984938084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673984938084 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Elevador " "Elaborating entity \"Elevador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673984938251 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digitou Elevador.vhd(60) " "Verilog HDL or VHDL warning at Elevador.vhd(60): object \"digitou\" assigned a value but never read" {  } { { "Elevador.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/Elevador.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673984938290 "|Elevador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digitod Elevador.vhd(61) " "Verilog HDL or VHDL warning at Elevador.vhd(61): object \"digitod\" assigned a value but never read" {  } { { "Elevador.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/Elevador.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673984938290 "|Elevador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digitoc Elevador.vhd(62) " "Verilog HDL or VHDL warning at Elevador.vhd(62): object \"digitoc\" assigned a value but never read" {  } { { "Elevador.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/Elevador.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673984938290 "|Elevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clks Elevador.vhd(103) " "VHDL Process Statement warning at Elevador.vhd(103): signal \"clks\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Elevador.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/Elevador.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673984938294 "|Elevador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "direccion Elevador.vhd(202) " "VHDL Process Statement warning at Elevador.vhd(202): inferring latch(es) for signal or variable \"direccion\", which holds its previous value in one or more paths through the process" {  } { { "Elevador.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/Elevador.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1673984938297 "|Elevador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion Elevador.vhd(202) " "Inferred latch for \"direccion\" at Elevador.vhd(202)" {  } { { "Elevador.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/Elevador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673984938299 "|Elevador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorServomotor DivisorServomotor:U1 " "Elaborating entity \"DivisorServomotor\" for hierarchy \"DivisorServomotor:U1\"" {  } { { "Elevador.vhd" "U1" { Text "C:/Users/Brain/Downloads/VHDL/Elevador.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673984938692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWMServomotor PWMServomotor:U2 " "Elaborating entity \"PWMServomotor\" for hierarchy \"PWMServomotor:U2\"" {  } { { "Elevador.vhd" "U2" { Text "C:/Users/Brain/Downloads/VHDL/Elevador.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673984938762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasos MotorPasos:U3 " "Elaborating entity \"MotorPasos\" for hierarchy \"MotorPasos:U3\"" {  } { { "Elevador.vhd" "U3" { Text "C:/Users/Brain/Downloads/VHDL/Elevador.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673984938776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensor Sensor:U4 " "Elaborating entity \"Sensor\" for hierarchy \"Sensor:U4\"" {  } { { "Elevador.vhd" "U4" { Text "C:/Users/Brain/Downloads/VHDL/Elevador.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673984938808 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inicio Sensor.vhd(35) " "VHDL Process Statement warning at Sensor.vhd(35): signal \"inicio\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sensor.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/Sensor.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673984938809 "|Elevador|Sensor:U4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PWMServomotor:U2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PWMServomotor:U2\|Mod0\"" {  } { { "PWMServomotor.vhd" "Mod0" { Text "C:/Users/Brain/Downloads/VHDL/PWMServomotor.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1673984940991 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1673984940991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PWMServomotor:U2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"PWMServomotor:U2\|lpm_divide:Mod0\"" {  } { { "PWMServomotor.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/PWMServomotor.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673984942232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PWMServomotor:U2\|lpm_divide:Mod0 " "Instantiated megafunction \"PWMServomotor:U2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673984942252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673984942252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673984942252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673984942252 ""}  } { { "PWMServomotor.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/PWMServomotor.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673984942252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gnl " "Found entity 1: lpm_divide_gnl" {  } { { "db/lpm_divide_gnl.tdf" "" { Text "C:/Users/Brain/Downloads/VHDL/db/lpm_divide_gnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673984942622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673984942622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "C:/Users/Brain/Downloads/VHDL/db/sign_div_unsign_fnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673984942676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673984942676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8le " "Found entity 1: alt_u_div_8le" {  } { { "db/alt_u_div_8le.tdf" "" { Text "C:/Users/Brain/Downloads/VHDL/db/alt_u_div_8le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673984942784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673984942784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Brain/Downloads/VHDL/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673984942979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673984942979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Brain/Downloads/VHDL/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673984943166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673984943166 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "letrero1\[1\] GND " "Pin \"letrero1\[1\]\" is stuck at GND" {  } { { "Elevador.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/Elevador.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673984945729 "|Elevador|letrero1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "letrero2\[0\] GND " "Pin \"letrero2\[0\]\" is stuck at GND" {  } { { "Elevador.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/Elevador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673984945729 "|Elevador|letrero2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "letrero2\[5\] GND " "Pin \"letrero2\[5\]\" is stuck at GND" {  } { { "Elevador.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/Elevador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673984945729 "|Elevador|letrero2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "letrero2\[6\] GND " "Pin \"letrero2\[6\]\" is stuck at GND" {  } { { "Elevador.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/Elevador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673984945729 "|Elevador|letrero2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673984945729 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673984946718 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673984949897 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673984961324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673984961324 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inicio " "No output dependent on input pin \"inicio\"" {  } { { "Elevador.vhd" "" { Text "C:/Users/Brain/Downloads/VHDL/Elevador.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673984979077 "|Elevador|inicio"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1673984979077 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "314 " "Implemented 314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673984979089 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673984979089 ""} { "Info" "ICUT_CUT_TM_LCELLS" "289 " "Implemented 289 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673984979089 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673984979089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673984979147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 17 13:49:39 2023 " "Processing ended: Tue Jan 17 13:49:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673984979147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673984979147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673984979147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673984979147 ""}
