;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @126, 703
	SPL -700, 609
	MOV @126, 703
	MOV 126, 203
	SUB @21, -41
	JMN <121, 106
	JMN <121, 106
	MOV 100, -109
	SUB @127, 106
	SPL -700, -606
	SPL 400, -509
	SPL -700, -606
	JMN @12, #200
	MOV @126, 703
	SUB @121, 106
	MOV 100, 106
	DJN 0, 0
	DJN -1, @-20
	ADD #0, @60
	SUB @121, 106
	SUB @126, 106
	MOV @126, 703
	MOV -1, <-20
	SUB 100, -109
	MOV 100, -109
	ADD #0, @60
	SUB -207, <-120
	SUB 0, 3
	SUB @121, 106
	DJN -1, @-20
	MOV @126, 703
	SUB @121, 6
	SLT 701, <20
	SUB @121, 106
	SLT 503, @20
	DJN -6, @-26
	SUB @121, 106
	MOV -1, <-20
	SUB @121, 106
	DJN -6, @-26
	SPL 0, <332
	DJN -6, @-26
	SUB @121, 106
	SPL 0, <332
	CMP -207, <-120
	MOV 100, -109
	SUB @121, 106
	DJN -1, @-20
	SUB @121, 106
	SUB @121, 106
	MOV @126, 703
	MOV 126, 203
	SUB @21, -41
