<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.3 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml PlasmaAtlysDDR.twx PlasmaAtlysDDR.ncd -o
PlasmaAtlysDDR.twr PlasmaAtlysDDR.pcf -ucf PlasmaAtlysDDR.ucf

</twCmdLine><twDesign>PlasmaAtlysDDR.ncd</twDesign><twDesignPath>PlasmaAtlysDDR.ncd</twDesignPath><twPCF>PlasmaAtlysDDR.pcf</twPCF><twPcfPath>PlasmaAtlysDDR.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.20 2011-10-03</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="3">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="4" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_100 = PERIOD &quot;clk_100&quot; 10 ns HIGH 50%;" ScopeName="">TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="5"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="6" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.615" period="1.667" constraintValue="1.667" deviceLimit="1.052" freqLimit="950.570" physResource="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.615" period="1.667" constraintValue="1.667" deviceLimit="1.052" freqLimit="950.570" physResource="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_100 = PERIOD &quot;clk_100&quot; 10 ns HIGH 50%;" ScopeName="">TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_clk_100 HIGH 50%;</twConstName><twItemCnt>20810</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1751</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.861</twMinPer></twConstHead><twPathRptBanner iPaths="132" iCriticalPaths="0" sType="EndPoint">Paths for end point MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1 (SLICE_X16Y74.SR), 132 paths
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.139</twSlack><twSrc BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1</twDest><twTotPathDel>8.747</twTotPathDel><twClkSkew dest = "0.631" src = "0.646">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.656</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y80.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1</twBEL></twPathDel><twLogDel>2.104</twLogDel><twRouteDel>6.643</twRouteDel><twTotDel>8.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.272</twSlack><twSrc BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twSrc><twDest BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1</twDest><twTotPathDel>8.614</twTotPathDel><twClkSkew dest = "0.631" src = "0.646">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twSrc><twDest BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y80.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1</twBEL></twPathDel><twLogDel>2.104</twLogDel><twRouteDel>6.510</twRouteDel><twTotDel>8.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.350</twSlack><twSrc BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1</twDest><twTotPathDel>8.536</twTotPathDel><twClkSkew dest = "0.631" src = "0.646">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y80.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1</twBEL></twPathDel><twLogDel>2.104</twLogDel><twRouteDel>6.432</twRouteDel><twTotDel>8.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="132" iCriticalPaths="0" sType="EndPoint">Paths for end point MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (SLICE_X16Y74.SR), 132 paths
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.150</twSlack><twSrc BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twDest><twTotPathDel>8.736</twTotPathDel><twClkSkew dest = "0.631" src = "0.646">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.656</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y80.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twBEL></twPathDel><twLogDel>2.093</twLogDel><twRouteDel>6.643</twRouteDel><twTotDel>8.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.283</twSlack><twSrc BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twSrc><twDest BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twDest><twTotPathDel>8.603</twTotPathDel><twClkSkew dest = "0.631" src = "0.646">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twSrc><twDest BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y80.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twBEL></twPathDel><twLogDel>2.093</twLogDel><twRouteDel>6.510</twRouteDel><twTotDel>8.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.361</twSlack><twSrc BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twDest><twTotPathDel>8.525</twTotPathDel><twClkSkew dest = "0.631" src = "0.646">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y80.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0</twBEL></twPathDel><twLogDel>2.093</twLogDel><twRouteDel>6.432</twRouteDel><twTotDel>8.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="132" iCriticalPaths="0" sType="EndPoint">Paths for end point MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (SLICE_X16Y74.SR), 132 paths
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.173</twSlack><twSrc BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twDest><twTotPathDel>8.713</twTotPathDel><twClkSkew dest = "0.631" src = "0.646">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.656</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y80.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twBEL></twPathDel><twLogDel>2.070</twLogDel><twRouteDel>6.643</twRouteDel><twTotDel>8.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.306</twSlack><twSrc BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twSrc><twDest BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twDest><twTotPathDel>8.580</twTotPathDel><twClkSkew dest = "0.631" src = "0.646">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twSrc><twDest BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y80.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twBEL></twPathDel><twLogDel>2.070</twLogDel><twRouteDel>6.510</twRouteDel><twTotDel>8.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.384</twSlack><twSrc BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twDest><twTotPathDel>8.502</twTotPathDel><twClkSkew dest = "0.631" src = "0.646">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y82.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y80.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2</twBEL></twPathDel><twLogDel>2.070</twLogDel><twRouteDel>6.432</twRouteDel><twTotDel>8.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_clk_100 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR0), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.322</twSlack><twSrc BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_0</twSrc><twDest BELType="CPU">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.323</twTotPathDel><twClkSkew dest = "0.076" src = "0.075">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_0</twSrc><twDest BELType='CPU'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int&lt;1&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_0</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.UIADDR0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.UICLK</twSite><twDelType>Tmcbckd_UIADDR</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twDestClk><twPctLog>61.3</twPctLog><twPctRoute>38.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR1), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.322</twSlack><twSrc BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_1</twSrc><twDest BELType="CPU">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.323</twTotPathDel><twClkSkew dest = "0.076" src = "0.075">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_1</twSrc><twDest BELType='CPU'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int&lt;1&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_1</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.UIADDR1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.UICLK</twSite><twDelType>Tmcbckd_UIADDR</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twDestClk><twPctLog>61.3</twPctLog><twPctRoute>38.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR2), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="FF">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_2</twSrc><twDest BELType="CPU">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.330</twTotPathDel><twClkSkew dest = "0.076" src = "0.075">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_2</twSrc><twDest BELType='CPU'>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int&lt;1&gt;</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_2</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.UIADDR2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.UICLK</twSite><twDelType>Tmcbckd_UIADDR</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.132</twRouteDel><twTotDel>0.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_clk_100 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="35" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="36" type="MINPERIOD" name="Tmcbcper_UICLK" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tcp" slack="9.520" period="10.000" constraintValue="10.000" deviceLimit="0.480" freqLimit="2083.333" physResource="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;/CLK" logResource="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK" locationPin="SLICE_X10Y71.CLK" clockNet="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="38" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_100 = PERIOD &quot;clk_100&quot; 10 ns HIGH 50%;" ScopeName="">TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_180         = PERIOD TIMEGRP         &quot;MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_180&quot;         TS_clk_100 / 6 PHASE 0.833333333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_180
        = PERIOD TIMEGRP
        &quot;MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_180&quot;
        TS_clk_100 / 6 PHASE 0.833333333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="40" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.067" period="1.666" constraintValue="1.666" deviceLimit="1.599" freqLimit="625.391" physResource="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_clk_100 = PERIOD &quot;clk_100&quot; 10 ns HIGH 50%;" ScopeName="">TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_0 =         PERIOD TIMEGRP         &quot;MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_0&quot;         TS_clk_100 / 6 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="42"><twPinLimitBanner>Component Switching Limit Checks: TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_0 =
        PERIOD TIMEGRP
        &quot;MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_0&quot;
        TS_clk_100 / 6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="43" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.067" period="1.666" constraintValue="1.666" deviceLimit="1.599" freqLimit="625.391" physResource="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="MCU/DDR_RAM.u2_memory/clk_mem"/></twPinLimitRpt></twConst><twConst anchorID="44" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_clk_100 = PERIOD &quot;clk_100&quot; 10 ns HIGH 50%;" ScopeName="">TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk0_bufg_in         = PERIOD TIMEGRP         &quot;MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_clk_100 / 0.5 HIGH 50%;</twConstName><twItemCnt>340227002</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12578</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.646</twMinPer></twConstHead><twPathRptBanner iPaths="2823489" iCriticalPaths="0" sType="EndPoint">Paths for end point MCU/u1_plasma/u3_ram/Mram_ram_03 (RAMB16_X3Y42.WEA0), 2823489 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.354</twSlack><twSrc BELType="FF">MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twSrc><twDest BELType="RAM">MCU/u1_plasma/u3_ram/Mram_ram_03</twDest><twTotPathDel>19.463</twTotPathDel><twClkSkew dest = "0.675" src = "0.747">0.072</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twSrc><twDest BELType='RAM'>MCU/u1_plasma/u3_ram/Mram_ram_03</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X36Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MCU/clk_50</twSrcClk><twPathDel><twSite>SLICE_X36Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2</twComp><twBEL>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/rs_index&lt;0&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rs11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.375</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/rs_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2B&lt;29&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[28].reg_bit1b/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out1B&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/reg_source&lt;28&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/_n0055&lt;28&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/reg_source&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/reg_source&lt;28&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_a_out211</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/a_bus&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;1</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;7_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.900</twDelInfo><twComp>N1158</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;3&gt;_mmx_out21</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y59.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;3&gt;_mmx_out21</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y62.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;15</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/mem_address_reg&lt;28&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next1921</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next192</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/mem_address_reg&lt;28&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var194</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.875</twDelInfo><twComp>MCU/u1_plasma/mem_address&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N925</twComp><twBEL>MCU/u1_plasma/bulk_ram_wbe&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y42.WEA0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>MCU/u1_plasma/bulk_ram_wbe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y42.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>MCU/u1_plasma/u3_ram/Mram_ram_03</twComp><twBEL>MCU/u1_plasma/u3_ram/Mram_ram_03</twBEL></twPathDel><twLogDel>3.909</twLogDel><twRouteDel>15.554</twRouteDel><twTotDel>19.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">MCU/clk_50</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.408</twSlack><twSrc BELType="FF">MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1</twSrc><twDest BELType="RAM">MCU/u1_plasma/u3_ram/Mram_ram_03</twDest><twTotPathDel>19.409</twTotPathDel><twClkSkew dest = "0.675" src = "0.747">0.072</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1</twSrc><twDest BELType='RAM'>MCU/u1_plasma/u3_ram/Mram_ram_03</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X37Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MCU/clk_50</twSrcClk><twPathDel><twSite>SLICE_X37Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_2</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2</twComp><twBEL>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/rs_index&lt;0&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rs11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.375</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/rs_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2B&lt;29&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[28].reg_bit1b/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out1B&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/reg_source&lt;28&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/_n0055&lt;28&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/reg_source&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/reg_source&lt;28&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_a_out211</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/a_bus&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;1</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;7_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.900</twDelInfo><twComp>N1158</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;3&gt;_mmx_out21</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y59.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;3&gt;_mmx_out21</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y62.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;15</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/mem_address_reg&lt;28&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next1921</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next192</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/mem_address_reg&lt;28&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var194</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.875</twDelInfo><twComp>MCU/u1_plasma/mem_address&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N925</twComp><twBEL>MCU/u1_plasma/bulk_ram_wbe&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y42.WEA0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>MCU/u1_plasma/bulk_ram_wbe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y42.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>MCU/u1_plasma/u3_ram/Mram_ram_03</twComp><twBEL>MCU/u1_plasma/u3_ram/Mram_ram_03</twBEL></twPathDel><twLogDel>3.863</twLogDel><twRouteDel>15.546</twRouteDel><twTotDel>19.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">MCU/clk_50</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.561</twSlack><twSrc BELType="FF">MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twSrc><twDest BELType="RAM">MCU/u1_plasma/u3_ram/Mram_ram_03</twDest><twTotPathDel>19.256</twTotPathDel><twClkSkew dest = "0.675" src = "0.747">0.072</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twSrc><twDest BELType='RAM'>MCU/u1_plasma/u3_ram/Mram_ram_03</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X36Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MCU/clk_50</twSrcClk><twPathDel><twSite>SLICE_X36Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2</twComp><twBEL>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.535</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;2&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/Mmux_addr_read131</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.675</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out1A&lt;17&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[17].reg_bit1a/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out1A&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u8_mult/bb_reg&lt;0&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/_n0055&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y53.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.417</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/reg_source&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y53.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_cy&lt;7&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_lut&lt;5&gt;</twBEL><twBEL>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rt41</twComp><twBEL>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u5_bus_mux/pc_mux.is_equal</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N730</twComp><twBEL>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_take_branch11</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var171</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var172</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var171</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var171</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var173</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y63.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var172</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/mem_address_reg&lt;27&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var174</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>MCU/u1_plasma/mem_address&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/mem_address_reg&lt;3&gt;</twComp><twBEL>MCU/u1_plasma/bulk_ram_wbe&lt;1&gt;14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N925</twComp><twBEL>MCU/u1_plasma/bulk_ram_wbe&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y42.WEA0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>MCU/u1_plasma/bulk_ram_wbe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y42.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>MCU/u1_plasma/u3_ram/Mram_ram_03</twComp><twBEL>MCU/u1_plasma/u3_ram/Mram_ram_03</twBEL></twPathDel><twLogDel>4.063</twLogDel><twRouteDel>15.193</twRouteDel><twTotDel>19.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">MCU/clk_50</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2823489" iCriticalPaths="0" sType="EndPoint">Paths for end point MCU/u1_plasma/u3_ram/Mram_ram_03 (RAMB16_X3Y42.WEA2), 2823489 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.354</twSlack><twSrc BELType="FF">MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twSrc><twDest BELType="RAM">MCU/u1_plasma/u3_ram/Mram_ram_03</twDest><twTotPathDel>19.463</twTotPathDel><twClkSkew dest = "0.675" src = "0.747">0.072</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twSrc><twDest BELType='RAM'>MCU/u1_plasma/u3_ram/Mram_ram_03</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X36Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MCU/clk_50</twSrcClk><twPathDel><twSite>SLICE_X36Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2</twComp><twBEL>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/rs_index&lt;0&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rs11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.375</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/rs_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2B&lt;29&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[28].reg_bit1b/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out1B&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/reg_source&lt;28&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/_n0055&lt;28&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/reg_source&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/reg_source&lt;28&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_a_out211</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/a_bus&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;1</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;7_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.900</twDelInfo><twComp>N1158</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;3&gt;_mmx_out21</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y59.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;3&gt;_mmx_out21</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y62.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;15</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/mem_address_reg&lt;28&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next1921</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next192</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/mem_address_reg&lt;28&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var194</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.875</twDelInfo><twComp>MCU/u1_plasma/mem_address&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N925</twComp><twBEL>MCU/u1_plasma/bulk_ram_wbe&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y42.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>MCU/u1_plasma/bulk_ram_wbe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y42.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>MCU/u1_plasma/u3_ram/Mram_ram_03</twComp><twBEL>MCU/u1_plasma/u3_ram/Mram_ram_03</twBEL></twPathDel><twLogDel>3.909</twLogDel><twRouteDel>15.554</twRouteDel><twTotDel>19.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">MCU/clk_50</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.408</twSlack><twSrc BELType="FF">MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1</twSrc><twDest BELType="RAM">MCU/u1_plasma/u3_ram/Mram_ram_03</twDest><twTotPathDel>19.409</twTotPathDel><twClkSkew dest = "0.675" src = "0.747">0.072</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1</twSrc><twDest BELType='RAM'>MCU/u1_plasma/u3_ram/Mram_ram_03</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X37Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MCU/clk_50</twSrcClk><twPathDel><twSite>SLICE_X37Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_2</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2</twComp><twBEL>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/rs_index&lt;0&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rs11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.375</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/rs_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2B&lt;29&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[28].reg_bit1b/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out1B&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/reg_source&lt;28&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/_n0055&lt;28&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/reg_source&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/reg_source&lt;28&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_a_out211</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/a_bus&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;1</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;7_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.900</twDelInfo><twComp>N1158</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;3&gt;_mmx_out21</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y59.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;3&gt;_mmx_out21</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y62.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;15</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/mem_address_reg&lt;28&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next1921</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next192</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/mem_address_reg&lt;28&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var194</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.875</twDelInfo><twComp>MCU/u1_plasma/mem_address&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N925</twComp><twBEL>MCU/u1_plasma/bulk_ram_wbe&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y42.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>MCU/u1_plasma/bulk_ram_wbe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y42.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>MCU/u1_plasma/u3_ram/Mram_ram_03</twComp><twBEL>MCU/u1_plasma/u3_ram/Mram_ram_03</twBEL></twPathDel><twLogDel>3.863</twLogDel><twRouteDel>15.546</twRouteDel><twTotDel>19.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">MCU/clk_50</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.561</twSlack><twSrc BELType="FF">MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twSrc><twDest BELType="RAM">MCU/u1_plasma/u3_ram/Mram_ram_03</twDest><twTotPathDel>19.256</twTotPathDel><twClkSkew dest = "0.675" src = "0.747">0.072</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twSrc><twDest BELType='RAM'>MCU/u1_plasma/u3_ram/Mram_ram_03</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X36Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MCU/clk_50</twSrcClk><twPathDel><twSite>SLICE_X36Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2</twComp><twBEL>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.535</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;2&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/Mmux_addr_read131</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.675</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out1A&lt;17&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[17].reg_bit1a/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out1A&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u8_mult/bb_reg&lt;0&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/_n0055&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y53.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.417</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/reg_source&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y53.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_cy&lt;7&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_lut&lt;5&gt;</twBEL><twBEL>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y54.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rt41</twComp><twBEL>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u5_bus_mux/pc_mux.is_equal</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N730</twComp><twBEL>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_take_branch11</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/take_branch</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var171</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var172</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var171</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var171</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var173</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y63.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var172</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/mem_address_reg&lt;27&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var174</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>MCU/u1_plasma/mem_address&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/mem_address_reg&lt;3&gt;</twComp><twBEL>MCU/u1_plasma/bulk_ram_wbe&lt;1&gt;14_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N925</twComp><twBEL>MCU/u1_plasma/bulk_ram_wbe&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y42.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>MCU/u1_plasma/bulk_ram_wbe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y42.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>MCU/u1_plasma/u3_ram/Mram_ram_03</twComp><twBEL>MCU/u1_plasma/u3_ram/Mram_ram_03</twBEL></twPathDel><twLogDel>4.063</twLogDel><twRouteDel>15.193</twRouteDel><twTotDel>19.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">MCU/clk_50</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2574953" iCriticalPaths="0" sType="EndPoint">Paths for end point MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3 (RAMB16_X2Y40.ENA), 2574953 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.381</twSlack><twSrc BELType="FF">MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twSrc><twDest BELType="RAM">MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3</twDest><twTotPathDel>19.445</twTotPathDel><twClkSkew dest = "0.684" src = "0.747">0.063</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twSrc><twDest BELType='RAM'>MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X36Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MCU/clk_50</twSrcClk><twPathDel><twSite>SLICE_X36Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2</twComp><twBEL>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_b_out111</twComp><twBEL>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rt21</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.B3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/rt_index&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2A&lt;22&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[21].reg_bit2a/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2A&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;1&gt;_mmx_out5</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/Mmux_reg_target_out141</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/reg_target&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;1&gt;_mmx_out5</twComp><twBEL>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_b_out141</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/b_bus&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;3&gt;_mmx_out5</twComp><twBEL>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;1&gt;411</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;1&gt;_mmx_out46</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;1&gt;_mmx_out26</twComp><twBEL>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;3&gt;221</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;3&gt;_mmx_out29</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;16&gt;2</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;16&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;16&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N869</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;16&gt;16_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>N733</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N869</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var7_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>N203</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/mem_address_reg&lt;17&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y64.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>MCU/u1_plasma/mem_address&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N709</twComp><twBEL>MCU/u1_plasma/in_ram_en&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y64.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>MCU/u1_plasma/in_ram_en&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N709</twComp><twBEL>MCU/u1_plasma/in_ram_en&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y64.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>MCU/u1_plasma/in_ram_en&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N709</twComp><twBEL>MCU/u1_plasma/in_ram_en&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y40.ENA</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>MCU/u1_plasma/in_ram_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y40.CLKA</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3</twComp><twBEL>MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3</twBEL></twPathDel><twLogDel>4.327</twLogDel><twRouteDel>15.118</twRouteDel><twTotDel>19.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">MCU/clk_50</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.435</twSlack><twSrc BELType="FF">MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1</twSrc><twDest BELType="RAM">MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3</twDest><twTotPathDel>19.391</twTotPathDel><twClkSkew dest = "0.684" src = "0.747">0.063</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1</twSrc><twDest BELType='RAM'>MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X37Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MCU/clk_50</twSrcClk><twPathDel><twSite>SLICE_X37Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_2</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2</twComp><twBEL>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_b_out111</twComp><twBEL>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rt21</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.B3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/rt_index&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2A&lt;22&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[21].reg_bit2a/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2A&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;1&gt;_mmx_out5</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/Mmux_reg_target_out141</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/reg_target&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;1&gt;_mmx_out5</twComp><twBEL>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_b_out141</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/b_bus&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;3&gt;_mmx_out5</twComp><twBEL>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;1&gt;411</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;1&gt;_mmx_out46</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;1&gt;_mmx_out26</twComp><twBEL>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;3&gt;221</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;3&gt;_mmx_out29</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;16&gt;2</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;16&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;16&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N869</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;16&gt;16_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>N733</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N869</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var7_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>N203</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/mem_address_reg&lt;17&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y64.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>MCU/u1_plasma/mem_address&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N709</twComp><twBEL>MCU/u1_plasma/in_ram_en&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y64.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>MCU/u1_plasma/in_ram_en&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N709</twComp><twBEL>MCU/u1_plasma/in_ram_en&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y64.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>MCU/u1_plasma/in_ram_en&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N709</twComp><twBEL>MCU/u1_plasma/in_ram_en&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y40.ENA</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>MCU/u1_plasma/in_ram_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y40.CLKA</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3</twComp><twBEL>MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3</twBEL></twPathDel><twLogDel>4.281</twLogDel><twRouteDel>15.110</twRouteDel><twTotDel>19.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">MCU/clk_50</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.519</twSlack><twSrc BELType="FF">MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twSrc><twDest BELType="RAM">MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3</twDest><twTotPathDel>19.307</twTotPathDel><twClkSkew dest = "0.684" src = "0.747">0.063</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twSrc><twDest BELType='RAM'>MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X36Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MCU/clk_50</twSrcClk><twPathDel><twSite>SLICE_X36Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2</twComp><twBEL>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_b_out111</twComp><twBEL>MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rt21</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.B3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/rt_index&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2A&lt;22&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[21].reg_bit2a/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2A&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;1&gt;_mmx_out5</twComp><twBEL>MCU/u1_plasma/u1_cpu/u4_reg_bank/Mmux_reg_target_out141</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/reg_target&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;1&gt;_mmx_out5</twComp><twBEL>MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_b_out141</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/b_bus&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;3&gt;_mmx_out5</twComp><twBEL>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;1&gt;411</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;1&gt;_mmx_out46</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;1&gt;_mmx_out26</twComp><twBEL>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;3&gt;221</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount&lt;3&gt;_mmx_out29</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;16&gt;2</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;16&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y55.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.484</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;16&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;16&gt;15</twComp><twBEL>MCU/u1_plasma/u1_cpu/c_bus&lt;16&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/c_bus&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/mem_address_reg&lt;17&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next711</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next71</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>MCU/u1_plasma/mem_address_reg&lt;17&gt;</twComp><twBEL>MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y64.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>MCU/u1_plasma/mem_address&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N709</twComp><twBEL>MCU/u1_plasma/in_ram_en&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y64.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>MCU/u1_plasma/in_ram_en&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N709</twComp><twBEL>MCU/u1_plasma/in_ram_en&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y64.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>MCU/u1_plasma/in_ram_en&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N709</twComp><twBEL>MCU/u1_plasma/in_ram_en&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y40.ENA</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>MCU/u1_plasma/in_ram_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y40.CLKA</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3</twComp><twBEL>MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3</twBEL></twPathDel><twLogDel>4.288</twLogDel><twRouteDel>15.019</twRouteDel><twTotDel>19.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">MCU/clk_50</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk0_bufg_in
        = PERIOD TIMEGRP
        &quot;MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_clk_100 / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3 (RAMB8_X2Y35.DIADI4), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">MCU/DDR_RAM.u3_memCache/cache_din_28</twSrc><twDest BELType="RAM">MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3</twDest><twTotPathDel>0.272</twTotPathDel><twClkSkew dest = "0.069" src = "0.065">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MCU/DDR_RAM.u3_memCache/cache_din_28</twSrc><twDest BELType='RAM'>MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">MCU/clk_50</twSrcClk><twPathDel><twSite>SLICE_X40Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>MCU/DDR_RAM.u3_memCache/cache_din&lt;31&gt;</twComp><twBEL>MCU/DDR_RAM.u3_memCache/cache_din_28</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y35.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>MCU/DDR_RAM.u3_memCache/cache_din&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y35.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3</twComp><twBEL>MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">MCU/clk_50</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3 (RAMB8_X2Y35.DIADI5), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">MCU/DDR_RAM.u3_memCache/cache_din_29</twSrc><twDest BELType="RAM">MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3</twDest><twTotPathDel>0.272</twTotPathDel><twClkSkew dest = "0.069" src = "0.065">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MCU/DDR_RAM.u3_memCache/cache_din_29</twSrc><twDest BELType='RAM'>MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">MCU/clk_50</twSrcClk><twPathDel><twSite>SLICE_X40Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>MCU/DDR_RAM.u3_memCache/cache_din&lt;31&gt;</twComp><twBEL>MCU/DDR_RAM.u3_memCache/cache_din_29</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y35.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>MCU/DDR_RAM.u3_memCache/cache_din&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y35.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3</twComp><twBEL>MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">MCU/clk_50</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3 (RAMB8_X2Y35.DIADI6), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">MCU/DDR_RAM.u3_memCache/cache_din_30</twSrc><twDest BELType="RAM">MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3</twDest><twTotPathDel>0.272</twTotPathDel><twClkSkew dest = "0.069" src = "0.065">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MCU/DDR_RAM.u3_memCache/cache_din_30</twSrc><twDest BELType='RAM'>MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">MCU/clk_50</twSrcClk><twPathDel><twSite>SLICE_X40Y70.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>MCU/DDR_RAM.u3_memCache/cache_din&lt;31&gt;</twComp><twBEL>MCU/DDR_RAM.u3_memCache/cache_din_30</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y35.DIADI6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>MCU/DDR_RAM.u3_memCache/cache_din&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y35.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3</twComp><twBEL>MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">MCU/clk_50</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk0_bufg_in
        = PERIOD TIMEGRP
        &quot;MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_clk_100 / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_0/CLKAWRCLK" logResource="MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_0/CLKAWRCLK" locationPin="RAMB8_X2Y37.CLKAWRCLK" clockNet="MCU/clk_50"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_0/CLKBRDCLK" logResource="MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_0/CLKBRDCLK" locationPin="RAMB8_X2Y37.CLKBRDCLK" clockNet="MCU/clk_50"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_1/CLKAWRCLK" logResource="MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_1/CLKAWRCLK" locationPin="RAMB8_X2Y34.CLKAWRCLK" clockNet="MCU/clk_50"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="73"><twConstRollup name="TS_clk_100" fullName="TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="9.823" errors="0" errorRollup="0" items="0" itemsRollup="340247812"/><twConstRollup name="TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_clk_100 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="8.861" actualRollup="N/A" errors="0" errorRollup="0" items="20810" itemsRollup="0"/><twConstRollup name="TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_180" fullName="TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_180         = PERIOD TIMEGRP         &quot;MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_180&quot;         TS_clk_100 / 6 PHASE 0.833333333 ns HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_0" fullName="TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_0 =         PERIOD TIMEGRP         &quot;MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_0&quot;         TS_clk_100 / 6 HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk0_bufg_in         = PERIOD TIMEGRP         &quot;MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_clk_100 / 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="19.646" actualRollup="N/A" errors="0" errorRollup="0" items="340227002" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="74">0</twUnmetConstCnt><twDataSheet anchorID="75" twNameLen="15"><twClk2SUList anchorID="76" twDestWidth="7"><twDest>clk_100</twDest><twClk2SU><twSrc>clk_100</twSrc><twRiseRise>19.646</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="77"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>340247812</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>24430</twConnCnt></twConstCov><twStats anchorID="78"><twMinPer>19.646</twMinPer><twFootnote number="1" /><twMaxFreq>50.901</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Oct 01 16:03:50 2013 </twTimestamp></twFoot><twClientInfo anchorID="79"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 353 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
