$date
	Wed Apr 24 09:55:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module memory_tb $end
$var wire 32 ! dout [31:0] $end
$var reg 8 " addr [7:0] $end
$var reg 1 # clk $end
$var reg 32 $ din [31:0] $end
$var reg 1 % we $end
$scope module uut $end
$var wire 8 & addr [7:0] $end
$var wire 1 # clk $end
$var wire 32 ' din [31:0] $end
$var wire 1 % we $end
$var reg 32 ( dout [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b0 '
b0 &
0%
b0 $
0#
b0 "
bx !
$end
#5000
1#
#10000
0#
b11011110101011011011111011101111 $
b11011110101011011011111011101111 '
b1 "
b1 &
1%
#15000
1#
#20000
0#
b11001010111111101011101010111110 $
b11001010111111101011101010111110 '
b10 "
b10 &
#25000
1#
#30000
0#
b1 "
b1 &
0%
#35000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 (
1#
#40000
0#
b10 "
b10 &
#45000
b11001010111111101011101010111110 !
b11001010111111101011101010111110 (
1#
#50000
0#
