Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 10 11:02:34 2023
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PWM_BLOCK_wrapper_control_sets_placed.rpt
| Design       : PWM_BLOCK_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    33 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             177 |           60 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              13 |            4 |
| Yes          | No                    | No                     |             264 |           79 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              29 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                Enable Signal                |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  PWM_BLOCK_i/I2CMaster_0/U0/STATE_CLK      |                                             | PWM_BLOCK_i/I2CMaster_0/U0/SCL_RESET                 |                1 |              1 |         1.00 |
|  PWM_BLOCK_i/I2CMaster_0/U0/RW_reg_i_1_n_0 |                                             |                                                      |                1 |              2 |         2.00 |
|  PWM_BLOCK_i/I2CMaster_0/U0/SDA_MODE__0    |                                             |                                                      |                1 |              3 |         3.00 |
|  PWM_BLOCK_i/I2CMaster_0/U0/STATE_CLK      |                                             |                                                      |                1 |              3 |         3.00 |
|  PWM_BLOCK_i/clk_wiz_0/inst/clk_out2       | PWM_BLOCK_i/I2CMaster_0/U0/INIT_DIV         | PWM_BLOCK_i/I2CMaster_0/U0/INIT_DIV[3]_i_1_n_0       |                1 |              4 |         4.00 |
|  PWM_BLOCK_i/clk_wiz_0/inst/clk_out2       | PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_DIV0     | PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_DIV[3]_i_1_n_0    |                1 |              4 |         4.00 |
|  PWM_BLOCK_i/clk_wiz_0/inst/clk_out2       | PWM_BLOCK_i/I2CMaster_0/U0/sel              | PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT              |                1 |              4 |         4.00 |
|  PWM_BLOCK_i/clk_wiz_0/inst/clk_out2       |                                             |                                                      |                4 |              5 |         1.25 |
|  PWM_BLOCK_i/I2CMaster_0/U0/STATE_CLK      | PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV   |                                                      |                3 |              7 |         2.33 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[2]0  |                                                      |                2 |              8 |         4.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[4]0  |                                                      |                3 |              8 |         2.67 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[19]0 |                                                      |                2 |              8 |         4.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[20]0 |                                                      |                2 |              8 |         4.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[30]0 |                                                      |                2 |              8 |         4.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[7]0  |                                                      |                4 |              8 |         2.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0]0  |                                                      |                2 |              8 |         4.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[16]0 |                                                      |                3 |              8 |         2.67 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[21]0 |                                                      |                1 |              8 |         8.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[24]0 |                                                      |                1 |              8 |         8.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[22]0 |                                                      |                4 |              8 |         2.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[3]0  |                                                      |                2 |              8 |         4.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[23]0 |                                                      |                4 |              8 |         2.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[13]0 |                                                      |                2 |              8 |         4.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[15]0 |                                                      |                3 |              8 |         2.67 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[17]0 |                                                      |                1 |              8 |         8.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[31]0 |                                                      |                4 |              8 |         2.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[1]0  |                                                      |                3 |              8 |         2.67 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[27]0 |                                                      |                2 |              8 |         4.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[29]0 |                                                      |                2 |              8 |         4.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[6]0  |                                                      |                2 |              8 |         4.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[5]0  |                                                      |                2 |              8 |         4.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[25]0 |                                                      |                2 |              8 |         4.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[14]0 |                                                      |                2 |              8 |         4.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[18]0 |                                                      |                2 |              8 |         4.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[26]0 |                                                      |                1 |              8 |         8.00 |
|  RW_0_IBUF_BUFG                            |                                             |                                                      |                3 |              8 |         2.67 |
| ~RW_0_IBUF_BUFG                            |                                             |                                                      |                5 |              8 |         1.60 |
|  PWM_BLOCK_i/PWM_TEST_0/U0/clk             |                                             |                                                      |                2 |              8 |         4.00 |
|  PWM_BLOCK_i/clk_wiz_0/inst/clk_out2       | PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT    | PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT[7]_i_1_n_0  |                4 |              8 |         2.00 |
|  MCUCLK_0_IBUF_BUFG                        | RW_0_IBUF_BUFG                              |                                                      |                4 |              8 |         2.00 |
|  MCUCLK_0_IBUF_BUFG                        | PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[8]0  |                                                      |                3 |              8 |         2.67 |
|  PWM_BLOCK_i/clk_wiz_0/inst/clk_out2       | PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID1      | PWM_BLOCK_i/I2CMaster_0/U0/clear                     |                3 |              9 |         3.00 |
|  PWM_BLOCK_i/clk_wiz_0/inst/clk_out2       |                                             | PWM_BLOCK_i/I2CMaster_0/U0/MASTER_CLK_DIV[0]_i_1_n_0 |                4 |             13 |         3.25 |
|  PWM_BLOCK_i/clk_wiz_0/inst/clk_out2       | PWM_BLOCK_i/I2CMaster_0/U0/SDA_INIT         |                                                      |                9 |             33 |         3.67 |
| ~PWM_BLOCK_i/clk_wiz_0/inst/clk_out2       |                                             |                                                      |               17 |             34 |         2.00 |
|  PWM_BLOCK_i/clk_wiz_0/inst/clk_out1       |                                             |                                                      |               26 |            106 |         4.08 |
+--------------------------------------------+---------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


