$date
	Fri Dec 12 20:36:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_half_subtractor $end
$var wire 1 ! bor $end
$var wire 1 " d $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module DUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % bar $end
$var wire 1 ! bor $end
$var wire 1 " d $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
z!
$end
#10
1"
1%
1$
#20
0%
0$
1#
#30
0"
1$
#40
