Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 22 18:02:50 2023
| Host         : fedora running 64-bit Fedora release 34 (Thirty Four)
| Command      : report_timing_summary -max_paths 10 -file top_level_wrapper_timing_summary_routed.rpt -pb top_level_wrapper_timing_summary_routed.pb -rpx top_level_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     93.421        0.000                      0                  345        0.192        0.000                      0                  345       49.500        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              93.421        0.000                      0                  345        0.192        0.000                      0                  345       49.500        0.000                       0                   179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       93.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.421ns  (required time - arrival time)
  Source:                 main_i/v004_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/tempint000_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 2.532ns (41.197%)  route 3.614ns (58.803%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 105.103 - 100.000 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.873     5.635    main_i/clock_IBUF_BUFG
    SLICE_X109Y36        FDRE                                         r  main_i/v004_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y36        FDRE (Prop_fdre_C_Q)         0.456     6.091 f  main_i/v004_i_reg[0]/Q
                         net (fo=8, routed)           1.001     7.093    main_i/opt_temp_0050[2]
    SLICE_X111Y36        LUT1 (Prop_lut1_I0_O)        0.124     7.217 r  main_i/tempint000[4]_i_3/O
                         net (fo=1, routed)           0.548     7.764    main_i/p_0_in[0]
    SLICE_X108Y36        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.359 r  main_i/tempint000_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.359    main_i/tempint000_reg[4]_i_2_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.476 r  main_i/tempint000_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.476    main_i/tempint000_reg[8]_i_2_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.593 r  main_i/tempint000_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.593    main_i/tempint000_reg[12]_i_2_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.710 r  main_i/tempint000_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.710    main_i/tempint000_reg[16]_i_2_n_0
    SLICE_X108Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.827 r  main_i/tempint000_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.827    main_i/tempint000_reg[20]_i_2_n_0
    SLICE_X108Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.944 r  main_i/tempint000_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.944    main_i/tempint000_reg[24]_i_2_n_0
    SLICE_X108Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  main_i/tempint000_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.061    main_i/tempint000_reg[28]_i_2_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.384 r  main_i/tempint000_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.800    10.184    main_i/tempint000_reg[31]_i_3_n_6
    SLICE_X110Y43        LUT3 (Prop_lut3_I0_O)        0.332    10.516 r  main_i/tempint000[30]_i_1/O
                         net (fo=1, routed)           1.265    11.781    main_i/tempint000[30]
    SLICE_X104Y38        FDRE                                         r  main_i/tempint000_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.620   105.103    main_i/clock_IBUF_BUFG
    SLICE_X104Y38        FDRE                                         r  main_i/tempint000_reg[30]/C
                         clock pessimism              0.394   105.497    
                         clock uncertainty           -0.035   105.462    
    SLICE_X104Y38        FDRE (Setup_fdre_C_D)       -0.260   105.202    main_i/tempint000_reg[30]
  -------------------------------------------------------------------
                         required time                        105.202    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                 93.421    

Slack (MET) :             94.112ns  (required time - arrival time)
  Source:                 main_i/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/opt_temp_000_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 2.381ns (41.464%)  route 3.361ns (58.536%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 105.106 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.879     5.641    main_i/clock_IBUF_BUFG
    SLICE_X112Y46        FDSE                                         r  main_i/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDSE (Prop_fdse_C_Q)         0.518     6.159 r  main_i/state_reg[0]/Q
                         net (fo=105, routed)         2.313     8.473    main_i/state[0]
    SLICE_X106Y37        LUT3 (Prop_lut3_I1_O)        0.124     8.597 r  main_i/opt_temp_000[3]_i_5/O
                         net (fo=1, routed)           0.000     8.597    main_i/opt_temp_000[3]_i_5_n_0
    SLICE_X106Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.147 r  main_i/opt_temp_000_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.147    main_i/opt_temp_000_reg[3]_i_2_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.261 r  main_i/opt_temp_000_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.261    main_i/opt_temp_000_reg[7]_i_2_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  main_i/opt_temp_000_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.375    main_i/opt_temp_000_reg[11]_i_2_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  main_i/opt_temp_000_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.489    main_i/opt_temp_000_reg[15]_i_2_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  main_i/opt_temp_000_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.603    main_i/opt_temp_000_reg[19]_i_2_n_0
    SLICE_X106Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.717 r  main_i/opt_temp_000_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.717    main_i/opt_temp_000_reg[23]_i_2_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.030 r  main_i/opt_temp_000_reg[27]_i_2/O[3]
                         net (fo=1, routed)           1.048    11.078    main_i/data2[27]
    SLICE_X105Y43        LUT6 (Prop_lut6_I2_O)        0.306    11.384 r  main_i/opt_temp_000[27]_i_1/O
                         net (fo=1, routed)           0.000    11.384    main_i/opt_temp_000[27]_i_1_n_0
    SLICE_X105Y43        FDRE                                         r  main_i/opt_temp_000_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.623   105.106    main_i/clock_IBUF_BUFG
    SLICE_X105Y43        FDRE                                         r  main_i/opt_temp_000_reg[27]/C
                         clock pessimism              0.394   105.500    
                         clock uncertainty           -0.035   105.465    
    SLICE_X105Y43        FDRE (Setup_fdre_C_D)        0.031   105.496    main_i/opt_temp_000_reg[27]
  -------------------------------------------------------------------
                         required time                        105.496    
                         arrival time                         -11.384    
  -------------------------------------------------------------------
                         slack                                 94.112    

Slack (MET) :             94.130ns  (required time - arrival time)
  Source:                 main_i/v004_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/tempint000_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 2.417ns (42.873%)  route 3.221ns (57.127%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 105.103 - 100.000 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.873     5.635    main_i/clock_IBUF_BUFG
    SLICE_X109Y36        FDRE                                         r  main_i/v004_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y36        FDRE (Prop_fdre_C_Q)         0.456     6.091 f  main_i/v004_i_reg[0]/Q
                         net (fo=8, routed)           1.001     7.093    main_i/opt_temp_0050[2]
    SLICE_X111Y36        LUT1 (Prop_lut1_I0_O)        0.124     7.217 r  main_i/tempint000[4]_i_3/O
                         net (fo=1, routed)           0.548     7.764    main_i/p_0_in[0]
    SLICE_X108Y36        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.359 r  main_i/tempint000_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.359    main_i/tempint000_reg[4]_i_2_n_0
    SLICE_X108Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.476 r  main_i/tempint000_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.476    main_i/tempint000_reg[8]_i_2_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.593 r  main_i/tempint000_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.593    main_i/tempint000_reg[12]_i_2_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.710 r  main_i/tempint000_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.710    main_i/tempint000_reg[16]_i_2_n_0
    SLICE_X108Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.827 r  main_i/tempint000_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.827    main_i/tempint000_reg[20]_i_2_n_0
    SLICE_X108Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.944 r  main_i/tempint000_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.944    main_i/tempint000_reg[24]_i_2_n_0
    SLICE_X108Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.061 r  main_i/tempint000_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.061    main_i/tempint000_reg[28]_i_2_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.300 r  main_i/tempint000_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.644     9.944    main_i/tempint000_reg[31]_i_3_n_5
    SLICE_X109Y45        LUT3 (Prop_lut3_I0_O)        0.301    10.245 r  main_i/tempint000[31]_i_2/O
                         net (fo=1, routed)           1.028    11.273    main_i/tempint000[31]
    SLICE_X104Y38        FDRE                                         r  main_i/tempint000_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.620   105.103    main_i/clock_IBUF_BUFG
    SLICE_X104Y38        FDRE                                         r  main_i/tempint000_reg[31]/C
                         clock pessimism              0.394   105.497    
                         clock uncertainty           -0.035   105.462    
    SLICE_X104Y38        FDRE (Setup_fdre_C_D)       -0.059   105.403    main_i/tempint000_reg[31]
  -------------------------------------------------------------------
                         required time                        105.403    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                 94.130    

Slack (MET) :             94.286ns  (required time - arrival time)
  Source:                 main_i/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/opt_temp_000_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 2.513ns (44.550%)  route 3.128ns (55.450%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 105.180 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.879     5.641    main_i/clock_IBUF_BUFG
    SLICE_X112Y46        FDSE                                         r  main_i/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDSE (Prop_fdse_C_Q)         0.518     6.159 r  main_i/state_reg[0]/Q
                         net (fo=105, routed)         2.313     8.473    main_i/state[0]
    SLICE_X106Y37        LUT3 (Prop_lut3_I1_O)        0.124     8.597 r  main_i/opt_temp_000[3]_i_5/O
                         net (fo=1, routed)           0.000     8.597    main_i/opt_temp_000[3]_i_5_n_0
    SLICE_X106Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.147 r  main_i/opt_temp_000_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.147    main_i/opt_temp_000_reg[3]_i_2_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.261 r  main_i/opt_temp_000_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.261    main_i/opt_temp_000_reg[7]_i_2_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  main_i/opt_temp_000_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.375    main_i/opt_temp_000_reg[11]_i_2_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  main_i/opt_temp_000_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.489    main_i/opt_temp_000_reg[15]_i_2_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  main_i/opt_temp_000_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.603    main_i/opt_temp_000_reg[19]_i_2_n_0
    SLICE_X106Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.717 r  main_i/opt_temp_000_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.717    main_i/opt_temp_000_reg[23]_i_2_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.831 r  main_i/opt_temp_000_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.831    main_i/opt_temp_000_reg[27]_i_2_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.165 r  main_i/opt_temp_000_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.814    10.979    main_i/data2[29]
    SLICE_X107Y45        LUT6 (Prop_lut6_I2_O)        0.303    11.282 r  main_i/opt_temp_000[29]_i_1/O
                         net (fo=1, routed)           0.000    11.282    main_i/opt_temp_000[29]_i_1_n_0
    SLICE_X107Y45        FDRE                                         r  main_i/opt_temp_000_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.697   105.180    main_i/clock_IBUF_BUFG
    SLICE_X107Y45        FDRE                                         r  main_i/opt_temp_000_reg[29]/C
                         clock pessimism              0.394   105.574    
                         clock uncertainty           -0.035   105.539    
    SLICE_X107Y45        FDRE (Setup_fdre_C_D)        0.029   105.568    main_i/opt_temp_000_reg[29]
  -------------------------------------------------------------------
                         required time                        105.568    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 94.286    

Slack (MET) :             94.339ns  (required time - arrival time)
  Source:                 main_i/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/opt_temp_000_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 2.153ns (39.043%)  route 3.361ns (60.957%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 105.105 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.879     5.641    main_i/clock_IBUF_BUFG
    SLICE_X112Y46        FDSE                                         r  main_i/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDSE (Prop_fdse_C_Q)         0.518     6.159 r  main_i/state_reg[0]/Q
                         net (fo=105, routed)         2.313     8.473    main_i/state[0]
    SLICE_X106Y37        LUT3 (Prop_lut3_I1_O)        0.124     8.597 r  main_i/opt_temp_000[3]_i_5/O
                         net (fo=1, routed)           0.000     8.597    main_i/opt_temp_000[3]_i_5_n_0
    SLICE_X106Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.147 r  main_i/opt_temp_000_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.147    main_i/opt_temp_000_reg[3]_i_2_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.261 r  main_i/opt_temp_000_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.261    main_i/opt_temp_000_reg[7]_i_2_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  main_i/opt_temp_000_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.375    main_i/opt_temp_000_reg[11]_i_2_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  main_i/opt_temp_000_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.489    main_i/opt_temp_000_reg[15]_i_2_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.802 r  main_i/opt_temp_000_reg[19]_i_2/O[3]
                         net (fo=1, routed)           1.048    10.850    main_i/data2[19]
    SLICE_X105Y41        LUT6 (Prop_lut6_I2_O)        0.306    11.156 r  main_i/opt_temp_000[19]_i_1/O
                         net (fo=1, routed)           0.000    11.156    main_i/opt_temp_000[19]_i_1_n_0
    SLICE_X105Y41        FDRE                                         r  main_i/opt_temp_000_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.622   105.105    main_i/clock_IBUF_BUFG
    SLICE_X105Y41        FDRE                                         r  main_i/opt_temp_000_reg[19]/C
                         clock pessimism              0.394   105.499    
                         clock uncertainty           -0.035   105.464    
    SLICE_X105Y41        FDRE (Setup_fdre_C_D)        0.031   105.495    main_i/opt_temp_000_reg[19]
  -------------------------------------------------------------------
                         required time                        105.495    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                 94.339    

Slack (MET) :             94.462ns  (required time - arrival time)
  Source:                 main_i/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/opt_temp_000_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 2.397ns (43.454%)  route 3.119ns (56.546%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 105.180 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.879     5.641    main_i/clock_IBUF_BUFG
    SLICE_X112Y46        FDSE                                         r  main_i/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDSE (Prop_fdse_C_Q)         0.518     6.159 r  main_i/state_reg[0]/Q
                         net (fo=105, routed)         2.313     8.473    main_i/state[0]
    SLICE_X106Y37        LUT3 (Prop_lut3_I1_O)        0.124     8.597 r  main_i/opt_temp_000[3]_i_5/O
                         net (fo=1, routed)           0.000     8.597    main_i/opt_temp_000[3]_i_5_n_0
    SLICE_X106Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.147 r  main_i/opt_temp_000_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.147    main_i/opt_temp_000_reg[3]_i_2_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.261 r  main_i/opt_temp_000_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.261    main_i/opt_temp_000_reg[7]_i_2_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  main_i/opt_temp_000_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.375    main_i/opt_temp_000_reg[11]_i_2_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  main_i/opt_temp_000_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.489    main_i/opt_temp_000_reg[15]_i_2_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  main_i/opt_temp_000_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.603    main_i/opt_temp_000_reg[19]_i_2_n_0
    SLICE_X106Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.717 r  main_i/opt_temp_000_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.717    main_i/opt_temp_000_reg[23]_i_2_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.831 r  main_i/opt_temp_000_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.831    main_i/opt_temp_000_reg[27]_i_2_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.053 r  main_i/opt_temp_000_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.806    10.859    main_i/data2[28]
    SLICE_X108Y44        LUT6 (Prop_lut6_I2_O)        0.299    11.158 r  main_i/opt_temp_000[28]_i_1/O
                         net (fo=1, routed)           0.000    11.158    main_i/opt_temp_000[28]_i_1_n_0
    SLICE_X108Y44        FDRE                                         r  main_i/opt_temp_000_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.697   105.180    main_i/clock_IBUF_BUFG
    SLICE_X108Y44        FDRE                                         r  main_i/opt_temp_000_reg[28]/C
                         clock pessimism              0.394   105.574    
                         clock uncertainty           -0.035   105.539    
    SLICE_X108Y44        FDRE (Setup_fdre_C_D)        0.081   105.620    main_i/opt_temp_000_reg[28]
  -------------------------------------------------------------------
                         required time                        105.620    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                 94.462    

Slack (MET) :             94.524ns  (required time - arrival time)
  Source:                 main_i/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/opt_temp_000_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 2.071ns (38.302%)  route 3.336ns (61.698%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 105.181 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.878     5.640    main_i/clock_IBUF_BUFG
    SLICE_X109Y46        FDRE                                         r  main_i/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.456     6.096 r  main_i/state_reg[2]/Q
                         net (fo=138, routed)         2.516     8.613    main_i/state[2]
    SLICE_X106Y37        LUT4 (Prop_lut4_I0_O)        0.124     8.737 r  main_i/opt_temp_000[3]_i_4/O
                         net (fo=1, routed)           0.000     8.737    main_i/opt_temp_000[3]_i_4_n_0
    SLICE_X106Y37        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.135 r  main_i/opt_temp_000_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.135    main_i/opt_temp_000_reg[3]_i_2_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  main_i/opt_temp_000_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.249    main_i/opt_temp_000_reg[7]_i_2_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.363 r  main_i/opt_temp_000_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.363    main_i/opt_temp_000_reg[11]_i_2_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.477 r  main_i/opt_temp_000_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.477    main_i/opt_temp_000_reg[15]_i_2_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  main_i/opt_temp_000_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.591    main_i/opt_temp_000_reg[19]_i_2_n_0
    SLICE_X106Y42        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.925 r  main_i/opt_temp_000_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.820    10.744    main_i/data2[21]
    SLICE_X111Y42        LUT6 (Prop_lut6_I2_O)        0.303    11.047 r  main_i/opt_temp_000[21]_i_1/O
                         net (fo=1, routed)           0.000    11.047    main_i/opt_temp_000[21]_i_1_n_0
    SLICE_X111Y42        FDRE                                         r  main_i/opt_temp_000_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.698   105.181    main_i/clock_IBUF_BUFG
    SLICE_X111Y42        FDRE                                         r  main_i/opt_temp_000_reg[21]/C
                         clock pessimism              0.394   105.575    
                         clock uncertainty           -0.035   105.540    
    SLICE_X111Y42        FDRE (Setup_fdre_C_D)        0.031   105.571    main_i/opt_temp_000_reg[21]
  -------------------------------------------------------------------
                         required time                        105.571    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                 94.524    

Slack (MET) :             94.548ns  (required time - arrival time)
  Source:                 main_i/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/opt_temp_000_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 2.171ns (40.938%)  route 3.132ns (59.062%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 105.105 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.879     5.641    main_i/clock_IBUF_BUFG
    SLICE_X112Y46        FDSE                                         r  main_i/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDSE (Prop_fdse_C_Q)         0.518     6.159 r  main_i/state_reg[0]/Q
                         net (fo=105, routed)         2.313     8.473    main_i/state[0]
    SLICE_X106Y37        LUT3 (Prop_lut3_I1_O)        0.124     8.597 r  main_i/opt_temp_000[3]_i_5/O
                         net (fo=1, routed)           0.000     8.597    main_i/opt_temp_000[3]_i_5_n_0
    SLICE_X106Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.147 r  main_i/opt_temp_000_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.147    main_i/opt_temp_000_reg[3]_i_2_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.261 r  main_i/opt_temp_000_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.261    main_i/opt_temp_000_reg[7]_i_2_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  main_i/opt_temp_000_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.375    main_i/opt_temp_000_reg[11]_i_2_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  main_i/opt_temp_000_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.489    main_i/opt_temp_000_reg[15]_i_2_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.823 r  main_i/opt_temp_000_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.819    10.642    main_i/data2[17]
    SLICE_X105Y41        LUT6 (Prop_lut6_I2_O)        0.303    10.945 r  main_i/opt_temp_000[17]_i_1/O
                         net (fo=1, routed)           0.000    10.945    main_i/opt_temp_000[17]_i_1_n_0
    SLICE_X105Y41        FDRE                                         r  main_i/opt_temp_000_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.622   105.105    main_i/clock_IBUF_BUFG
    SLICE_X105Y41        FDRE                                         r  main_i/opt_temp_000_reg[17]/C
                         clock pessimism              0.394   105.499    
                         clock uncertainty           -0.035   105.464    
    SLICE_X105Y41        FDRE (Setup_fdre_C_D)        0.029   105.493    main_i/opt_temp_000_reg[17]
  -------------------------------------------------------------------
                         required time                        105.493    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                 94.548    

Slack (MET) :             94.564ns  (required time - arrival time)
  Source:                 main_i/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/opt_temp_000_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 2.495ns (46.097%)  route 2.918ns (53.903%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 105.180 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.879     5.641    main_i/clock_IBUF_BUFG
    SLICE_X112Y46        FDSE                                         r  main_i/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDSE (Prop_fdse_C_Q)         0.518     6.159 r  main_i/state_reg[0]/Q
                         net (fo=105, routed)         2.313     8.473    main_i/state[0]
    SLICE_X106Y37        LUT3 (Prop_lut3_I1_O)        0.124     8.597 r  main_i/opt_temp_000[3]_i_5/O
                         net (fo=1, routed)           0.000     8.597    main_i/opt_temp_000[3]_i_5_n_0
    SLICE_X106Y37        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.147 r  main_i/opt_temp_000_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.147    main_i/opt_temp_000_reg[3]_i_2_n_0
    SLICE_X106Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.261 r  main_i/opt_temp_000_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.261    main_i/opt_temp_000_reg[7]_i_2_n_0
    SLICE_X106Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  main_i/opt_temp_000_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.375    main_i/opt_temp_000_reg[11]_i_2_n_0
    SLICE_X106Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  main_i/opt_temp_000_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.489    main_i/opt_temp_000_reg[15]_i_2_n_0
    SLICE_X106Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  main_i/opt_temp_000_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.603    main_i/opt_temp_000_reg[19]_i_2_n_0
    SLICE_X106Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.717 r  main_i/opt_temp_000_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.717    main_i/opt_temp_000_reg[23]_i_2_n_0
    SLICE_X106Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.831 r  main_i/opt_temp_000_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.831    main_i/opt_temp_000_reg[27]_i_2_n_0
    SLICE_X106Y44        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.144 r  main_i/opt_temp_000_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.604    10.748    main_i/data2[31]
    SLICE_X108Y44        LUT6 (Prop_lut6_I2_O)        0.306    11.054 r  main_i/opt_temp_000[31]_i_2/O
                         net (fo=1, routed)           0.000    11.054    main_i/opt_temp_000[31]_i_2_n_0
    SLICE_X108Y44        FDRE                                         r  main_i/opt_temp_000_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.697   105.180    main_i/clock_IBUF_BUFG
    SLICE_X108Y44        FDRE                                         r  main_i/opt_temp_000_reg[31]/C
                         clock pessimism              0.394   105.574    
                         clock uncertainty           -0.035   105.539    
    SLICE_X108Y44        FDRE (Setup_fdre_C_D)        0.079   105.618    main_i/opt_temp_000_reg[31]
  -------------------------------------------------------------------
                         required time                        105.618    
                         arrival time                         -11.054    
  -------------------------------------------------------------------
                         slack                                 94.564    

Slack (MET) :             94.570ns  (required time - arrival time)
  Source:                 main_i/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/opt_temp_000_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.766ns (14.499%)  route 4.517ns (85.501%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 105.106 - 100.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.879     5.641    main_i/clock_IBUF_BUFG
    SLICE_X112Y46        FDSE                                         r  main_i/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDSE (Prop_fdse_C_Q)         0.518     6.159 f  main_i/state_reg[0]/Q
                         net (fo=105, routed)         2.053     8.213    main_i/state[0]
    SLICE_X111Y37        LUT3 (Prop_lut3_I0_O)        0.124     8.337 r  main_i/opt_temp_000[31]_i_5/O
                         net (fo=32, routed)          2.464    10.801    main_i/opt_temp_000[31]_i_5_n_0
    SLICE_X105Y43        LUT6 (Prop_lut6_I1_O)        0.124    10.925 r  main_i/opt_temp_000[24]_i_1/O
                         net (fo=1, routed)           0.000    10.925    main_i/opt_temp_000[24]_i_1_n_0
    SLICE_X105Y43        FDRE                                         r  main_i/opt_temp_000_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.623   105.106    main_i/clock_IBUF_BUFG
    SLICE_X105Y43        FDRE                                         r  main_i/opt_temp_000_reg[24]/C
                         clock pessimism              0.394   105.500    
                         clock uncertainty           -0.035   105.465    
    SLICE_X105Y43        FDRE (Setup_fdre_C_D)        0.029   105.494    main_i/opt_temp_000_reg[24]
  -------------------------------------------------------------------
                         required time                        105.494    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                 94.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 main_i/v004_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/opt_temp_000_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.624%)  route 0.111ns (37.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.639     1.736    main_i/clock_IBUF_BUFG
    SLICE_X110Y40        FDRE                                         r  main_i/v004_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  main_i/v004_i_reg[15]/Q
                         net (fo=5, routed)           0.111     1.988    main_i/opt_temp_0050[17]
    SLICE_X111Y40        LUT6 (Prop_lut6_I5_O)        0.045     2.033 r  main_i/opt_temp_000[15]_i_1/O
                         net (fo=1, routed)           0.000     2.033    main_i/opt_temp_000[15]_i_1_n_0
    SLICE_X111Y40        FDRE                                         r  main_i/opt_temp_000_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.910     2.104    main_i/clock_IBUF_BUFG
    SLICE_X111Y40        FDRE                                         r  main_i/opt_temp_000_reg[15]/C
                         clock pessimism             -0.355     1.749    
    SLICE_X111Y40        FDRE (Hold_fdre_C_D)         0.092     1.841    main_i/opt_temp_000_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 main_i/v004_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/opt_temp_000_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.612     1.709    main_i/clock_IBUF_BUFG
    SLICE_X104Y43        FDRE                                         r  main_i/v004_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y43        FDRE (Prop_fdre_C_Q)         0.164     1.873 r  main_i/v004_i_reg[24]/Q
                         net (fo=5, routed)           0.094     1.967    main_i/opt_temp_0050[26]
    SLICE_X105Y43        LUT6 (Prop_lut6_I5_O)        0.045     2.012 r  main_i/opt_temp_000[24]_i_1/O
                         net (fo=1, routed)           0.000     2.012    main_i/opt_temp_000[24]_i_1_n_0
    SLICE_X105Y43        FDRE                                         r  main_i/opt_temp_000_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.882     2.076    main_i/clock_IBUF_BUFG
    SLICE_X105Y43        FDRE                                         r  main_i/opt_temp_000_reg[24]/C
                         clock pessimism             -0.354     1.722    
    SLICE_X105Y43        FDRE (Hold_fdre_C_D)         0.091     1.813    main_i/opt_temp_000_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 main_i/var4_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/temporary0000_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.640     1.737    main_i/clock_IBUF_BUFG
    SLICE_X111Y45        FDRE                                         r  main_i/var4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  main_i/var4_reg/Q
                         net (fo=5, routed)           0.121     1.999    main_i/var4
    SLICE_X110Y45        LUT6 (Prop_lut6_I2_O)        0.045     2.044 r  main_i/temporary0000[0]_i_1/O
                         net (fo=1, routed)           0.000     2.044    main_i/temporary0000[0]_i_1_n_0
    SLICE_X110Y45        FDRE                                         r  main_i/temporary0000_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.911     2.105    main_i/clock_IBUF_BUFG
    SLICE_X110Y45        FDRE                                         r  main_i/temporary0000_reg[0]/C
                         clock pessimism             -0.355     1.750    
    SLICE_X110Y45        FDRE (Hold_fdre_C_D)         0.092     1.842    main_i/temporary0000_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 main_i/done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/done_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.641     1.738    main_i/clock_IBUF_BUFG
    SLICE_X111Y47        FDRE                                         r  main_i/done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDRE (Prop_fdre_C_Q)         0.141     1.879 r  main_i/done_int_reg/Q
                         net (fo=5, routed)           0.117     1.996    main_i/done_OBUF
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.045     2.041 r  main_i/done_int_i_1/O
                         net (fo=1, routed)           0.000     2.041    main_i/done_int_i_1_n_0
    SLICE_X111Y47        FDRE                                         r  main_i/done_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.912     2.106    main_i/clock_IBUF_BUFG
    SLICE_X111Y47        FDRE                                         r  main_i/done_int_reg/C
                         clock pessimism             -0.368     1.738    
    SLICE_X111Y47        FDRE (Hold_fdre_C_D)         0.091     1.829    main_i/done_int_reg
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 main_i/v004_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/opt_temp_000_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.561%)  route 0.132ns (41.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.638     1.735    main_i/clock_IBUF_BUFG
    SLICE_X111Y38        FDRE                                         r  main_i/v004_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y38        FDRE (Prop_fdre_C_Q)         0.141     1.876 r  main_i/v004_i_reg[8]/Q
                         net (fo=5, routed)           0.132     2.007    main_i/opt_temp_0050[10]
    SLICE_X110Y38        LUT6 (Prop_lut6_I5_O)        0.045     2.052 r  main_i/opt_temp_000[8]_i_1/O
                         net (fo=1, routed)           0.000     2.052    main_i/opt_temp_000[8]_i_1_n_0
    SLICE_X110Y38        FDRE                                         r  main_i/opt_temp_000_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.909     2.103    main_i/clock_IBUF_BUFG
    SLICE_X110Y38        FDRE                                         r  main_i/opt_temp_000_reg[8]/C
                         clock pessimism             -0.355     1.748    
    SLICE_X110Y38        FDRE (Hold_fdre_C_D)         0.092     1.840    main_i/opt_temp_000_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 main_i/v004_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/opt_temp_000_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.261%)  route 0.116ns (35.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.638     1.735    main_i/clock_IBUF_BUFG
    SLICE_X112Y39        FDRE                                         r  main_i/v004_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.164     1.899 r  main_i/v004_i_reg[9]/Q
                         net (fo=5, routed)           0.116     2.015    main_i/opt_temp_0050[11]
    SLICE_X111Y39        LUT6 (Prop_lut6_I5_O)        0.045     2.060 r  main_i/opt_temp_000[9]_i_1/O
                         net (fo=1, routed)           0.000     2.060    main_i/opt_temp_000[9]_i_1_n_0
    SLICE_X111Y39        FDRE                                         r  main_i/opt_temp_000_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.909     2.103    main_i/clock_IBUF_BUFG
    SLICE_X111Y39        FDRE                                         r  main_i/opt_temp_000_reg[9]/C
                         clock pessimism             -0.352     1.751    
    SLICE_X111Y39        FDRE (Hold_fdre_C_D)         0.092     1.843    main_i/opt_temp_000_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 main_i/state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/state_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.754%)  route 0.148ns (44.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.640     1.737    main_i/clock_IBUF_BUFG
    SLICE_X111Y46        FDSE                                         r  main_i/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDSE (Prop_fdse_C_Q)         0.141     1.878 f  main_i/state_reg[1]/Q
                         net (fo=73, routed)          0.148     2.025    main_i/state[1]
    SLICE_X110Y46        LUT6 (Prop_lut6_I4_O)        0.045     2.070 r  main_i/state[5]_i_3/O
                         net (fo=1, routed)           0.000     2.070    main_i/state[5]_i_3_n_0
    SLICE_X110Y46        FDSE                                         r  main_i/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.911     2.105    main_i/clock_IBUF_BUFG
    SLICE_X110Y46        FDSE                                         r  main_i/state_reg[5]/C
                         clock pessimism             -0.355     1.750    
    SLICE_X110Y46        FDSE (Hold_fdse_C_D)         0.092     1.842    main_i/state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 main_i/v004_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/opt_temp_000_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.798%)  route 0.166ns (44.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.638     1.735    main_i/clock_IBUF_BUFG
    SLICE_X112Y39        FDRE                                         r  main_i/v004_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.164     1.899 r  main_i/v004_i_reg[13]/Q
                         net (fo=5, routed)           0.166     2.064    main_i/opt_temp_0050[15]
    SLICE_X112Y40        LUT6 (Prop_lut6_I5_O)        0.045     2.109 r  main_i/opt_temp_000[13]_i_1/O
                         net (fo=1, routed)           0.000     2.109    main_i/opt_temp_000[13]_i_1_n_0
    SLICE_X112Y40        FDRE                                         r  main_i/opt_temp_000_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.910     2.104    main_i/clock_IBUF_BUFG
    SLICE_X112Y40        FDRE                                         r  main_i/opt_temp_000_reg[13]/C
                         clock pessimism             -0.352     1.752    
    SLICE_X112Y40        FDRE (Hold_fdre_C_D)         0.120     1.872    main_i/opt_temp_000_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 main_i/v004_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/opt_temp_000_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.549%)  route 0.161ns (46.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.638     1.735    main_i/clock_IBUF_BUFG
    SLICE_X111Y38        FDRE                                         r  main_i/v004_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y38        FDRE (Prop_fdre_C_Q)         0.141     1.876 r  main_i/v004_i_reg[6]/Q
                         net (fo=5, routed)           0.161     2.037    main_i/opt_temp_0050[8]
    SLICE_X110Y38        LUT6 (Prop_lut6_I5_O)        0.045     2.082 r  main_i/opt_temp_000[6]_i_1/O
                         net (fo=1, routed)           0.000     2.082    main_i/opt_temp_000[6]_i_1_n_0
    SLICE_X110Y38        FDRE                                         r  main_i/opt_temp_000_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.909     2.103    main_i/clock_IBUF_BUFG
    SLICE_X110Y38        FDRE                                         r  main_i/opt_temp_000_reg[6]/C
                         clock pessimism             -0.355     1.748    
    SLICE_X110Y38        FDRE (Hold_fdre_C_D)         0.092     1.840    main_i/opt_temp_000_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 main_i/v004_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_i/opt_temp_000_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.041%)  route 0.165ns (46.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.636     1.733    main_i/clock_IBUF_BUFG
    SLICE_X111Y36        FDRE                                         r  main_i/v004_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y36        FDRE (Prop_fdre_C_Q)         0.141     1.874 r  main_i/v004_i_reg[1]/Q
                         net (fo=8, routed)           0.165     2.039    main_i/opt_temp_0050[3]
    SLICE_X111Y37        LUT6 (Prop_lut6_I3_O)        0.045     2.084 r  main_i/opt_temp_000[1]_i_1/O
                         net (fo=1, routed)           0.000     2.084    main_i/opt_temp_000[1]_i_1_n_0
    SLICE_X111Y37        FDRE                                         r  main_i/opt_temp_000_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.907     2.101    main_i/clock_IBUF_BUFG
    SLICE_X111Y37        FDRE                                         r  main_i/opt_temp_000_reg[1]/C
                         clock pessimism             -0.352     1.749    
    SLICE_X111Y37        FDRE (Hold_fdre_C_D)         0.091     1.840    main_i/opt_temp_000_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y47  main_i/busy_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X111Y47  main_i/done_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X105Y39  main_i/index000_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X105Y39  main_i/index000_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X105Y39  main_i/index000_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X105Y35  main_i/index000_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X105Y39  main_i/index000_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X105Y40  main_i/index000_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X105Y40  main_i/index000_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y47  main_i/busy_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y47  main_i/done_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X105Y39  main_i/index000_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X105Y39  main_i/index000_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X105Y39  main_i/index000_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X105Y35  main_i/index000_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X105Y39  main_i/index000_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X105Y40  main_i/index000_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X105Y40  main_i/index000_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X105Y40  main_i/index000_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y47  main_i/busy_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y47  main_i/done_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X105Y39  main_i/index000_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X105Y39  main_i/index000_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X105Y39  main_i/index000_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X105Y39  main_i/index000_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X105Y40  main_i/index000_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X105Y40  main_i/index000_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X105Y40  main_i/index000_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X105Y40  main_i/index000_reg[24]/C



