// Seed: 637966727
module module_0 (
    input supply0 module_0
    , id_3,
    output tri id_1
);
  logic id_4;
  ;
  module_2 modCall_1 (
      id_4,
      id_3
  );
  assign module_1.id_5 = 0;
  wire id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2
    , id_8,
    input uwire id_3,
    input supply1 id_4,
    input supply1 id_5,
    output wor id_6
);
  assign id_8 = id_1;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign id_0 = -1;
  assign id_8 = 1;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic id_3;
  ;
  wire id_4;
  assign id_3 = id_4;
endmodule
