

================================================================
== Vivado HLS Report for 'relu_bn5'
================================================================
* Date:           Mon Dec  5 18:15:54 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out_dataflow.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.526 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12802|    12802| 0.128 ms | 0.128 ms |  12802|  12802|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- relu5_args04_relu5_args14_relu5_args24  |    12800|    12800|         2|          1|          1|  12800|    yes   |
        +------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* %relu5_pipe_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str395, i32 0, i32 0, [1 x i8]* @p_str396, [1 x i8]* @p_str397, [1 x i8]* @p_str398, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str399, [1 x i8]* @p_str400)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %conv5_pipe_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str388, i32 0, i32 0, [1 x i8]* @p_str389, [1 x i8]* @p_str390, [1 x i8]* @p_str391, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str392, [1 x i8]* @p_str393)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str161)" [kernel.cpp:650]   --->   Operation 7 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.75ns)   --->   "br label %0" [kernel.cpp:651]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i14 [ 0, %relu5_y4_begin ], [ %add_ln651, %relu5_args24 ]" [kernel.cpp:651]   --->   Operation 9 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ 0, %relu5_y4_begin ], [ %select_ln652, %relu5_args24 ]" [kernel.cpp:652]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%args24_0_0 = phi i7 [ 0, %relu5_y4_begin ], [ %add_ln653, %relu5_args24 ]" [kernel.cpp:653]   --->   Operation 11 'phi' 'args24_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.86ns)   --->   "%icmp_ln651 = icmp eq i14 %indvar_flatten11, -3584" [kernel.cpp:651]   --->   Operation 12 'icmp' 'icmp_ln651' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.98ns)   --->   "%add_ln651 = add i14 %indvar_flatten11, 1" [kernel.cpp:651]   --->   Operation 13 'add' 'add_ln651' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln651, label %relu5_y4_end, label %relu5_args24" [kernel.cpp:651]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.86ns)   --->   "%icmp_ln652 = icmp eq i12 %indvar_flatten, 1280" [kernel.cpp:652]   --->   Operation 15 'icmp' 'icmp_ln652' <Predicate = (!icmp_ln651)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln653)   --->   "%xor_ln652 = xor i1 %icmp_ln652, true" [kernel.cpp:652]   --->   Operation 16 'xor' 'xor_ln652' <Predicate = (!icmp_ln651)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.86ns)   --->   "%icmp_ln653 = icmp eq i7 %args24_0_0, -64" [kernel.cpp:653]   --->   Operation 17 'icmp' 'icmp_ln653' <Predicate = (!icmp_ln651)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln653)   --->   "%and_ln652 = and i1 %icmp_ln653, %xor_ln652" [kernel.cpp:652]   --->   Operation 18 'and' 'and_ln652' <Predicate = (!icmp_ln651)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln653)   --->   "%or_ln653 = or i1 %and_ln652, %icmp_ln652" [kernel.cpp:653]   --->   Operation 19 'or' 'or_ln653' <Predicate = (!icmp_ln651)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln653 = select i1 %or_ln653, i7 0, i7 %args24_0_0" [kernel.cpp:653]   --->   Operation 20 'select' 'select_ln653' <Predicate = (!icmp_ln651)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln658 = zext i7 %select_ln653 to i64" [kernel.cpp:658]   --->   Operation 21 'zext' 'zext_ln658' <Predicate = (!icmp_ln651)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%a_batchnorm5_V_addr = getelementptr [64 x i10]* @a_batchnorm5_V, i64 0, i64 %zext_ln658" [kernel.cpp:658]   --->   Operation 22 'getelementptr' 'a_batchnorm5_V_addr' <Predicate = (!icmp_ln651)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.35ns)   --->   "%a_batchnorm5_V_load = load i10* %a_batchnorm5_V_addr, align 2" [kernel.cpp:658]   --->   Operation 23 'load' 'a_batchnorm5_V_load' <Predicate = (!icmp_ln651)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 64> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%b_batchnorm5_V_addr = getelementptr [64 x i21]* @b_batchnorm5_V, i64 0, i64 %zext_ln658" [kernel.cpp:658]   --->   Operation 24 'getelementptr' 'b_batchnorm5_V_addr' <Predicate = (!icmp_ln651)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.35ns)   --->   "%b_batchnorm5_V_load = load i21* %b_batchnorm5_V_addr, align 4" [kernel.cpp:658]   --->   Operation 25 'load' 'b_batchnorm5_V_load' <Predicate = (!icmp_ln651)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 64> <ROM>
ST_2 : Operation 26 [1/1] (0.89ns)   --->   "%add_ln653 = add i7 1, %select_ln653" [kernel.cpp:653]   --->   Operation 26 'add' 'add_ln653' <Predicate = (!icmp_ln651)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.96ns)   --->   "%add_ln652 = add i12 1, %indvar_flatten" [kernel.cpp:652]   --->   Operation 27 'add' 'add_ln652' <Predicate = (!icmp_ln651)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.43ns)   --->   "%select_ln652 = select i1 %icmp_ln652, i12 1, i12 %add_ln652" [kernel.cpp:652]   --->   Operation 28 'select' 'select_ln652' <Predicate = (!icmp_ln651)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.52>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([39 x i8]* @relu5_args04_relu5_a)"   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln651)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12800, i64 12800, i64 12800)"   --->   Operation 30 'speclooptripcount' 'empty_69' <Predicate = (!icmp_ln651)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @relu5_args14_relu5_a)"   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln651)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str164) nounwind" [kernel.cpp:653]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln651)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str164)" [kernel.cpp:653]   --->   Operation 33 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln651)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [kernel.cpp:654]   --->   Operation 34 'specpipeline' <Predicate = (!icmp_ln651)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.16ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %conv5_pipe_9_V_V)" [kernel.cpp:657]   --->   Operation 35 'read' 'tmp_V' <Predicate = (!icmp_ln651)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 0> <FIFO>
ST_3 : Operation 36 [1/2] (1.35ns)   --->   "%a_batchnorm5_V_load = load i10* %a_batchnorm5_V_addr, align 2" [kernel.cpp:658]   --->   Operation 36 'load' 'a_batchnorm5_V_load' <Predicate = (!icmp_ln651)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 64> <ROM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %a_batchnorm5_V_load to i26" [kernel.cpp:658]   --->   Operation 37 'zext' 'zext_ln703' <Predicate = (!icmp_ln651)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %tmp_V to i26" [kernel.cpp:658]   --->   Operation 38 'sext' 'sext_ln703' <Predicate = (!icmp_ln651)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln703 = mul i26 %sext_ln703, %zext_ln703" [kernel.cpp:658]   --->   Operation 39 'mul' 'mul_ln703' <Predicate = (!icmp_ln651)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/2] (1.35ns)   --->   "%b_batchnorm5_V_load = load i21* %b_batchnorm5_V_addr, align 4" [kernel.cpp:658]   --->   Operation 40 'load' 'b_batchnorm5_V_load' <Predicate = (!icmp_ln651)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 64> <ROM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i21 %b_batchnorm5_V_load to i26" [kernel.cpp:658]   --->   Operation 41 'sext' 'sext_ln1265' <Predicate = (!icmp_ln651)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192 = add i26 %mul_ln703, %sext_ln1265" [kernel.cpp:658]   --->   Operation 42 'add' 'add_ln1192' <Predicate = (!icmp_ln651)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192, i32 10, i32 25)" [kernel.cpp:658]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = (!icmp_ln651)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %add_ln1192, i32 25)" [kernel.cpp:660]   --->   Operation 44 'bitselect' 'tmp_7' <Predicate = (!icmp_ln651)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.86ns)   --->   "%icmp_ln1495 = icmp sgt i16 %trunc_ln, 256" [kernel.cpp:660]   --->   Operation 45 'icmp' 'icmp_ln1495' <Predicate = (!icmp_ln651)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_3)   --->   "%tmp_s = call i5 @_ssdm_op_PartSelect.i5.i26.i32.i32(i26 %add_ln1192, i32 14, i32 18)" [kernel.cpp:660]   --->   Operation 46 'partselect' 'tmp_s' <Predicate = (!icmp_ln651)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_3)   --->   "%select_ln1495 = select i1 %tmp_7, i5 0, i5 -16" [kernel.cpp:660]   --->   Operation 47 'select' 'select_ln1495' <Predicate = (!icmp_ln651)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_3)   --->   "%or_ln1495 = or i1 %tmp_7, %icmp_ln1495" [kernel.cpp:660]   --->   Operation 48 'or' 'or_ln1495' <Predicate = (!icmp_ln651)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_V_3 = select i1 %or_ln1495, i5 %select_ln1495, i5 %tmp_s" [kernel.cpp:660]   --->   Operation 49 'select' 'tmp_V_3' <Predicate = (!icmp_ln651)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P(i5* %relu5_pipe_10_V_V, i5 %tmp_V_3)" [kernel.cpp:661]   --->   Operation 50 'write' <Predicate = (!icmp_ln651)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 0> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str164, i32 %tmp_3)" [kernel.cpp:662]   --->   Operation 51 'specregionend' 'empty_70' <Predicate = (!icmp_ln651)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 52 'br' <Predicate = (!icmp_ln651)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str161, i32 %tmp)" [kernel.cpp:665]   --->   Operation 53 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:666]   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv5_pipe_9_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ relu5_pipe_10_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a_batchnorm5_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b_batchnorm5_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
tmp                 (specregionbegin  ) [ 00111]
br_ln651            (br               ) [ 01110]
indvar_flatten11    (phi              ) [ 00100]
indvar_flatten      (phi              ) [ 00100]
args24_0_0          (phi              ) [ 00100]
icmp_ln651          (icmp             ) [ 00110]
add_ln651           (add              ) [ 01110]
br_ln651            (br               ) [ 00000]
icmp_ln652          (icmp             ) [ 00000]
xor_ln652           (xor              ) [ 00000]
icmp_ln653          (icmp             ) [ 00000]
and_ln652           (and              ) [ 00000]
or_ln653            (or               ) [ 00000]
select_ln653        (select           ) [ 00000]
zext_ln658          (zext             ) [ 00000]
a_batchnorm5_V_addr (getelementptr    ) [ 00110]
b_batchnorm5_V_addr (getelementptr    ) [ 00110]
add_ln653           (add              ) [ 01110]
add_ln652           (add              ) [ 00000]
select_ln652        (select           ) [ 01110]
specloopname_ln0    (specloopname     ) [ 00000]
empty_69            (speclooptripcount) [ 00000]
specloopname_ln0    (specloopname     ) [ 00000]
specloopname_ln653  (specloopname     ) [ 00000]
tmp_3               (specregionbegin  ) [ 00000]
specpipeline_ln654  (specpipeline     ) [ 00000]
tmp_V               (read             ) [ 00000]
a_batchnorm5_V_load (load             ) [ 00000]
zext_ln703          (zext             ) [ 00000]
sext_ln703          (sext             ) [ 00000]
mul_ln703           (mul              ) [ 00000]
b_batchnorm5_V_load (load             ) [ 00000]
sext_ln1265         (sext             ) [ 00000]
add_ln1192          (add              ) [ 00000]
trunc_ln            (partselect       ) [ 00000]
tmp_7               (bitselect        ) [ 00000]
icmp_ln1495         (icmp             ) [ 00000]
tmp_s               (partselect       ) [ 00000]
select_ln1495       (select           ) [ 00000]
or_ln1495           (or               ) [ 00000]
tmp_V_3             (select           ) [ 00000]
write_ln661         (write            ) [ 00000]
empty_70            (specregionend    ) [ 00000]
br_ln0              (br               ) [ 01110]
empty               (specregionend    ) [ 00000]
ret_ln666           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv5_pipe_9_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv5_pipe_9_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="relu5_pipe_10_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu5_pipe_10_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_batchnorm5_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_batchnorm5_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_batchnorm5_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_batchnorm5_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str395"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str396"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str397"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str398"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str399"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str400"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str388"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str389"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str390"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str391"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str392"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str393"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str161"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu5_args04_relu5_a"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu5_args14_relu5_a"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str164"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i26.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i5P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_V_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln661_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="5" slack="0"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln661/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="a_batchnorm5_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_batchnorm5_V_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_batchnorm5_V_load/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="b_batchnorm5_V_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="21" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="7" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_batchnorm5_V_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_batchnorm5_V_load/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="indvar_flatten11_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="14" slack="1"/>
<pin id="155" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="indvar_flatten11_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="14" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="indvar_flatten_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="12" slack="1"/>
<pin id="166" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="12" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="args24_0_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="1"/>
<pin id="177" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="args24_0_0 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="args24_0_0_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="args24_0_0/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln651_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="14" slack="0"/>
<pin id="188" dir="0" index="1" bw="13" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln651/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln651_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="14" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln651/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln652_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="0"/>
<pin id="200" dir="0" index="1" bw="12" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln652/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="xor_ln652_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln652/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln653_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="0" index="1" bw="7" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln653/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="and_ln652_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln652/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="or_ln653_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln653/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln653_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln653/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln658_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln658/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln653_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="7" slack="0"/>
<pin id="245" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln653/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln652_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="12" slack="0"/>
<pin id="251" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln652/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln652_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="12" slack="0"/>
<pin id="258" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln652/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln703_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln703_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sext_ln1265_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="21" slack="0"/>
<pin id="272" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="26" slack="0"/>
<pin id="277" dir="0" index="2" bw="5" slack="0"/>
<pin id="278" dir="0" index="3" bw="6" slack="0"/>
<pin id="279" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_7_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="26" slack="0"/>
<pin id="286" dir="0" index="2" bw="6" slack="0"/>
<pin id="287" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln1495_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="10" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1495/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="0" index="1" bw="26" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="0" index="3" bw="6" slack="0"/>
<pin id="301" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln1495_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1495/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="or_ln1495_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1495/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_V_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_3/3 "/>
</bind>
</comp>

<comp id="328" class="1007" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="0" index="1" bw="10" slack="0"/>
<pin id="331" dir="0" index="2" bw="21" slack="0"/>
<pin id="332" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/3 add_ln1192/3 "/>
</bind>
</comp>

<comp id="339" class="1005" name="icmp_ln651_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln651 "/>
</bind>
</comp>

<comp id="343" class="1005" name="add_ln651_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="14" slack="0"/>
<pin id="345" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln651 "/>
</bind>
</comp>

<comp id="348" class="1005" name="a_batchnorm5_V_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="1"/>
<pin id="350" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_batchnorm5_V_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="b_batchnorm5_V_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="1"/>
<pin id="355" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_batchnorm5_V_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="add_ln653_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="0"/>
<pin id="360" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln653 "/>
</bind>
</comp>

<comp id="363" class="1005" name="select_ln652_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="0"/>
<pin id="365" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="select_ln652 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="88" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="110" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="62" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="62" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="157" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="157" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="168" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="58" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="179" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="204" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="198" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="50" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="179" pin="4"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="246"><net_src comp="64" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="228" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="66" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="168" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="198" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="66" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="248" pin="2"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="134" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="114" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="147" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="90" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="92" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="282"><net_src comp="94" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="288"><net_src comp="96" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="94" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="294"><net_src comp="274" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="98" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="100" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="102" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="104" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="310"><net_src comp="283" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="106" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="108" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="283" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="290" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="305" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="296" pin="4"/><net_sink comp="319" pin=2"/></net>

<net id="327"><net_src comp="319" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="333"><net_src comp="266" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="262" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="270" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="336"><net_src comp="328" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="337"><net_src comp="328" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="338"><net_src comp="328" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="342"><net_src comp="186" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="192" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="351"><net_src comp="127" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="356"><net_src comp="140" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="361"><net_src comp="242" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="366"><net_src comp="254" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="168" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: relu5_pipe_10_V_V | {3 }
 - Input state : 
	Port: relu_bn5 : conv5_pipe_9_V_V | {3 }
	Port: relu_bn5 : a_batchnorm5_V | {2 3 }
	Port: relu_bn5 : b_batchnorm5_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln651 : 1
		add_ln651 : 1
		br_ln651 : 2
		icmp_ln652 : 1
		xor_ln652 : 2
		icmp_ln653 : 1
		and_ln652 : 2
		or_ln653 : 2
		select_ln653 : 2
		zext_ln658 : 3
		a_batchnorm5_V_addr : 4
		a_batchnorm5_V_load : 5
		b_batchnorm5_V_addr : 4
		b_batchnorm5_V_load : 5
		add_ln653 : 3
		add_ln652 : 1
		select_ln652 : 2
	State 3
		zext_ln703 : 1
		mul_ln703 : 2
		sext_ln1265 : 1
		add_ln1192 : 3
		trunc_ln : 4
		tmp_7 : 4
		icmp_ln1495 : 5
		tmp_s : 4
		select_ln1495 : 5
		or_ln1495 : 6
		tmp_V_3 : 6
		write_ln661 : 7
		empty_70 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln651_fu_192     |    0    |    0    |    21   |
|    add   |     add_ln653_fu_242     |    0    |    0    |    15   |
|          |     add_ln652_fu_248     |    0    |    0    |    19   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln651_fu_186    |    0    |    0    |    13   |
|   icmp   |     icmp_ln652_fu_198    |    0    |    0    |    13   |
|          |     icmp_ln653_fu_210    |    0    |    0    |    11   |
|          |    icmp_ln1495_fu_290    |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln653_fu_228   |    0    |    0    |    7    |
|  select  |    select_ln652_fu_254   |    0    |    0    |    12   |
|          |   select_ln1495_fu_305   |    0    |    0    |    5    |
|          |      tmp_V_3_fu_319      |    0    |    0    |    5    |
|----------|--------------------------|---------|---------|---------|
|    or    |      or_ln653_fu_222     |    0    |    0    |    2    |
|          |     or_ln1495_fu_313     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    xor   |     xor_ln652_fu_204     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    and   |     and_ln652_fu_216     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_328        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   |     tmp_V_read_fu_114    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln661_write_fu_120 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |     zext_ln658_fu_236    |    0    |    0    |    0    |
|          |     zext_ln703_fu_262    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   sext   |     sext_ln703_fu_266    |    0    |    0    |    0    |
|          |    sext_ln1265_fu_270    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|      trunc_ln_fu_274     |    0    |    0    |    0    |
|          |       tmp_s_fu_296       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|       tmp_7_fu_283       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |    0    |   142   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|a_batchnorm5_V_addr_reg_348|    6   |
|     add_ln651_reg_343     |   14   |
|     add_ln653_reg_358     |    7   |
|     args24_0_0_reg_175    |    7   |
|b_batchnorm5_V_addr_reg_353|    6   |
|     icmp_ln651_reg_339    |    1   |
|  indvar_flatten11_reg_153 |   14   |
|   indvar_flatten_reg_164  |   12   |
|    select_ln652_reg_363   |   12   |
+---------------------------+--------+
|           Total           |   79   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_134 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_147 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||   1.51  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   142  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   79   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   79   |   160  |
+-----------+--------+--------+--------+--------+
