[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of RK3566 production of ROCKCHIP from the text:RK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      1   \n \n \n \n \nRockchip  \nRK3566  \nDatasheet  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nRevision History  \nDate  Revision  Description  \n2022-06-01 1.2 Update  I/O pin information  and Order information  \n2021-03-05 1.1 Update marking information  \n2020-12-10 1.0 Initial release  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      2  Table of Content  \nTable of Content  ................................ ................................ ................................ ...... 2 \nFigure Index  ................................ ................................ ................................ ...........  3 \nTable Index  ................................ ................................ ................................ .............  4 \nWarranty Disclaimer  ................................ ................................ ................................ . 5 \nChapter 1 Introduction  ................................ ................................ ...................  6 \n1.1 Overview  ................................ ................................ ...............................  6 \n1.2 Features  ................................ ................................ ................................  6 \n1.3 Block Diagram  ................................ ................................ ......................  18 \nChapter 2 Package Information  ................................ ................................ ...... 19 \n2.1 Order Information  ................................ ................................ .................  19 \n2.2 Top Mark ing ................................ ................................ .........................  19 \n2.3 FCCSP565L Dimension  ................................ ................................ ...........  20 \n2.4 Ball Map  ................................ ................................ ..............................  24 \n2.5 Pin Number List  ................................ ................................ ....................  24 \n2.6 Power/Ground IO Description  ................................ ................................ .. 30 \n2.7 Function IO Description  ................................ ................................ ..........  33 \n2.8 IO Pin Name Description  ................................ ................................ ........  44 \nChapter 3 Electrical Specification  ................................ ................................ .... 53 \n3.1 Absolute Ratings  ................................ ................................ ...................  53 \n3.2 Recommen ded Operating Condition  ................................ .........................  54 \n3.3 DC Characteristics  ................................ ................................ .................  55 \n3.4 Electrical Characteristics for General IO  ................................ ....................  56 \n3.5 Electrical Characteristics for PLL  ................................ ..............................  57 \n3.6 Electrical Characteristics for USB 2.0 Interface  ................................ ..........  58 \n3.7 Electrical Characteristics for DDR IO ................................ .........................  58 \n3.8 Electrical Characteristics for TSADC ................................ ..........................  59 \n3.9 Electrical Characteristics for MIPI DSI  ................................ .......................  59 \n3.10 Electrical Characteristics for MIPI CSI  ................................ .....................  59 \n3.11 Electrical Characteristics for HDMI  ................................ ..........................  59 \n3.12 Electrical Characteristics for multi -PHY ................................ ....................  60 \nChapter 4 Thermal Management  ................................ ................................ ..... 61 \n4.1 Overview  ................................ ................................ .............................  61 \n4.2 Package Thermal Characteristics  ................................ .............................  61 \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      3  Figure Index  \nFig.1-1 Block Diagram  ................................ ................................ ............................  18 \nFig.2-1 Package definition  ................................ ................................ .......................  19 \nFig.2-2 Package Top View  ................................ ................................ .......................  20 \nFig.2-3 Package bottom view  ................................ ................................ ...................  21 \nFig.2-4 Package side view  ................................ ................................ .......................  22 \nFig.2-5 Package dimension  ................................ ................................ ......................  23 \nFig.2-6 Ball Map  ................................ ................................ ................................ .... 24 \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      4  Table Index  \nTable 2 -1 Pin Number List Information  ................................ ................................ ...... 24 \nTable 2 -2 Power/Ground IO information  ................................ ................................ .... 30 \nTable 2 -3 Function IO description  ................................ ................................ .............  43 \nTable 2 -4 IO function description list  ................................ ................................ ........  44 \nTable 3 -1 Absolute ratings ................................ ................................ .......................  53 \nTable 3-2 Recommended operating condition  ................................ .............................  54 \nTable 3 -3 DC Characteristics  ................................ ................................ ....................  55 \nTable 3 -4 Electrical Characteristics for Digital General IO  ................................ .............  56 \nTable 3 -5 Electrical Characteristics for Frac PLL  ................................ ..........................  57 \nTable 3 -6 Electrical Characteristics for Int -PLL ................................ ............................  57 \nTable 3 -7 Electrical Characteristics for USB 2.0 Interface  ................................ .............  58 \nTable 3 -8 Electrical Characteristics for DDR IO  ................................ ...........................  58 \nTable 3 -9 Electrical Characteristics for TSADC  ................................ ............................  59 \nTable 3 -10 Electrical Characteristics for MIPI DSI  ................................ .......................  59 \nTable 3 -11 Electrical Characteristics for MIPI CSI  ................................ ........................  59 \nTable 3 -12 Electrical Characteristics for HDMI  ................................ ............................  59 \nTable 3 -13 Electrical Characteristics for PCIe PHY  ................................ .......................  60 \nTable 4 -1 Thermal Resistance Characteristics  ................................ .............................  61 \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      5  Warranty Disclaimer  \nRockchip Electronics Co.,  Ltd make s no warranty, representation or guarantee (expressed, implied, statutory, or otherwise) \nby or with respect to anything in this document, and shall not be liable for any implied warranties of non -infringement, \nmerchantab ility or fitness for a particular pur pose or for any indirect, special or consequential damages.  \n \nInformation furnished is believed to be accurate and reliable. However, Rockchip Electronics Co., Ltd assumes no \nresponsibility for the consequenc es of use of such information or for any infringe ment of patents or other rights of third \nparties that may result from its use.  \n \nRockchip Electronics Co.,  Ltd’s products are not designed, intended, or authorized for us ing as components in systems \nintended for surgical implant into the body, or other app lications intended to support or sustain life, or for any other \napplication in which the failure of the Rockchip Electronics Co.,  Ltd’s product could create a situation where personal injury or \ndeath may occur, should buyer purchase or use Rockchip Electro nics Co.,  Ltd’s products for any such unintended or \nunauthorized ap plication, buyer s shall indemnify and hold Rockchip Electronics Co.,  Ltd and its officers, employees, \nsubsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fee s \narising out of, either directly or indirectly, any claim of personal injury or death that may be  associated with such unintended \nor unauthorized use, even if such claim alleges that Rockchip Electronics Co.,  Ltd was negligent regarding the design or \nmanufacture of the part.  \n \nCopyright and Patent Right  \nInformation in this document is provided solely to enable system and software implementers to use Rockchip Electronics Co., \nLtd ’s products. The re are no express ed or implied copyright licenses granted hereunder to design or fabricate any integrated \ncircuits or integrated circuits based on the informati on in this document.  \n \nRockchip Electronics Co.,  Ltd does not convey any license under its patent rights nor the \nrights of others.  \nAll copyright and patent rights referenced in this document belong to their respective owners \nand shall be subject to corres ponding  copyright and patent licensing requirements.  \n \nTrademarks  \nRockchip and RockchipTM logo and the name of Rockchip Electronics Co.,  Ltd’s products are trademarks of Rockchip \nElectronics Co.,  Ltd. and are exclusively owned by Rockchip Electronics Co.,  Ltd. References to other companies and their \nproducts use trademarks owned by the respective companies and are for reference purpose only.  \n \nConfidentiality  \nThe information contained herein (including any attachments) is confidential. The recipient hereby acknowledges the \nconfidentiality of this document, and except for the specific purpose, this document shall not be disclosed to any third part y. \n  \nReverse engineering or disassembly is prohibited.  \n \nROCKCHIP ELECTRONICS CO.,LTD.  RESERVES THE RIGHT TO MAKE CHANGES IN ITS PRODUCTS OR PRODUCT \nSPECIFICATIONS WITH THE INTENT TO IMPROVE FUNCTION OR DESIGN AT ANY TIME AND WITHOUT NOTICE \nAND IS NOT REQUIRED TO UNDATE THIS DOCUMENTATION TO REFLECT SUCH CHANGES.  \n \nCopyright © 202 2 Rockchip Electronics Co., Ltd.  \nAll rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or \nby any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior  written consent of Rockchip \nElectronics Co.,  Ltd.  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      6  Chapter 1  Introduction  \n1.1 Overview  \nRK3566  is a high -performance and low power quad -core application processor designed for \npersonal mobile internet device and AI oT equipment.  \n \nMany embedded powerful hardware engines  are provide d to optimize performance for high -\nend application. RK3566  supports almost full -format H.264 decoder by 4K@ 60fps, H.265 \ndecoder by 4K@60fps, also support H.264 /H.265 encoder by 1080p@ 60fps, high -quality \nJPEG encoder/decoder.  \n \nEmbedded 3D GPU mak es RK3566  completely compatible with OpenGL ES 1.1/2.0/ 3.2, \nOpenCL  2.0 and Vulkan 1. 1. Special 2D hardware engine will maximize display performance \nand provide very smoothly operation.  \nThe build -in NPU supports INT8/INT16 /FP16/BFP16 MAC hybrid operation. In addition, with \nits strong compatibility, network models based on a series of frameworks such as \nTensorFlow/MXNet/PyTorch/Caffe can be easily converted.  \n \nRK3566  has high -performance external memory interface  (DDR3 /DDR3L /DDR 4 \n/LPDDR3/LPDDR4/LPD DR4X) capable of sustaining demanding memory bandwidths . \n1.2 Features  \nThe features listed below which may or may not be present in actual product, may be \nsubject to the third-party licensing requirements. Please contact Rockchip for actual \nproduct feature conf igurations and licensing requirements.  \n \n1.2.1  Microprocessor  \n⚫ Quad-core ARM Cortex -A55 CPU \n⚫ ARM Neon Advanced SIMD (single instruction, multiple data) support for accelerated \nmedia and signal processing computation  \n⚫ Include VFP hardware to support single and double -precision operations  \n⚫ ARMv8 Cryptography Extensions  \n⚫ Integrated 32KB L1 instruction cache, 32KB L1 data cache  \n⚫ 512KB unified system L3 cache  \n⚫ TrustZone technology support  \n⚫ Separate power domains for CPU core system to support internal power switch and \nexternally turn on/off based on different application scenario  \n◼ PD_A55_ 0: 1st Cortex -A55 + Neon + FPU + L1 I/D Cache  \n◼ PD_A55_1: 2nd Cortex -A55 + Neon + FPU + L1 I/D Cache  \n◼ PD_A55_ 2: 3rd Cortex -A55 + Neon + FPU + L1 I/D Cache  \n◼ PD_A55_ 3: 4th Cortex -A55 + Neon + F PU + L1 I/D Cache  \n⚫ One isolated voltage domain  \n \n1.2.2  Neural Process Unit  \n⚫ Neural network acceleration engine with processing performance up to 1 TOPS  \n⚫ Support INT8/INT16 /FP16/BFP16 MAC hybrid operation  \n⚫ Support deeplearning  frameworks: TensorFlow, TF -lite, Pytorch, Caffe, ONNX, MXNet,  \nKeras, Darknet  \n⚫ One isolated voltage domain  \n \n1.2.3  Memory Organization  \n⚫ Internal on -chip memory  \n◼ BootROM  \n◼ SYSTEM_ SRAM  in the voltage domain of VD_LOGIC  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      7  ◼ PMU_SRAM in the voltage domain of VD_PMU for low power application  \n \n⚫ External off -chip memory  \n◼ DDR3 /DDR3L/DDR4/LP DDR3/LPDDR4/LPDDR4X① \n◼ SPI Nor/Nand Flash \n◼ eMMC  \n◼ SD_Card  \n◼ 8bits Async Nand Flash  \n◼ 8bits toggle Nand Flash  \n◼ 8bits ONFI Nand Flash  \n \n1.2.4  Internal Memory  \n⚫ Internal Boot Rom \n◼ Support system boot from the following device:  \n◆ SPI Flash interface  \n◆ Nand Flash  \n◆ eMMC interface  \n◆ SDMMC interface   \n◼ Support system code download by the following interface:  \n◆ USB OTG  interface  (Device mode)  \n \n⚫ SYSTEM_ SRAM  \n◼ Size: 64KB  \n \n⚫ PMU_ SRAM   \n◼ Size: 8KB \n \n1.2.5  External Memory or Storage device  \n⚫ Dynamic Memory Interface  \n◼ Compatible with JEDEC standards  \n◼ Compatible with DDR3/DDR3L /LPDDR3/DDR4/LPDDR4/LPDDR4X  \n◼ Support  32bits data width, 2 ranks (chip selects), total addressing space is  \n8GB(max) for DDR3/DDR3L/DDR4  \n◼ Support  32bits data width, 4 ranks (chip selects), total addressing space is  \n8GB(max) for LPDDR3/LPDDR4/LPDDR4X  \n◼ Low power modes, such as power -down and self -refresh for SDRAM  \n◼ Compensation for board delays and variable latencies through programmable \npipelines  \n◼ Programmabl e output and ODT impedance with dynamic PVT compensation  \n \n⚫ eMMC Interface  \n◼ Compatible with standard iNAND interface  \n◼ Compatible with eMMC specification 4.41, 4.51, 5.0 and 5.1  \n◼ Support th ree data bus width: 1 bit, 4bit s or 8bit s \n◼ Support HS200  \n◼ Support CMD Queue  \n \n⚫ SD/MMC Interface  \n◼ Compatible with SD3.0, MMC ver4. 51 \n◼ Data bus width is 4bits \n \n⚫ Nand Flash Interface  \n◼ Support async nand flash, each channel 8bits, up to 4 banks  \n◼ Support ONFI Synchronous Flash Interface, each channel 8bits, up to 4 banks  \n◼ Support Toggle Flash Interface, each channel 8bits, up to 4 banks  \n◼ Support sync DDR nand flash, each channel 8bits, up to 4 banks  \n◼ Support LBA nand flash in async or sync mode  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      8  ◼ Suppo rt SLC,MLC,2D/3D TLC nand flash  \n◼ Up to 70 bits/1KB hardware ECC  \n◼ For DDR nand flash, support DLL bypass and 1/4 or 1/8 clock adjust, maximum \nclock rate is 75MHz  \n◼ For async nand flash, suppor t configurable interface timing , maximum data rate is \n16bits/cycle  \n \n⚫ SPI Flash  Interface  \n◼ Support Serial NOR Flash, NAND Flash, pSRAM and SRAM  \n◼ Support SDR mode  \n◼ Support 1bit/2bit/4bit data width  \n \n1.2.6  System Component  \n⚫ CRU (clock & reset unit)  \n◼ Support clock gating control for individual components  \n◼ One oscillator with 24MHz clock  input \n◼ Support global soft -reset control for whole chip, also individual soft -reset for each \ncomponent  \n \n⚫ MCU \n◼ 32bits microcontroller core  \n◼ Harvard architecture separate Instruction and Data memories  \n◼ Integr ated Programmable Interrupt Controller (IPIC)  \n◼ Integrated Debug Controller with JTAG interface  \n \n⚫ PMU(power management unit)  \n◼ 5 separate voltage domains (VD_CORE/VD_LOGIC/ VD_NPU/VD_GPU/ VD_PMU)  \n◼ 15 separate power domains, which can be power up/down by software ba sed on \ndifferent application scenes  \n◼ Multiple  configurable work modes to save power by different frequency or \nautomatic clock gating control or power domain on/off control  \n \n⚫ Timer  \n◼ Six 64bits timers  with interrupt -based operation for non -secure application  \n◼ Two 64bits timers  with interrupt -based operation for secure application  \n◼ Support two operation modes: free -running and user -defined count  \n◼ Support timer work state checkable  \n \n⚫ Watchdog  \n◼ 32bits watchdog counter  \n◼ Counter counts down from a preset value to 0 to indicate the occurrence of a \ntimeout  \n◼ WDT can perform two types of operations when timeout occurs:  \n◆ Generate a system reset  \n◆ First generate an interrupt and if this is not cleared by the service routine by \nthe time a second timeout occurs then generate a system reset  \n◼ Programmable reset pulse length  \n◼ Totally 16 defined -ranges of main timeout period  \n◼ One Watchdog for non -secure application  \n◼ One Watchdog for secure application  \n \n⚫ Interrupt Controller  \n◼ Support 3 PPI inter rupt source s and 256 SPI interrupt sources input from different \ncomponents  \n◼ Support 16 software -triggered interrupts  \n◼ Two interrupt output s (nFIQ and nIRQ) separately for  each Cortex -A55, both are \nlow-level sensitive  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      9  ◼ Support different interrupt priority for each interrupt source, and they are always \nsoftware -programmable  \n \n⚫ Mailbox \n◼ One Mail box in SoC to service Cortex -A55 and MCU communication  \n◼ Support four mailbox elements  per mailbox , each element includes  one data word, \none command word register and one flag bit that can represent one interrupt  \n◼ Provide 32 lock registers for software to use to indicate whether mailbox is \noccupied  \n \n⚫ DMAC  \n◼ Two identical  DMAC  blocks  supported( DMAC0/DMAC1 ) \n◼ Micro -code programming based DMA  \n◼ The specific instruction set provides flexibility for programming DMA transfers  \n◼ Linked list DMA function is supported to complete scatter -gather transfer  \n◼ Support internal instruction cache  \n◼ Embedded DMA manager thread  \n◼ Support data transfer types with memory -to-memory, memory -to-peripheral, \nperipheral -to-memory  \n◼ Signals the occurrence of various DMA events using the interrupt output signals  \n◼ Mapping relationship between each channel and different interrupt outputs is \nsoftware -programmable  \n◼ One embedded DMA controller for sy stem \n◼ DMAC features:  \n◆ 8 channels totally  \n◆ 23 hardware request from peripherals  \n◆ 2 interrupt output s \n \n⚫ Trust Execution Environment system  \n◼ Support TrustZone technology for the following components  \n◆ Cortex -A55, support security and non -security mode, switch by soft ware \n◆ System general DMAC, support some dedicated channels work only in security \nmode  \n◆ Secure OTP, only can be accessed by Cortex -A55 in secure mode  and secure \nkey reader block  \n◆ SYSTEM_SRAM , part of space is addressed only in security mode, detailed size \nis software -programmable together with TZMA (TrustZone memory adapter)  \n◼ Cipher engine  \n◆ Support SHA-1, SHA -256/224, SHA -512/384, MD5 with hardware padding  \n◆ Support  HMAC of  SHA-1, SHA -256, SHA -512, MD5 with hardware padding  \n◆ Support AES -128, AES -192, AES -256 encrypt & decrypt cipher   \n◆ Support DES & TDES  cipher  \n◆ Support AES ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC -MAC/CMAC \nmode  \n◆ Support DES/TDES ECB/CBC/OFB/CFB mode  \n◆ Support up to 4096 bits PKA mathematical operations  for RSA/ECC  \n◼ Support data scrambling for DDR SDRA M device  \n◼ Support up to 256 bits TRNG Output  \n◼ Support  secure OTP  \n◼ Support secure  boot \n◼ Support secure  debug  \n◼ Support secure OS  \n \n1.2.7  Video CODEC  \n⚫ Video Decoder  \n◼ H.265 HEVC/MVC Main10 Profile yuv420@L5.1 up to 4096x2304@60fps  \n◼ H.264 AVC/MVC Main10 Profile yuv400/yuv420/yuv422/@L5.1 up to \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      10  4096x2304@ 60fps \n◼ VP9 Profile0/2 yuv420@L5.1 up to 4096x2304@60fps  \n◼ VP8 verision2,up to 1920x1088@60fps  \n◼ VC1 Simple Profile@low, medium, high levels, Main Profile@low, medium, high \nlevels, Advanced Profile@level0~3,up to 1920x1088@60fps  \n◼ MPEG -4 Simple Profile@L0~6,Advanced Simple Profile@L0~5,up to \n1920x1088@60fps  \n◼ MPEG -2 Main Profile, low, medium and high levels, up to 1920x1088@60fps  \n◼ MPEG -1 Main Profile, low, medium and high levels, up to 19 20x1088@60fps  \n◼ H.263 Profile0,levels 10 -70,up to 720x576@60fps  \n \n⚫ Video Encoder  \n◼ H.264/AVC BP/MP/HP@level4.2 ，up to 1920x108 0@60fps \n◼ H.265/HEVC MP@level4.1, up to 1920x1080@100fps (4096x4096@10fps with \nTILE)  \n◼ Support YUV/RGB video source with rotation and mirror   \n \n1.2.8  JPEG CODEC  \n⚫ JPEG decoder  \n◼ Decoder size is from 48x48 to 65536x65536  \n◼ Support YUV400/YUV411/YUV420/YUV422/YUV440/YUV444  \n◼ Support 1920x1080 @120fps  \n◼ Support MJPEG  \n \n⚫ JPEG encoder  \n◼ Baseline Non -progressive  \n◼ up to 8192x8192  \n◼ up to 90 million pixels per second  \n \n1.2.9  Image Enhancement  (IEP module)  \n⚫ Image format support  \n◼ Input data: YUV420/YUV422  ; semi-planar/planar;  UV swap  \n◼ Output data: YUV420/YUV422  ; semi-planar;  UV swap; Tile mode  \n◼ YUV down sampling conversion  from 422 to 420  \n◼ Max resolution  for dynamic image up to  1920x1080  \n \n⚫ De-interlace  \n◼ I5O2: Input 5 Fields Output 2 frames mode  \n◼ I5O1T: Input 5 Fields Output 1 Top frame mode  \n◼ I5O1B: Input 5 Fields Output 1 Bottom frame mode  \n◼ I2O2: Input 2 Fields Output 2 frames mode  \n◼ I1O1T: Input 1 Field Output 1 Top frame mode  \n◼ I1O1B: Inpu t 1 Field Output 1 Bottom frame mode  \n◼ PULLDOWN_REC: Pull down Recovery mode  \n◼ DETECT_ONLY: Detect Only mode  \n◼ MVHIST: De -interlace MV Histogram  \n◼ MD: Motion Detection  \n◼ ME: Motion Estimate  \n◼ MC: Motion Compensation  \n◼ EEDI: Enhanced Edge based Interpolation  \n◼ OSD DETECT: On -Screen Display Detection  \n◼ FF DETECT: Frame Field Detection  \n◼ FO DETECT: Field Order Detection  \n◼ PD DETECT: Pull down Detection  \n◼ CC: Combining Check  \n \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      11  1.2.10  Graphics Engine  \n⚫ 3D Graphics Engine:  \n◼ Mali-G52 1 -Core-2EE \n◼ Support OpenGL  ES 1.1, 2.0, and 3.2  \n◼ Support Vulkan 1.0 and 1.1  \n◼ Support OpenCL 2.0 Full Profile  \n◼ Support 1 600Mpix/s fill rate when 800MHz clock frequency  \n◼ Support 38.4GLOPs when 800MHz clock frequency  \n     \n⚫ 2D Graphics Engine:  \n◼ Data format  \n◆ Support input of \nARGB/RGB888/RGB565/RGB4444/RGB5551/YUV420/YUV422/YUYV ； \n◆ Support input of YUV422SP10bit/YUV420SP10bit(YUV -8bits out)  \n◆ Support output of \nARGB/RGB888/RGB565/RGB4444/RGB5551/YUV420/YUV422/YUYV ； \n◆ Pixel Format conversion, BT.601/BT.709  \n◆ Dither operation, Y dither up date;  \n◆ Max resolution: 8192x8192 source, 4096x4096 destination  \n◼ Scaling  \n◆ Down -scaling: Average filter  \n◆ Up-scaling: Bi -cubic filter(source>2048 would use Bi -linear)  \n◆ Arbitrary non -integer scaling ratio ，from 1/16 to 16  \n◼ Rotation  \n◆ 0, 90, 180, 270 degree rotation  \n◆ x-mirror, y -mirror& rotation operation  \n◼ BitBLT  \n◆ Block transfer  \n◆ Color palette/Color fill, support with alpha  \n◆ Transparency mode (color keying/stencil test, specified value/value range)  \n◆ Two source BitBLT:  \n◆ A+B=B only BitBLT, A support rotate&scale when B fixed  \n◆ A+B=C second source (B) has same attribute with (C) plus rotation function  \n◼ Alpha Blending  \n◆ New comprehensive per -pixel alpha(color/alpha channel separately)  \n◆ Fading  \n◆ SRC1(R2Y)&&SRC0(YUV) —alpha ->DST(YUV)  \n \n1.2.11  Video input interface  \n⚫ Interface and video input processor  \n◼ Support up to 16bit DVP interface (digital parallel input)  \n◼ Support MIPI CSI RX interface  \n◼ Support VICAP block(Video Input Processor)  \n◆ Support video data from DVP  \n◆ Support video data from MIPI CSI  \n◆ Support DVP and MIPI CSI simultaneously  \n◼ Support ISP  block(Image Signal Processor)  \n◆ Support video data from DVP  \n◆ Support video data from MIPI CSI  \n \n⚫ DVP Interface  \n◼ Support 8bits/10bits/12bits/16bits input  \n◼ Support up to 150MHz input data  \n \n⚫ MIPI CSI RX Interface  \n◼ Compatible with the MIPI Alliance Interface specifi cation v1.2  \n◼ Up to 4 data lanes, 2.5Gbps maximum data rate per lane  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      12  ◼ Support MIPI -HS, MIPI -LP mode  \n◼ Support two mode  \n◆ One interface with 1 clock lane and 4 data lanes  \n◆ Two interface, each with 1 clock lane and 2 data lanes  \n \n⚫ VICAP  \n◼ Support BT601 YCbCr  422 8bits input 、RAW 8/10/12bits input  \n◼ Support BT656 YCbCr 422 8bits input  \n◼ Support BT1120 YCbCr 422 8/10/12/16bits input, single/dual -edge sampling  \n◼ Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input  \n◼ Support YUYV sequence configurable  \n◼ Support the polarity of pixel_clk, hsync and vsync configurable  \n◼ Support receiving CSI2 protocol data(up to four IDs)  \n◼ Support receiving DSI protocol data(Video mode/Command mode)  \n◼ Support window cropping  \n◼ Support virtual stride when write to DDR  \n◼ Support NV16/NV12 output for YUV d ata \n◼ Support compact/ non -compact output for RAW data  \n \n⚫ ISP \n◼ DVP input:  ITU-R BT601/656/1120 with raw8/raw10/raw12/raw16, YUV422  \n◼ MIPI input:  RX data lane x1/x2/x4, raw8/raw10/raw12, YUV422  \n◼ 3A: include AE/Histogram, AF, AWB statistics output  \n◼ FPN: Fixed Pattern Noise removal  \n◼ BLC: Black Level Correction  \n◼ DPCC: Static/Dynamic defect pixel cluster correction  \n◼ LSC: Lens shading correction  \n◼ Bayer -2DNR: Bayer -raw De -noising, 2DNR  \n◼ Bayer -3DNR: Bayer -raw De -noising, 3DNR  \n◼ DRC: 2 -Frame Merge Video Tone mapping  \n◼ Debayer:  Advanced Adaptive Demosaic with Chromatic Aberration Correction  \n◼ CCM/CSM: Color correction matrix; RGB2YUV etc.  \n◼ Gamma: Gamma out correction  \n◼ Dehaze/Enhance: Automatic Dehaze and edge enhancement  \n◼ 3DLUT: 3D -Lut Color Palette for Customer  \n◼ LDCH: Lens -distortion  in the horizontal direction  \n◼ 2DNR: Advanced Spatial Noise reduce in YUV  \n◼ Sharp: Picture Sharpening & Edge Enhance in YUV  \n◼ CGC: Color Gamut Compression, YUV full range/limit range convert  \n◼ Output Scale*2  \n◼ Maximum resolution is 4096x 2304 \n \n1.2.12  Display interface  \n⚫ Display interface  \n◼ Support BT656/BT1120 interface  \n◼ Support MIPI_DSI interface  \n◼ Support LVDS interface (Combo with MIPI_DSI)  \n◼ Support HDMI interface  \n◼ Support eDP interface  \n◼ Support EBC inteface  \n◼ Support two simultaneous displays (same source)  in the following interfaces\uf082  \n◆ BT1120 /BT656  \n◆ MIPI_DSI_TX  \n◆ LVDS \n◆ HDMI   \n◆ eDP \n⚫ MIPI DSI  TX interface  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      13  ◼ Compatible with MIPI Alliance Interface specification v1. 2 \n◼ Support 2 channel DSI  \n◼ Support 4 data lane s per channel  \n◼ Support 2.5 Gbps maximum data rate per lane  \n◼ Up to 1920x1080 @60Hz display output for single MIPI mode and 2560*1440 @60Hz \nfor dual -MIPI mode  \n◼ Support RGB(up to 8bit) format  \n⚫ LVDS interface  \n◼ Compl iant with the TIA/EIA -644-A LVDS specification  \n◼ Support RGB888 and RGB666 input for LVDS interface  \n◼ Support VESA/JEIDA LVDS data format transfer  \n⚫ HDMI TX interface  \n◼ Single Physical Layer PHY with support for HDMI1.4 and HDMI 2.0 operation  \n◼ For HDMI operation, support for the following:  \n◆ HPD input analog comparator  \n◆ 13.5–600MHz input reference clock  \n◆ Up to 10 bits Deep Color modes  \n◆ Up to 18Gbps aggregate bandwidth  \n◆ Up to 1080p @120Hz and 4096x2304@ 60Hz  \n◆ 3-D video formats  \n◼ Support RGB/YUV(up to 10bit) format  \n◼ Support HDCP1.4/2.2  \n⚫ eDP interface  \n◼ Support 1 eDP 1.3 interface  \n◼ Up to 4 physical lanes of 2.7Gbps  \n◼ Supports Panel S elf Refresh(PSR)  \n◼ Support up to 2560x1600@60Hz  \n◼ Support RGB(up to 10bit) format  \n \n1.2.13  Video Output Processor  \n⚫ Video inputs  \n◼ Support 1 cluster layer  \n◆ Support up to 4096x2160 input resolution  \n◆ Support afbcd  \n◆ Support RGB/YUV/YUYV format  \n◆ Support scale up/down ratio 4~1/4  \n◆ Support rotation  \n◼ Support 1 esmart layer  \n◆ Support up to 4096x2160 input resolution  \n◆ Support RGB/YUV/YUYV format  \n◆ Support scale up/down ratio 4~1/4  \n◆ Support 4 regions  \n◼ Support 1 smart layer  \n◆ Support up to 4096x2160 input resolution  \n◆ Support RGB format  \n◆ Support  4 regions  \n⚫ Overlay  \n◼ Support MAX 3 layers overlay: 1 Cluster/1 ESMART/1 SMART  \n◼ Support RGB/YUV domain overlay  \n⚫ Post process  \n◼ HDR \n◆ HDR10/HDR HLG  \n◆ HDR2SDR/SDR2HDR  \n◼ 3D-LUT/P2I/CSC/BCSH/DITHER/CABC/GAMMA/COLORBAR  \n⚫ Write back  \n◼ Format: ARGB8888/RGB888/RGB565/YUV420  \n◼ Max resolution: 1920x1080  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      14  ⚫ Video outputs  \n◼ Video output0, up to 4096x2304@60Hz resolution  \n◼ Video output1, up to 2048x1536@60Hz resolution  \n◼ Support dual display with same source, the same screen direction  and max 1080P  \n \n1.2.14  Audio Interf ace \n⚫ I2S0 with 8 channel  \n◼ Up to 8 channels  TX and 8 channels  RX path \n◼ Audio resolution from 16bits to 32bits  \n◼ Sample rate up to 192KHz  \n◼ Provides master and slave work mode, software configurable  \n◼ Support 3 I2S formats (normal, left -justified, right -justified)    \n◼ Only for HDMI  inside  \n \n⚫ I2S1 with 8 channel  \n◼ Up to 8 channels  TX and 8 channels  RX path \n◼ Audio resolution from 16bits to 32bits  \n◼ Sample rate up to 192KHz  \n◼ Provides master and slave work mode, software configurable  \n◼ Support 3 I2S formats (normal, left -justified, right -justified)   \n◼ Support 4 PCM formats (early, late1, late2, late3)  \n◼ I2S and PCM mode cannot be used at the same time  \n \n⚫ I2S2/I2S3 with 2 channel  \n◼ Up to 2 channels  for TX and  2 channels  RX path \n◼ Audio resolution from 16bits to 32bits  \n◼ Sample rate up to 192KHz  \n◼ Provides master and slave work mode, software configurable  \n◼ Support 3 I2S formats (normal, left -justified, right -justified)   \n◼ Support 4 PCM format s (early, late1, late2, late3)  \n◼ I2S and PCM cannot be used at the same time  \n \n⚫ PDM \n◼ Up to 8 channels  \n◼ Audio resolution from 16bits to 24bits \n◼ Sample rate up to 192KHz  \n◼ Support  PDM master  receive  mode  \n \n⚫ TDM \n◼ supports u p to 8 channels for TX and 8 channels  RX path \n◼ Audio resolution from 16bits to 32bits  \n◼ Sample rate up to 192KHz  \n◼ Provides master and slave work mode, software configurable  \n◼ Support 3 I2S formats (normal, left -justified, right -justified)   \n◼ Support 4 PCM formats (early, late1, late2, late3)  \n \n⚫ Voice Activity Detec tion(VAD)  \n◼ Support read voice data from I2S/PDM  \n◼ Support voice amplitude detection  \n◼ Support Multi -Mic array data storing  \n◼ Support a level combined  interrupt  \n \n1.2.15  Connectivity  \n⚫ SDIO interface  \n◼ Compatible with SDIO 3.0 protocol  \n◼ 4bits data bus width s \n \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      15  ⚫ MAC 10/100 /1000 E thernet Controller  \n◼ Support 10/100/1000  Mbps data transfer rates with the RGMII interfaces  \n◼ Support 10/100  Mbps data transfer rates with the RMII interfaces  \n◼ Support both full -duplex and half -duplex operation  \n◼ Supports IEEE 802.1Q VLAN tag det ection for reception frames  \n◼ Support  detection of LAN wake -up frames and AMD Magic Packet frames  \n◼ Support  checking IPv4 header checksum and TCP, UDP, or ICMP checksum \nencapsulated in IPv4 or IPv6 datagram  \n◼ Support for TCP Segmentation Offload (TSO) and UDP Fr agmentation Offload (UFO)  \n \n⚫ USB 2.0 OTG \n◼ Compatible Specification  \n◆ Universal Serial Bus Specification, Revision 2.0  \n◆ Extensible Host Controller Interface for Universal Serial Bus (xHCI), Revision \n1.1 \n◼ Support Control/Bulk/Interrupt/Isochronous Transfer  \n \n⚫ USB 2.0 Host  \n◼ Support two USB2.0 Host  \n◼ Compatible with USB 2.0 specification  \n◼ Supports high -speed(480Mbps), full -speed(12Mbps) and low -speed(1.5Mbps) mode  \n◼ Support Enhanced Host Controller Interface Specification (EHCI), Revision 1.0  \n◼ Support Open Host Controller Interface Specification (OHCI), Revision 1.0a  \n \n⚫ Multi-PHY Interface  \n◼ Support three mul ti-PHYs with PCIe2.1/SATA3.0/USB3.0  \n◼ Up to one USB3 Host controller  \n◼ Up to one PCIe2.1 controller  \n◼ Up to two SATA controller  \n◼ Multi-PHY1 support one of the following interfaces  \n◆ USB3.0 Host  \n◆ SATA1  \n◼ Multi-PHY2 support one of the following interfaces  \n◆ PCIe2.1  \n◆ SATA2  \n◼ USB 3.0 xHCI Host Controller  \n◆ Support 1 USB2.0 port and 1 Super -Speed port  \n◆ Concurrent USB3.0/USB2.0 traffic, up to 8.48Gbps bandwidth  \n◆ Support standard or open -source xHCI and class driver  \n◼ PCIe2.1  interface  \n◆ Compatible with PCI  Express  Base Specification  Revision 3.0 \n◆ Support  Root Complex(RC) mode  \n◆ Support 2.5G bps and 5.0Gbps serial data transm ission rate  per lane per \ndirection  \n◆ Support one lane  \n◼ SATA interface  \n◆ Compatible with Serial ATA 3.3 and AHCI Revision 1.3.1  \n◆ Support eSATA  \n◆ Support 1.5Gb/s, 3.0Gb/s, 6.0Gb/s  \n◆ Support 3 SATA controller  \n \n⚫ SPI interface  \n◼ Support  four SPI Controller  \n◼ Support one chip -select output and the other support two chip -select output  \n◼ Support serial -master and serial -slave mode, software -configurable  \n \n⚫ I2C interface  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      16  ◼ Support six I2C interface  \n◼ Support 7bits and 10bits address mode  \n◼ Software programmable clock frequency  \n◼ Data on the I2C -bus can be transferred at rates of up to 100 Kbit/s in the Standard -\nmode, up to 400 Kbit/s in the Fast -mode  or up to 1 Mbit/s in Fast -mode Plus.  \n \n⚫ UART C ontroller  \n◼ Support ten UART interface s \n◼ Embedded two 64-byte FIFO for TX and RX operation respective ly \n◼ Support 5bit s,6bits,7bits,8bits serial data transmit or receive  \n◼ Standard asynchronous communication bits such as start, stop and parity  \n◼ Support different input clock for UART  operation to get up to 4Mbps baud rate  \n◼ Support a uto flow control mode  for UART 0/UART1/UART3/UART4/UART5  \n \n⚫ PWM \n◼ Sixteen on -chip PWMs (PWM0~PWM 15) with interrupt -based operation  \n◼ Programmable pre -scaled operation to bus clock and then further scale d \n◼ Embedded 32bit s timer/counter facility  \n◼ Support capture mode  \n◼ Support continuous mode or one -shot mode  \n◼ Provides reference mode  and output various duty -cycle waveform  \n◼ Optimized for IR ap plication for PWM3,PWM7,PWM11 and PWM15  \n \n⚫ Smart Card  \n◼ Support ISO -7816 \n◼ support card activation and deactivation  \n◼ support cold/warm reset  \n◼ support Answer to Reset(ATR) response reception  \n◼ support T0 for asynchronous half -duplex character transmission  \n◼ support T1 for asynchronous  half-duplex block transmission  \n◼ support automatic  operating  voltage  class selection    \n◼ support adjustable  clock rate and bit (baud)  rate  \n◼ support configurable  automatic  byte repetition  \n \n1.2.16  Others  \n⚫ Multiple group of GPIO  \n◼ All of GPIOs can be used to generate interrupt to CPU  \n◼ Support level trigger and edge trigger interrupt  \n◼ Support configurable polarity of level trigger interrup t \n◼ Support configurable rising edge, falling edge and both edge trigger interrupt  \n \n⚫ Temperature Sensor (TSADC)  \n◼ Up to 50KS/s sampling rate  \n◼ Support two t emperature  sensor  \n◼ -20~120℃ temperature range and 5 ℃ temperature resolution  \n◼ Support two channels  \n \n⚫ Successive Approximation ADC (SARADC)  \n◼ 10bits resolution  \n◼ Up to 1MS/s sampling rate  \n◼ 4 single -ended input channels  \n \n⚫ OTP \n◼ Support 8K bits Size, 7K bits for secure application  \n◼ Support  Program/Read/Idle mode  \n \n⚫ Package Type  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      17  ◼  FCCSP565L  (body: 1 5.5mm x 1 4.4mm; ball size: 0. 25mm; ball pitch: \n0.65&0.4mm) \n \nNotes:  \n\uf081 DDR3/DDR3L/DDR4/LPDDR3/LPDDR4/LPDDR4X are not used simultaneously  \n\uf082 LVDS interface cannot  be used when dual -mipi mode enable   \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      18  1.3 Block Diagram  \nThe following diagram shows the basic block diagram.   \nSystemRK3566\nDMAC x 2Interrupt ControllerWDT\nSecure Timer x 2Clock & Reset\nTimer x 6\nSARADC x 4PLL x 9\nCryptoPMU\nTSADC\nMCU\nMailbox512KB L3-Cache32KB L1 I-Cache\nNOEN /FPU/CryptoCore 0\n2D Graphics Engine4K Video  Decoder GPU Mali -G52-2EE\nIEP JPEG CodecMulti -Media Processor\n1080 p Video  Encoder\n8M ISPNPU\nMulti -Media  InterfaceCortex -A55 Quad -Core\nSDR/DDR/LBA Nand Flash External Memory Interface\n32Bit DDR Controller\n(DDR3/DDR3L/DDR4/LPDDR 4/LPDDR 4X)SD3.0/MMC 4.51eMMC 5.1 Nor Flash /Async SRAM\nConnectivity\nEmbedded Memory\nSRAM (64KB)\nROM (32KB)\nOTP(8K bit )SDIO 3.0ISO7816\nI2C x6SPI x 4I2S/PCM(2ch) x2I2S/TDM(8ch) x2, one \nfor HDMI\nPDM(8ch)\nEthernet GMAC x 1\n(10/100/1000 M)UART x 10\nGPIO x 142SPDIF (8ch)\nVADAudio PWM\nDigital Acodec\nPWM x 1632KB L1 D-Cache32KB L1 I-Cache\nNOEN /FPU/CryptoCore 1\n32KB L1 D-Cache\n32KB L1 I-Cache\nNOEN /FPU/CryptoCore2\n32KB L1 D-Cache32KB L1 I-Cache\nNOEN /FPU/CryptoCore 3\n32KB L1 D-Cache\nVOP\n(Same Source , Dual \nDisplay )\n16bits Camera I /F\nMIPI -CSI_RX 4 Lane Single  LVDS /\nDual MIPI -DSI_TXHDMI 2.0a\nE-Ink InterfaceeDP1.3USB3.0 HOST /SATA 3.0\nUSB2.0 HOST x 2\nUSB2.0 OTGPCIe 2.1/SATA 3.0\n \nFig.1-1 Block Diagram  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      19  Chapter 2  Package Information  \n2.1 Order Information  \nOrderable \nDevice  RoHS \nstatus  Package  Package QTY Device Feature  \nRK3566  RoHS  FCCSP565L  960pcs/1020pcs  Quad core application processor  \nRK3566 -D RoHS  FCCSP565L  960pcs  Quad core application processor  \nwith Dolby  \n \n2.2 Top Marking  \nRKXXXX : Part Number\nABC        : Internal Control  Code\n123456 : Die Lot NO # maybe \nletter\nYYWW   : Date Code\nThe first pin\nNXXXXXX FXX : Sub-lot info in \nOSAT\nRockchip : Brand Name\n \nFig.2-1 Package definition  \n \nRKXXXX : Part Number\nABC        : Internal Control  Code\n123456 : Die Lot NO # maybe \nletter\nYYWW   : Date Code\nNXXXXXX FXX : Sub-lot info in \nOSAT\nRockchip : Brand Name\nThe first pin\n \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      20  2.3 FCCSP565L  Dimension  \n \n \nFig.2-2 Package Top View  \n\nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      21   \n \nFig.2-3 Package bottom view  \n\nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      22   \n \nFig.2-4 Package side view  \n \n\nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      23   \n \nFig.2-5 Package dimension  \n  \n\nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      24  2.4 Ball Map  \n \nFig.2-6 Ball Map  \n2.5 Pin Number List \nTable 2-1 Pin Number  List Information  \nPin Name  PIN Pin Name  PIN \nDDR4_A16_RASn/LPDDR4_A5_A/DDR3_RASn/L\nPDDR3_A7/AC16  1A1 PWM0_M0/CPUAVS/GPIO0_B7_d  1R17 \nDDR4_ACTn/LPDDR4_CKE1_B/DDR3_CASn/ -\n/AC17  1A2 PWM2_M0/NPUAVS/UART0_TX/MCU_JTAG_TDI/G\nPIO0_C1_d  1R18 \nDDR4_A10/LPDDR4_CKE0_B/DDR3_A10/ -\n/AC10  1A3 GPIO0_A3_u  1R19 \nDDR4_BG0/LPDDR4_ODT1_CA_B/DDR3_WEn/ -\n/AC20  1A4 TSADC_SHUT_M0/TSADC_SHUT_ORG/GPIO0_A1\n_z 1R20 \nDDR4_ODT0/LPDDR4_CS1n_B/DDR3_ODT0/LP\nDDR3_CS1n/AC27  1A5 CIF_D7/EBC_SDDO7/SDMMC2_PWREN_M0/I2S1\n_SDI3_M1/VOP_BT656_D7_M1/GPIO3_D5_d  1T1 \nDDR4_BA1/LPDDR4_A4_B/DDR3_A12/LPDDR3\n_A4/AC19  1A6 CIF_D0/EBC_SDDO0/SDMMC2_D0_M0/I2S1_MCL\nK_M1/VOP_BT656_D0_M1/GPIO3_C6_d  1T2 \nDDR_DQ3_B/DDR4_DQU1_B/LPDDR4_DQ3_B/\nDDR3_DQ19/LPDDR3_DQ4  1A7 VSS_127  1T3 \nDDR_DQ2_B/DDR4_DQU3_B/LPDDR4_DQ2_B/\nDDR3_DQ18/LPDDR3_DQ6  1A8 VOP_BT1120_D11/GMAC1_TXD0_M0/I2C3_SCL_\nM1/PWM10_M 0/GPIO3_B5_d  1T4 \n\nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      25  Pin Name  PIN Pin Name  PIN \nDDR_DQ7_B/DDR4_DQU2_B/LPDDR4_DQ7_B/\nDDR3_DQ23/LPDDR3_DQ0  1A9 VSS_128  1T5 \nDDR_DQ5_B/DDR4_DQU6_B/LPDDR4_DQ5_B/\nDDR3_DQ21/LPDDR3_DQ3  1A10 PWM13_M1/SPI3_CS0_M1/SATA0_ACT_LED/UAR\nT9_RX_M1/I2S3_SDI_M1/GPIO4_C6_d  1T6 \nDDR_DM1_B/DDR4_DML_B/LPDDR4_DM1_B/D\nDR3_DM3/LPDDR3_DM2  1A11 AVSS_21  1T7 \nI2S1_SCLK_RX_M0/UART4_RX_M0/PDM_CLK1_\nM0/SPDIF_TX_M0/GPIO1_A4_d  1A13 AVSS_22  1T8 \nI2S1_LRCK_RX_M0/UART4_TX_M0/ PDM_CLK0_\nM0/AUDIOPWM_ROUT_P/GPIO1_A6_d  1A14 AVSS_23  1T9 \nFSPI_CLK/FLASH_ALE/GPIO1_D0_d  1A15 AVSS_24  1T10 \nEMMC_DATA_STROBE/FSPI_CS1n/FLASH_CLE/\nGPIO1_C6_d  1A16 AVSS_25  1T11 \nFSPI_D0/FLASH_RDY/GPIO1_D1_u  1A17 AVSS_26  1T12 \nFSPI_D1/FLASH_RDn /GPIO1_D2_u  1A18 AVSS_27  1T13 \nSARADC_VIN3  1A19 AVSS_28  1T14 \nSDMMC1_D3/UART7_TX_M0/GPIO2_A6_u  1A20 AVSS_29  1T15 \nDDR4_A14_WEn/LPDDR4_A4_A/DDR3_A15/LP\nDDR3_A5/AC14  1B1 AVSS_30  1T16 \nDDR4_A12/LPDDR4_A3_A/DDR3_BA2/ -/AC12  1B3 AVSS_31  1T17 \nDDR4_ODT1/LPDDR4_CS0n_B/DDR3_CS0n/LP\nDDR3_CS0n/AC28  1B5 PWM7_IR/SPI0_CS0_M0/GPIO0_C6_d  1T18 \nDDR4_A4/LPDDR4_A3_B/DDR3_BA1/LPDDR3_\nA3/AC4  1B6 PWM1_M0/GPUAVS/UART0_RX/GPIO0_C0_d  1T19 \nDDR4_BA0/LPDDR4_A2_B/DDR3_A1/ -/AC18  1B7 CLK32K_IN/CLK32K_OUT0/GPIO0_B0_u  1T20 \nDDR_DM0_B/DDR4_DMU_B/LPDDR4_DM0_B/D\nDR3_DM2/LPDDR3_DM0  1B8 CIF_D1/EBC_SDDO1/SDMMC2_D1_M0/I2S1_SCL\nK_TX_M1/VOP_BT656_D1_M1/GPIO3_C7_d  1U1 \nDDR_DQ6_B/DDR4_DQU4_B/LPDDR4_DQ6_B/\nDDR3_DQ22/LPDDR3_DQ7  1B9 VSS_129  1U2 \nVSS_30  1B10 VOP_BT1120_D10/GMAC1_RXER_M0/I2C5_SDA_\nM0/PDM_SDI1_M2/GPIO3_B4_d  1U3 \nVSS_31  1B11 VOP_BT1120_CLK/GMAC1_TXCLK_M0/I2S3_SDI_\nM0/SDMMC2_CLK_M1/GPIO3_A6_d  1U4 \nI2S1_SDO1_M0/I2S1_ SDI3_M0/PDM_SDI3_M0\n/PCIE20_CLKREQn_M2/GPIO1_B0_d  1B13 VOP_BT1120_D0/SPI1_CS0_M1/SDMMC2_D0_M1\n/GPIO3_A1_d  1U5 \nI2S1_SDI0_M0/PDM_SDI0_M0/GPIO1_B3_d  1B14 PWM12_M1/SPI3_MISO_M1/SATA1_ACT_LED/UA\nRT9_TX_M1/I2S3_SDO_M1/GPIO4_C5_d  1U6 \nVSS_32  1B15 PWM14_M1/SPI3_CLK_M1/I2S3_MCLK_M1/GPIO\n4_C2_d  1U7 \nEMMC_RSTn/FSPI_D2/FLASH_WPn/GPIO1_C7_\nd 1B16 MIPI_CSI_RX_CLK1N  1U8 \nFSPI_CS0n/FLASH_CS0n/GPIO1_D3_u  1B17 MIPI_CSI_RX_CLK0N  1U9 \nSARADC_VIN2  1B18 MIPI_DSI_TX1_CLKN  1U11 \nVSS_33  1B19 AVSS_32  1U12 \nI2S2_SDO_M0/UART9_CTSn_M0/SPI2_CS0_M0\n/GPIO2_C4_d  1B20 AVSS_33  1U13 \nDDR4_A15_CASn/LPDDR4_A2_A/DDR3_A0/ -\n/AC15  1C1 AVSS_34  1U15 \nDDR4_BG1/LPDDR4_ODT1_CA_A/DDR3_BA0/ -\n/AC21  1C2 HDMI_TX_REXT  1U16 \nDDR4_A3/LPDDR4_CKE1_A/DDR3_A3/ -/AC3 1C3 AVSS_35  1U17 \nVSS_34  1C4 UART2_TX_M0/GPIO0_D1_u  1U18 \nVSS_35  1C5 PWM6/SPI0_MISO_M0/GPIO0_C5_d  1U19 \nVSS_36  1C6 I2C2_SCL_M0/SPI0_CLK_M0/PCIE20_WAKEn_M0\n/PWM1_M1/GPIO0_B5_u  1U20 \nDDR4_RESETn/LPDDR4_RESETn/DDR3_RESETn\n/AC29  1C7 VSS_130  1V1 \nVSS_37  1C8 VOP_BT1120_D12/GMAC1_TXD1_M0/I2C3_SDA_\nM1/PWM11_IR_M0/GPIO3_B6_d  1V2 \nVSS_38  1C9 VOP_BT1120_D5/GMAC1_RXCLK_M0/SDMMC2_D\nET_M1/GPIO3_A7_d  1V3 \nDDR_DQ14_B/DDR4_DQL1_B/LPDDR4_DQ14_\nB/DDR3_DQ30/LPDDR3_DQ20  1C10 VSS_131  1V4 \nVDD_CPU_1  1C12 HDMITX_CEC_M0/SPI3_CS1_M1/GPIO4_D1_u  1V5 \nVCCIO2  1C13 EDP_HPDIN_M0/SPDIF_TX_M2/SATA2_ACT_LED/\nI2S3_LRCK_M1/GPIO4_C4_d  1V6 \nVSS_39  1C14 AVSS_36  1V7 \nFSPI_D3/FLASH_CS1n/GPIO1_D4_u  1C15 MIPI_CSI_RX_CLK1P  1V8 \nVSS_40  1C16 MIPI_CSI_RX_CLK0P  1V9 \nSARADC_VIN1  1C17 MIPI_DSI_TX1_CLKP  1V11 \nVSS_41  1C18 AVSS_37  1V12 \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      26  Pin Name  PIN Pin Name  PIN \nSDMMC1_D0/UART6_RX_M0/GPIO2_A3_u  1C19 AVSS_38  1V13 \nUART1_RX_M0/GPIO2_B3_u  1C20 MIPI_DSI_TX0_CLKN/LVDS_TX0_CLKN  1V15 \nVSS_42  1D1 MIPI_DSI_TX0_CLKP/LVDS_TX0_CLKP  1V16 \nDDR4_A1/ -/DDR3_A2/ -/AC1 1D2 HDMI_TX_HPDIN  1V17 \nVSS_43  1D3 AVSS_39  1V18 \nDDR_AVSS  1D4 UART2_RX_M0/GPIO0_D0_u  1V19 \nDDRPHY_VDDQ_1  1D5 HDMITX_CEC_M1/PWM0_M1/UART0_CTSn/GPIO0\n_C7_d  1V20 \nDDRPHY_VDDQ_2  1D6 VSS_1  A1 \nDDRPHY_VDDQ_3  1D7 VSS_2  A2 \nDDRPHY_VDDQ_4  1D8 DDR4_CS1n/LPDDR4_CS1n_A/DDR3_CS1n/LPDD\nR3_ODT1/AC26  A3 \nDDRPHY_VDDQ_5  1D9 DDR4_CLKP/LPDDR4_CLKP_A/DDR3_CLKP/LPDD\nR3_CLKP/AC23  A5 \nVSS_44  1D10  DDR4_A0/LPDDR4_CLKP_B/DDR3_A9/ -/AC0 A7 \nVDD_CPU_2  1D11  DDR4_A13/LPDDR4_A0_B/DDR3_A14/LPDDR3_A\n0/AC13  A9 \nVDD_CPU_3  1D12  DDR4_A7/LPDDR4_ODT0_CA_B/DDR3_A8/ -/AC7 A10 \nVCCIO1  1D13  DDR_DQS0N_B/DDR4_DQSU_N_B/LPDDR4_DQS\n0N_B/DDR3_DQS2N/LPDDR3_DQS0N  A12 \nVSS_45  1D14  DDR_DQS0P_B/DDR4_DQSU_P_B/LPDDR4_DQS0\nP_B/DDR3_DQS2P/LPDDR3_DQS0P  A13 \nOTP_VCC18  1D15  DDR_DQ12_B/DDR4_DQL7_B/LPDDR4_DQ12_B/\nDDR3_DQ28/LPDDR3_DQ16  A15 \nSARADC_AVDD_1V8  1D16  DDR_DQS1P_B/DDR4_DQSL_P_B/LPDDR4_DQS1\nP_B/DDR3_DQS3P/LPDDR3_DQS2P  A17 \nSARADC_VIN0  1D17  DDR_DQ9_B/DDR4_DQL2_B/LPDDR4_DQ9_B/DD\nR3_DQ25/LPDDR3_DQ19  A19 \nSDMMC1_D2/UART7_RX_M0/GPIO2_A5_u  1D18  DDR_DQ10_B/DDR4_DQL4_B/LPDDR4_DQ10_B/\nDDR3_DQ26/LPDDR3_DQ22  A20 \nI2S2_LRCK_TX_M0/UART9_RTSn_M0/SPI2_MO\nSI_M0/GPIO2_C3_d  1D19  I2C3_SDA_M0/UART3_RX_M0/AUDIOPWM_LOUT\n_P/GPIO1_A0_u  A22 \nSDMMC0_D2/ARM_JTAG_TCK/UART5_CTSn_M0\n/GPIO1_D7_u  1D20  I2S1_MCLK_M0/UART3_RTSn_M0/SCR_CLK/GPIO\n1_A2_d  A23 \nDDR_DQ7_A/DDR4_DQL1_A/LPDDR4_DQ7_A/D\nDR3_DQ7/LPDDR3_DQ11  1E1 I2S1_SDO2_M0/I2S1_SDI2_M0/PDM_SDI2_M0/P\nCIE20_WAKEn_M2/GPIO1_B1_d  A26 \nDDR_DM0_A/DDR4_DML_A/LPDDR4_DM0_A/D\nDR3_DM0/LPDDR3_DM1  1E2 EMMC_CMD/FLASH_WRn/GPIO1_C4_u  A27 \nVSS_46  1E3 EMMC_CLKOUT/FLASH_DQS/GPIO1_C5_d  A29 \nDDRPHY_VDDQ_6  1E4 EMMC_D5/FLASH_D5/GPIO1_C1_u  A30 \nDDRPHY_VDDQL_1  1E6 EMMC_D0/FLASH_D0/GPIO1_B4_u  A32 \nDDRPHY_VDDQL_2  1E7 EMMC_D7/FLASH_D7/GPIO1_C3_u  A33 \nVSS_47  1E8 SDMMC1_PWREN/I2C4_SDA_M1/UART8_RTSn_M\n0/GPIO2_B1_d  A35 \nDDRPHY_VDDQL_3  1E9 I2S2_LRCK_RX_M0/UART6_CTSn_M0/SPI1_CS0_\nM0/GPIO2_C0_d  A37 \nVSS_48  1E10 VSS_3  A38 \nVDD_CPU_4  1E11 VSS_18  AA2 \nVDD_CPU_5  1E12 PCIE20_TXP/SATA2_TXP  AA37 \nVDD_CPU_6  1E13 PCIE20_TXN/SATA2_TXN  AA38 \nVSS_49  1E14 CIF_CLKIN/EBC_SDCLK/GMAC1_MCLKINOUT_M1\n/UART1_CTSn_M1/I2S2_SCLK_RX_M1/GPIO4_C1\n_d AB1 \nVSS_50  1E15 CIF_CLKOUT/EBC_GDCLK/PWM11_IR_M1/GPIO4\n_C0_d  AB2 \nVCCIO4  1E16 PCIE20_RXP/SATA2_RXP  AB37 \nVSS_51  1E17 PCIE20_RXN/SATA2_RXN  AB38 \nSDMMC1_D1/UART6_TX_M0/GPIO2_A4_u  1E18 CIF_VSYNC/EBC_SDOE/GMAC1_MDIO_M1/I2S2_\nSCLK_TX_M1/GPIO4_B7_d  AC2 \nSDMMC0_CMD/PWM10_M1/UART5_RX_M0/GPI\nO2_A1_u  1E19 VSS_24  AC37  \nSDMMC0_D0/UART2_TX_M1/UART6_TX_M1/PW\nM8_M1/GPIO1_D5_u  1E20 I2C2_SCL_M1/EBC_SDSHR/I2S1_SDO3_M1/GPI\nO4_B5_d  AD1 \nDDR_DQ14_A/DDR4_DQU6_A/LPDDR4_DQ14_\nA/DDR3_DQ14/LPDDR3_DQ30  1F1 VSS_19  AD2 \nDDR_DQ13_A/DDR4_DQU4_A/LPDDR4_DQ13_\nA/DDR3_DQ13/LPDDR3_DQ31  1F2 XIN24M  AD37 \nDDR_RZQ  1F3 XOUT24M  AD38  \nDDRPHY_VDDQ_7  1F4 I2C4_SCL_M0/EBC_GDOE/ETH1_REFCLKO_25M_\nM1/SPI3_CLK_M0/I2S2_SDO_M1/GPIO4_B3_d  AE2 \nDDRPHY_VDDQL_4  1F5 VSS_25  AE37 \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      27  Pin Name  PIN Pin Name  PIN \nVSS_52  1F6 I2C2_SDA_M1/EBC_GDSP/ISP_FLASH_TRIGIN/V\nOP_BT656_CLK_M1/GPIO4_B4_d  AF1 \nVSS_53  1F7 I2C4_SDA_M0/EBC_VCOM/GMAC1_RXER_M1/SPI\n3_MOSI_M0/I2S2_SDI_M1/GPIO4_B2_d  AF2 \nVSS_54  1F8 SDMMC0_DET/SATA_CP_DET/GPIO0_A4_u  AF37 \nVSS_55  1F9 FLASH_VOL_SEL/GPIO0_A7_u  AF38 \nVSS_56  1F10 ISP_PRELIGHT_TRIG/EBC_SDCE3/GMAC1_RXDV\n_CRS_M1/I2S1_SDO2_M1/GPIO4_B1_d  AG2 \nVDD_CPU_7  1F11 SDMMC0_PWREN/SATA_MP_SWITCH/PCIE20_CL\nKREQn_M0/GPIO0_A5_d  AG37  \nVDD_CPU_8  1F12 nPOR_u  AG38  \nVDD_CPU_9  1F13 ISP_FLASHTRIGOUT/EBC_SDCE0/GMAC1_TXEN_\nM1/SPI3_CS0_M0/I2S1_SCLK_RX_M1/GPIO4_A6\n_d AH2 \nVDD_CPU_10  1F14 VSS_26  AH37  \nVSS_57  1F15 CIF_D15/EBC_SDDO15/GMAC1_TXD1_M1/UART9\n_RX_M2/I2S2_LRCK_RX_M1/GPIO4_A5_d  AJ1 \nVSS_58  1F16 CIF_D13/EBC_SDDO13/GMAC1_RXCLK_M1/UART\n7_RX_M2/PDM_SDI3_M1/GPIO4_A3_d  AJ2 \nVCCIO3  1F17 I2C0_SCL/GPIO0_B1_u  AJ37 \nSDMMC0_D3/ARM_JTAG_TMS/UART5_RTSn_M0\n/GPIO2_A0_u  1F18 GPU_PWREN/SATA_CP_POD/GPIO0_A6_d  AJ38 \nSDMMC0_D1/UART2_RX_M1/UART6_RX_M1/P\nWM9_M1/GPIO1_D6_u  1F19 CIF_D10/EBC_SDDO10/GMAC1_TXCLK_M1/PDM_\nCLK1_M1/GPIO4_A0_d  AK2 \nAVSS1_6  1F20 I2C1_SCL/MCU_JTAG_TDO/GPIO0_B3_u  AK37  \nDDR_DM1_A/DDR4_DMU_A/LPDDR4_DM1_A/D\nDR3_DM1/LPDDR3_DM3  1G1 I2C0_SDA/GPIO0_B2_u  AK38  \nDDR_DQ15_A/DDR4_DQU0_A/LPDDR4_DQ15_\nA/DDR3_DQ15/LPDDR3_DQ27  1G2 CIF_D9/EBC_SDDO9/GMAC1_TXD3_M1/UART1_R\nX_M1/PDM_SDI0_M1/GPIO3_D7_d  AL1 \nVSS_59  1G3 CIF_D8/EBC_SDDO8/GMAC1_TXD2_M1/UART1_T\nX_M1/PDM_CLK0_M1/GPIO3_D6_d  AL2 \nDDRPHY_VDDQ_8  1G4 VSS_27  AL37 \nDDRPHY_VDDQL_5  1G5 CIF_D5/EBC_SDDO5/SDMMC2_CLK_M0/I2S1_SD\nI1_M1/VOP_BT656_D5_M1/GPIO3_D3_d  AM1 \nVSS_60  1G6 CIF_D4/EBC_SDDO4/SDMMC2_CMD_M0/I2S1_S\nDI0_M1/VOP_BT656_D4_M1/GPIO3_D2_d  AM2 \nVSS_61  1G7 PWM3_IR/EDP_HPDIN_M1/MCU_JTAG_TMS/GPIO\n0_C2_d  AM37  \nVSS_62  1G8 I2C1_SDA/PCIE20_BUTTONRSTn/MCU_JTAG_TCK\n/GPIO0_B4_u  AM38  \nVSS_63  1G9 CIF_D3/EBC_SDDO3/SDMMC2_D3_M0/I2S1_SD\nO0_M1/VOP_BT656_D3_M1/GPIO3_D1_d  AN2 \nVSS_64  1G10  PWM5/SPI0_CS1_M0/UART0_RTSn/GPIO0_C4_d  AN37  \nVSS_65  1G11  PWM4/VOP_PWM_M0/MCU_JTAG_TRSTn/GPIO0_\nC3_d AN38  \nVSS_66  1G12  CIF_D2/EBC_SDDO2/SDMMC2_D2_M0/I2S1_LRC\nK_TX_M1/VOP_BT656_D2_M1/GPIO3_D0_d  AP1 \nVDD_CPU_11  1G13  VSS_20  AP2 \nVSS_67  1G14  VOP_BT1120_D14/SPI1_MISO_M1/UART5_TX_M\n1/I2S1_SDO3_M2/GPIO3_C2_d  AP3 \nVDD_NPU_1  1G15  VOP_BT1120_D13/SPI1_MOSI_M1/PCIE20_PERS\nTn_M1/I2S1_SDO2_M2/GPIO3_C1_d  AP4 \nAVSS1_7  1G16  PWM12_M0/GMAC1_TXEN_M0/UART3_TX_M1/PD\nM_SDI2_M2/GPIO3_B7_d  AP5 \nEDP_TX_AVDD_1V8  1G17  VOP_BT1120_D9/GMAC1_RXDV_CRS_M0/I2C5_S\nCL_M0/PDM_SDI0_M2/GPIO3_B3_d  AP6 \nAVSS1_8  1G18  VOP_BT1120_D7/GMAC1_RXD0_M0/UART4_RX_\nM1/PWM8_M0/GPIO3_B1_d  AP7 \nAVSS1_9  1G19  VSS_22  AP8 \nAVSS1_10  1G20  VOP_BT1120_D4/GMAC1_RXD3_M0/I2S3_SDO_\nM0/SDMMC2_CMD_M1/GPIO3_A5_d  AP9 \nVSS_68  1H1 VOP_BT1120_D2/GMAC1_TXD3_M0/I2S3_SCLK_\nM0/SDMMC2_D2_M1/GPIO3_A3_d  AP10 \nVSS_69  1H2 HDMITX_SDA/I2C5_SDA_M1/GPIO4_D0_u  AP11 \nDDR_VREFOUT  1H3 PWM15_IR_M1/SPI3_MOSI_M1/I2S3_SCLK_M1/\nGPIO4_C3_d  AP12 \nSYSPLL_AVDD_1V8  1H4 AVSS_1  AP13 \nSYSPLL_AVDD_0V9  1H5 MIPI_CSI_RX_D3N  AP14 \nVSS_70  1H6 MIPI_CSI_RX_D2P  AP15 \nVDD_LOGIC_1  1H7 AVSS_2  AP16 \nVDD_LOGIC_2  1H8 MIPI_CSI_RX_D1N  AP17 \nVDD_LOGIC_3  1H9 MIPI_CSI_RX_D0P  AP18 \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      28  Pin Name  PIN Pin Name  PIN \nVDD_LOGIC_4  1H10  AVSS_3  AP19 \nVSS_71  1H11  MIPI_DSI_TX1_D3N  AP20 \nVSS_72  1H12  MIPI_DSI_TX1_D2P  AP21 \nVSS_73  1H13  AVSS_4  AP22 \nVDD_NPU_2  1H14  MIPI_DSI_TX1_D1N  AP23 \nVDD_NPU_3  1H15  MIPI_DSI_TX1_D0P  AP24 \nUSB_AVDD1 _1V8 1H16  AVSS_5  AP25 \nEDP_TX_AVDD_0V9  1H17  MIPI_DSI_TX0_D3N/LVDS_TX0_D3N  AP26 \nUSB_AVDD1 _3V3 1H18  MIPI_DSI_TX0_D2P/LVDS_TX0_D2P  AP27 \nEDP_TX_AUXP  1H19  AVSS_6  AP28 \nEDP_TX_AUXN  1H20  MIPI_DSI_TX0_D1N/LVDS_TX0_D1N  AP29 \nVSS_74  1J1 MIPI_DSI_TX0_D0P/LVDS_TX0_D0P  AP30 \nUSB_AVDD2 _3V3 1J2 AVSS_7  AP31 \nUSB_AVDD2 _1V8 1J3 HDMI_TX_CLKN  AP32 \nUSB_AVDD2 _0V9 1J4 HDMI_TX_D0P  AP33 \nSYSPLL_AVSS  1J5 AVSS_8  AP34 \nVSS_75  1J6 HDMI_TX_D1N  AP35 \nVDD_LOGIC_5  1J7 HDMI_TX_D2P  AP36 \nVSS_76  1J8 VSS_28  AP37 \nVSS_77  1J9 VSS_21  AR1 \nVDD_LOGIC_6  1J10 VOP_BT1120_D15/SPI1_CLK_M1/UART5_RX_M1/\nI2S1_SCLK_RX_M2/GPIO3_C3_d  AR2 \nVSS_78  1J11 PWM13_M0/GMAC1_MCLKINOUT_M0/UART3_RX_\nM1/PDM_SDI3_M2/GPIO3_C0_d  AR4 \nVSS_79  1J12 VOP_BT1120_D8/GMAC1_RXD1_M0/UART4_TX_\nM1/PWM9_M0/GPIO3_B2_d  AR6 \nVSS_80  1J13 VOP_BT1120_D6/ETH1_REFCLKO_25M_M0/SDM\nMC2_PWREN_M1/GPIO3_B0_d  AR7 \nVDD_NPU_4  1J14 VOP_BT1120_D3/GMAC1_RXD2_M0/I2S3_LRCK_\nM0/SDMMC2_D3_M1/GPIO3_A4_d  AR9 \nVDD_NPU_5  1J15 VOP_BT1120_D1/GMAC1_TXD2_M0/I2S3_MCLK_\nM0/SDMMC2_D1_M1/GPIO3_A2_d  AR10  \nAVSS1_11  1J16 HDMITX_SCL/I2C5_SCL_M1/GPIO4_C7_u  AR12  \nUSB_AVDD1 _0V9 1J17 MIPI_CSI_RX_D3P  AR14  \nAVSS1_12  1J18 MIPI_CSI_RX_D2N  AR15  \nUSB3_HOST1_DP  1J19 MIPI_CSI_RX_D1P  AR17  \nUSB3_HOST1_DM  1J20 MIPI_CSI_RX_D0N  AR18  \nVSS_81  1K2 MIPI_DSI_TX1_D3P  AR20  \nVSS_82  1K3 MIPI_DSI_TX1_D2N  AR21  \nVSS_83  1K4 MIPI_DSI_TX1_D1P  AR23  \nVSS_84  1K5 MIPI_DSI_TX1_D0N  AR24  \nVSS_85  1K6 MIPI_DSI_TX0_D3P/LVDS_TX0_D3P  AR26  \nVDD_LOGIC_7  1K7 MIPI_DSI_TX0_D2N/LVDS_TX0_D2N  AR27  \nVSS_86  1K8 MIPI_DSI_TX0_D1P/LVDS_TX0_D1P  AR29  \nVSS_87  1K9 MIPI_DSI_TX0_D0N/LVDS_TX0_D0N  AR30  \nVDD_LOGIC_8  1K10 HDMI_TX_CLKP  AR32  \nVSS_88  1K11 HDMI_TX_D0N  AR33  \nVSS_89  1K12 HDMI_TX_D1P  AR35  \nVSS_90  1K13 HDMI_TX_D2N  AR36  \nVSS_91  1K14 VSS_29  AR38  \nVSS_92  1K15 VSS_4  B1 \nMULTI_PHY_AVDD_0V9  1K16 VSS_5  B2 \nMULTI_PHY_AVDD_1V8  1K17 DDR4_CS0n/LPDDR4_CS0n_A/DDR3_ODT1/LPDD\nR3_ODT0/AC25  B3 \nAVSS1_13  1K18 DDR4_CKE/LPDDR4_CKE0_A/DDR3_CKE/LPDDR3\n_CKE/AC22  B4 \nPCIE20_REFCLKP  1K19 DDR4_CLKN/LPDDR4_CLKN_A/DDR3_CLKN/LPDD\nR3_CLKN/AC24  B5 \nPCIE20_REFCLKN  1K20 VSS_6  B6 \nCIF_HREF/EBC_SDLE/GMAC1_MDC_M1/UART1_\nRTSn_M1/I2S2_MCLK_M1/GPIO4_B6_d  1L1 DDR4_A9/LPDDR4_CLKN_B/DDR3_A5/ -/AC9 B7 \nCAM_CLKOUT1/EBC_SDCE2/GMAC1_RXD1_M1/\nSPI3_MISO_M0/I2S1_SDO1_M1/GPIO4_B0_d  1L2 DDR4_A5/LPDDR4_A5_B/DDR3_A11/LPDDR3_A2\n/AC5 B8 \nVSS_93  1L3 DDR4_A6/LPDDR4_A1_B/DDR3_A13/LPDDR3_A1\n/AC6 B9 \nVCCIO6_1  1L4 DDR_DQ1_B/DDR4_DQU5_B/LPDDR4_DQ1_B/DD\nR3_DQ17/LPDDR3_DQ5  B10 \nVCCIO6_2  1L5 VSS_7  B11 \nVSS_94  1L6 DDR_DQ0_B/DDR4_DQU7_B/LPDDR4_DQ0_B/DD\nR3_DQ16/LPDDR3_DQ1  B12 \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      29  Pin Name  PIN Pin Name  PIN \nVDD_LOGIC_9  1L7 DDR_DQ4_B/DDR4_DQU0_B/LPDDR4_DQ4_B/DD\nR3_DQ20/LPDDR3_DQ2  B13 \nVDD_GPU_1  1L8 VSS_8  B14 \nVDD_GPU_2  1L9 DDR_DQ13_B/DDR4_DQL5_B/LPDDR4_DQ13_B/\nDDR3_DQ29/LPDDR3_DQ17  B15 \nVSS_95  1L10 DDR_DQ15_B/DDR4_DQL3_B/LPDDR4_DQ15_B/\nDDR3_DQ31/LPDDR3_DQ21  B16 \nVSS_96  1L11 DDR_DQS1N_B/DDR4_DQSL_N_B/LPDDR4_DQS\n1N_B/DDR3_DQS3N/LPDDR3_DQS2N  B17 \nVSS_97  1L12 VSS_9  B18 \nVSS_98  1L13 DDR_DQ8_B/DDR4_DQL0_B/LPDDR4_DQ8_B/DD\nR3_DQ24/LPDDR3_DQ18  B19 \nVSS_99  1L14 DDR_DQ11_B/DDR4_DQL6_B/LPDDR4_DQ11_B/\nDDR3_DQ27/LPDDR3_DQ23  B20 \nVSS_100  1L15 VSS_10  B21 \nAVSS1_14  1L19 I2C3_SCL_M0/UART3_TX_M0/AUDIOPWM_LOUT_\nN/GPIO1_A1_u  B22 \nVSS_101  1M3 I2S1_SCLK_TX_M0/UART3_CTSn_M0/SCR_IO/GP\nIO1_A3_d  B23 \nVSS_102  1M4 I2S1_LRCK_TX_M0/UART4_RTSn_M0/SCR_RST/G\nPIO1_A5_d  B24 \nVSS_103  1M5 I2S1_SDO0_M0/UART4_CTSn_M0/SCR_DET/AUD\nIOPWM_ROUT_N/GPIO1_A7_d  B25 \nVSS_104  1M6 I2S1_SDO3_M0/I2S1_SDI1_M0/PDM_SDI1_M0/P\nCIE20_PERSTn_M2/GPIO1_B2_d  B26 \nVDD_GPU_3  1M7 EMMC_D1/FLASH_D1/GPIO1_B5_u  B27 \nVDD_GPU_4  1M8 VSS_11  B28 \nVDD_GPU_5  1M9 EMMC_D3/FLASH_D3/GPIO1_B7_u  B29 \nVSS_105  1M10  EMMC_D6/FLASH_D6/GPIO1_C2_u  B30 \nVSS_106  1M11  VSS_12  B31 \nVSS_107  1M12  EMMC_D2/FLASH_D2/GPIO1_B6_u  B32 \nVSS_108  1M13  EMMC_D4/FLASH_D4/GPIO1_C0_u  B33 \nVSS_109  1M14  SDMMC1_DET/I2C4_SCL_M1/UART8_CTSn_M0/G\nPIO2_B2_u  B34 \nVSS_110  1M15  SDMMC1_CMD/UART9_RX_M0/GPIO2_A7_u  B35 \nVSS_111  1M16  I2S2_MCLK_M0/ETH0_REFCLKO_25M/UART7_RT\nSn_M0/SPI2_CLK_M0/GPIO2_C1_d  B36 \nVSS_112  1M17  SDMMC1_CLK/UART9_TX_M0/GPIO2_B0_d  B37 \nTVSS  1M18  CLK32K_OUT1/UART8_RX_M0/SPI1_CS1_M0/GPI\nO2_C6_d  B38 \nGPIO0_D4_d  1M19  DDR4_A2/LPDDR4_A1_A/DDR3_A4/LPDDR3_A6/\nAC2 C1 \nVSS_113  1M20  DDR4_A11/LPDDR4_A0_A/DDR3_A7/LPDDR3_A8\n/AC11  C2 \nCAM_CLKOUT0/EBC_SDCE1/GMAC1_RXD0_M1/\nSPI3_CS1_M0/I2S1_LRCK_RX_M1/GPIO4_A7_d  1N1 I2S2_SCLK_TX_M0/UART7_CTSn_M0/SPI2_MISO\n_M0/GPIO2_C2_d  C37 \nCIF_D14/EBC_SDDO14/GMAC1_TXD0_M1/UAR\nT9_TX_M2/I2S2_LRCK_TX_M1/GPIO4_A4_d  1N2 VSS_13  D2 \nVSS_114  1N3 I2S2_SDI_M0/UART8_TX_M0/SPI2_CS1_M0/GPI\nO2_C5_d  D37 \nVSS_115  1N4 I2S2_SCLK_RX_M0/UART6_RTSn_M0/SPI1_MOSI\n_M0/GPIO2_B7_d  D38 \nVCCIO5_1  1N5 DDR_DQ3_A/DDR4_DQL6_A/LPDDR4_DQ3_A/DD\nR3_DQ3/LPDDR3_DQ9  E1 \nVCCIO5_2  1N6 DDR4_A8/LPDDR4_ODT0_CA_A/DDR3_A6/LPDDR\n3_A9/AC8  E2 \nVSS_116  1N7 VSS_23  E37 \nVCCIO7  1N8 DDR_DQ2_A/DDR4_DQL4_A/LPDDR4_DQ2_A/DD\nR3_DQ2/LPDDR3_DQ10  F1 \nMIPI_CSI_RX_AVDD_0V9  1N9 DDR_DQ1_A/DDR4_DQL2_A/LPDDR4_DQ1_A/DD\nR3_DQ1/LPDDR3_DQ14  F2 \nMIPI_DSI_TX1_AVDD_0V9  1N10  UART1_RTSn_M0/SPI1_CLK_M0/GPIO2_B5_u  F37 \nAVSS_9  1N11  UART1_TX_M0/GPIO2_B4_u  F38 \nAVSS_10  1N12  DDR_DQ0_A/DDR4_DQL0_A/LPDDR4_DQ0_A/DD\nR3_DQ0/LPDDR3_DQ15  G2 \nHDMI_TX_AVDD_0V9_2  1N13  UART1_CTSn_M0/SPI1_MISO_M0/GPIO2_B6_u  G37 \nHDMI_TX_AVDD_0V9_1  1N14  SDMMC0_CLK/TEST_CLKOUT/UART5_TX_M0/GPI\nO2_A2_d  G38 \nPMUIO2  1N15  DDR_DQS0N_A/DDR4_DQSL_N_A/LPDDR4_DQS\n0N_A/DDR3_DQS0N/LPDDR3_DQS1N  H1 \nPMU_VDD_LOGIC_0V9  1N16  DDR_DQS0P_A/DDR4_DQSL_P_A/LPDDR4_DQS0\nP_A/DDR3_DQS0P/LPDDR3_DQS1P  H2 \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      30  Pin Name  PIN Pin Name  PIN \nPMUPLL_AVSS  1N17  AVSS1_1  H37 \nPMUPLL_AVDD_1V8  1N18  VSS_14  J2 \nGPIO0_D3_d  1N19  EDP_TX_D0P  J37 \nGPIO0_D5_d  1N20  EDP_TX_D0N  J38 \nVSS_117  1P1 DDR_DQ5_A/DDR4_DQL5_A/LPDDR4_DQ5_A/DD\nR3_DQ5/LPDDR3_DQ12  K1 \nCIF_D11/EBC_SDDO11/GMAC1_RXD2_M1/PDM\n_SDI1_M1/GPIO4_A1_d  1P2 DDR_DQ6_A/DDR4_DQL3_A/LPDDR4_DQ6_A/DD\nR3_DQ6/LPDDR3_DQ8  K2 \nPWM14_M0/VOP_PWM_M1/GMAC1_MDC_M0/U\nART7_TX_M1/PDM_CLK1_M2/GPIO3_C4_d  1P3 EDP_T X_D1N  K37 \nPWM15_IR_M0/SPDIF_TX_M1/GMAC1_MDIO_M\n0/UART7_RX_M1/I2S1_LRCK_RX_M2/GPIO3_C\n5_d 1P4 EDP_TX_D1P  K38 \nVSS_118  1P5 VSS_15  L2 \nVSS_119  1P6 AVSS1_2  L37 \nVSS_120  1P7 DDR_DQ12_A/DDR4_DQU2_A/LPDDR4_DQ12_A/\nDDR3_DQ12/LPDDR3_DQ26  M1 \nAVSS_11  1P8 DDR_DQ4_A/DDR4_DQL7_A/LPDDR4_DQ4_A/DD\nR3_DQ4/LPDDR3_DQ13  M2 \nMIPI_CSI_RX_AVDD_1V8  1P9 EDP_TX_D2P  M37 \nAVSS_12  1P10 EDP_TX_D2N  M38 \nMIPI_DSI_TX0/LVDS_TX0_AVDD_0V9  1P11 DDR_DQS1P_A/DDR4_DQSU_P_A/LPDDR4_DQS1\nP_A/DDR3_DQS1P/LPDDR3_DQS3P  N1 \nMIPI_DSI_TX0/LVDS_TX0_AVDD_1V8  1P12 DDR_DQS1N_A/DDR4_DQSU_N_A/LPDDR4_DQS\n1N_A/DDR3_DQS1N/LPDDR3_DQS3N  N2 \nHDMI_TX_AVDD_1V8  1P13 EDP_TX_D3P  N37 \nAVSS_13  1P14 EDP_TX_D3N  N38 \nVSS_121  1P15 DDR_DQ8_A/DDR4_DQU3_A/LPDDR4_DQ8_A/DD\nR3_DQ8/LPDDR3_DQ25  P2 \nPMUIO1  1P16 AVSS1_3  P37 \nPMUPLL_AVDD_0V9  1P17 DDR_DQ9_A/DDR4_DQU1_A/LPDDR4_DQ9_A/DD\nR3_DQ9/LPDDR3_DQ24  R1 \nREFCLK_OUT/GPIO0_A0_d  1P18 DDR_DQ10_A/DDR4_DQU7_A/LPDDR4_DQ10_A/\nDDR3_DQ10/LPDDR3_DQ28  R2 \nPMIC_SLEEP/TSADC_SHUT_M1/GPIO0_A2_d  1P19 USB_OTG0 _DP R37 \nGPIO0_D6_d  1P20 USB_OTG0 _DM R38 \nCIF_D12/EBC_SDDO12/GMAC1_RXD3_M1/UAR\nT7_TX_M2/PDM_SDI2_M1/GPIO4_A2_d  1R1 DDR_DQ11_A/DDR4_DQU5_A/LPDDR4_DQ11_A/\nDDR3_DQ11/LPDDR3_DQ29  T2 \nCIF_D6/EBC_SDDO6/SDMMC2_DET_M0/I2S1_\nSDI2_M1/VOP_BT656_D6_M1/GPIO3_D4_d  1R2 USB_OTG0 _ID T37 \nVSS_122  1R3 USB_OTG0 _VBUSDET  T38 \nVSS_123  1R4 VSS_16  U2 \nVSS_124  1R5 AVSS1_4  U37 \nVSS_125  1R6 USB_HOST 2_DM  V1 \nVSS_126  1R7 USB_HOST 2_DP V2 \nAVSS_14  1R8 USB3_HOST1_SSRXN/SATA1_RXN  V37 \nAVSS_15  1R9 USB3_HOST1_SSRXP/SATA1_RXP  V38 \nMIPI_DSI_TX1_AVDD_1V8  1R10 VSS_17  W2 \nAVSS_16  1R11 USB3_HOST1_SSTXP/SATA1_TXP  W37 \nAVSS_17  1R12 USB3_HOST1_SSTXN/SATA1_TXN  W38 \nAVSS_18  1R13 USB_HOST 3_DM  Y1 \nAVSS_19  1R14 USB_HOST 3_DP Y2 \nAVSS_20  1R15 AVSS1_5  Y37 \nI2C2_SDA_M0/SPI0_MOSI_M0/PCIE20_PERSTn\n_M0/PWM2_M1/GPIO0_B6_u  1R16     \n \n2.6 Power/ Ground IO Description  \nTable 2-2 Power/Ground IO information  \nGroup  Ball#  Descriptions  \nVSS A1 B21 1L15 1M3 1M4 1M5 1M6 1M10 \n1M11 1M12 1M13 1M14 B28 1M15 1M16 \n1M17 1M20 1N3 1N4 1N7 1P1 1P5 1P6 \nB31 1P7 1P15 1R3 1R4 1R5 1R6 1R7 \n1T3 1T5 1U2 D2 1V1 1V4 J2 L2 U2 W2 \nAA2 AD2 A2 AP2 AR1 AP8 E37 AC37 Internal Core Ground,  \nDigital IO Ground,  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      31  Group  Ball#  Descriptions  \nAE37 AH37 AL37 AP37 AR38 A38 1B10 \n1B11 1B15 1B19 1C4 1C 5 1C6 1C8 1C9 \n1C14 B1 1C16 1C18 1D1 1D3 1D10 \n1D14 1E3 1E8 1E10 1E14 B2 1E15 1E17 \n1F6 1F7 1F8 1F9 1F10 1F15 1F16 1G3 \nB6 1G6 1G7 1G8 1G9 1G10 1G11 1G12 \n1G14 1H1 1H2 B11 1H6 1H11 1H12 \n1H13 1J1 1J6 1J8 1J9 1J11 1J12 B14 \n1J13 1K2 1K3 1K4 1K5 1K6 1K8 1K9 \n1K11 1K 12 B18 1K13 1K14 1K15 1L3 \n1L6 1L10 1L11 1L12 1L13 1L14  \nAVSS  AP13 1N12 1P8 1P10 1P14 1R8 1R9 \n1R11 1R12 1R13 1R14 AP16 1R15 1T7 \n1T8 1T9 1T10 1T11 1T12 1T13 1T14 \n1T15 AP19 1T16 1T17 1U12 1U13 1U15 \n1U17 1V7 1V12 1V13 1V18 AP22 AP25 \nAP28 AP31 AP34 1N11  Analog Ground  \nAVSS 1 H37 1G20 1J16 1J18 1K18 1L19 L37 P37 \nU37 Y37 1F20 1G16 1G18 1G19  Analog Ground  \nDDR_AVSS  1D4 Analog Ground  \nPMUPLL_VSS  1N17  Analog Ground  \nSYSPLL_VSS  1J5 Analog Ground  \n \nVDD_CPU  1C12 1F14 1G13 1D11 1D12 1E11 1E12 \n1E13 1F11 1F12 1F13  CPU Co re Power  \nVDD_GPU  1L8 1L9 1M7 1M8 1M9  GPU Core Power  \nVDD_NPU  1G15 1H14 1H15 1J14 1J15  NPU Core Power  \nVDD_LOGIC  1H7 1H8 1H9 1H10 1J7 1J10 1K7 1K10 \n1L7 Logic Power  \nPMU_VDD_LOGIC_0V9  1N16  PMU digital Power  \n \nVCCIO1  1D13  VCCIO1 Power Domain Power  \nVCCIO2  1C13 VCCIO2 Power Domain Power  \nVCCIO3  1F17 VCCIO3 Power Domain Power  \nVCCIO4  1E16 VCCIO4 Power Domain Power  \nVCCIO5  1N5 1N6 VCCIO5 Power Domain Power  \nVCCIO6  1L4 1L5 VCCIO6 Power Domain Power  \nVCCIO7  1N8 VCCIO7 Power Domain Power  \nPMUIO1  1P16 PMU VCCIO1 Power Domain \nPower  \nPMUIO2  1N15  PMU VCCIO2 Power Domain \nPower  \n \nDDRPHY _VDDQ  1D5 1D6 1D7 1D8 1D9 1E4 1F4 1G4  DDR PHY Power  \nDDRPHY_VDDQL  1E6 1E7 1E9 1F5 1G5  DDR PHY Power  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                      32  Group  Ball#  Descriptions  \n \nPMUPLL_AVDD_0V9  1P17 PLL Analog Power  \nPMUPLL_AVDD_1V8  1N18  PLL Analog Power  \n \nSYSPLL_AVDD_0V9  1H5 PLL Analog Power  \nSYSPLL_AVDD_1V8  1H4 PLL Analog Power  \n \nUSB_AVDD2 _0V9 1J4 USB2.0 analog Power  \nUSB_AVDD2 _1V8 1J3 USB2.0 analog Power  \nUSB_AVDD2 _3V3 1J2 USB2.0 analog Power  \n \nUSB_AVDD1 _0V9 1J17 USB3.0 analog Power  \nUSB_AVDD1 _1V8 1H16  USB3.0 analog Power  \nUSB_AVDD1 _3V3 1H18  USB3.0 analog Power  \n \nMULTI_PHY_AVDD_0V9  1K16 Multi-Phy analog Power  \nMULTI_PHY_AVDD_1V8  1K17 Multi-Phy analog Power  \n \nMIPI_CSI_RX_AVDD_0V9  1N9 MIPI CSI RX Analog Power  \nMIPI_CSI_RX_AVDD_1V8  1P9 MIPI CSI RX Analog Power  \n \nMIPI_DSI_TX0/LVDS_TX0_AVDD_0V9  1P11 MIPI DSI  TX analog Power  \nMIPI_DSI_TX0/LVDS_TX0_AVDD_1V8  1P12 MIPI DSI  TX analog Power  \nMIPI_DSI_TX1_AVDD_0V9  1N10  MIPI DSI  TX analog Power  \nMIPI_DSI_TX1_AVDD_1V8  1R10 MIPI DSI TX analog Power  \n \nEDP_TX_AVDD_0V9  1H17  EDP Analog Power  \nEDP_TX_AVDD_1V8  1G17  EDP Analog Power  \n \nHDMI_TX_AVDD_0V9  1N14   1N13  HDMI PHY analog Power  \nHDMI_TX_AVDD_1V8  1P13 HDMI PHY analog Power  \n \nSARADC_AVDD_1V8  1D16  SARADC Analog Power  \n \nOTP_VCC_1V8  1D15  OTP Analog Power  \n \nRK3566  Datasheet                                                                                             Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                                                                            33  2.7 Function IO Description  \nPIN PIN Name  Func0  Func1  Func2  Func3  Func4  Func5   Power Domain  \nAD38  XOUT24M  XOUT24M  -- -- -- -- -- PMUPLL_AVDD_1V8  \nAD37  XIN24M  XIN24M  -- -- -- -- -- PMUPLL_AVDD_1V8  \n1N19  GPIO0_D3_d  GPIO0_D3  -- -- -- -- -- PMUPLL_AVDD_1V8  \n1M19  GPIO0_D4_d  GPIO0_D4  -- -- -- -- -- PMUPLL_AVDD_1V8  \n1N20  GPIO0_D5_d  GPIO0_D5  -- -- -- -- -- PMUPLL_AVDD_1V8  \n1P20 GPIO0_D6_d  GPIO0_D6  -- -- -- -- -- PMUPLL_AVDD_1V8  \nAG38  nPOR_u  nPOR_u  -- -- -- -- -- \nPMUIO1  1P18 REFCLK_OUT/GPIO0_A0_d  GPIO0_A0  REFCLK_OUT  -- -- -- -- \n1R20 TSADC_SHUT_M0/TSADC_SHUT_ORG/GPIO0_A1_z  GPIO0_A1  TSADC_SHUT_\nM0 TSADC_SHUT\n_ORG  -- -- -- \n1P19 PMIC_SLEEP/TSADC_SHUT_M1/GPIO0_A2_d  GPIO0_A2  PMIC_SLEEP  TSADC_SHUT\n_M1 -- -- -- \n1R19 GPIO0_A3_u  GPIO0_A3  -- -- -- -- -- \nAF37 SDMMC0_DET/SATA_CP_DET/GPIO0_A4_u  GPIO0_A4  SDMMC0_DET  SATA_CP_DET  -- -- -- \nAG37  SDMMC0_PWREN/SATA_MP_SWITCH/PCIE20_CLKREQn_M0/GPIO0\n_A5_d  GPIO0_A5  SDMMC0_PWR\nEN SATA_MP_SW\nITCH PCIE20_CLKREQ\nn_M0  -- -- \nAJ38 GPU_PWREN/SATA_CP_POD/GPIO0_A6_d  GPIO0_A6  SATA_CP_POD  -- -- GPU_PWREN  -- \nAF38 FLASH_VOL_SEL/GPIO0_A7_u  GPIO0_A7  FLASH_VOL_S\nEL -- -- -- -- \n1P16 PMUIO1  PMUIO1  -- -- -- -- -- \n1T20 CLK32K_IN/CLK32K_OUT0/GPIO0_B0_u  GPIO0_B0  CLK32K_IN  CLK32K_OUT\n0 -- -- -- \nPMUIO2  AJ37 I2C0_SCL/GPIO0_B1_u  GPIO0_B1  I2C0_SCL  -- -- -- -- \nAK38  I2C0_SDA/GPIO0_B2_u  GPIO0_B2  I2C0_SDA  -- -- -- -- \nAK37  I2C1_SCL/MCU_JTAG_TDO/GPIO0_B3_u  GPIO0_B3  I2C1_SCL  -- -- MCU_JTAG_TD\nO -- \nAM38  I2C1_SDA/PCIE20_BUTTONRSTn/MCU_JTAG_TCK/GPIO0_B4_u  GPIO0_B4  I2C1_SDA  -- PCIE20_BUTTON\nRSTn MCU_JTAG_TC\nK -- \n1U20  I2C2_SCL_M0/SPI0_CLK_M0/PCIE20_WAKEn_M0/PWM1_M1/GPIO0\n_B5_u  GPIO0_B5  I2C2_SCL_M0  SPI0_CLK_M0  PCIE20_WAKEn_\nM0 PWM1_M1  -- \n1R16 I2C2_SDA_M0/SPI0_MOSI_M0/PCIE20_PERSTn_M0/PWM2_M1/GPI\nO0_B6_u  GPIO0_B6  I2C2_SDA_M0  SPI0_MOSI_M\n0 PCIE20_PERSTn\n_M0 PWM2_M1  -- \n1R17 PWM0_M0/CPUAVS/GPIO0_B7_d  GPIO0_B7  PWM0_M0  CPUAVS  -- -- -- \n1T19 PWM1_M0/GPUAVS/UART0_RX/GPIO0_C0_d  GPIO0_C0  PWM1_M0  GPUAVS  UART0_RX  -- -- \n1R18 PWM2_M0/NPUAVS/UART0_TX/MCU_JTAG_TDI/GPIO0_C1_d  GPIO0_C1  PWM2_M0  NPUAVS  UART0_TX  MCU_JTAG_TD\nI -- \nAM37  PWM3_IR/EDP_HPDIN_M1/MCU_JTAG_TMS/GPIO0_C2_d  GPIO0_C2  PWM3_IR  EDP_HPDIN_\nM1 -- MCU_JTAG_T\nMS -- \nAN38  PWM4/VOP_PWM_M0/MCU_JTAG_TRSTn/GPIO0_C3_d  GPIO0_C3  PWM4  VOP_PWM_M0  -- MCU_JTAG_TR\nSTn -- \nRK3566  Datasheet                                                                                             Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                                                                            34  PIN PIN Name  Func0  Func1  Func2  Func3  Func4  Func5   Power Domain  \nAN37  PWM5/SPI0_CS1_M0/UART0_RTSn/GPIO0_C4_d  GPIO0_C4  PWM5  SPI0_CS1_M0  UART0_RTSn  -- -- \n1U19  PWM6/SPI0_MISO_M0/GPIO0_C5_d  GPIO0_C5  PWM6  SPI0_MISO_M\n0 -- -- -- \n1T18 PWM7_IR/SPI0_CS0_M0/GPIO0_C6_d  GPIO0_C6  PWM7_IR  SPI0_CS0_M0  -- -- -- \n1V20 HDMITX_CEC_M1/PWM0_M1/UART0_CTSn/GPIO0_C7_d  GPIO0_C7  HDMITX_CEC_\nM1 PWM0_M1  UART0_CTSn  -- -- \n1V19 UART2_RX_M0/GPIO0_D0_u  GPIO0_D0  UART2_RX_M0  -- -- -- -- \n1U18  UART2_TX_M0/GPIO0_D1_u  GPIO0_D1  UART2_TX_M0  -- -- -- -- \n1N15  PMUIO2  PMUIO2  -- -- -- -- -- \nA22 I2C3_SDA_M0/UART3_RX_M0/AUDIOPWM_LOUT_P/GPIO1_A0_u  GPIO1_A0  I2C3_SDA_M0  UART3_RX_M\n0 -- AUDIOPWM_L\nOUT_P  -- \nVCCIO1  B22 I2C3_SCL_M0/UART3_TX_M0/AUDIOPWM_LOUT_N/GPIO1_A1_u  GPIO1_A1  I2C3_SCL_M0  UART3_TX_M\n0 -- AUDIOPWM_L\nOUT_N  -- \nA23 I2S1_MCLK_M0/UART3_RTSn_M0/SCR_CLK/GPIO1_A2_d  GPIO1_A2  I2S1_MCLK_M\n0 UART3_RTSn_\nM0 SCR_CLK  -- -- \nB23 I2S1_SCLK_TX_M0/UART3_CTSn_M0/SCR_IO/GPIO1_A3_d  GPIO1_A3  I2S1_SCLK_TX\n_M0 UART3_CTSn_\nM0 SCR_IO  -- -- \n1A13 I2S1_SCLK_RX_M0/UART4_RX_M0/PDM_CLK1_M0/SPDIF_TX_M0/\nGPIO1_A4_d  GPIO1_A4  I2S1_SCLK_R\nX_M0  UART4_RX_M\n0 PDM_CLK1_M0  SPDIF_TX_M0  -- \nB24 I2S1_LRCK_TX_M0/UART4_RTSn_M0/SCR_RST/GPIO1_A5_d  GPIO1_A5  I2S1_LRCK_TX\n_M0 UART4_RTSn_\nM0 SCR_RST  -- -- \n1A14 I2S1_LRCK_RX_M0/UART4_TX_M0/PDM_CLK0_M0/AUDIOPWM_RO\nUT_P/GPIO1_A6_d  GPIO1_A6  I2S1_LRCK_R\nX_M0  UART4_TX_M\n0 PDM_CLK0_M0  AUDIOPWM_R\nOUT_P  -- \nB25 I2S1_SDO0_M0/UART4_CTSn_M0/SCR_DET/AUDIOPWM_ROUT_N/\nGPIO1_A7_d  GPIO1_A7  I2S1_SDO0_M\n0 UART4_CTSn_\nM0 SCR_DET  AUDIOPWM_R\nOUT_N  -- \n1B13 I2S1_SDO1_M0/I2S1_SDI3_M0/PDM_SDI3_M0/PCIE20_CLKREQn_\nM2/GPIO1_B0_d  GPIO1_B0  I2S1_SDO1_M\n0 I2S1_SDI3_M\n0 PDM_SDI3_M0  PCIE20_CLKR\nEQn_M2  -- \nA26 I2S1_SDO2_M0/I2S1_SDI2_M0/PDM_SDI2_M0/PCIE20_WAKEn_M\n2/GPIO1_B1_d  GPIO1_B1  I2S1_SDO2_M\n0 I2S1_SDI2_M\n0 PDM_SDI2_M0  PCIE20_WAKE\nn_M2  -- \nB26 I2S1_SDO3_M0/I2S1_SDI1_M0/PDM_SDI1_M0/PCIE20_PERSTn_M\n2/GPIO1_B2_d  GPIO1_B2  I2S1_SDO3_M\n0 I2S1_SDI1_M\n0 PDM_SDI1_M0  PCIE20_PERS\nTn_M2  -- \n1B14 I2S1_SDI0_M0/PDM_SDI0_M0/GPIO1_B3_d  GPIO1_B3  I2S1_SDI0_M\n0 PDM_SDI0_M\n0 -- -- -- \nA32 EMMC_D0/FLASH_D0/GPIO1_B4_u  GPIO1_B4  EMMC_D0  FLASH_D0  -- -- -- \nVCCIO2  B27 EMMC_D1/FLASH_D1/GPIO1_B5_u  GPIO1_B5  EMMC_D1  FLASH_D1  -- -- -- \nB32 EMMC_D2/FLASH_D2/GPIO1_B6_u  GPIO1_B6  EMMC_D2  FLASH_D2  -- -- -- \nB29 EMMC_D3/FLASH_D3/GPIO1_B7_u  GPIO1_B7  EMMC_D3  FLASH_D3  -- -- -- \nB33 EMMC_D4/FLASH_D4/GPIO1_C0_u  GPIO1_C0  EMMC_D4  FLASH_D4  -- -- -- \nA30 EMMC_D5/FLASH_D5/GPIO1_C1_u  GPIO1_C1  EMMC_D5  FLASH_D5  -- -- -- \nB30 EMMC_D6/FLASH_D6/GPIO1_C2_u  GPIO1_C2  EMMC_D6  FLASH_D6  -- -- -- \nA33 EMMC_D7/FLASH_D7/GPIO1_C3_u  GPIO1_C3  EMMC_D7  FLASH_D7  -- -- -- \nA27 EMMC_CMD/FLASH_WRn/GPIO1_C4_u  GPIO1_C4  EMMC_CMD  FLASH_WRn  -- -- -- \nA29 EMMC_CLKOUT/FLASH_DQS/GPIO1_C5_d  GPIO1_C5  EMMC_CLKOU\nT FLASH_DQS  -- -- -- \n1A16 EMMC_DATA_STROBE/FSPI_CS1n/FLASH_CLE/GPIO1_C6_d  GPIO1_C6  EMMC_DATA_S\nTROBE  FSPI_CS1n  FLASH_CLE  -- -- \nRK3566  Datasheet                                                                                             Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                                                                            35  PIN PIN Name  Func0  Func1  Func2  Func3  Func4  Func5   Power Domain  \n1B16 EMMC_RSTn/FSPI_D2/ FLASH_WPn/GPIO1_C7_d  GPIO1_C7  EMMC_RSTn  FSPI_D2  FLASH_WPn  -- -- \n1A15 FSPI_CLK/FLASH_ALE/GPIO1_D0_d  GPIO1_D0  FSPI_CLK  FLASH_ALE  -- -- -- \n1A17 FSPI_D0/FLASH_RDY/GPIO1_D1_u  GPIO1_D1  FSPI_D0  FLASH_RDY  -- -- -- \n1A18 FSPI_D1/FLASH_RDn/GPIO1_D2_u  GPIO1_D2  FSPI_D1  FLASH_RDn  -- -- -- \n1B17 FSPI_CS0n/FLASH_CS0n/GPIO1_D3_u  GPIO1_D3  FSPI_CS0n  FLASH_CS0n  -- -- -- \n1C15 FSPI_D3/FLASH_CS1n/GPIO1_D4_u  GPIO1_D4  FSPI_D3  FLASH_CS1n  -- -- -- \n1E20 SDMMC0_D0/UART2_TX_M1/UART6_TX_M1/PWM8_M1/GPIO1_D5_\nu GPIO1_D5  SDMMC0_D0  UART2_TX_M\n1 UART6_TX_M1  PWM8_M1  -- \nVCCIO3  1F19 SDMMC0_D1/UART2_RX_M1/UART6_RX_M1/PWM9_M1/GPIO1_D6_\nu GPIO1_D6  SDMMC0_D1  UART2_RX_M\n1 UART6_RX_M1  PWM9_M1  -- \n1D20  SDMMC0_D2/ARM_JTAG_TCK/UART5_CTSn_M0/GPIO1_D7_u  GPIO1_D7  SDMMC0_D2  ARM_JTAG_TC\nK UART5_CTSn_M\n0 -- -- \n1F18 SDMMC0_D3/ARM_JTAG_TMS/UART5_RTSn_M0/GPIO2_A0_u  GPIO2_A0  SDMMC0_D3  ARM_JTAG_T\nMS UART5_RTSn_M\n0 -- -- \n1E19 SDMMC0_CMD/PWM10_M1/UART5_RX_M0/GPIO2_A1_u  GPIO2_A1  SDMMC0_CMD  PWM10_M1  UART5_RX_M0  -- -- \nG38 SDMMC0_CLK/TEST_CLKOUT/UART5_TX_M0/GPIO2_A2_d  GPIO2_A2  SDMMC0_CLK  TEST_CLKOUT  UART5_TX_M0  -- -- \n1C19 SDMMC1_D0/UART6_RX_M0/GPIO2_A3_u  GPIO2_A3  SDMMC1_D0  -- UART6_RX_M0  -- -- \nVCCIO4  1E18 SDMMC1_D1/UART6_TX_M0/GPIO2_A4_u  GPIO2_A4  SDMMC1_D1  -- UART6_TX_M0  -- -- \n1D18  SDMMC1_D2/UART7_RX_M0/GPIO2_A5_u  GPIO2_A5  SDMMC1_D2  -- UART7_RX_M0  -- -- \n1A20 SDMMC1_D3/UART7_TX_M0/GPIO2_A6_u  GPIO2_A6  SDMMC1_D3  -- UART7_TX_M0  -- -- \nB35 SDMMC1_CMD/UART9_RX_M0/GPIO2_A7_u  GPIO2_A7  SDMMC1_CMD  -- UART9_RX_M0  -- -- \nB37 SDMMC1_CLK/UART9_TX_M0/GPIO2_B0_d  GPIO2_B0  SDMMC1_CLK  -- UART9_TX_M0  -- -- \nA35 SDMMC1_PWREN/I2C4_SDA_M1/UART8_RTSn_M0/GPIO2_B1_d  GPIO2_B1  SDMMC1_PWR\nEN I2C4_SDA_M\n1 UART8_RTSn_M\n0 -- -- \nB34 SDMMC1_DET/I2C4_SCL_M1/UART8_CTSn_M0/GPIO2_B2_u  GPIO2_B2  SDMMC1_DET  I2C4_SCL_M1  UART8_CTSn_M\n0 -- -- \n1C20 UART1_RX_M0/GPIO2_B3_u  GPIO2_B3  -- UART1_RX_M\n0 -- -- -- \nF38 UART1_TX_M0/GPIO2_B4_u  GPIO2_B4  -- UART1_TX_M\n0 -- -- -- \nF37 UART1_RTSn_M0/SPI1_CLK_M0/GPIO2_B5_u  GPIO2_B5  -- UART1_RTSn_\nM0 SPI1_CLK_M0  -- -- \nG37 UART1_CTSn_M0/SPI1_MISO_M0/GPIO2_B6_u  GPIO2_B6  -- UART1_CTSn_\nM0 SPI1_MISO_M0  -- -- \nD38 I2S2_SCLK_RX_M0/UART6_RTSn_M0/SPI1_MOSI_M0/GPIO2_B7_d  GPIO2_B7  I2S2_SCLK_R\nX_M0  -- UART6_RTSn_M\n0 SPI1_MOSI_M\n0 -- \nA37 I2S2_LRCK_RX_M0/UART6_CTSn_M0/SPI1_CS0_M0/GPIO2_C0_d  GPIO2_C0  I2S2_LRCK_R\nX_M0  -- UART6_CTSn_M\n0 SPI1_CS0_M0  -- \nB36 I2S2_MCLK_M0/ETH0_REFCLKO_25M/UART7_RTSn_M0/SPI2_CLK_\nM0/GPIO2_C1_d  GPIO2_C1  I2S2_MCLK_M\n0 ETH0_REFCLK\nO_25M  UART7_RTSn_M\n0 SPI2_CLK_M0  -- \nC37 I2S2_SCLK_TX_M0/UART7_CTSn_M0/SPI2_MISO_M0/GPIO2_C2_d  GPIO2_C2  I2S2_SCLK_TX\n_M0 -- UART7_CTSn_M\n0 SPI2_MISO_M\n0 -- \n1D19  I2S2_LRCK_TX_M0/UART9_RTSn_M0/SPI2_MOSI_M0/GPIO2_C3_d  GPIO2_C3  I2S2_LRCK_TX\n_M0 -- UART9_RTSn_M\n0 SPI2_MOSI_M\n0 -- \n1B20 I2S2_SDO_M0/UART9_CTSn_M0/SPI2_CS0_M0/GPIO2_C4_d  GPIO2_C4  I2S2_SDO_M0  -- UART9_CTSn_M\n0 SPI2_CS0_M0  -- \nRK3566  Datasheet                                                                                             Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                                                                            36  PIN PIN Name  Func0  Func1  Func2  Func3  Func4  Func5   Power Domain  \nD37 I2S2_SDI_M0/UART8_TX_M0/SPI2_CS1_M0/GPIO2_C5_d  GPIO2_C5  I2S2_SDI_M0  -- UART8_TX_M0  SPI2_CS1_M0  -- \nB38 CLK32K_OUT1/UART8_RX_M0/SPI1_CS1_M0/GPIO2_C6_d  GPIO2_C6  CLK32K_OUT1  UART8_RX_M\n0 SPI1_CS1_M0  -- -- \n1U5 VOP_BT1120_D0/SPI1_CS0_M1/SDMMC2_D0_M1/GPIO3_A1_d  GPIO3_A1  -- VOP_BT1120_\nD0 SPI1_CS0_M1  -- SDMMC2_D0\n_M1 \nVCCIO5  AR10  VOP_BT1120_D1/GMAC1_TXD2_M0/I2S3_MCLK_M0/SDMMC2_D1_\nM1/GPIO3_A2_d  GPIO3_A2  -- VOP_BT1120_\nD1 GMAC1_TXD2_M\n0 I2S3_MCLK_M\n0 SDMMC2_D1\n_M1 \nAP10 VOP_BT1120_D2/GMAC1_TXD3_M0/I2S3_SCLK_M0/SDMMC2_D2_\nM1/GPIO3_A3_d  GPIO3_A3  -- VOP_BT1120_\nD2 GMAC1_TXD3_M\n0 I2S3_SCLK_M\n0 SDMMC2_D2\n_M1 \nAR9 VOP_BT1120_D3/GMAC1_RXD2_M0/I2S3_LRCK_M0/SDMMC2_D3_\nM1/GPIO3_A4_d  GPIO3_A4  -- VOP_BT1120_\nD3 GMAC1_RXD2_M\n0 I2S3_LRCK_M\n0 SDMMC2_D3\n_M1 \nAP9 VOP_BT1120_D4/GMAC1_RXD3_M0/I2S3_SDO_M0/SDMMC2_CMD\n_M1/GPIO3_A5_d  GPIO3_A5  -- VOP_BT1120_\nD4 GMAC1_RXD3_M\n0 I2S3_SDO_M0  SDMMC2_CM\nD_M1  \n1U4 VOP_BT1120_CLK/GMAC1_TXCLK_M0/I2S3_SDI_M0/SDMMC2_CLK\n_M1/GPIO3_A6_d  GPIO3_A6  -- VOP_BT1120_\nCLK GMAC1_TXCLK_\nM0 I2S3_SDI_M0  SDMMC2_CLK\n_M1 \n1V3 VOP_BT1120_D5/GMAC1_RXCLK_M0/SDMMC2_DET_M1/GPIO3_A7\n_d GPIO3_A7  -- VOP_BT1120_\nD5 GMAC1_RXCLK_\nM0 SDMMC2_DET\n_M1 -- \nAR7 VOP_BT1120_D6/ETH1_REFCLKO_25M_M0/SDMMC2_PWREN_M1/G\nPIO3_B0_d  GPIO3_B0  -- VOP_BT1120_\nD6 ETH1_REFCLKO_\n25M_M0  SDMMC2_PWR\nEN_M1  -- \nAP7 VOP_BT1120_D7/GMAC1_RXD0_M0/UART4_RX_M1/PWM8_M0/GPI\nO3_B1_d  GPIO3_B1  -- VOP_BT1120_\nD7 GMAC1_RXD0_M\n0 UART4_RX_M\n1 PWM8_M0  \nAR6 VOP_BT1120_D8/GMAC1_RXD1_M0/UART4_TX_M1/PWM9_M0/GPI\nO3_B2_d  GPIO3_B2  -- VOP_BT1120_\nD8 GMAC1_RXD1_M\n0 UART4_TX_M1  PWM9_M0  \nAP6 VOP_BT1120_D9/GMAC1_RXDV_CRS_M0/I2C5_SCL_M0/PDM_SDI0\n_M2/GPIO3_B3_d  GPIO3_B3  -- VOP_BT1120_\nD9 GMAC1_RXDV_C\nRS_M0  I2C5_SCL_M0  PDM_SDI0_M\n2 \n1U3 VOP_BT1120_D10/GMAC1_RXER_M0/I2C5_SDA_M0/PDM_SDI1_M2\n/GPIO3_B4_d  GPIO3_B4  -- VOP_BT1120_\nD10 GMAC1_RXER_M\n0 I2C5_SDA_M0  PDM_SDI1_M\n2 \n1T4 VOP_BT1120_D11/GMAC1_TXD0_M0/I2C3_SCL_M1/PWM10_M0/GP\nIO3_B5_d  GPIO3_B5  -- VOP_BT1120_\nD11 GMAC1_TXD0_M\n0 I2C3_SCL_M1  PWM10_M0  \n1V2 VOP_BT1120_D12/GMAC1_TXD1_M0/I2C3_SDA_M1/PWM11_IR_M\n0/GPIO3_B6_d  GPIO3_B6  -- VOP_BT1120_\nD12 GMAC1_TXD1_M\n0 I2C3_SDA_M1  PWM11_IR_M\n0 \nAP5 PWM12_M0/GMAC1_TXEN_M0/UART3_TX_M1/PDM_SDI2_M2/GPIO\n3_B7_d  GPIO3_B7  -- PWM12_M0  GMAC1_TXEN_M\n0 UART3_TX_M1  PDM_SDI2_M\n2 \nAR4 PWM13_M0/GMAC1_MCLKINOUT_M0/UART3_RX_M1/PDM_SDI3_M\n2/GPIO3_C0_d  GPIO3_C0  -- PWM13_M0  GMAC1_MCLKIN\nOUT_M0  UART3_RX_M\n1 PDM_SDI3_M\n2 \nAP4 VOP_BT1120_D13/SPI1_MOSI_M1/PCIE20_PERSTn_M1/I2S1_SDO\n2_M2/GPIO3_C1_d  GPIO3_C1  -- VOP_BT1120_\nD13 SPI1_MOSI_M1  PCIE20_PERS\nTn_M1  I2S1_SDO2_\nM2 \nAP3 VOP_BT1120_D14/SPI1_MISO_M1/UART5_TX_M1/I2S1_SDO3_M2/\nGPIO3_C2_d  GPIO3_C2  -- VOP_BT1120_\nD14 SPI1_MISO_M1  UART5_TX_M1  I2S1_SDO3_\nM2 \nAR2 VOP_BT1120_D15/SPI1_CLK_M1/UART5_RX_M1/I2S1_SCLK_RX_M\n2/GPIO3_C3_d  GPIO3_C3  -- VOP_BT1120_\nD15 SPI1_CLK_M1  UART5_RX_M\n1 I2S1_SCLK_R\nX_M2  \n1P3 PWM14_M0/VOP_PWM_M1/GMAC1_MDC_M0/UART7_TX_M1/PDM_\nCLK1_M2/GPIO3_C4_d  GPIO3_C4  PWM14_M0  VOP_PWM_M1  GMAC1_MDC_M\n0 UART7_TX_M1  PDM_CLK1_M\n2 \n1P4 PWM15_IR_M0/SPDIF_TX_M1/GMAC1_MDIO_M0/UART7_RX_M1/I2\nS1_LRCK_RX_M2/GPIO3_C5_d  GPIO3_C5  PWM15_IR_M0  SPDIF_TX_M1  GMAC1_MDIO_M\n0 UART7_RX_M\n1 I2S1_LRCK_R\nX_M2  \n1T2 CIF_D0/EBC_SDDO0/SDMMC2_D0_M0/I2S1_MCLK_M1/VOP_BT656\n_D0_M1/GPIO3_C6_d  GPIO3_C6  CIF_D0  EBC_SDDO0  SDMMC2_D0_M\n0 I2S1_MCLK_M\n1 VOP_BT656_\nD0_M1  \nVCCIO6  1U1 CIF_D1/EBC_SDDO1/SDMMC2_D1_M0/I2S1_SCLK_TX_M1/VOP_BT\n656_D1_M1/GPIO3_C7_d  GPIO3_C7  CIF_D1  EBC_SDDO1  SDMMC2_D1_M\n0 I2S1_SCLK_T\nX_M1  VOP_BT656_\nD1_M1  \nAP1 CIF_D2/EBC_SDDO2/SDMMC2_D2_M0/I2S1_LRCK_TX_M1/VOP_BT\n656_D2_M1/GPIO3_D0_d  GPIO3_D0  CIF_D2  EBC_SDDO2  SDMMC2_D2_M\n0 I2S1_LRCK_T\nX_M1  VOP_BT656_\nD2_M1  \nAN2 CIF_D3/EBC_SDDO3/SDMMC2_D3_M0/I2S1_SDO0_M1/VOP_BT656\n_D3_M1/GPIO3_D1_d  GPIO3_D1  CIF_D3  EBC_SDDO3  SDMMC2_D3_M\n0 I2S1_SDO0_M\n1 VOP_BT656_\nD3_M1  \nAM2 CIF_D4/EBC_SDDO4/SDMMC2_CMD_M0/I2S1_SDI0_M1/VOP_BT65\n6_D4_M1/GPIO3_D2_d  GPIO3_D2  CIF_D4  EBC_SDDO4  SDMMC2_CMD_\nM0 I2S1_SDI0_M\n1 VOP_BT656_\nD4_M1  \nAM1 CIF_D5/EBC_SDDO5/SDMMC2_CLK_M0/I2S1_SDI1_M1/VOP_BT65\n6_D5_M1/GPIO3_D3_d  GPIO3_D3  CIF_D5  EBC_SDDO5  SDMMC2_CLK_M\n0 I2S1_SDI1_M\n1 VOP_BT656_\nD5_M1  \nRK3566  Datasheet                                                                                             Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                                                                            37  PIN PIN Name  Func0  Func1  Func2  Func3  Func4  Func5   Power Domain  \n1R2 CIF_D6/EBC_SDDO6/SDMMC2_DET_M0/I2S1_SDI2_M1/VOP_BT65\n6_D6_M1/GPIO3_D4_d  GPIO3_D4  CIF_D6  EBC_SDDO6  SDMMC2_DET_\nM0 I2S1_SDI2_M\n1 VOP_BT656_\nD6_M1  \n1T1 CIF_D7/EBC_SDDO7/SDMMC2_PWREN_M0/I2S1_SDI3_M1/VOP_BT\n656_D7_M1/GPIO3_D5_d  GPIO3_D5  CIF_D7  EBC_SDDO7  SDMMC2_PWRE\nN_M0  I2S1_SDI3_M\n1 VOP_BT656_\nD7_M1  \nAL2 CIF_D8/EBC_SDDO8/GMAC1_TXD2_M1/UART1_TX_M1/PDM_CLK0_\nM1/GPIO3_D6_d  GPIO3_D6  CIF_D8  EBC_SDDO8  GMAC1_TXD2_M\n1 UART1_TX_M1  PDM_CLK0_M\n1 \nAL1 CIF_D9/EBC_SDDO9/GMAC1_TXD3_M1/UART1_RX_M1/PDM_SDI0_\nM1/GPIO3_D7_d  GPIO3_D7  CIF_D9  EBC_SDDO9  GMAC1_TXD3_M\n1 UART1_RX_M\n1 PDM_SDI0_M\n1 \nAK2 CIF_D10/EBC_SDDO10/GMAC1_TXCLK_M1/PDM_CLK1_M1/GPIO4_\nA0_d GPIO4_A0  CIF_D10  EBC_SDDO10  GMAC1_TXCLK_\nM1 PDM_CLK1_M\n1 -- \n1P2 CIF_D11/EBC_SDDO11/GMAC1_RXD2_M1/PDM_SDI1_M1/GPIO4_A\n1_d GPIO4_A1  CIF_D11  EBC_SDDO11  GMAC1_RXD2_M\n1 PDM_SDI1_M\n1 -- \n1R1 CIF_D12/EBC_SDDO12/GMAC1_RXD3_M1/UART7_TX_M2/PDM_SDI\n2_M1/GPIO4_A2_d  GPIO4_A2  CIF_D12  EBC_SDDO12  GMAC1_RXD3_M\n1 UART7_TX_M2  PDM_SDI2_M\n1 \nAJ2 CIF_D13/EBC_SDDO13/GMAC1_RXCLK_M1/UART7_RX_M2/PDM_S\nDI3_M1/GPIO4_A3_d  GPIO4_A3  CIF_D13  EBC_SDDO13  GMAC1_RXCLK_\nM1 UART7_RX_M\n2 PDM_SDI3_M\n1 \n1N2 CIF_D14/EBC_SDDO14/GMAC1_TXD0_M1/UART9_TX_M2/I2S2_LR\nCK_TX_M1/GPIO4_A4_d  GPIO4_A4  CIF_D14  EBC_SDDO14  GMAC1_TXD0_M\n1 UART9_TX_M2  I2S2_LRCK_T\nX_M1  \nAJ1 CIF_D15/EBC_SDDO15/GMAC1_TXD1_M1/UART9_RX_M2/I2S2_LR\nCK_RX_M1/GPIO4_A5_d  GPIO4_A5  CIF_D15  EBC_SDDO15  GMAC1_TXD1_M\n1 UART9_RX_M\n2 I2S2_LRCK_R\nX_M1  \nAH2 ISP_FLASHTRIGOUT/EBC_SDCE0/GMAC1_TXEN_M1/SPI3_CS0_M0/\nI2S1_SCLK_RX_M1/GPIO4_A6_d  GPIO4_A6  ISP_FLASHTRI\nGOUT  EBC_SDCE0  GMAC1_TXEN_M\n1 SPI3_CS0_M0  I2S1_SCLK_R\nX_M1  \n1N1 CAM_CLKOUT0/EBC_SDCE1/GMAC1_RXD0_M1/SPI3_CS1_M0/I2S1\n_LRCK_RX_M1/GPIO4_A7_d  GPIO4_A7  CAM_CLKOUT0  EBC_SDCE1  GMAC1_RXD0_M\n1 SPI3_CS1_M0  I2S1_LRCK_R\nX_M1  \n1L2 CAM_CLKOUT1/EBC_SDCE2/GMAC1_RXD1_M1/SPI3_MISO_M0/I2S\n1_SDO1_M1/GPIO4_B0_d  GPIO4_B0  CAM_CLKOUT1  EBC_SDCE2  GMAC1_RXD1_M\n1 SPI3_MISO_M\n0 I2S1_SDO1_\nM1 \nAG2 ISP_PRELIGHT_TRIG/EBC_SDCE3/GMAC1_RXDV_CRS_M1/I2S1_SD\nO2_M1/GPIO4_B1_d  GPIO4_B1  ISP_PRELIGHT\n_TRIG  EBC_SDCE3  GMAC1_RXDV_C\nRS_M1  I2S1_SDO2_M\n1 -- \nAF2 I2C4_SDA_M0/EBC_VCOM/GMAC1_RXER_M1/SPI3_MOSI_M0/I2S2\n_SDI_M1/GPIO4_B2_d  GPIO4_B2  I2C4_SDA_M0  EBC_VCOM  GMAC1_RXER_M\n1 SPI3_MOSI_M\n0 I2S2_SDI_M1  \nAE2 I2C4_SCL_M0/EBC_GDOE/ETH1_REFCLKO_25M_M1/SPI3_CLK_M0/\nI2S2_SDO_M1/GPIO4_B3_d  GPIO4_B3  I2C4_SCL_M0  EBC_GDOE  ETH1_REFCLKO_\n25M_M1  SPI3_CLK_M0  I2S2_SDO_M\n1 \nAF1 I2C2_SDA_M1/EBC_GDSP/ISP_FLASH_TRIGIN/VOP_BT656_CLK_M\n1/GPIO4_B4_d  GPIO4_B4  I2C2_SDA_M1  EBC_GDSP  -- ISP_FLASH_T\nRIGIN  VOP_BT656_\nCLK_M1  \nAD1 I2C2_SCL_M1/EBC_SDSHR/I2S1_SDO3_M1/GPIO4_B5_d  GPIO4_B5  I2C2_SCL_M1  EBC_SDSHR  -- I2S1_SDO3_M\n1 -- \n1L1 CIF_HREF/EBC_SDLE/GMAC1_MDC_M1/UART1_RTSn_M1/I2S2_MC\nLK_M1/GPIO4_B6_d  GPIO4_B6  CIF_HREF  EBC_SDLE  GMAC1_MDC_M\n1 UART1_RTSn_\nM1 I2S2_MCLK_\nM1 \nAC2 CIF_VSYNC/EBC_SDOE/GMAC1_MDIO_M1/I2S2_SCLK_TX_M1/GPI\nO4_B7_d  GPIO4_B7  CIF_VSYNC  EBC_SDOE  GMAC1_MDIO_M\n1 I2S2_SCLK_T\nX_M1  -- \nAB2 CIF_CLKOUT/EBC_GDCLK/PWM11_IR_M1/GPIO4_C0_d  GPIO4_C0  CIF_CLKOUT  EBC_GDCLK  PWM11_IR_M1  -- -- \nAB1 CIF_CLKIN/EBC_SDCLK/GMAC1_MCLKINOUT_M1/UART1_CTSn_M1\n/I2S2_SCLK_RX_M1/GPIO4_C1_d  GPIO4_C1  CIF_CLKIN  EBC_SDCLK  GMAC1_MCLKIN\nOUT_M1  UART1_CTSn_\nM1 I2S2_SCLK_R\nX_M1  \n1U7 PWM14_M1/SPI3_CLK_M1/I2S3_MCLK_M1/GPIO4_C2_d  GPIO4_C2  PWM14_M1  SPI3_CLK_M1  -- -- I2S3_MCLK_\nM1 \nVCCIO7  AP12 PWM15_IR_M1/SPI3_MOSI_M1/I2S3_SCLK_M1/GPIO4_C3_d  GPIO4_C3  PWM15_IR_M1  SPI3_MOSI_M\n1 -- -- I2S3_SCLK_M\n1 \n1V6 EDP_HPDIN_M0/SPDIF_TX_M2/SATA2_ACT_LED/I2S3_LRCK_M1/G\nPIO4_C4_d  GPIO4_C4  EDP_HPDIN_M\n0 SPDIF_TX_M2  SATA2_ACT_LED  -- I2S3_LRCK_\nM1 \n1U6 PWM12_M1/SPI3_MISO_M1/SATA1_ACT_LED/UART9_TX_M1/I2S3_\nSDO_M1/GPIO4_C5_d  GPIO4_C5  PWM12_M1  SPI3_MISO_M\n1 SATA1_ACT_LED  UART9_TX_M1  I2S3_SDO_M\n1 \n1T6 PWM13_M1/SPI3_CS0_M1/SATA0_ACT_LED/UART9_RX_M1/I2S3_S\nDI_M1/GPIO4_C6_d  GPIO4_C6  PWM13_M1  SPI3_CS0_M1  SATA0_ACT_LED  UART9_RX_M\n1 I2S3_SDI_M1  \nAR12  HDMITX_SCL/I2C5_SCL_M1/GPIO4_C7_u  GPIO4_C7  HDMITX_SCL  I2C5_SCL_M1  -- -- -- \nAP11 HDMITX_SDA/I2C5_SDA_M1/GPIO4_D0_u  GPIO4_D0  HDMITX_SDA  I2C5_SDA_M\n1 -- -- -- \nRK3566  Datasheet                                                                                             Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                                                                            38  PIN PIN Name  Func0  Func1  Func2  Func3  Func4  Func5   Power Domain  \n1V5 HDMITX_CEC_M0/SPI3_CS1_M1/GPIO4_D1_u  GPIO4_D1  HDMITX_CEC_\nM0 SPI3_CS1_M1  -- -- -- \n1D17  SARADC_VIN0  SARADC_VIN0  -- -- -- -- -- \nSARADC_AVDD_1V8  1C17 SARADC_VIN1  SARADC_VIN1  -- -- -- -- -- \n1B18 SARADC_VIN2  SARADC_VIN2  -- -- -- -- -- \n1A19 SARADC_VIN3  SARADC_VIN3  -- -- -- -- -- \nAP18 MIPI_CSI_RX_D0P  MIPI_CSI_RX_D0\nP -- -- -- -- -- \nMIPI_CSI_RX  AR18  MIPI_CSI_RX_D0N  MIPI_CSI_RX_D0\nN -- -- -- -- -- \nAR17  MIPI_CSI_RX_D1P  MIPI_CSI_RX_D1\nP -- -- -- -- -- \nAP17 MIPI_CSI_RX_D1N  MIPI_CSI_RX_D1\nN -- -- -- -- -- \nAP15 MIPI_CSI_RX_D2P  MIPI_CSI_RX_D2\nP -- -- -- -- -- \nAR15  MIPI_CSI_RX_D2N  MIPI_CSI_RX_D2\nN -- -- -- -- -- \nAR14  MIPI_CSI_RX_D3P  MIPI_CSI_RX_D3\nP -- -- -- -- -- \nAP14 MIPI_CSI_RX_D3N  MIPI_CSI_RX_D3\nN -- -- -- -- -- \n1V9 MIPI_CSI_RX_CLK0P  MIPI_CSI_RX_CL\nK0P -- -- -- -- -- \n1U9 MIPI_CSI_RX_CLK0N  MIPI_CSI_RX_CL\nK0N -- -- -- -- -- \n1V8 MIPI_CSI_RX_CLK1P  MIPI_CSI_RX_CL\nK1P -- -- -- -- -- \n1U8 MIPI_CSI_RX_CLK1N  MIPI_CSI_RX_CL\nK1N -- -- -- -- -- \nAP36 HDMI_TX_D2P  HDMI_TX_D2P  -- -- -- -- -- \nHDMI_TX  AR36  HDMI_TX_D2N  HDMI_TX_D2N  -- -- -- -- -- \nAR35  HDMI_TX_D1P  HDMI_TX_D1P  -- -- -- -- -- \nAP35 HDMI_TX_D1N  HDMI_TX_D1N  -- -- -- -- -- \nAP33 HDMI_TX_D0P  HDMI_TX_D0P  -- -- -- -- -- \nAR33  HDMI_TX_D0N  HDMI_TX_D0N  -- -- -- -- -- \nAR32  HDMI_TX_CLKP  HDMI_TX_CLKP  -- -- -- -- -- \nAP32 HDMI_TX_CLKN  HDMI_TX_CLKN  -- -- -- -- -- \n1V17 HDMI_TX_HPDIN  HDMI_TX_HPDIN  -- -- -- -- -- \n1U16  HDMI_TX_REXT  HDMI_TX_REXT  -- -- -- -- -- \nAP30 MIPI_DSI_TX0_D0P/LVDS_TX0_D0P  MIPI_DSI_TX0_D\n0P LVDS_TX0_D0\nP -- -- -- -- MIPI_DSI_TX0/LVDS_TX\n0 \nAR30  MIPI_DSI_TX0_D0N/LVDS_TX0_D0N  MIPI_DSI_TX0_D\n0N LVDS_TX0_D0\nN -- -- -- -- MIPI_DSI_TX0/LVDS_TX\n1 \nAR29  MIPI_DSI_TX0_D1P/LVDS_TX0_D1P  MIPI_DSI_TX0_D\n1P LVDS_TX0_D1\nP -- -- -- -- MIPI_DSI_TX0/LVDS_TX\n2 \nRK3566  Datasheet                                                                                             Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                                                                            39  PIN PIN Name  Func0  Func1  Func2  Func3  Func4  Func5   Power Domain  \nAP29 MIPI_DSI_TX0_D1N/LVDS_TX0_D1N  MIPI_DSI_TX0_D\n1N LVDS_TX0_D1\nN -- -- -- -- MIPI_DSI_TX0/LVDS_TX\n3 \nAP27 MIPI_DSI_TX0_D2P/LVDS_TX0_D2P  MIPI_DSI_TX0_D\n2P LVDS_TX0_D2\nP -- -- -- -- MIPI_DSI_TX0/LVDS_TX\n4 \nAR27  MIPI_DSI_TX0_D2N/LVDS_TX0_D2N  MIPI_DSI_TX0_D\n2N LVDS_TX0_D2\nN -- -- -- -- MIPI_DSI_TX0/LVDS_TX\n5 \nAR26  MIPI_DSI_TX0_D3P/LVDS_TX0_D3P  MIPI_DSI_TX0_D\n3P LVDS_TX0_D3\nP -- -- -- -- MIPI_DSI_TX0/LVDS_TX\n6 \nAP26 MIPI_DSI_TX0_D3N/LVDS_TX0_D3N  MIPI_DSI_TX0_D\n3N LVDS_TX0_D3\nN -- -- -- -- MIPI_DSI_TX0/LVDS_TX\n7 \n1V16 MIPI_DSI_TX0_CLKP/LVDS_TX0_CLKP  MIPI_DSI_TX0_C\nLKP LVDS_TX0_CL\nKP -- -- -- -- MIPI_DSI_TX0/LVDS_TX\n8 \n1V15 MIPI_DSI_TX0_CLKN/LVDS_TX0_CLKN  MIPI_DSI_TX0_C\nLKN LVDS_TX0_CL\nKN -- -- -- -- MIPI_DSI_TX0/LVDS_TX\n9 \n1P11 MIPI_DSI_TX0/LVDS_TX0_AVDD_0V9  MIPI_DSI_TX0_A\nVDD_0V9  LVDS_TX0_AV\nDD_0V9  -- -- -- -- MIPI_DSI_TX0/LVDS_TX\n0_AVDD_0V9  \n1P12 MIPI_DSI_TX0/LVDS_TX0_AVDD_1V8  MIPI_DSI_TX0_A\nVDD_1V8  LVDS_TX0_AV\nDD_1V8  -- -- -- -- MIPI_DSI_TX0/LVDS_TX\n0_AVDD_1V8  \nAP24 MIPI_DSI_TX1_D0P  MIPI_DSI_TX1_D\n0P -- -- -- -- -- \nMIPI_DSI_TX1  AR24  MIPI_DSI_TX1_D0N  MIPI_DSI_TX1_D\n0N -- -- -- -- -- \nAR23  MIPI_DSI_TX1_D1P  MIPI_DSI_TX1_D\n1P -- -- -- -- -- \nAP23 MIPI_DSI_TX1_D1N  MIPI_DSI_TX1_D\n1N -- -- -- -- -- \nAP21 MIPI_DSI_TX1_D2P  MIPI_DSI_TX1_D\n2P -- -- -- -- -- \nAR21  MIPI_DSI_TX1_D2N  MIPI_DSI_TX1_D\n2N -- -- -- -- -- \nAR20  MIPI_DSI_TX1_D3P  MIPI_DSI_TX1_D\n3P -- -- -- -- -- \nAP20 MIPI_DSI_TX1_D3N  MIPI_DSI_TX1_D\n3N -- -- -- -- -- \n1V11 MIPI_DSI_TX1_CLKP  MIPI_DSI_TX1_C\nLKP -- -- -- -- -- \n1U11  MIPI_DSI_TX1_CLKN  MIPI_DSI_TX1_C\nLKN -- -- -- -- -- \nJ37 EDP_TX_D0P  EDP_TX_D0P  -- -- -- -- -- \nEDP_TX  J38 EDP_TX_D0N  EDP_TX_D0N  -- -- -- -- -- \nK38 EDP_TX_D1P  EDP_TX_D1P  -- -- -- -- -- \nK37 EDP_TX_D1N  EDP_TX_D1N  -- -- -- -- -- \nM37 EDP_TX_D2P  EDP_TX_D2P  -- -- -- -- -- \nM38 EDP_TX_D2N  EDP_TX_D2N  -- -- -- -- -- \nN37 EDP_TX_D3P  EDP_TX_D3P  -- -- -- -- -- \nN38 EDP_TX_D3N  EDP_TX_D3N  -- -- -- -- -- \n1H19  EDP_TX_AUXP  EDP_TX_AUXP  -- -- -- -- -- \n1H20  EDP_TX_AUXN  EDP_TX_AUXN  -- -- -- -- -- \nRK3566  Datasheet                                                                                             Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                                                                            40  PIN PIN Name  Func0  Func1  Func2  Func3  Func4  Func5   Power Domain  \nR37 USB_OTG0_DP  USB_OTG0_DP  -- -- -- -- -- \nUSB_OTG0/USB2.0_HOS\nT1 R38 USB_OTG0_DM  USB_OTG0_DM  -- -- -- -- -- \nT38 USB_OTG0_VBUSDET  USB_OTG0_VBUS\nDET -- -- -- -- -- \nT37 USB_OTG0_ID  USB_OTG0_ID  -- -- -- -- -- \n1J19 USB_HOST1_DP  USB_HOST1_DP  -- -- -- -- -- \n1J20 USB_HOST1_DM  USB_HOST1_DM  -- -- -- -- -- \nW37 USB3_HOST1_SSTXP/SATA1_TXP  USB3_HOST1_SS\nTXP SATA1_TXP  -- -- -- -- \nMULTIPHY1  W38 USB3_HOST1_SSTXN/SATA1_TXN  USB3_HOST1_SS\nTXN SATA1_TXN  -- -- -- -- \nV38 USB3_HOST1_SSRXP/SATA1_RXP  USB3_HOST1_SS\nRXP SATA1_RXP  -- -- -- -- \nV37 USB3_HOST1_SSRXN/SATA1_RXN  USB3_HOST1_SS\nRXN SATA1_RXN  -- -- -- -- \nAA37  PCIE20_TXP/SATA2_TXP  PCIE20_TXP  SATA2_TXP  -- -- -- -- \nMULTIPHY2  AA38  PCIE20_TXN/SATA2_TXN  PCIE20_TXN  SATA2_TXN  -- -- -- -- \nAB37  PCIE20_RXP/SATA2_RXP  PCIE20_RXP  SATA2_RXP  -- -- -- -- \nAB38  PCIE20_RXN/SATA2_RXN  PCIE20_RXN  SATA2_RXN  -- -- -- -- \n1K19 PCIE20_REFCLKP  PCIE20_REFCLKP  -- -- -- -- -- \n1K20 PCIE20_REFCLKN  PCIE20_REFCLKN  -- -- -- -- -- \nV2 USB_HOST2_DP  USB_HOST2_DP  -- -- -- -- -- \nUSB2.0_HOST2/3  V1 USB_HOST2_DM  USB_HOST2_DM  -- -- -- -- -- \nY2 USB_HOST3_DP  USB_HOST3_DP  -- -- -- -- -- \nY1 USB_HOST3_DM  USB_HOST3_DM  -- -- -- -- -- \nG2 DDR_DQ0_A/DDR4_DQL0_A/LPDDR4_DQ0_A/DDR3_DQ0/LPDDR3_\nDQ15  DDR_DQ0_A  DDR4_DQL0_A  LPDDR4_DQ0\n_A DDR3_DQ0  LPDDR3_DQ1\n5 -- \nDDR F2 DDR_DQ1_A/DDR4_DQL2_A/LPDDR4_DQ1_A/DDR3_DQ1/LPDDR3_\nDQ14  DDR_DQ1_A  DDR4_DQL2_A  LPDDR4_DQ1\n_A DDR3_DQ1  LPDDR3_DQ1\n4 -- \nF1 DDR_DQ2_A/DDR4_DQL4_A/LPDDR4_DQ2_A/DDR3_DQ2/LPDDR3_\nDQ10  DDR_DQ2_A  DDR4_DQL4_A  LPDDR4_DQ2\n_A DDR3_DQ2  LPDDR3_DQ1\n0 -- \nE1 DDR_DQ3_A/DDR4_DQL6_A/LPDDR4_DQ3_A/DDR3_DQ3/LPDDR3_\nDQ9 DDR_DQ3_A  DDR4_DQL6_A  LPDDR4_DQ3\n_A DDR3_DQ3  LPDDR3_DQ9  -- \nM2 DDR_DQ4_A/DDR4_DQL7_A/LPDDR4_DQ4_A/DDR3_DQ4/LPDDR3_\nDQ13  DDR_DQ4_A  DDR4_DQL7_A  LPDDR4_DQ4\n_A DDR3_DQ4  LPDDR3_DQ1\n3 -- \nK1 DDR_DQ5_A/DDR4_DQL5_A/LPDDR4_DQ5_A/DDR3_DQ5/LPDDR3_\nDQ12  DDR_DQ5_A  DDR4_DQL5_A  LPDDR4_DQ5\n_A DDR3_DQ5  LPDDR3_DQ1\n2 -- \nK2 DDR_DQ6_A/DDR4_DQL3_A/LPDDR4_DQ6_A/DDR3_DQ6/LPDDR3_\nDQ8 DDR_DQ6_A  DDR4_DQL3_A  LPDDR4_DQ6\n_A DDR3_DQ6  LPDDR3_DQ8  -- \n1E1 DDR_DQ7_A/DDR4_DQL1_A/LPDDR4_DQ7_A/DDR3_DQ7/LPDDR3_\nDQ11  DDR_DQ7_A  DDR4_DQL1_A  LPDDR4_DQ7\n_A DDR3_DQ7  LPDDR3_DQ1\n1 -- \n1E2 DDR_DM0_A/DDR4_DML_A/LPDDR4_DM0_A/DDR3_DM0/LPDDR3_\nDM1 DDR_DM0_A  DDR4_DML_A  LPDDR4_DM0\n_A DDR3_DM0  LPDDR3_DM1  -- \nH2 DDR_DQS0P_A/DDR4_DQSL_P_A/LPDDR4_DQS0P_A/DDR3_DQS0P\n/LPDDR3_DQS1P  DDR_DQS0P_A  DDR4_DQSL_P\n_A LPDDR4_DQS\n0P_A DDR3_DQS0P  LPDDR3_DQS\n1P -- \nRK3566  Datasheet                                                                                             Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                                                                            41  PIN PIN Name  Func0  Func1  Func2  Func3  Func4  Func5   Power Domain  \nH1 DDR_DQS0N_A/DDR4_DQSL_N_A/LPDDR4_DQS0N_A/DDR3_DQS0\nN/LPDDR3_DQS1N  DDR_DQS0N_A  DDR4_DQSL_\nN_A LPDDR4_DQS\n0N_A  DDR3_DQS0N  LPDDR3_DQS\n1N -- \nP2 DDR_DQ8_A/DDR4_DQU3_A/LPDDR4_DQ8_A/DDR3_DQ8/LPDDR3\n_DQ25  DDR_DQ8_A  DDR4_DQU3_\nA LPDDR4_DQ8\n_A DDR3_DQ8  LPDDR3_DQ2\n5 -- \nR1 DDR_DQ9_A/DDR4_DQU1_A/LPDDR4_DQ9_A/DDR3_DQ9/LPDDR3\n_DQ24  DDR_DQ9_A  DDR4_DQU1_\nA LPDDR4_DQ9\n_A DDR3_DQ9  LPDDR3_DQ2\n4 -- \nR2 DDR_DQ10_A/DDR4_DQU7_A/LPDDR4_DQ10_A/DDR3_DQ10/LPD\nDR3_DQ28  DDR_DQ10_A  DDR4_DQU7_\nA LPDDR4_DQ1\n0_A DDR3_DQ10  LPDDR3_DQ2\n8 -- \nT2 DDR_DQ11_A/DDR4_DQU5_A/LPDDR4_DQ11_A/DDR3_DQ11/LPD\nDR3_DQ29  DDR_DQ11_A  DDR4_DQU5_\nA LPDDR4_DQ1\n1_A DDR3_DQ11  LPDDR3_DQ2\n9 -- \nM1 DDR_DQ12_A/DDR4_DQU2_A/LPDDR4_DQ12_A/DDR3_DQ12/LPD\nDR3_DQ26  DDR_DQ12_A  DDR4_DQU2_\nA LPDDR4_DQ1\n2_A DDR3_DQ12  LPDDR3_DQ2\n6 -- \n1F2 DDR_DQ13_A/DDR4_DQU4_A/LPDDR4_DQ13_A/DDR3_DQ13/LPD\nDR3_DQ31  DDR_DQ13_A  DDR4_DQU4_\nA LPDDR4_DQ1\n3_A DDR3_DQ13  LPDDR3_DQ3\n1 -- \n1F1 DDR_DQ14_A/DDR4_DQU6_A/LPDDR4_DQ14_A/DDR3_DQ14/LPD\nDR3_DQ30  DDR_DQ14_A  DDR4_DQU6_\nA LPDDR4_DQ1\n4_A DDR3_DQ14  LPDDR3_DQ3\n0 -- \n1G2 DDR_DQ15_A/DDR4_DQU0_A/LPDDR4_DQ15_A/DDR3_DQ15/LPD\nDR3_DQ27  DDR_DQ15_A  DDR4_DQU0_\nA LPDDR4_DQ1\n5_A DDR3_DQ15  LPDDR3_DQ2\n7 -- \n1G1 DDR_DM1_A/DDR4_DMU_A/LPDDR4_DM1_A/DDR3_DM1/LPDDR3_\nDM3 DDR_DM1_A  DDR4_DMU_A  LPDDR4_DM1\n_A DDR3_DM1  LPDDR3_DM3  -- \nN1 DDR_DQS1P_A/DDR4_DQSU_P_A/LPDDR4_DQS1P_A/DDR3_DQS1\nP/LPDDR3_DQS3P  DDR_DQS1P_A  DDR4_DQSU_\nP_A LPDDR4_DQS\n1P_A DDR3_DQS1P  LPDDR3_DQS\n3P -- \nN2 DDR_DQS1N_A/DDR4_DQSU_N_A/LPDDR4_DQS1N_A/DDR3_DQS1\nN/LPDDR3_DQS3N  DDR_DQS1N_A  DDR4_DQSU_\nN_A LPDDR4_DQS\n1N_A  DDR3_DQS1N  LPDDR3_DQS\n3N -- \nB12 DDR_DQ0_B/DDR4_DQU7_B/LPDDR4_DQ0_B/DDR3_DQ16/LPDDR\n3_DQ1  DDR_DQ0_B  DDR4_DQU7_\nB LPDDR4_DQ0\n_B DDR3_DQ16  LPDDR3_DQ1  -- \nB10 DDR_DQ1_B/DDR4_DQU5_B/LPDDR4_DQ1_B/DDR3_DQ17/LPDDR\n3_DQ5  DDR_DQ1_B  DDR4_DQU5_\nB LPDDR4_DQ1\n_B DDR3_DQ17  LPDDR3_DQ5  -- \n1A8 DDR_DQ2_B/DDR4_DQU3_B/LPDDR4_DQ2_B/DDR3_DQ18/LPDDR\n3_DQ6  DDR_DQ2_B  DDR4_DQU3_\nB LPDDR4_DQ2\n_B DDR3_DQ18  LPDDR3_DQ6  -- \n1A7 DDR_DQ3_B/DDR4_DQU1_B/LPDDR4_DQ3_B/DDR3_DQ19/LPDDR\n3_DQ4  DDR_DQ3_B  DDR4_DQU1_\nB LPDDR4_DQ3\n_B DDR3_DQ19  LPDDR3_DQ4  -- \nB13 DDR_DQ4_B/DDR4_DQU0_B/LPDDR4_DQ4_B/DDR3_DQ20/LPDDR\n3_DQ2  DDR_DQ4_B  DDR4_DQU0_\nB LPDDR4_DQ4\n_B DDR3_DQ20  LPDDR3_DQ2  -- \n1A10 DDR_DQ5_B/DDR4_DQU6_B/LPDDR4_DQ5_B/DDR3_DQ21/LPDDR\n3_DQ3  DDR_DQ5_B  DDR4_DQU6_\nB LPDDR4_DQ5\n_B DDR3_DQ21  LPDDR3_DQ3  -- \n1B9 DDR_DQ6_B/DDR4_DQU4_B/LPDDR4_DQ6_B/DDR3_DQ22/LPDDR\n3_DQ7  DDR_DQ6_B  DDR4_DQU4_\nB LPDDR4_DQ6\n_B DDR3_DQ22  LPDDR3_DQ7  -- \n1A9 DDR_DQ7_B/DDR4_DQU2_B/LPDDR4_DQ7_B/DDR3_DQ23/LPDDR\n3_DQ0  DDR_DQ7_B  DDR4_DQU2_\nB LPDDR4_DQ7\n_B DDR3_DQ23  LPDDR3_DQ0  -- \n1B8 DDR_DM0_B/DDR4_DMU_B/LPDDR4_DM0_B/DDR3_DM2/LPDDR3_\nDM0 DDR_DM0_B  DDR4_DMU_B  LPDDR4_DM0\n_B DDR3_DM2  LPDDR3_DM0  -- \nA13 DDR_DQS0P_B/DDR4_DQSU_P_B/LPDDR4_DQS0P_B/DDR3_DQS2\nP/LPDDR3_DQS0P  DDR_DQS0P_B  DDR4_DQSU_\nP_B LPDDR4_DQS\n0P_B DDR3_DQS2P  LPDDR3_DQS\n0P -- \nA12 DDR_DQS0N_B/DDR4_DQSU_N_B/LPDDR4_DQS0N_B/DDR3_DQS2\nN/LPDDR3_DQS0N  DDR_DQS0N_B  DDR4_DQSU_\nN_B LPDDR4_DQS\n0N_B  DDR3_DQS2N  LPDDR3_DQS\n0N -- \nB19 DDR_DQ8_B/DDR4_DQL0_B/LPDDR4_DQ8_B/DDR3_DQ24/LPDDR3\n_DQ18  DDR_DQ8_B  DDR4_DQL0_B  LPDDR4_DQ8\n_B DDR3_DQ24  LPDDR3_DQ1\n8 -- \nA19 DDR_DQ9_B/DDR4_DQL2_B/LPDDR4_DQ9_B/DDR3_DQ25/LPDDR3\n_DQ19  DDR_DQ9_B  DDR4_DQL2_B  LPDDR4_DQ9\n_B DDR3_DQ25  LPDDR3_DQ1\n9 -- \nA20 DDR_DQ10_B/DDR4_DQL4_B/LPDDR4_DQ10_B/DDR3_DQ26/LPDD\nR3_DQ22  DDR_DQ10_B  DDR4_DQL4_B  LPDDR4_DQ1\n0_B DDR3_DQ26  LPDDR3_DQ2\n2 -- \nB20 DDR_DQ11_B/DDR4_DQL6_B/LPDDR4_DQ11_B/DDR3_DQ27/LPDD\nR3_DQ23  DDR_DQ11_B  DDR4_DQL6_B  LPDDR4_DQ1\n1_B DDR3_DQ27  LPDDR3_DQ2\n3 -- \nA15 DDR_DQ12_B/DDR4_DQL7_B/LPDDR4_DQ12_B/DDR3_DQ28/LPDD\nR3_DQ16  DDR_DQ12_B  DDR4_DQL7_B  LPDDR4_DQ1\n2_B DDR3_DQ28  LPDDR3_DQ1\n6 -- \nB15 DDR_DQ13_B/DDR4_DQL5_B/LPDDR4_DQ13_B/DDR3_DQ29/LPDD DDR_DQ13_B  DDR4_DQL5_B  LPDDR4_DQ1 DDR3_DQ29  LPDDR3_DQ1 -- \nRK3566  Datasheet                                                                                             Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                                                                            42  PIN PIN Name  Func0  Func1  Func2  Func3  Func4  Func5   Power Domain  \nR3_DQ17  3_B 7 \n1C10 DDR_DQ14_B/DDR4_DQL1_B/LPDDR4_DQ14_B/DDR3_DQ30/LPDD\nR3_DQ20  DDR_DQ14_B  DDR4_DQL1_B  LPDDR4_DQ1\n4_B DDR3_DQ30  LPDDR3_DQ2\n0 -- \nB16 DDR_DQ15_B/DDR4_DQL3_B/LPDDR4_DQ15_B/DDR3_DQ31/LPDD\nR3_DQ21  DDR_DQ15_B  DDR4_DQL3_B  LPDDR4_DQ1\n5_B DDR3_DQ31  LPDDR3_DQ2\n1 -- \n1A11 DDR_DM1_B/DDR4_DML_B/LPDDR4_DM1_B/DDR3_DM3/LPDDR3_\nDM2 DDR_DM1_B  DDR4_DML_B  LPDDR4_DM1\n_B DDR3_DM3  LPDDR3_DM2  -- \nA17 DDR_DQS1P_B/DDR4_DQSL_P_B/LPDDR4_DQS1P_B/DDR3_DQS3P\n/LPDDR3_DQS2P  DDR_DQS1P_B  DDR4_DQSL_P\n_B LPDDR4_DQS\n1P_B DDR3_DQS3P  LPDDR3_DQS\n2P -- \nB17 DDR_DQS1N_B/DDR4_DQSL_N_B/LPDDR4_DQS1N_B/DDR3_DQS3\nN/LPDDR3_DQS2N  DDR_DQS1N_B  DDR4_DQSL_\nN_B LPDDR4_DQS\n1N_B  DDR3_DQS3N  LPDDR3_DQS\n2N -- \nA7 DDR4_A0/LPDDR4_CLKP_B/DDR3_A9/ -/AC0 AC0 DDR4_A0  LPDDR4_CLKP\n_B DDR3_A9  -- -- \n1D2 DDR4_A1/ -/DDR3_A2/ -/AC1 AC1 DDR4_A1  -- DDR3_A2  -- -- \nC1 DDR4_A2/LPDDR4_A1_A/DDR3_A4/LPDDR3_A6/AC2  AC2 DDR4_A2  LPDDR4_A1_\nA DDR3_A4  LPDDR3_A6  -- \n1C3 DDR4_A3/LPDDR4_CKE1_A/DDR3_A3/ -/AC3 AC3 DDR4_A3  LPDDR4_CKE\n1_A DDR3_A3  -- -- \n1B6 DDR4_A4/LPDDR4_A3_B/DDR3_BA1/LPDDR3_A3/AC4  AC4 DDR4_A4  LPDDR4_A3_\nB DDR3_BA1  LPDDR3_A3  -- \nB8 DDR4_A5/LPDDR4_A5_B/DDR3_A11/LPDDR3_A2/AC5  AC5 DDR4_A5  LPDDR4_A5_\nB DDR3_A11  LPDDR3_A2  -- \nB9 DDR4_A6/LPDDR4_A1_B/DDR3_A13/LPDDR3_A1/AC6  AC6 DDR4_A6  LPDDR4_A1_\nB DDR3_A13  LPDDR3_A1  -- \nA10 DDR4_A7/LPDDR4_ODT0_CA_B/DDR3_A8/ -/AC7 AC7 DDR4_A7  LPDDR4_ODT\n0_CA_B  DDR3_A8  -- -- \nE2 DDR4_A8/LPDDR4_ODT0_CA_A/DDR3_A6/LPDDR3_A9/AC8  AC8 DDR4_A8  LPDDR4_ODT\n0_CA_A  DDR3_A6  LPDDR3_A9  -- \nB7 DDR4_A9/LPDDR4_CLKN_B/DDR3_A5/ -/AC9 AC9 DDR4_A9  LPDDR4_CLK\nN_B DDR3_A5  -- -- \n1A3 DDR4_A10/LPDDR4_CKE0_B/DDR3_A10/ -/AC10  AC10  DDR4_A10  LPDDR4_CKE\n0_B DDR3_A10  -- -- \nC2 DDR4_A11/LPDDR4_A0_A/DDR3_A7/LPDDR3_A8/AC11  AC11  DDR4_A11  LPDDR4_A0_\nA DDR3_A7  LPDDR3_A8  -- \n1B3 DDR4_A12/LPDDR4_A3_A/DDR3_BA2/ -/AC12  AC12  DDR4_A12  LPDDR4_A3_\nA DDR3_BA2  -- -- \nA9 DDR4_A13/LPDDR4_A0_B/DDR3_A14/LPDDR3_A0/AC13  AC13  DDR4_A13  LPDDR4_A0_\nB DDR3_A14  LPDDR3_A0  -- \n1B1 DDR4_A14_WEn/LPDDR4_A4_A/DDR3_A15/LPDDR3_A5/AC14  AC14  DDR4_A14_W\nEN LPDDR4_A4_\nA DDR3_A15  LPDDR3_A5  -- \n1C1 DDR4_A15_CASn/LPDDR4_A2_A/DDR3_A0/ -/AC15  AC15  DDR4_A15_CA\nSN LPDDR4_A2_\nA DDR3_A0  -- -- \n1A1 DDR4_A16_RASn/LPDDR4_A5_A/DDR3_RASn/LPDDR3_A7/AC16  AC16  DDR4_A16_RA\nSN LPDDR4_A5_\nA DDR3_RASN  LPDDR3_A7  -- \n1A2 DDR4_ACTn/LPDDR4_CKE1_B/DDR3_CASn/ -/AC17  AC17  DDR4_ACTN  LPDDR4_CKE\n1_B DDR3_CASN  -- -- \n1B7 DDR4_BA0/LPDDR4_A2_B/DDR3_A1/ -/AC18  AC18  DDR4_BA0  LPDDR4_A2_\nB DDR3_A1  -- -- \n1A6 DDR4_BA1/LPDDR4_A4_B/DDR3_A12/LPDDR3_A4/AC19  AC19  DDR4_BA1  LPDDR4_A4_\nB DDR3_A12  LPDDR3_A4  -- \n1A4 DDR4_BG0/LPDDR4_ODT1_CA_B/DDR3_WEn/ -/AC20  AC20  DDR4_BG0  LPDDR4_ODT\n1_CA_B  DDR3_WEN  -- -- \n1C2 DDR4_BG1/LPDDR4_ODT1_CA_A/DDR3_BA0/ -/AC21  AC21  DDR4_BG1  LPDDR4_ODT\n1_CA_A  DDR3_BA0  -- -- \nB4 DDR4_CKE/LPDDR4_CKE0_A/DDR3_CKE/LPDDR3_CKE/AC22  AC22  DDR4_CKE  LPDDR4_CKE\n0_A DDR3_CKE  LPDDR3_CKE  -- \nRK3566  Datasheet                                                                                             Rev 1.2 \nCopyright 20 22 © Rockchip  Electronics Co., Ltd.                                                                                                            43  PIN PIN Name  Func0  Func1  Func2  Func3  Func4  Func5   Power Domain  \nA5 DDR4_CLKP/LPDDR4_CLKP_A/DDR3_CLKP/LPDDR3_CLKP/AC23  AC23  DDR4_CLKP  LPDDR4_CLKP\n_A DDR3_CLKP  LPDDR3_CLKP  -- \nB5 DDR4_CLKN/LPDDR4_CLKN_A/DDR3_CLKN/LPDDR3_CLKN/AC24  AC24  DDR4_CLKN  LPDDR4_CLK\nN_A DDR3_CLKN  LPDDR3_CLKN  -- \nB3 DDR4_CS0n/LPDDR4_CS0n_A/DDR3_ODT1/LPDDR3_ODT0/AC25  AC25  DDR4_CS0N  LPDDR4_CS0\nN_A DDR3_ODT1  LPDDR3_ODT\n0 -- \nA3 DDR4_CS1n/LPDDR4_CS1n_A/DDR3_CS1n/LPDDR3_ODT1/AC26  AC26  DDR4_CS1N  LPDDR4_CS1\nN_A DDR3_CS1N  LPDDR3_ODT\n1 -- \n1A5 DDR4_ODT0/LPDDR4_CS1n_B/DDR3_ODT0/LPDDR3_CS1n/AC27  AC27  DDR4_ODT0  LPDDR4_CS1\nN_B DDR3_ODT0  LPDDR3_CS1N  -- \n1B5 DDR4_ODT1/LPDDR4_CS0n_B/DDR3_CS0n/LPDDR3_CS0n/AC28  AC28  DDR4_ODT1  LPDDR4_CS0\nN_B DDR3_CS0N  LPDDR3_CS0N  -- \n1C7 DDR4_RESETn/LPDDR4_RESETn/DDR3_RESETn/AC29  AC29  DDR4_RESETN  LPDDR4_RES\nETN DDR3_RESETN  -- -- \n1F3 DDR_RZQ  DDR_RZQ  -- -- -- -- -- \n1H3 DDR_VREFOUT  DDR_VREFOUT  -- -- -- -- -- \nTable 2-3 Function IO description  \nNotes:  \n① Pad types: I = digital -input, O = digital-output, I/O = digital input/output (bidirectional)  , A=Analog IO  \n② Def default  IO direction for digital IO  \n③ Output Drive Unit is mA, only Digital IO has drive value;  \n④ INT: interrupt support . \n⑤ The power configuration of all GPIOs should be matched with the actual power supply,   \nOtherwise  it may cause GPIO overvoltage damage, please refer to the Hardware Design Guide for details  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 ©Rockchip Electronics Co., Ltd.                                                       44  2.8 IO Pin Name Description  \nThis sub -chapter will focus on the detailed function description of every pins based on \ndifferent interface.  \nTable 2-4 IO function description list  \n \nInterface  Pin Name  Dir. Description  \nMisc XIN24M  I Clock input of 24MHz crystal  \nXOUT24M  O Clock output of 24MHz crystal  \nNPOR  I Chip hardware reset  \nCLK32 K_IN I 32K clock input  \nCLK32 K_OUT  O 32K clock output  \nSWJ-DP ARMJTAG_TCK  I SWD interface clock input  \nARMJTAG_TMS  I/O SWD interface data in put \nMCU_JTAG  MCU_JTAGTCK  I JTAG interface clock input  \nMCU_JTAGTRST  I JTAG interface reset input  \nMCU_JTAGTMS  I JTAG interface TMS input  \nMCU_ JTAGTDO  O JTAG interface  TDO \nMCU_ JTAGTDI  I JTAG interface  TDI \nSD/MMC \nHost \nController  SDMMC [i]_CLK( i=0~2) O sdmmc card clock  \nSDMMC [i]_CMD( i=0~2) I/O sdmmc card command output and response input  \nSDMMC [i] _D[j]( i=0~2) \n(j=0~3) I/O sdmmc card data input and output  \nSDMMC [i]_DETN( i=0~2) I sdmmc  card detect signal, 0 represents presence \nof card  \neMMC \nInterface  EMMC_CLKOUT  O emmc card clock  \nEMMC_CMD  I/O emmc card command output and response input  \nEMMC_D[ i](i=0~7) I/O emmc card data input and output  \nNand Flash  \nInterface  FLASH_ALE  O Flash address latch enable signal  \nFLASH_CLE  O Flash command latch enable signal  \nFLASH_WRN  O Flash write enable and clock signal  \nFLASH_RDN  O Flash read enable and write/read signal  \nFLASH_D [i] (i=0~7)   I/O Flash data inputs/outputs signal  \nFLASH x_DQS I/O Flash data strobe signal  \nFLASH x_RDY  I Flash ready/busy signal  \nFLASH x_CSN[i]=0~1)  O Flash chip enable signal for chip i, i= 0~7 \nFSPI \nController  FSPI_CLK I/O FSPI serial clock  \nFSPI_CSN [i] (i=0) I/O FSPI chip select signal,  low active  \nFSPI_SIO[i] (i=0,3) O FSPI serial data inout  \nI2S1/PCM  \nController  I2S1_MCLK  O I2S/PCM clock source  \nI2S1_ SCLKTX I/O I2S/PCM serial clock  for transmit d ata \nI2S1_ SCLKRX I/O I2S/PCM serial clock  for receive data  \nI2S1_LRCKRX  I/O I2S/PCM left & right channel signal for receiving \nserial data, synchronous left & right channel in \nI2S mode and the beginning of a group of left & \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 ©Rockchip Electronics Co., Ltd.                                                       45  right channels in PCM mode  \nI2S1_LRCKTX  I/O I2S/PCM left & right channel signal for \ntransmitting serial data, synchronous left & right \nchannel in I2S mode and the beginning of a \ngroup of left & right channels in PCM mode  \nI2S1_SDI [i](i=1~3) I I2S/PCM serial data input  \nI2S1_SDO [i](i=1~3) O I2S/PCM serial data ou tput \nI2S2/PCM \nController  I2S2_MCLK  O I2S/PCM clock source  \nI2S2_SCLK RX I/O I2S/PCM serial clock  for receive data  \nI2S2_SCLK TX I/O I2S/PCM serial clock  for transmit d ata \nI2S2_LRCKRX  I/O I2S/PCM left & right channel signal for receiving \nserial data, synchronous left & right channel in \nI2S mode and the beginning of a group of left & \nright channels in PCM mode  \nI2S2_LRCKTX  I/O I2S/PCM left & right channel signal for \ntransmitting serial data, synchronous left & right \nchannel in I2S mode and the beginning of a \ngroup of left & ri ght channels in PCM mode  \nI2S2_SDI  I I2S/PCM serial data input  \nI2S2_SDO  O I2S/PCM serial data ou tput \nI2S3/PCM \nController  I2S3_MCLK  O I2S/PCM clock source  \nI2S3_SCLK  I/O I2S/PCM serial clock  \nI2S3_LRCK  I/O I2S/PCM left & right channel clock, synchronous \nleft & right channel in I2S mode and the \nbeginning of a group of left & right channels in \nPCM mode  \nI2S3_SDI  I I2S/PCM serial data input  \nI2S3_SDO  O I2S/PCM serial data ou tput \nSPDIF  SPDIF_TX  O S/PDIF  data output  \nPDM PDM_CLK  O PDM sampling clock  \nPDM_SDI[ i](i=0~3) I PDM data  \n \nInterface  Pin Name  Dir. Description  \nSmart Card  SCR_CLK  O Smart Card clock  \nSCR_RST  O Smart Card reset  \nSCR_DET I Smart Card detect  \nSCR_IO I/O Smart Card data  \n \nInterface  Pin Name  Dir. Description  \nSPI0 SPI0_CLK I/O SPI serial clock  \nSPI0_CSN[ i](i=0) I/O SPI chip select signal,  low active  \nSPI0_MOSI  I/O SPI serial data  \nSPI0_MISO  I/O SPI serial data  \n \nInterface  Pin Name  Dir. Description  \nSPI1 SPI1_CLK I/O SPI serial clock  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 ©Rockchip Electronics Co., Ltd.                                                       46  SPI1_CSN[ i](i=0,1) I/O SPI chip select signal,  low active  \nSPI1_MOSI  I/O SPI serial data  \nSPI1_MISO  I/O SPI serial data  \n \nInterface  Pin Name  Dir. Description  \nSPI2 SPI2_CLK  I/O SPI serial clock  \nSPI2_CSN[ i](i=0,1) I/O SPI chip select signal,  low active  \nSPI2_MOSI  I/O SPI serial data  \nSPI2_MISO  I/O SPI serial data  \n \nInterface  Pin Name  Dir. Description  \nSPI3 SPI3_CLK  I/O SPI serial clock  \nSPI3_CSN[ i](i=0,1) I/O SPI chip select signal,  low active  \nSPI3_MOSI  I/O SPI serial data  \nSPI3_MISO  I/O SPI serial data  \n \nInterface  Pin Name  Dir. Description  \nPWM PWM0  I/O Pulse Width Modulation input and output  \nPWM1  I/O Pulse Width Modulation  input and  output   \nPWM2  I/O Pulse Width Modulation  input and  output  \nPWM3_IR I/O Pulse Width Modulation  input and  output , used for \nIR application recommended  \nPWM4 I/O Pulse Width Modulation  input and  output  \nPWM5 I/O Pulse Width Modulation  input and  output  \nPWM6 I/O Pulse Width Modulation  input and  output  \nPWM7_IR I/O Pulse Width Modulation  input and  output , used for \nIR application recommended  \nPWM8  I/O Pulse Width Modulation input and output  \nPWM9  I/O Pulse Width Modulation  input and  output   \nPWM10  I/O Pulse Width Modulation  input and  output  \nPWM11 _IR I/O Pulse Width Modulation  input and  output , used for \nIR application recommended  \nPWM12 I/O Pulse Width Modulation  input and  output  \nPWM13 I/O Pulse Width Modulation  input and  output  \nPWM14 I/O Pulse Width Modulation  input and  output  \nPWM15_IR I/O Pulse Width Modulation  input and  output , used for \nIR application recommended  \n \nInterface  Pin Name  Dir. Description  \nI2C I2C[i]_SDA( i=0,1,2,3,4,5)  I/O I2C data  \nI2C[i]_SCL( i=0,1,2,3,4,5)  I/O I2C clock  \n \nInterface  Pin Name  Dir. Description  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 ©Rockchip Electronics Co., Ltd.                                                       47  UART  UART [i]_RX(i=0~9) I UART serial data input  \nUART [i]_TX(i=0~9) O UART serial data output  \nUART [i]_CTS(i=0~9) I UART clear to send modem status input  \nUART [i]_RTS(i=0~9) O UART modem control request to send output  \n \nInterface  Pin Name  Dir. Description  \nGMAC  GMAC 1_CLK I/O RMII REC_CLK output  or GMAC external clock \ninput \nGMAC 1_TXCLK  O RGMII TX clock output  \nGMAC 1_RXCLK  I RGMII RX clock input  \nGMAC 1_MDC  O GMAC management interface clock  \nGMAC 1_MDIO  I/O GMAC  management interface data  \nGMAC 1_TXD i(j=0~3) O GMAC TX data  \nGMAC 1_RXD [j](j=0~3)  I GMAC RX data  \nGMAC 1_TXEN  O GMAC TX data enable  \nGMAC 1_RXDV  I GMAC RX data valid signal  \nGMAC 1_RXER  I GMAC RX error signal  \n \n \nInterface  Pin Name  Dir. Description  \nMIPI_DSI 0 MIPI_ DSI_TX0_D[i]N \n(i=0~3) O MIPI DSI negative differential data line \ntransceiver output  \nMIPI_ DSI_TX0_D[i]P \n(i=0~3) O MIPI DSI positive differential data line transceiver \noutput  \nMIPI_ DSI_TX0_CLKP  O MIPI DSI positive differential clock line \ntransceiver output  \nMIPI_ DSI_TX0_CLKN  O MIPI DSI negative differential clock line \ntransceiver output  \n \nInterface  Pin Name  Dir. Description  \nMIPI_DSI 1 MIPI_ DSI_TX1_D[i]N \n(i=0~3) O MIPI DSI negative differential data line \ntransceiver output  \nMIPI_ DSI_TX1_D[i]P \n(i=0~3) O MIPI DSI positive differential data line transceiver \noutput  \nMIPI_ DSI_TX1_CLKP O MIPI DSI positive differential clock line \ntransceiver output  \nMIPI_ DSI_TX1_CLKN  O MIPI DSI negative differential clock line \ntransceiver output  \n \nInterface  Pin Name  Dir. Description  \nLVDS 0 LVDS_TX 0_D[i]N(i=0~3) O LVDS negative differential data line transceiver \noutput  \nLVDS_TX 0_D[i]P(i=0~3) O LVDS positive differential data line transceiver \noutput  \nLVDS _TX0_CLKP  O LVDS positive differential clock line transceiver \noutput  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 ©Rockchip Electronics Co., Ltd.                                                       48  LVDS _TX0_CLKN  O LVDS negative differential clock line transceiver \noutput  \n \nInterface  Pin Name  Dir. Description  \nMIPI_CSI  MIPI_CSI_D [i]N (i=0~3) I MIPI CSI negative differential data line \ntransceiver output  \nMIPI_CSI_D [i]P (i=0~3) I MIPI CSI positive differential data line transceiver \noutput  \nMIPI_CSI_CLK [i]P(i=0~1) I MIPI CSI positive differential clock line transceiver \noutput  \nMIPI_CSI_CLK [i]N(i=0~1) I MIPI CSI negative differential clock line \ntransceiver output  \n \nInterface  Pin Name  Dir. Description  \n Camera  \nInterface  CIF_CLKIN  I Camera interface input pixel clock  \nCAM_CLKOUT 0 O Camera interface output work clock  \nCAM_CLKOUT 1 O Camera interface output work clock  \nCIF_VSYNC  I Camera interface vertical sync signal  \nCIF_HREF  I Camera interface  horizontal sync signal  \nCIF_D [i](i=0~15) I Camera interface input pixel data  \n \nInterface  Pin Name  Dir. Description  \nPCIe2 PCIE20_REFCLKN  \nPCIE20_REFCLK P I/O 100MHz differential reference clock  for PCIe \nperipheral  \nPCIE20_TXN  \nPCIE20_TXP O PCIe differential data output signals  \nPCIE20_RXN  \nPCIE20_RXP I PCIe differential data input signals  \nPCIE20_BUTTONRSTN  I PCIe Reset request  \nPCIE20_WAKENM0  I/O PCIe wake up  \nPCIE20_PERSTNM0  I PCIe warm reset request  \nPCIE20_CLKREQN  I PCIe clock request from PCIe peripheral  \n \nInterface  Pin Name  Dir. Description  \nUSB 2.0  USB_HOST2 _DP I/O USB 2.0 Data signal DP  \nUSB_HOST2 _DM I/O USB 2.0 Data signal DM  \nUSB_HOST3 _DP I/O USB 2.0 Data signal DP  \nUSB_HOST3 _DM I/O USB 2.0 Data signal DM  \n \n \nInterface  Pin Name  Dir. Description  \nUSB OTG  USB_OTG0 _DP I/O USB 2.0 Data signal DP  \nUSB_OTG0 _DM I/O USB 2.0 Data signal DM  \nUSB_OTG0 _VBUSDET  I Insert  detect  when act as USB device  \nUSB_OTG0 _ID I USB Mini -Receptacle Identifier  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 ©Rockchip Electronics Co., Ltd.                                                       49   \nInterface  Pin Name  Dir. Description  \nUSB3 Host  USB3_HOST1_SSTXP  \nUSB3_ HOST1_SSTXN  O USB 3.0 transmission signal DP/DM , \nUSB3_HOST1_SSRXP  \nUSB3_HOST1_SSRXN  I USB 3.0 receive signal DP/DM  \nUSB3 _HOST1 _DP I/O USB 2.0 Data signal DP  \nUSB3 _HOST1 _DM I/O USB 2.0 Data signal DM  \n \nInterface  Pin Name  Dir. Description  \neDP EDP_TX [i]P(i=0~3) O eDP data lane positive output  \nEDP_TX [i]N(i=0~3) O eDP data lane negative output  \nEDP_AUXP  I/O eDP CH -AUX positive differential output  \nEDP_AUXN  I/O eDP CH -AUX negative differential output  \n \nInterface  Pin Name  Dir. Description  \nHDMI  HDMI_TX _D[i]N(i=0~2) O HDMI negative TMDS differential line driver data \noutput  \nHDMI_X _D[i]P(i=0~2) O HDMI positive TMDS differential line driver data \noutput  \nHDMI_TX_CLKN  O HDMI negative TMDS differential line driver clock \noutput  \nHDMI _TX_CLKP O HDMI positive TMDS differential line driver clock \noutput  \nHDMI _TX_REXT  I/O HDMI reference resistor connection  \nHDMI _TX_HPD IN I/O HDMI hot plug detect signal  \nHDMITX _SDA  I/O I2C data line for HDMI  \nHDMITX_SCL  I/O I2C clock line for HDMI  \nHDMI TX_CEC  I/O HDMI CEC signal  \n \nInterface  Pin Name  Dir. Description  \nISP \nInterface  ISP_FLASHTRIGOUT  O Hold signal for flash light  \nISP_PRELIGHTTRIG  O Hold signal for prelight  \nISP_FLASHTRIGIN  I External flash trigger pulse  \n \nInterface  Pin Name  Dir. Description  \nDDR3 \nInterface  DDR3_ CLKP O Active -high clock signal to the memory device.  \nDDR3_ CLKN O Active -low clock signal to the memory device.  \nDDR3_ CKE O Active -high clock enable signal to the memory \ndevice  \nDDR3_ CSN[i] (i=0,1) O Active -low chip select signal to the memory device.  \nDDR3_ RASn O Active -low row address strobe to the memory \ndevice.  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 ©Rockchip Electronics Co., Ltd.                                                       50  Interface  Pin Name  Dir. Description  \nDDR3_ CASn O Active -low column address strobe to the memory \ndevice.  \nDDR3_ WEn O Active -low write enable strobe to the memory \ndevice.  \nDDR3_ BA[i] (i=0,1,2)  O Bank address signal to the memory device.  \nDDR3_ A[i] (i=0~15)  O Address signal to the memory device.  \nDDR3_ DQ[i] (i=0~ 31) I/O BiDir.al data line to the memory device.  \nDDR3_ DQS[i]_P \n(i=0~ 3) I/O Active -high biDir.al data strobes to the memory \ndevice.  \nDDR3_ DQS[i]_N \n(i=0~ 3) I/O Active -low biDir.al data strobes to the memory \ndevice.  \nDDR3_ DM[i] (i=0~3)  O Active -low data mask signal to the memory device.  \nDDR3_ ODT[i] (i=0,1)  O On-Die Termination output signal for two chip \nselect.  \nDDR3_ RESET n O Reset signal to the memory device  \n \nInterface  Pin Name  Dir. Description  \nDDR4 \nInterface  DDR4_ CLKP O Active -high clock signal to the memory device.  \nDDR4_ CLKN O Active -low clock signal to the memory device.  \nDDR4_ CKE O Active -high clock enable signal to the memory \ndevice  \nDDR4_ CS[i]n (i=0,1) O Active -low chip select signal to the memory device. \nA \nDDR4_ BA[i] (i=0,1)  O Bank address signal to the memory device.  \nDDR4_ BG[i] (i=0,1)  O Bank address signal to the memory device.  \nDDR4_ A[i] (i=0~1 3) O Address signal to the memory device.  \nDDR4_A14_ Wen O Address signal to the memory device/ Active -low \nwrite enable strobe to the memory device.  \nDDR4_A15_ CASn O Address signal to the memory device/ Active -low \ncolumn address strobe to the memory device.  \nDDR4_A16_ RASn O Address signal to the memory device/ Active -low \nrow address strobe to the memory device.  \nDDR4_ DQL_A[i] (i=0~ 7) I/O BiDir.al data line to the memory device.  \nDDR4_ DQH_A[i] (i=0~ 7) I/O BiDir.al data line to the memory device.  \nDDR4_ DQSL_P_A I/O Active -high biDir.al data strobes to the memory \ndevice.  \nDDR4_ DQSL_N_A I/O Active -low biDir.al data strobes to the memory \ndevice.  \nDDR4_ DQSH_P_A I/O Active -high biDir.al data strobes to the memory \ndevice.  \nDDR4_ DQSH_N_A I/O Active -low biDir.al data strobes to the memory \ndevice.  \nDDR4_ DML_A O Active -low data mask signal to the memory device.  \nDDR4_ DMH_A O Active -low data mask signal to the memory device.  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 ©Rockchip Electronics Co., Ltd.                                                       51  Interface  Pin Name  Dir. Description  \nDDR4_ DQL_B[i] (i=0~ 7) I/O BiDir.al data line to the memory device.  \nDDR4_ DQH_B[i] (i=0~ 7) I/O BiDir.al data line to the memory device.  \nDDR4_ DQSL_P_B I/O Active -high biDir.al data strobes to the memory \ndevice.  \nDDR4_ DQSL_N_B I/O Active -low biDir.al data strobes to the memory \ndevice.  \nDDR4_ DQSH_P_B I/O Active -high biDir.al data strobes to the memory \ndevice.  \nDDR4_ DQSH_N_B I/O Active -low biDir.al data strobes to the memory \ndevice.  \nDDR4_ DML_B O Active -low data mask signal to the memory device.  \nDDR4_ DMH_B O Active -low data mask signal to the memory device.  \nDDR4_ ODT[i] (i=0,1)  O On-Die Termination output signal for two chip \nselect.  \nDDR4_ RESET n O Reset signal to the memory device  \n \nInterface  Pin Name  Dir. Description  \nLPDDR3 \nInterface  LPDDR3_ CLKP O Active -high clock signal to the memory device.  \nLPDDR3_ CLKN O Active -low clock signal to the memory device.  \nLPDDR3_ CKE O Active -high clock enable signal to the memory \ndevice  \nLPDDR3_ CS[i]n (i=0,1) O Active -low chip select signal to the memory device. \nAThere are two chip select.  \nLPDDR3_ A[i] (i=0~ 9) O Address signal to the memory device.  \nLPDDR3_ DQ[i] (i=0~ 31) I/O BiDir.al data line to the memory device.  \nLPDDR3_ DQS[i]_P \n(i=0~ 3) I/O Active -high biDir.al data strobes to the memory \ndevice.  \nLPDDR3_ DQS[i]_N \n(i=0~ 3) I/O Active -low biDir.al data strobes to the memory \ndevice.  \nLPDDR3_ DM[i](i=0~3)  O Active -low data mask signal to the memory device.  \nLPDDR3_ ODT[i] (i=0,1)  O On-Die Termination output signal for two chip \nselect.  \n \nInterface  Pin Name  Dir. Description  \nLPDDR4 \n/LPDDR4X  \nInterface  LPDDR4_ CLKP_A O Active -high clock signal to the memory device.  \nLPDDR4_ CLKN_A O Active -low clock signal to the memory device.  \nLPDDR4_ CKE0_A O Active -high clock enable signal to the memory \ndevice  \nLPDDR4_ CKE1_A O Active -high clock enable signal to the memory \ndevice  \nLPDDR4_ CS[i]n_A (i=0,1) O Active -low chip select signal to the memory device. \nAThere are two chip select.  \nLPDDR4_ A[i] (i=0~15)  O Address signal to the memory device.  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 ©Rockchip Electronics Co., Ltd.                                                       52  Interface  Pin Name  Dir. Description  \nLPDDR4_ DQ[i]_A \n(i=0~ 15) I/O BiDir.al data line to the memory device.  \nLPDDR4_ DQS[i]P_A \n(i=0,1) I/O Active -high biDir.al data strobes to the memory \ndevice.  \nLPDDR4_ DQS[i]N_A \n(i=0,1) I/O Active -low biDir.al data strobes to the memory \ndevice.  \nLPDDR4_ DM[i](i=0~3)  O Active -low data mask signal to the memory device.  \nLPDDR4_ ODT[i]_CA_A  \n(i=0,1)  O On-Die Termination output signal for two chip \nselect.  \nLPDDR4_ CLKP_B O Active -high clock signal to the memory device.  \nLPDDR4_ CLKN_B O Active -low clock signal to the memory device.  \nLPDDR4_ CKE0_B O Active -high clock enable signal to the memory \ndevice  \nLPDDR4_ CKE1_B O Active -high clock enable signal to the memory \ndevice  \nLPDDR4_ CS[i]n_B (i=0,1) O Active -low chip select signal to the memory device.  \nLPDDR4_B [i] (i=0~15)  O Address signal to the memory device.  \nLPDDR4_ DQ[i]_B \n(i=0~ 15) I/O BiDir.al data line to the memory device.  \nLPDDR4_ DQS[i]P_B \n(i=0,1) I/O Active -high biDir.al data strobes to the memory \ndevice.  \nLPDDR4_ DQS[i]N_B \n(i=0,1) I/O Active -low biDir.al data strobes to the memory \ndevice.  \nLPDDR4_ DM[i] (i=0~3)  O Active -low data mask signal to the memory device.  \nLPDDR4_ ODT[i]_CA_B  \n(i=0,1)  O On-Die Termination output signal for two chip \nselect.  \nLPDDR4_ RESET n O Reset signal to the memory device  \n \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 ©Rockchip Electronics Co., Ltd.                                                       53  Chapter 3  Electrical Specification  \n3.1 Absolute Ratings  \nThe below table provides the absolute ratings.  \nAbsolute maximum ratings specify the values beyond which the device may be damaged \npermanently. Long -term exposure to absolute maximum ratings conditions may affect \ndevice reliability.  \nAbsolute minimum ratings specify the values beyond which the device may be damaged \npermanently. Long -term exposure to absolute minimum ratings conditions may affect \ndevice reliability.  \nTable 3-1 Absolute ratings  \nParameters  Related Power Group  Min Max Unit \nSupply voltage for CPU  VDD_ CPU -0.3 1.2 V \nSupply voltage for GPU  VDD_GPU  -0.3 1.2 V \nSupply voltage for NPU  VDD_NPU  -0.3 1.2 V \nSupply voltage for core logic  VDD_LOGIC  -0.3 1.1 V \n0.9V supply voltage  PMU_VDD_LOGIC_0V9  \nPMUPLL_AVDD_0V9  \nUSB_AVDD2 _0V9 \nUSB_AVDD1 _0V9 \nMULTI_PHY_AVDD_0V9  \nMIPI_CSI_RX_AVDD_0V9  \nMIPI_DSI_TX0/LVDS_TX0_AVDD_0V9  \nMIPI_DSI_TX 1_AVDD_1V8  \nEDP_TX_AVDD_0V9  \nHDMI_TX_AVDD_0V9  -0.3 1.1 V \n1.8V supply voltage  PMUPLL_AVDD_1V8  \nSYSPLL_AVDD_1V8  \nMULTI_PHY_AVDD_1V8  \nUSB_AVDD2 _1V8 \nUSB_AVDD1 _1V8 \nMULTI_PHY_AVDD_1V8  \nMIPI_CSI_RX_AVDD_1V8  \nMIPI_DSI_TX0/LVDS_TX0_AVDD_1V8  \nMIPI_DSI_TX 1_AVDD_1V8  \nEDP_TX_AVDD_1V8  \nHDMI_TX_AVDD_1V8  \nOTP_VCC_1V8  -0.3 1.98 V \n3.3V supply voltage  USB_AVDD2 _3V3 \nUSB_AVDD1 _3V3 -0.3 3.63 V \nSupply voltage for DDR IO  DDRPHY_VDDQ  -0.3 1.65 V \nStorage Temperature  Tstg -40 125 ℃ \nMax Conjunction Temperature  Tj NA 125 ℃ \n \n  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 ©Rockchip Electronics Co., Ltd.                                                       54  3.2 Recommended Operating Condition  \nFollowing t able describes the recommended operating condition.  \nTable 3-2 Recommended operating condition  \nParameters  Symbol  Min Typ Max Unit \nVoltage for CPU  VDD_CPU  0.81 0.9 NA V \nVoltage for GPU  VDD_GPU  0.81 0.9 NA V \nVoltage for NPU VDD_NPU  0.81 0.9 NA V \nVoltage for core logic  VDD_LOGIC  0.81 0.9 0.99 V \nVoltage for PMU  PMU_VDD_LOGIC_0V9  0.81 0.9 0.99 V \nPMUIO1 GPIO Power  PMUIO1  2.97 3.3 3.63 V \nDigital GPIO Power (3.3V/1.8V)② VCCIO1, VCCIO2, VCCIO3, \nVCCIO4VCCIO5, VCCIO6 , VCCIO7,  \nPMUIO2  2.97 \n1.62 3.3 \n1.8 3.63 \n1.98 V \nDDR3 IO VDDQ /VDDQL  power  DDRPHY _VDDQ /DDRPHY_VDDQL  1.425  1.5 1.575  V \nDDR3L IO VDDQ /VDDQL  Power  DDRPHY _VDDQ /DDRPHY_VDDQL  1.283  1.35 1.417  V \nLPDDR3 IO VDDQ /VDDQL  Power  DDRPHY _VDDQ /DDRPHY_VDDQL  0.994  1.2 1.3 V \nDDR4 IO VDDQ /VDDQL  Power  DDRPHY _VDDQ /DDRPHY_VDDQL  0.994  1.2 1.3 V \nLPDDR4 IO  VDDQ /VDDQL  Power  DDRPHY _VDDQ /DDRPHY_VDDQL  1.0 1.1 1.21 V \nLPDDR4X IO  VDDQ  Power  DDRPHY_VDDQ  1.0 1.1 1.21 V \nLPDDR4X IO  VDDQ L Power  DDRPHY_VDDQL  0.54 0.6 0.66 V \nPMU PLL Analog  Power (0.9V)  PMUPLL_AVDD_0V9  0.81 0.9 0.99 V \nPMU PLL Analog Power (1.8V)  PMUPLL_AVDD_1V8  1.62 1.8 1.98 V \nSystem PLL Analog  Power (0.9V)  SYSPLL_AVDD_0V9  0.81 0.9 0.99 V \nSystem PLL Analog Power (1.8V)  SYSPLL_AVDD_1V8  1.62 1.8 1.98 V \nUSB 2.0 Analog Power (0.9V)  USB_AVDD2 _0V9 0.81 0.9 0.99 V \nUSB 2. 0 Analog Power (1.8V)  USB_AVDD2 _1V8 1.62 1.8 1.98 V \nUSB 2.0 Analog Power (3.3V)  USB_AVDD2 _3V3 2.97 3.3 3.63 V \nUSB 3.0 Analog Power (0.9V)  USB_AVDD1 _0V9 0.81 0.9 0.99 V \nUSB 3.0 Analog Power (1.8V)  USB_AVDD1 _1V8 1.62 1.8 1.98 V \nUSB 3.0 Analog Power (3.3V)  USB_AVDD1 _3V3 2.97 3.3 3.63 V \nMulti-phy Analog Power (0.9V)  MULTI_PHY_AVDD_0V9  0.81 0.9 0.99 V \nMulti-phy Analog Power (1.8V)  MULTI_PHY_AVDD_1V8  1.62 1.8 1.98 V \nMIPI CSI Analog Power( 0.9V) MIPI_CSI_RX_AVDD_0V9  0.81 0.9 0.99 V \nMIPI CSI Analog Power( 1.8V) MIPI_CSI_RX_AVDD_1V8  1.62 1.8 1.98 V \nMIPI DSI  Analog Power(0.9V)  MIPI_DSI_TX0/LVDS_TX0_AVDD_0V9  0.81 0.9 0.99 V \nMIPI DSI  Analog Power (1.8V)  MIPI_DSI_TX0/LVDS_TX0_AVDD_1V8  1.62 1.8 1.98 V \nMIPI DSI  Analog Power(0.9V)  MIPI_DSI_TX1_AVDD_0V9  0.81 0.9 0.99 V \nMIPI DSI  Analog Power (1.8V)  MIPI_DSI_TX1_AVDD_1V8  1.62 1.8 1.98 V \neDP Analog Power(0.9V)  EDP _TX_AVDD_0V9  0.81 0.9 0.99 V \neDP Analog Power (1.8V)  EDP _TX_AVDD_1V8  1.62 1.8 1.98 V \nHDMI  Analog Power(0.9V)  HDMI_TX_AVDD_0V9  0.81 0.9 0.99 V \nHDMI  Analog Power (1.8V)  HDMI_TX_AVDD_1V8  1.62 1.8 1.98 V \nSARADC Analog Power( 1.8V) SARADC_AVDD_1V8  1.62 1.8 1.98 V \nOTP Analog Power( 1.8V) OTP_VCC_1V8  1.62 1.8 1.98 V \nOSC input clock frequency   NA 24 NA MHz \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 ©Rockchip Electronics Co., Ltd.                                                       55  Parameters  Symbol  Min Typ Max Unit \nMax CPU frequency   NA NA 1.8 GHz \nMax GPU fr equency   NA NA 800 MHz \nMax NPU frequency   NA NA 1.0 GHz \nAmbient Operating Temperature  TA 0 NA 80 ℃ \nNotes:  \n① Symbol name is same as the pin name in the io descriptions  \n② The power configuration of all GPIOs should be matched with the actual power supply,   \nOtherwise  it may cause GPIO overvoltage damage, please refer to the Hardware Design Guide for \ndetails  \n \n3.3 DC Characteristics  \nTable 3-3 DC Characteristics  \nParameters  Symbol  Min Typ Max Unit \nDigital GPIO  \n@3.3V  Input Low Voltage  Vil -0.3 NA 0.8 V \nInput High Voltage  Vih 2.0 NA VCC+0.3 V \nOutput Low Voltage  Vol -0.3 NA 0.4 V \nOutput High Voltage  Voh 2.4 NA VCC+0.3 V \nPullup Resistor  Rpu 16 NA 43 Kohm  \nPulldown Resistor  Rpd 16 NA 43 Kohm  \nDigital GPIO  \n@1.8V  Input Low Voltage  Vil -0.3 NA 0.35*VCC V \nInput High Voltage  Vih 0.65*VCC NA VCC+0.3 V \nOutput Low Voltage  Vol -0.3 NA 0.4 V \nOutput High Voltage  Voh 1.4 NA VCC+0.3 V \nPullup Resistor  Rpu 16 NA 43 Kohm  \nPulldown Resistor  Rpd 16 NA 43 Kohm  \n \n \nParameters  Symbol  Min Typ Max Unit \nDDR IO  \n@DDR3 mode  Input High Voltage  Vih_ddr  Vref+0.1  NA DDRPHY_VDD\nQ V \nInput Low Voltage  Vil_ddr  VSSQ  NA Vref-0.1 V \noutput impedence  Rtt 20 NA 60 Ohm \nDDR IO  \n@DDR3L mode  Input High Voltage  Vih_ddr  Vref+0.1  NA DDRPHY_VDD\nQ V \nInput Low Voltage  Vil_ddr  VSSQ  NA Vref-0.1 V \noutput impedence  Rtt 20 NA 60 Ohm \n \nDDR IO  \n@DDR4 mode  Input High Voltage  Vih_ddr  Vref+0.1  NA DDRPHY_VDD\nQ V \nInput Low Voltage  Vil_ddr  VSSQ  NA Vref-0.1 V \noutput impedence  Rtt 20 NA 60 Ohm \nDDR IO @ \nLPDDR3 mode  Input High Voltage  Vih_ddr  Vref+0.1  NA DDRPHY_VDD\nQ V \nInput Low Voltage  Vil_ddr  VSSQ  NA Vref-0.1 V \noutput impedence  Rtt 20 NA 60 Ohm \nDDR IO  \n@LPDDR4 mode  Input High Voltage  Vih_ddr  Vref+0.1  NA DDRPHY_VDD\nQ V \nInput Low Voltage  Vil_ddr  VSSQ  NA Vref-0.1 V \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 ©Rockchip Electronics Co., Ltd.                                                       56  Parameters  Symbol  Min Typ Max Unit \n output impedence  Rtt 20 NA 60 Ohm \nDDR IO  \n@LPDDR4X \nmode  Input High Voltage  Vih_ddr  Vref+0.1  NA DDRPHY_VDD\nQL V \nInput Low Voltage  Vil_ddr  VSSQ  NA Vref-0.1 V \noutput impedence  Rtt 20 NA 60 Ohm \n \nParameters  Symbol  Min Typ Max Unit \nLVDS  Output High Voltage  Voh NA NA 1.475 V \nOutput Low Voltage  Vol 925 NA NA mV \nOutput differential voltage  |VOD|  250 NA 400 mV \nOutput offset voltage  Vos 1125  NA 1275  mV \nOutput impedance, single ended  Ro 40 NA 140 Ω \nRo mismatch between A & B  ΔRo NA NA 10 % \nChange in |Vod| between 0 and 1  |ΔVod|  NA NA 25 mV \nChange in Vod between 0 and 1  ΔVos  NA NA 25 mV \n \n \nParameters  Symbol  Min Typ Max Unit \nMIPI Output High Voltage  Voh 1.08 1.2 1.32 V \nOutput Low Voltage  Vol -50 NA 50 mV \nHS TX static Common -mode voltage  VCMTX  150 200 250 mV \nVCMTX mismatch when output is Differential -1 \nor Differential -0   |ΔVCMTX(1,0)|  NA NA 5 mV \nHS transmit differential voltage  |VOD|  140 200 270 mV \nVOD mismatch when output is Differential -1 or \nDifferential -0 |ΔVOD|  NA NA 14 mV \nHS output high voltage  VOHHS  NA NA 360 mV \nSingle ended output impedance  ZOS 40 50 62.5 Ω \nSingle ended output impedance mismatch  ΔZOS  NA NA 10 % \n \n3.4 Electrical Characteristics for General IO  \nTable 3-4 Electrical Characteristics for Digital General IO  \nParameters  Symbol  Test condition  Min Typ Max Unit \nDigital GPIO  \n@3.3V  Input leakage current  Ii Vin = 3.3V or 0V  NA NA 10 uA \nTri-state output leakage \ncurrent  Ioz Vout = 3.3V or 0V  NA NA 10 uA \nHigh level input current  Iih Vin = 3.3V, pulldown \ndisabled  NA NA 10 uA \nVin = 3.3V, pulldown \nenabled  NA NA 10 uA \nLow level input current  Iil Vin = 0V, pullup \ndisabled  NA NA 10 uA \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 ©Rockchip Electronics Co., Ltd.                                                       57  Parameters  Symbol  Test condition  Min Typ Max Unit \nVin = 0V, pullup \nenabled  NA NA 10 uA \nDigital GPIO  \n@1.8V  Input leakage current  Ii Vin = 1.8V or 0V  NA NA 10 uA \nTri-state output leakage \ncurrent  Ioz Vout = 1.8V or 0V  NA NA 10 uA \nHigh level input current  Iih Vin = 1.8V, pulldown \ndisabled  NA NA 10 uA \nVin = 1.8V, pulldown \nenabled  NA NA 10 uA \nLow level input current  Iil Vin = 0V, pullup \ndisabled  NA NA 10 uA \nVin = 0V, pullup \nenabled  NA NA 10 uA \n \n3.5 Electrical Characteristics for PLL  \nTable 3-5 Electrical Characteristics for  Frac  PLL  \nParameters  Symbol  Test condition  Min Typ Max Unit \n Input clock \nfrequency(Frac)  Fin Fin = FREF @ 1.8V/0.99V 1 NA 1200 MHz \nVCO operating range  Fvco Fvco = Fref  * FBDIV  \n @3.3V/ 0.99V 950 NA 3800 MHz \nOutput clock \nfrequency  Fout Fout = Fvco/POSTDIV  \n@3.3V/ 0.99V 19 NA 3800 MHz \nLock time  Tlt   @ 3.3V/ 0.99V,  \nFREF=24M,REFDIV=1  NA 250 500 Input \nclock \ncycles  \n \nTable 3-6 Electrical Characteristics for Int -PLL  \nParameters  Symbol  Test condition  Min Typ Max Unit \n Input clock \nfrequency(Frac)  Fin Fin = FREF @1.8V/0.99V  10 NA 800 MHz \nVCO operating range  Fvco Fvco = Fref * FBDIV  \n @3.3V/0.99V  475 NA 1900 MHz \nOutput clock \nfrequency  Fout Fout = Fvco/POSTDIV  \n@3.3V/0.99V  9 NA 1900 MHz \nLock time  Tlt   @ 3.3V/0.99V,  \nFREF=24M,REFDIV=1  NA 1000 1500 Input \nclock \ncycles  \nNotes:    \n① REFDIV is the input divider value;  \n② FBDIV is the feedback divider value;  \n③ POSTDIV is the output divider value  \n  \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 ©Rockchip Electronics Co., Ltd.                                                       58   \n3.6 Electrical Characteristics for USB 2.0 Interface  \nTable 3-7 Electrical Characteristics for USB 2.0 Interface  \nParameters  Symbol  Test condition  Min Typ Max Unit \nTransmitter  \nOutput resistance  ROUT  Classic mode (Vout = 0 or \n3.3V)  40.5 45 49.5 ohm \nHS mode (Vout = 0 to \n800mV)  40.5 45 49.5 ohm \nOutput Capacitance  COUT  seen from D+ or D - NA NA 3 pF \nOutput Common Mode Voltage  VM Classic (LS/FS) mode  1.45 1.65 1.85 V \nHS mode  0.175  0.2 0.225  V \nDifferential output signal high  VOH Classic (LS/FS); Io=0mA  2.97 3.3 3.63 V \nClassic (LS/FS); Io=6mA  2.2 NA NA V \nHS mode; Io=0mA  360 400 440 mV \nDifferential output signal low  VOL Classic (LS/FS); Io=0mA  -0.33 0 0.33 V \nClassic (LS/FS); Io=6mA  NA 0.3 0.8 V \nHS mode; Io=0mA  -40 0 40 mV \nReceiver  \nReceiver sensitivity  RSENS  Classic mode  NA +-250 NA mV \nHS mode  NA +-25 NA mV \nReceiver common mode  RCM Classic mode  0.8 1.65 2.5 V \nHS mode (differential and \nsquelch comparator)  0.1 0.2 0.3 V \nHS mode (disconnect \ncomparator)  0.5 0.6 0.7 V \nInput capacitance (seen at D+ or \nD-)     NA NA 3 pF \nSquelch threshold    100 112 150 mV \nDisconnect threshold     570 590 625 mV \nHigh input level  VIH  0.6 NA NA V \nLow input level  VIL  NA NA 0.2 V \n \n3.7 Electrical Characteristics for DDR IO  \nTable 3-8 Electrical Characteristics for DDR IO  \nParameters  Symbol  Test condition  Min Typ Max Unit \nDDR IO  \n@DDR3 mode  Input leakage current     @ 1.5V , 125 ℃ -80 NA 6 uA \nDDR IO  \n@DDR3L mode  Input leakage current     @ 1.35V , 125 ℃ -65 NA 5 uA \nDDR IO  \n@DDR4 mode  Input leakage current   @ 1.2V , 125 ℃ -50 NA 4 uA \nDDR IO  \n@LPDDR3 mode  Input leakage current     @ 1.2V , 125 ℃ -50 NA 4 uA \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 ©Rockchip Electronics Co., Ltd.                                                       59  Parameters  Symbol  Test condition  Min Typ Max Unit \nDDR IO  \n@LPDDR4 mode  Input leakage current     @ 1.1V , 125 ℃ -45 NA 3.5 uA \nDDR IO  \n@LPDDR 4X mode  Input leakage current     @ 0.6V , 125 ℃ -20 NA 1.5 uA \n3.8 Electrical Characteristics for TSADC \nTable 3-9 Electrical Characteristics for TSADC  \nParameters  Symbol  Test condition  Min Typ Max Unit \nTemperature Resolution    NA ±5 NA ℃ \nTemperature Range    -20 NA 120 ℃ \n3.9 Electrical Characteristics for MIPI DSI  \nTable 3-10 Electrical Characteristics for MIPI DSI  \nParameters  Symbol  Test condition  Min Typ Max Units  \nCommon -mode variations above \n450 MHz  ΔVcmtx(HF)   NA NA 15 mVrms  \nCommon -mode variations between \n50MHz – 450MHz  ΔVcmtx(LF)   NA NA 25 mVpeak  \n20%-80% rise time and fall time  Tr and Tf   NA NA 0.3 UI \n10 NA NA ps \n3.10  Electrical Characteristics for MIPI CSI \nTable 3-11 Electrical Characteristics for MIPI CSI \nParameters  Symbol  Test condition  Min Typ Max Units  \nCommon -mode interference beyond \n450 MHz  ΔVcmrx(HF)   NA NA 100 mV \nCommon -mode interference 50MHz -\n450MHz  ΔVcmrx(LF)   NA NA 50 mV \nCommon -mode termination  Ccm  NA NA 60 pF \nInput pulse rejection  Espike   NA NA 300 V.ps \nMinimum pulse width response  Tmin-rx  20 NA NA ns \nPeak interference amplitude  Vint  NA NA 200 mV \nInterference frequency  Fint  450 NA NA MHz \n \n3.11  Electrical Characteristics for HDMI  \nTable 3-12 Electrical Characteristics for HDMI  \nParameters  Symbol  Test condition  Min Typ Max Unit \nDifferential output signal rise time  tR 20~80%  \nRL=50Ω  75 NA NA ps \ntR_DATA  20~80%  \nRL=50Ω  42.5 NA NA ps \ntR_CLOCK  20~80%  \nRL=50Ω  75 NA NA ps \nDifferential output signal fall time  tF 20~80%  75 NA NA ps \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 ©Rockchip Electronics Co., Ltd.                                                       60  Parameters  Symbol  Test condition  Min Typ Max Unit \nRL=50Ω  \ntF_DATA  20~80%  \nRL=50Ω  42.5 NA NA ps \ntF_CLOCK  20~80%  \nRL=50Ω  75 NA NA ps \n \n3.12  Electrical Characteristics for multi -PHY \nTable 3-13 Electrical Characteristics for PCIe  PHY  \nParameters  Symbol  Condition  Min Typ Max Unit \nTransmitter  \nDifferential p -pTx voltage swing  VTX-DIFF-PP  0.8 NA 1.2 V \nLow power differential p -p Tx \nvoltage swing  VTX-DIFF-PP-LOW  0.4 NA 1.2 V \nTx de -emphasis level ratio  RTX-DIFF-DC  80 NA 120 ohm \nSingle Ended Output Resistance \nMatching  RTX-DC-OFFSET  NA NA 5 % \nThe amount of voltage change \nallowed during Receiver \nDetection  VTX-RCV-DETECT  NA NA 600 mV \nOutput rising time for 20% to \n80% Tr  25 NA NA ps \nOutput falling time for 20% to \n80% Tf  25 NA NA ps \nAC Coupling \nCapacitor(USB3.0/PCIE 2.1) CTX  75 NA 200 nF \nAC Coupling Capacitor(SATA 3.0) CTX  6 NA 12 nF \n \nUnit Interval  UI  399.88  NA 400.12  ps \nInput Voltage Swing  Vrxdpp -c  250 NA 1200 mV \nInput differential impedance  Rrxd-c  80 NA 120 ohm \nSingle Ended input Resistance \nMatching  Trxd-c-ms  NA NA 5 % \nRK3566  Datasheet                                                   Rev 1.2 \nCopyright 20 22 ©Rockchip Electronics Co., Ltd.                                                       61  Chapter 4  Thermal Management  \n4.1 Overview  \nFor reliability and operability concerns, the absolute maximum junction temperature has to \nbe below 125 ℃. \n4.2 Package Thermal Characteristics  \nTable 4 -1 provides the thermal resistance characteristics for the package used on the SoC . \nThe resulting simulation data f or reference only, please prevail in kind test . \nTable 4-1 Thermal Resistance Characteristics  \nParameter  Symbol  Typical  Unit \nJunction -to-ambient thermal resistance  𝜽𝑱𝑨 20.728  (℃/𝑾) \nJunction -to-board thermal resista nce 𝜽𝑱𝑩 17.74  (℃/𝑾) \nJunction -to-case thermal resistance  𝜽𝑱𝑪 1.544  (℃/𝑾) \n \nNote: The testing PCB  is 4 layers, 114.3 mmx101.6mm, 1.6mm thickness, Ambient \ntemperature is 25 ℃. \n \n'}]
!==============================================================================!
### Rockchip RK3566 Summary

#### Key Specifications:
- **Voltage Ratings:**
  - Supply voltage for CPU, GPU, NPU: 0.81V to 1.2V
  - Core logic voltage: 0.81V to 0.99V
  - DDR IO voltage: 1.425V to 1.575V (DDR3), 1.283V to 1.417V (DDR3L), 0.994V to 1.3V (LPDDR3/LPDDR4), 1.0V to 1.21V (LPDDR4X)
  
- **Current Ratings:**
  - Maximum CPU frequency: 1.8 GHz
  - Maximum GPU frequency: 800 MHz
  - Maximum NPU frequency: 1.0 GHz

- **Power Consumption:**
  - Power management unit with multiple voltage domains for efficient power management.
  
- **Operating Temperature Range:**
  - Ambient Operating Temperature: 0°C to 80°C
  - Storage Temperature: -40°C to 125°C

- **Package Type:**
  - FCCSP565L (15.5mm x 14.4mm)

- **Special Features:**
  - Quad-core ARM Cortex-A55 CPU
  - Integrated Neural Processing Unit (NPU) with up to 1 TOPS performance
  - Support for various memory types (DDR3/DDR4/LPDDR3/LPDDR4/LPDDR4X)
  - High-performance video codec supporting 4K@60fps decoding
  - Multiple connectivity options including USB 2.0, USB 3.0, PCIe, and HDMI

- **Moisture Sensitive Level (MSL):**
  - Not specified in the provided data.

#### Component Description:
The **RK3566** is a high-performance, low-power quad-core application processor designed primarily for personal mobile internet devices and AI IoT applications. It features a quad-core ARM Cortex-A55 CPU, which is optimized for energy efficiency while delivering robust processing capabilities. The processor integrates a Neural Processing Unit (NPU) for AI tasks, a powerful GPU for graphics rendering, and supports various multimedia codecs for video processing.

#### Typical Applications:
The RK3566 is suitable for a wide range of applications, including:
- **Personal Mobile Internet Devices:** Tablets, smart displays, and other portable devices that require efficient processing and multimedia capabilities.
- **AI and IoT Equipment:** Devices that leverage AI for tasks such as image recognition, voice processing, and smart home automation.
- **Multimedia Processing:** Applications requiring high-definition video playback and encoding, such as media players and smart TVs.
- **Embedded Systems:** Used in various embedded applications where performance and power efficiency are critical.

This processor is designed to meet the demands of modern applications, providing a balance of performance, power efficiency, and multimedia capabilities.