# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do fig_7_5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/fig_7_5_bc {C:/Users/czhe/Downloads/digital_design/fig_7_5_bc/fig_7_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:16 on Nov 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/fig_7_5_bc" C:/Users/czhe/Downloads/digital_design/fig_7_5_bc/fig_7_5.v 
# -- Compiling module fig_7_5
# -- Compiling module sr_latch
# 
# Top level modules:
# 	fig_7_5
# End time: 16:35:16 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/fig_7_5_bc/fig_7_5_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:25 on Nov 15,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/fig_7_5_bc/fig_7_5_tb.v 
# -- Compiling module fig_7_5_tb
# 
# Top level modules:
# 	fig_7_5_tb
# End time: 16:35:25 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.fig_7_5_tb
# vsim work.fig_7_5_tb 
# Start time: 16:35:30 on Nov 15,2019
# Loading work.fig_7_5_tb
# Loading work.fig_7_5
# Loading work.sr_latch
add wave -position insertpoint  \
sim:/fig_7_5_tb/cs \
sim:/fig_7_5_tb/wr_data \
sim:/fig_7_5_tb/rd_wr \
sim:/fig_7_5_tb/rd_data
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/fig_7_5_bc/fig_7_5_tb.v(25)
#    Time: 90 ps  Iteration: 0  Instance: /fig_7_5_tb
# 1
# Break in Module fig_7_5_tb at C:/Users/czhe/Downloads/digital_design/fig_7_5_bc/fig_7_5_tb.v line 25
# End time: 16:35:58 on Nov 15,2019, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
