#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri May 24 14:42:25 2024
# Process ID: 2432
# Log file: D:/Gul Bahar Data/FPGAs/XILINX ISE/Wishbone Bus/Wishboneinterface/planAhead_run_1/planAhead.log
# Journal file: D:/Gul Bahar Data/FPGAs/XILINX ISE/Wishbone Bus/Wishboneinterface/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {D:/Gul Bahar Data/FPGAs/XILINX ISE/Wishbone Bus/Wishboneinterface/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
