Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 20 21:39:46 2021
| Host         : DESKTOP-LEJH40V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_all_timing_summary_routed.rpt -pb project_all_timing_summary_routed.pb -rpx project_all_timing_summary_routed.rpx -warn_on_violation
| Design       : project_all
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 295 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[0]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[10]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[1]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[2]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[3]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[4]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[5]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[6]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[7]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[8]/Q (HIGH)

 There are 295 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 851 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 26 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.154        0.000                      0                   56        0.096        0.000                      0                   56        3.000        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         15.154        0.000                      0                   56        0.179        0.000                      0                   56        9.500        0.000                       0                    28  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       15.156        0.000                      0                   56        0.179        0.000                      0                   56        9.500        0.000                       0                    28  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         15.154        0.000                      0                   56        0.096        0.000                      0                   56  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       15.154        0.000                      0                   56        0.096        0.000                      0                   56  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.154ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.890ns (21.671%)  route 3.217ns (78.329%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.653     3.194    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  v2/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y101        FDRE                                         r  v2/v_cnt_reg[3]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y101        FDRE (Setup_fdre_C_R)       -0.524    18.348    v2/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 15.154    

Slack (MET) :             15.154ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.890ns (21.671%)  route 3.217ns (78.329%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.653     3.194    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  v2/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y101        FDRE                                         r  v2/v_cnt_reg[4]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y101        FDRE (Setup_fdre_C_R)       -0.524    18.348    v2/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 15.154    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.222%)  route 3.115ns (77.778%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.551     3.092    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.495    18.474    v2/CLK
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism              0.480    18.955    
                         clock uncertainty           -0.084    18.871    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.524    18.347    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.347    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.222%)  route 3.115ns (77.778%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.551     3.092    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.495    18.474    v2/CLK
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[7]/C
                         clock pessimism              0.480    18.955    
                         clock uncertainty           -0.084    18.871    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.524    18.347    v2/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         18.347    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.266ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.282%)  route 3.104ns (77.718%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.540     3.082    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y102        FDRE (Setup_fdre_C_R)       -0.524    18.348    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 15.266    

Slack (MET) :             15.266ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.282%)  route 3.104ns (77.718%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.540     3.082    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[6]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y102        FDRE (Setup_fdre_C_R)       -0.524    18.348    v2/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 15.266    

Slack (MET) :             15.266ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.282%)  route 3.104ns (77.718%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.540     3.082    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[8]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y102        FDRE (Setup_fdre_C_R)       -0.524    18.348    v2/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 15.266    

Slack (MET) :             15.266ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.282%)  route 3.104ns (77.718%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.540     3.082    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[9]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y102        FDRE (Setup_fdre_C_R)       -0.524    18.348    v2/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 15.266    

Slack (MET) :             15.929ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.766ns (20.776%)  route 2.921ns (79.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.136     2.774    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y102        FDRE (Setup_fdre_C_CE)      -0.169    18.703    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.703    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 15.929    

Slack (MET) :             15.929ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.766ns (20.776%)  route 2.921ns (79.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.136     2.774    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[6]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y102        FDRE (Setup_fdre_C_CE)      -0.169    18.703    v2/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.703    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 15.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_de_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.247ns (46.234%)  route 0.287ns (53.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  v2/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.287    -0.163    v2/h_addr[9]
    SLICE_X55Y100        LUT6 (Prop_lut6_I1_O)        0.099    -0.064 r  v2/h_de_i_1/O
                         net (fo=1, routed)           0.000    -0.064    v2/h_de0
    SLICE_X55Y100        FDRE                                         r  v2/h_de_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.828    -0.844    v2/CLK
    SLICE_X55Y100        FDRE                                         r  v2/h_de_reg/C
                         clock pessimism              0.509    -0.335    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.092    -0.243    v2/h_de_reg
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.168%)  route 0.171ns (47.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.565    -0.599    v2/CLK
    SLICE_X55Y99         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  v2/h_cnt_reg[6]/Q
                         net (fo=13, routed)          0.171    -0.288    v2/h_addr[6]
    SLICE_X56Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.243 r  v2/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    v2/p_0_in__0[10]
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836    -0.837    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[10]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.121    -0.441    v2/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.744%)  route 0.160ns (46.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.605    v2/CLK
    SLICE_X51Y103        FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  v2/v_cnt_reg[0]/Q
                         net (fo=23, routed)          0.160    -0.304    v2/v_addr[0]
    SLICE_X50Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  v2/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    v2/p_0_in__1[5]
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829    -0.844    v2/CLK
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.120    -0.472    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.210ns (33.470%)  route 0.417ns (66.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.417    -0.017    v2/h_cnt_reg_n_0_[1]
    SLICE_X56Y100        LUT5 (Prop_lut5_I1_O)        0.046     0.029 r  v2/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.029    v2/p_0_in__0[4]
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    v2/CLK
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[4]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.131    -0.203    v2/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.605    v2/CLK
    SLICE_X51Y103        FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  v2/v_cnt_reg[1]/Q
                         net (fo=23, routed)          0.099    -0.378    v2/v_addr[1]
    SLICE_X51Y103        LUT6 (Prop_lut6_I3_O)        0.099    -0.279 r  v2/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    v2/v_cnt[2]_i_1_n_0
    SLICE_X51Y103        FDRE                                         r  v2/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829    -0.844    v2/CLK
    SLICE_X51Y103        FDRE                                         r  v2/v_cnt_reg[2]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X51Y103        FDRE (Hold_fdre_C_D)         0.092    -0.513    v2/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.363%)  route 0.417ns (66.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.417    -0.017    v2/h_cnt_reg_n_0_[1]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.045     0.028 r  v2/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.028    v2/p_0_in__0[3]
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    v2/CLK
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[3]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.120    -0.214    v2/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.175    -0.259    v2/h_cnt_reg_n_0_[1]
    SLICE_X56Y99         LUT3 (Prop_lut3_I0_O)        0.043    -0.216 r  v2/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    v2/p_0_in__0[2]
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836    -0.837    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[2]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.131    -0.467    v2/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.964%)  route 0.133ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.604    v2/CLK
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  v2/h_cnt_reg[4]/Q
                         net (fo=12, routed)          0.133    -0.324    v2/h_addr[4]
    SLICE_X56Y100        LUT6 (Prop_lut6_I0_O)        0.098    -0.226 r  v2/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    v2/p_0_in__0[5]
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    v2/CLK
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[5]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.121    -0.483    v2/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.175    -0.259    v2/h_cnt_reg_n_0_[1]
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  v2/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    v2/p_0_in__0[1]
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836    -0.837    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.120    -0.478    v2/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.272%)  route 0.186ns (46.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.604    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  v2/v_cnt_reg[8]/Q
                         net (fo=11, routed)          0.186    -0.254    v2/v_addr[8]
    SLICE_X50Y102        LUT5 (Prop_lut5_I0_O)        0.048    -0.206 r  v2/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    v2/p_0_in__1[9]
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[9]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.131    -0.473    v2/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { c2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   c2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y103    v2/v_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y102    v2/v_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y103    v2/v_cnt_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y102    v2/v_cnt_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y102    v2/v_cnt_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X49Y103    v2/v_de_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y104    v2/vs_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X56Y101    v2/h_cnt_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y103    v2/v_de_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y104    v2/vs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y101    v2/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y100    v2/h_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y100    v2/h_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y100    v2/h_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y100    v2/h_de_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y100    v2/hs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y103    v2/v_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y102    v2/v_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y103    v2/v_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y102    v2/v_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y103    v2/v_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y102    v2/v_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y102    v2/v_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y103    v2/v_de_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y104    v2/vs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y99     v2/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y99     v2/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y99     v2/h_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   c2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.156ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.890ns (21.671%)  route 3.217ns (78.329%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.653     3.194    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  v2/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y101        FDRE                                         r  v2/v_cnt_reg[3]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.082    18.874    
    SLICE_X50Y101        FDRE (Setup_fdre_C_R)       -0.524    18.350    v2/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.350    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 15.156    

Slack (MET) :             15.156ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.890ns (21.671%)  route 3.217ns (78.329%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.653     3.194    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  v2/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y101        FDRE                                         r  v2/v_cnt_reg[4]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.082    18.874    
    SLICE_X50Y101        FDRE (Setup_fdre_C_R)       -0.524    18.350    v2/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.350    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 15.156    

Slack (MET) :             15.257ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.222%)  route 3.115ns (77.778%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.551     3.092    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.495    18.474    v2/CLK
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism              0.480    18.955    
                         clock uncertainty           -0.082    18.873    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.524    18.349    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.349    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 15.257    

Slack (MET) :             15.257ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.222%)  route 3.115ns (77.778%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.551     3.092    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.495    18.474    v2/CLK
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[7]/C
                         clock pessimism              0.480    18.955    
                         clock uncertainty           -0.082    18.873    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.524    18.349    v2/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         18.349    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 15.257    

Slack (MET) :             15.268ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.282%)  route 3.104ns (77.718%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.540     3.082    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.082    18.874    
    SLICE_X50Y102        FDRE (Setup_fdre_C_R)       -0.524    18.350    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.350    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 15.268    

Slack (MET) :             15.268ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.282%)  route 3.104ns (77.718%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.540     3.082    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[6]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.082    18.874    
    SLICE_X50Y102        FDRE (Setup_fdre_C_R)       -0.524    18.350    v2/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.350    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 15.268    

Slack (MET) :             15.268ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.282%)  route 3.104ns (77.718%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.540     3.082    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[8]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.082    18.874    
    SLICE_X50Y102        FDRE (Setup_fdre_C_R)       -0.524    18.350    v2/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.350    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 15.268    

Slack (MET) :             15.268ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.282%)  route 3.104ns (77.718%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.540     3.082    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[9]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.082    18.874    
    SLICE_X50Y102        FDRE (Setup_fdre_C_R)       -0.524    18.350    v2/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.350    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 15.268    

Slack (MET) :             15.931ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.766ns (20.776%)  route 2.921ns (79.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.136     2.774    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.082    18.874    
    SLICE_X50Y102        FDRE (Setup_fdre_C_CE)      -0.169    18.705    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.705    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 15.931    

Slack (MET) :             15.931ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.766ns (20.776%)  route 2.921ns (79.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.136     2.774    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[6]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.082    18.874    
    SLICE_X50Y102        FDRE (Setup_fdre_C_CE)      -0.169    18.705    v2/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.705    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 15.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_de_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.247ns (46.234%)  route 0.287ns (53.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  v2/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.287    -0.163    v2/h_addr[9]
    SLICE_X55Y100        LUT6 (Prop_lut6_I1_O)        0.099    -0.064 r  v2/h_de_i_1/O
                         net (fo=1, routed)           0.000    -0.064    v2/h_de0
    SLICE_X55Y100        FDRE                                         r  v2/h_de_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.828    -0.844    v2/CLK
    SLICE_X55Y100        FDRE                                         r  v2/h_de_reg/C
                         clock pessimism              0.509    -0.335    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.092    -0.243    v2/h_de_reg
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.168%)  route 0.171ns (47.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.565    -0.599    v2/CLK
    SLICE_X55Y99         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  v2/h_cnt_reg[6]/Q
                         net (fo=13, routed)          0.171    -0.288    v2/h_addr[6]
    SLICE_X56Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.243 r  v2/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    v2/p_0_in__0[10]
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836    -0.837    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[10]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.121    -0.441    v2/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.744%)  route 0.160ns (46.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.605    v2/CLK
    SLICE_X51Y103        FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  v2/v_cnt_reg[0]/Q
                         net (fo=23, routed)          0.160    -0.304    v2/v_addr[0]
    SLICE_X50Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  v2/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    v2/p_0_in__1[5]
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829    -0.844    v2/CLK
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.120    -0.472    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.210ns (33.470%)  route 0.417ns (66.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.417    -0.017    v2/h_cnt_reg_n_0_[1]
    SLICE_X56Y100        LUT5 (Prop_lut5_I1_O)        0.046     0.029 r  v2/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.029    v2/p_0_in__0[4]
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    v2/CLK
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[4]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.131    -0.203    v2/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.605    v2/CLK
    SLICE_X51Y103        FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  v2/v_cnt_reg[1]/Q
                         net (fo=23, routed)          0.099    -0.378    v2/v_addr[1]
    SLICE_X51Y103        LUT6 (Prop_lut6_I3_O)        0.099    -0.279 r  v2/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    v2/v_cnt[2]_i_1_n_0
    SLICE_X51Y103        FDRE                                         r  v2/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829    -0.844    v2/CLK
    SLICE_X51Y103        FDRE                                         r  v2/v_cnt_reg[2]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X51Y103        FDRE (Hold_fdre_C_D)         0.092    -0.513    v2/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.363%)  route 0.417ns (66.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.417    -0.017    v2/h_cnt_reg_n_0_[1]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.045     0.028 r  v2/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.028    v2/p_0_in__0[3]
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    v2/CLK
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[3]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.120    -0.214    v2/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.175    -0.259    v2/h_cnt_reg_n_0_[1]
    SLICE_X56Y99         LUT3 (Prop_lut3_I0_O)        0.043    -0.216 r  v2/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    v2/p_0_in__0[2]
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836    -0.837    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[2]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.131    -0.467    v2/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.964%)  route 0.133ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.604    v2/CLK
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  v2/h_cnt_reg[4]/Q
                         net (fo=12, routed)          0.133    -0.324    v2/h_addr[4]
    SLICE_X56Y100        LUT6 (Prop_lut6_I0_O)        0.098    -0.226 r  v2/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    v2/p_0_in__0[5]
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    v2/CLK
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[5]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.121    -0.483    v2/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.175    -0.259    v2/h_cnt_reg_n_0_[1]
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  v2/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    v2/p_0_in__0[1]
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836    -0.837    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.120    -0.478    v2/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.272%)  route 0.186ns (46.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.604    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  v2/v_cnt_reg[8]/Q
                         net (fo=11, routed)          0.186    -0.254    v2/v_addr[8]
    SLICE_X50Y102        LUT5 (Prop_lut5_I0_O)        0.048    -0.206 r  v2/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    v2/p_0_in__1[9]
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[9]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.131    -0.473    v2/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { c2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   c2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y103    v2/v_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y102    v2/v_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y103    v2/v_cnt_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y102    v2/v_cnt_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y102    v2/v_cnt_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X49Y103    v2/v_de_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y104    v2/vs_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X56Y101    v2/h_cnt_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y103    v2/v_de_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y104    v2/vs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y101    v2/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y100    v2/h_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y100    v2/h_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y100    v2/h_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y100    v2/h_de_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y100    v2/hs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y103    v2/v_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y102    v2/v_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y103    v2/v_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y102    v2/v_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y103    v2/v_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y102    v2/v_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y102    v2/v_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y103    v2/v_de_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y104    v2/vs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y99     v2/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y99     v2/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y99     v2/h_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   c2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  c2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.154ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.890ns (21.671%)  route 3.217ns (78.329%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.653     3.194    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  v2/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y101        FDRE                                         r  v2/v_cnt_reg[3]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y101        FDRE (Setup_fdre_C_R)       -0.524    18.348    v2/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 15.154    

Slack (MET) :             15.154ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.890ns (21.671%)  route 3.217ns (78.329%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.653     3.194    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  v2/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y101        FDRE                                         r  v2/v_cnt_reg[4]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y101        FDRE (Setup_fdre_C_R)       -0.524    18.348    v2/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 15.154    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.222%)  route 3.115ns (77.778%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.551     3.092    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.495    18.474    v2/CLK
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism              0.480    18.955    
                         clock uncertainty           -0.084    18.871    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.524    18.347    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.347    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.222%)  route 3.115ns (77.778%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.551     3.092    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.495    18.474    v2/CLK
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[7]/C
                         clock pessimism              0.480    18.955    
                         clock uncertainty           -0.084    18.871    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.524    18.347    v2/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         18.347    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.266ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.282%)  route 3.104ns (77.718%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.540     3.082    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y102        FDRE (Setup_fdre_C_R)       -0.524    18.348    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 15.266    

Slack (MET) :             15.266ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.282%)  route 3.104ns (77.718%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.540     3.082    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[6]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y102        FDRE (Setup_fdre_C_R)       -0.524    18.348    v2/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 15.266    

Slack (MET) :             15.266ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.282%)  route 3.104ns (77.718%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.540     3.082    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[8]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y102        FDRE (Setup_fdre_C_R)       -0.524    18.348    v2/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 15.266    

Slack (MET) :             15.266ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.282%)  route 3.104ns (77.718%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.540     3.082    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[9]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y102        FDRE (Setup_fdre_C_R)       -0.524    18.348    v2/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 15.266    

Slack (MET) :             15.929ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.766ns (20.776%)  route 2.921ns (79.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.136     2.774    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y102        FDRE (Setup_fdre_C_CE)      -0.169    18.703    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.703    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 15.929    

Slack (MET) :             15.929ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.766ns (20.776%)  route 2.921ns (79.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.136     2.774    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[6]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y102        FDRE (Setup_fdre_C_CE)      -0.169    18.703    v2/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.703    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 15.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_de_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.247ns (46.234%)  route 0.287ns (53.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  v2/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.287    -0.163    v2/h_addr[9]
    SLICE_X55Y100        LUT6 (Prop_lut6_I1_O)        0.099    -0.064 r  v2/h_de_i_1/O
                         net (fo=1, routed)           0.000    -0.064    v2/h_de0
    SLICE_X55Y100        FDRE                                         r  v2/h_de_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.828    -0.844    v2/CLK
    SLICE_X55Y100        FDRE                                         r  v2/h_de_reg/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.084    -0.252    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.092    -0.160    v2/h_de_reg
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.168%)  route 0.171ns (47.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.565    -0.599    v2/CLK
    SLICE_X55Y99         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  v2/h_cnt_reg[6]/Q
                         net (fo=13, routed)          0.171    -0.288    v2/h_addr[6]
    SLICE_X56Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.243 r  v2/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    v2/p_0_in__0[10]
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836    -0.837    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[10]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.084    -0.479    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.121    -0.358    v2/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.744%)  route 0.160ns (46.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.605    v2/CLK
    SLICE_X51Y103        FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  v2/v_cnt_reg[0]/Q
                         net (fo=23, routed)          0.160    -0.304    v2/v_addr[0]
    SLICE_X50Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  v2/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    v2/p_0_in__1[5]
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829    -0.844    v2/CLK
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.084    -0.509    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.120    -0.389    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.210ns (33.470%)  route 0.417ns (66.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.417    -0.017    v2/h_cnt_reg_n_0_[1]
    SLICE_X56Y100        LUT5 (Prop_lut5_I1_O)        0.046     0.029 r  v2/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.029    v2/p_0_in__0[4]
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    v2/CLK
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[4]/C
                         clock pessimism              0.509    -0.334    
                         clock uncertainty            0.084    -0.251    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.131    -0.120    v2/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.605    v2/CLK
    SLICE_X51Y103        FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  v2/v_cnt_reg[1]/Q
                         net (fo=23, routed)          0.099    -0.378    v2/v_addr[1]
    SLICE_X51Y103        LUT6 (Prop_lut6_I3_O)        0.099    -0.279 r  v2/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    v2/v_cnt[2]_i_1_n_0
    SLICE_X51Y103        FDRE                                         r  v2/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829    -0.844    v2/CLK
    SLICE_X51Y103        FDRE                                         r  v2/v_cnt_reg[2]/C
                         clock pessimism              0.239    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X51Y103        FDRE (Hold_fdre_C_D)         0.092    -0.430    v2/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.363%)  route 0.417ns (66.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.417    -0.017    v2/h_cnt_reg_n_0_[1]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.045     0.028 r  v2/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.028    v2/p_0_in__0[3]
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    v2/CLK
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[3]/C
                         clock pessimism              0.509    -0.334    
                         clock uncertainty            0.084    -0.251    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.120    -0.131    v2/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.175    -0.259    v2/h_cnt_reg_n_0_[1]
    SLICE_X56Y99         LUT3 (Prop_lut3_I0_O)        0.043    -0.216 r  v2/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    v2/p_0_in__0[2]
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836    -0.837    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[2]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.131    -0.384    v2/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.964%)  route 0.133ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.604    v2/CLK
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  v2/h_cnt_reg[4]/Q
                         net (fo=12, routed)          0.133    -0.324    v2/h_addr[4]
    SLICE_X56Y100        LUT6 (Prop_lut6_I0_O)        0.098    -0.226 r  v2/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    v2/p_0_in__0[5]
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    v2/CLK
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[5]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.084    -0.521    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.121    -0.400    v2/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.175    -0.259    v2/h_cnt_reg_n_0_[1]
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  v2/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    v2/p_0_in__0[1]
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836    -0.837    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.120    -0.395    v2/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.272%)  route 0.186ns (46.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.604    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  v2/v_cnt_reg[8]/Q
                         net (fo=11, routed)          0.186    -0.254    v2/v_addr[8]
    SLICE_X50Y102        LUT5 (Prop_lut5_I0_O)        0.048    -0.206 r  v2/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    v2/p_0_in__1[9]
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[9]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.084    -0.521    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.131    -0.390    v2/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.154ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.890ns (21.671%)  route 3.217ns (78.329%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.653     3.194    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  v2/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y101        FDRE                                         r  v2/v_cnt_reg[3]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y101        FDRE (Setup_fdre_C_R)       -0.524    18.348    v2/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 15.154    

Slack (MET) :             15.154ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.890ns (21.671%)  route 3.217ns (78.329%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.653     3.194    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  v2/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y101        FDRE                                         r  v2/v_cnt_reg[4]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y101        FDRE (Setup_fdre_C_R)       -0.524    18.348    v2/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 15.154    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.222%)  route 3.115ns (77.778%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.551     3.092    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.495    18.474    v2/CLK
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism              0.480    18.955    
                         clock uncertainty           -0.084    18.871    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.524    18.347    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.347    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.255ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.222%)  route 3.115ns (77.778%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.551     3.092    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.495    18.474    v2/CLK
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[7]/C
                         clock pessimism              0.480    18.955    
                         clock uncertainty           -0.084    18.871    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.524    18.347    v2/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         18.347    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 15.255    

Slack (MET) :             15.266ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.282%)  route 3.104ns (77.718%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.540     3.082    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y102        FDRE (Setup_fdre_C_R)       -0.524    18.348    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 15.266    

Slack (MET) :             15.266ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.282%)  route 3.104ns (77.718%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.540     3.082    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[6]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y102        FDRE (Setup_fdre_C_R)       -0.524    18.348    v2/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 15.266    

Slack (MET) :             15.266ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.282%)  route 3.104ns (77.718%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.540     3.082    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[8]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y102        FDRE (Setup_fdre_C_R)       -0.524    18.348    v2/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 15.266    

Slack (MET) :             15.266ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.282%)  route 3.104ns (77.718%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.779     2.417    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.541 r  v2/v_cnt[10]_i_1/O
                         net (fo=8, routed)           0.540     3.082    v2/v_cnt[10]_i_1_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[9]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y102        FDRE (Setup_fdre_C_R)       -0.524    18.348    v2/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 15.266    

Slack (MET) :             15.929ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.766ns (20.776%)  route 2.921ns (79.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.136     2.774    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y102        FDRE (Setup_fdre_C_CE)      -0.169    18.703    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.703    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 15.929    

Slack (MET) :             15.929ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.766ns (20.776%)  route 2.921ns (79.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.627    -0.913    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.395 f  v2/h_cnt_reg[8]/Q
                         net (fo=12, routed)          1.164     0.769    v2/h_addr[8]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     0.893 f  v2/h_cnt[10]_i_3/O
                         net (fo=2, routed)           0.621     1.514    v2/h_cnt[10]_i_3_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.638 r  v2/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.136     2.774    v2/v_cnt[10]_i_2_n_0
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    18.475    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[6]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X50Y102        FDRE (Setup_fdre_C_CE)      -0.169    18.703    v2/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.703    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 15.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_de_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.247ns (46.234%)  route 0.287ns (53.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  v2/h_cnt_reg[9]/Q
                         net (fo=10, routed)          0.287    -0.163    v2/h_addr[9]
    SLICE_X55Y100        LUT6 (Prop_lut6_I1_O)        0.099    -0.064 r  v2/h_de_i_1/O
                         net (fo=1, routed)           0.000    -0.064    v2/h_de0
    SLICE_X55Y100        FDRE                                         r  v2/h_de_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.828    -0.844    v2/CLK
    SLICE_X55Y100        FDRE                                         r  v2/h_de_reg/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.084    -0.252    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.092    -0.160    v2/h_de_reg
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.168%)  route 0.171ns (47.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.565    -0.599    v2/CLK
    SLICE_X55Y99         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  v2/h_cnt_reg[6]/Q
                         net (fo=13, routed)          0.171    -0.288    v2/h_addr[6]
    SLICE_X56Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.243 r  v2/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    v2/p_0_in__0[10]
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836    -0.837    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[10]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.084    -0.479    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.121    -0.358    v2/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.744%)  route 0.160ns (46.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.605    v2/CLK
    SLICE_X51Y103        FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  v2/v_cnt_reg[0]/Q
                         net (fo=23, routed)          0.160    -0.304    v2/v_addr[0]
    SLICE_X50Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  v2/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    v2/p_0_in__1[5]
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829    -0.844    v2/CLK
    SLICE_X50Y103        FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.084    -0.509    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.120    -0.389    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.210ns (33.470%)  route 0.417ns (66.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.417    -0.017    v2/h_cnt_reg_n_0_[1]
    SLICE_X56Y100        LUT5 (Prop_lut5_I1_O)        0.046     0.029 r  v2/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.029    v2/p_0_in__0[4]
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    v2/CLK
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[4]/C
                         clock pessimism              0.509    -0.334    
                         clock uncertainty            0.084    -0.251    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.131    -0.120    v2/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.605    v2/CLK
    SLICE_X51Y103        FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  v2/v_cnt_reg[1]/Q
                         net (fo=23, routed)          0.099    -0.378    v2/v_addr[1]
    SLICE_X51Y103        LUT6 (Prop_lut6_I3_O)        0.099    -0.279 r  v2/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    v2/v_cnt[2]_i_1_n_0
    SLICE_X51Y103        FDRE                                         r  v2/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829    -0.844    v2/CLK
    SLICE_X51Y103        FDRE                                         r  v2/v_cnt_reg[2]/C
                         clock pessimism              0.239    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X51Y103        FDRE (Hold_fdre_C_D)         0.092    -0.430    v2/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.363%)  route 0.417ns (66.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.417    -0.017    v2/h_cnt_reg_n_0_[1]
    SLICE_X56Y100        LUT4 (Prop_lut4_I2_O)        0.045     0.028 r  v2/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.028    v2/p_0_in__0[3]
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    v2/CLK
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[3]/C
                         clock pessimism              0.509    -0.334    
                         clock uncertainty            0.084    -0.251    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.120    -0.131    v2/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.175    -0.259    v2/h_cnt_reg_n_0_[1]
    SLICE_X56Y99         LUT3 (Prop_lut3_I0_O)        0.043    -0.216 r  v2/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    v2/p_0_in__0[2]
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836    -0.837    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[2]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.131    -0.384    v2/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.964%)  route 0.133ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.604    v2/CLK
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  v2/h_cnt_reg[4]/Q
                         net (fo=12, routed)          0.133    -0.324    v2/h_addr[4]
    SLICE_X56Y100        LUT6 (Prop_lut6_I0_O)        0.098    -0.226 r  v2/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    v2/p_0_in__0[5]
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    v2/CLK
    SLICE_X56Y100        FDRE                                         r  v2/h_cnt_reg[5]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.084    -0.521    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.121    -0.400    v2/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.566    -0.598    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.175    -0.259    v2/h_cnt_reg_n_0_[1]
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  v2/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    v2/p_0_in__0[1]
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.836    -0.837    v2/CLK
    SLICE_X56Y99         FDRE                                         r  v2/h_cnt_reg[1]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.120    -0.395    v2/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.272%)  route 0.186ns (46.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.604    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  v2/v_cnt_reg[8]/Q
                         net (fo=11, routed)          0.186    -0.254    v2/v_addr[8]
    SLICE_X50Y102        LUT5 (Prop_lut5_I0_O)        0.048    -0.206 r  v2/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    v2/p_0_in__1[9]
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    c2/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  c2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    c2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    v2/CLK
    SLICE_X50Y102        FDRE                                         r  v2/v_cnt_reg[9]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.084    -0.521    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.131    -0.390    v2/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.183    





