.comment arachne-pnr 0.1+20180513git5d830dd (git sha1 5d830dd, g++ 9.3.0-6ubuntu1 -O2 -fdebug-prefix-map=/build/arachne-pnr-AaC6iz/arachne-pnr-0.1+20180513git5d830dd=. -fstack-protector-strong -O2 -DNDEBUG)
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000
.io_tile 7 0
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110100000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000011101111100000000000000000
000000000000000000000000001101001100000000000000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011110000100000000000000
000000000000000000000000000001111111000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
.logic_tile 8 1
000000000000000000000110010011000000000000001000000000
000000000000000000000010000000000000000000000000001000
101000000000001001100110010000000001000000001000000000
100000000000000001000010000000001111000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000101100000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000010000001001001100111100000000
000000000000000000000010100000001001110011000000000000
.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010000001010000011110100000000
100000000000000000000010000000000000000011110001000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001101001100110100100000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000010000011011110000000000100000
000000000000000000000011100000011011110000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000101000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101101010100000000000000000
000000000000000000000000001001011010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 2
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
101000000000001001100110010000001000001100111100000000
100000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 9 2
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001101111011000010000000000000
000000000000000000000000000101011011000000000001000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001001010000010000000100000
000000000000000000000000001011011011000000000000000000
.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 3
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000000010011001100000010000000100000
000000000000000000000011010011011101000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000000101010010100000000000000000000000000000
000000000000000000000000001111111111000010000000000000
000000000000000000000000000111011111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100110111101111000100000000000000000
000000000000000101000010101001001011000000000000000000
.logic_tile 8 3
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
101000000000001001100110010000001000001100111100000000
100000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 3
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 4
000000000010000111000000000001001111010000000000000000
000000000000000000100000000111011010000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001111000000011011001110100000000000000000
010000000000000001100010000101011010000000000000000000
000000000001011001000000010000000000000000000000000000
001000000000100001100010000000000000000000000000000000
000000000000100011100000000101101010110001010100000000
000000000000000111100011110000001100110001010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000101101010110001010100000000
000000000000000000100011100000111100110001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 4
000000000000000001000110010001000000000000001000000000
001000000000000000000010000000000000000000000000001000
101000000000001001100110010000000001000000001000000000
100000000000000001000010000000001101000000000000000000
010000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000100000
000000000000000000000000000000001000001100111110000000
001000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
000000000000000000000111100000001001001100111100000000
001000000000000000000100000000001000110011000000000100
000000000000000000000000000000001001001100111100000100
001000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000100
100000000000000000000000000000001001110011000000000000
.logic_tile 7 4
000000000000000000000010001011111101000010000000000001
000000000000000000000100000011011101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000001001100010000000000000000
000000000000000000000000000000101100010000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000111001110000010000000000000
000000000000000000000000000111011111000000000000000000
.logic_tile 8 4
010000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
101000000000001001100110010000001000001100111100000000
100000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
001000001000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000100000000000000000000000001001001100110100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000001000000000111000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110010000000
000000000000000000000000000000000000000011110000000100
000000000000000000000000000000001010000011110000000001
001000000000000000010000000000010000000011110000000000
000000000000000000000000000000011000000011110000000100
000000000000000000000000000000010000000011110000000000
.ramb_tile 3 5
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000011110010000010
000000000000000000000000000000010000000011110000000000
.logic_tile 5 5
000000000000000111000011111011011010100000000000000000
000000000000000000000010011011101101000000000000100000
101000000000001001100110011011111010000000000001000000
100000000000001001100110010011011000100000000000000000
110000000000000000000110001001111001000010000000000000
110000000000000000000111100001011001000000000000000000
000000000000000011000111001111111111000010000000000000
001000000000001011000110100111011111000000000001000000
000000000000000000000010010000011110000011110000000000
000000000000000000000010000000010000000011110000000001
000000000000000111000000010111011010000010000000000000
000000000000001101000011100111001111000000000000000010
000000000000001101100011110101001000000000000000100000
000000000000000101000010101101111001100000000000000000
000000000000001101100110111000000000000000000100000000
000000000000000101000010101101000000000010000010000000
.logic_tile 6 5
000000000000001001100110010000001000001100111101000000
001000000000000001000010000000001000110011000000010000
101000000001011001100110010000001000001100111100000100
100000000000110001000010000000001000110011000000000000
010000000000000000000000000000001000001100111100000100
000000000000010000000000000000001001110011000000000000
000000000000000000000000000000001000001100111101000000
001000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
000000000000000000000000000000001001001100111100000000
001000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100100000
100000000000000000000000000000001001110011000000000000
.logic_tile 7 5
000000000000001001000111101011111111000000000000000000
000000000000001111000111100001101010100000000000000000
101000000000000111000000001111101111100000000000000000
100000000000001001000000000001001010000000000000000000
010000000000000001100110010101001000110001010100000000
010000000000001001000010000000111101110001010000000000
001000000000000111000110010101001010110001010100000000
001000000000001001010010000000101111110001010000000000
000000000000001000000000010001001010101001010100000001
000000000000000001000011011011001000011001010000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001000000010101101011101001010100000000
000000000000000000100011011011101010011001010000000000
000000000000000001000000000101101100110001010100000000
000000000000001001000000000000101111110001010000000000
.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 5
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000110010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000000000001000000000010000001010000011110000000100
000000000000000111000010110000010000000011110000000001
000000000000000000000000000000001000000011110000000001
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011001001100110100000001
000000000000000000000000000000011001110011000010000000
110000000000000000000000000000000000000000000101000000
100000000000000000000000000101000000000010000000000000
.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
.logic_tile 4 6
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000001011001100110000000000
000000000000000000000000000000001011110011000010000010
000000000000001111000000000000011010000011110001000000
000000000000000111100000000000000000000011110000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000010
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000000
.logic_tile 5 6
000000000000010000000110001001111110010000000000000000
000000000000000111000011010111001101000000000001000000
101000000000001011000000000101101001000100000000000000
100000000000000101000000000000011110000100000000000000
010010000000000001100111001011011111000000000000100000
110000000000000000000000000111101010100000000000000011
000000001100010011000000000111101010010000000000000000
000000000000000000000011010000001101010000000000000000
000000000000000000000010010000011010000011110010000000
000001001110000000000111010000010000000011110000000100
000000000000000000000000000001101110000010000000100000
000000000000000000000000000000011111000010000000000000
000000000000000000000010100111101000110001010101000000
000000000000000000000110110000111000110001010000000000
000000100000000011000000010000000000000000000000000000
000000000000001101000010000000000000000000000000000000
.logic_tile 6 6
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010100
101000000000101001100110010000001000001100111101000000
100000000000000001000010000000001000110011000000000100
010000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000100
001000000000000000000000000000001000001100111100000000
000000000000010000000000000000001001110011000000000100
000000000000000000000000000000001001001100111100000100
000000000000000000000000000000001000110011000000000100
000000000000000000000000000000001001001100111100000100
000100000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000010
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000101
100000000000000000000000000000001001110011000000000000
.logic_tile 7 6
000000000000000000000000000000011010000011110100000000
000000000010000000000010100000010000000011110000000000
101000000000000000000010100000001000000011110100000000
100000000000000101000000000000010000000011110000000000
110000000000000000000010100000000000000000000100000000
010000000000000011000000001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010101001000000000010000000000000
000000000000010000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000010000000
.logic_tile 8 6
000000000001010101100000010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
011000000000001001100111010101011000110001010100000000
100000000000000001000111010000111111110001010000000000
110000000000001001100110110101011001110010100100000000
010000000000000101000010000000011000110010100000000000
000000000000000000000110010111011001110001010100000000
000000000000000000000010000000111011110001010000000000
000000000000010000000000000001011000110010100100000000
000000000000100000000010100000011010110010100000000000
001000000000000000000000000111011000110001010100000000
000000000000000000000000000000011011110001010000000000
000000000000000111100011100111111001110001010100000000
000000000000000000100110110000111011110001010000000000
000000000000000000000000010001011001110001010100000000
000000000000000000000011010000111000110001010000000000
.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 6
000000000000000101000000000001100000000000001000000000
000000000000000000100010010000000000000000000000001000
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000110100000001001000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000001011000100000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101100000010000000001000000001000000000
000000000000000000000010100000001101000000000000000000
.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000010000001110000011110000000000
000000000000000000000011010000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 7
000000000000000111100110100011000000000000001000000000
000000000000000000100100000000100000000000000000001000
000000000000000111100000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000111100010110000000000000000001000000000
000000000000000000000011000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000001110100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 7
000000000000001111100000000101000000000000001000000000
000000000000001111100000000000000000000000000000001000
000000000000000101000010100000000001000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000000000000000000000001000001100111000000001
000000000000000101000000000000001000110011000010000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000100011
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001001110011000000000001
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001111110011000000000000
.logic_tile 5 7
000000000000000000000000000000001100000011110001000000
000000000000000000000010000000000000000011110000000000
101001000000000000000011000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000001000000000011100000001010000011110000000000
110000000000100000000010000000010000000011110000100000
000000001010000101100110111101111011100010000000000000
000000000000000001000010100111101011000000000000000001
000000000000000001000010000000011000000011110000000000
000000000000000000000000000000010000000011110010000000
000000000000000000000000000000001000000011110010000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110001000000
000000000000000000000000001000000000000000000100000000
000000000000001101000000000101000000000010000010000000
.logic_tile 6 7
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000110000
101000000000001001100110010000001000001100111100000100
100100000000000001000010000000001000110011000000000000
010000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000100100
000000000110000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000100
000000000110000000000000000000001001001100111100000100
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000100
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000100
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100110100000100
100000000000000000000000000000001001110011000000000000
.logic_tile 7 7
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100000000000001000000000000000000100000000
010000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 8 7
000000000001000000000010110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100000000111100000000000000000000000000000000000
010001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000001001100111100100100000010
000000000000000000000000000000101010111100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 9 7
000000000000001000000111101001111100000000000010000000
000000000000000111000100001001001011110000000000000000
011000000000001001100111110000011000000011110000000000
100000000000001111000010000000000000000011110001100000
000000000000000101000111100001101100111100010000000000
000000000000000000100100000000111000111100010001000000
000000000000001001100000011101111110010000000000000000
000000000000001111000010001101001001000000000000000000
000000000000000000000110001101111000010011100000000000
000000000000000000000000000111101011010011000000000000
000000000000001111000000000000011101000011000100100000
000000000000000001100000000000001010000011000000000000
000000000000000000000000000000011010111100110101000000
000000000000000000000000000000011010111100110000000010
010000000000000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 7
000000000000000000000000000101101000011100000000000000
000010100000000011000000000000001110011100000001010000
011000000000001001100000000000011100000011110000000000
100000000000000011000011010000000000000011110000000000
010000000000001000000010100000000000000000000000000000
110000001110000001000100000000000000000000000000000000
000000000100000000000110000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000011010000011110000000000
000000000000000101000000000000010000000011110000000000
000000000000000101100000001101001100000000000000000000
000000000000000000000000001001001000100000000001000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000001000000000010000000000000
.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011000000000101101000110101001011001000010000000000000
100000000001000001100010110101111000000000000000000000
110000000000000000000000000000011010000011110000000000
110000000000000000000000000000010000000011110000000000
000000000000001111100000000000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000000000000000000000000011001001100110100000000
000000000000000000000000000000011000110011000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 8
000000000000000111100000000000000001000000001000000000
000000000000000000000000000000001010000000000000010000
000000000110001101100000000000000001000000001000000000
000000000000001111100000000000001101000000000000000000
000000000000001000000111000000000001000000001000000000
000000000000001101000100000000001000000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001101000000000000001011000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000100000000000000000000000000000001000000000
000000000001000000010000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 8
000000000000000000000000000000001000001100111000000000
000000000000000000000011100000001001110011000000010000
000000000000001000000000000000001000001100111000000000
000000000000001001000000000000001010110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000001000010010000001000110011000000000000
000000000000000001100000000000001000001100111000000000
000000000000000000100000000000001100110011000000000000
000000000000000011000111100000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000111100000000000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
.logic_tile 5 8
000000000000000000000110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000110110000001100000011110001000000
000000001000000101000010100000000000000011110000000000
000000000000001101100110110000011010000011110000000001
000000000000000101000010100000010000000011110010000000
000000000000001101100000001101101011100010000000000000
000000000000000101000011010111011010000000000000000000
000010000000000000000000001001101001100100000000000000
000001000000000001000011000011111001000000000000000001
000000000000001000000110000000001111110000000000000000
000010100000001001000000000000001101110000000000100010
000000000000000001000000001101001010100010000000000000
000000000000000011100000000001101010000000000000000000
000001000000001000000000010011001001100000000000000000
000000001110001001000010000111111111000000000000000000
.logic_tile 6 8
000000000000001011100000000000011010000011110001000000
000000000000001011100011100000000000000011110000000000
000000000000001011100010111101001010000010000000000000
000000000000001011000011010001011000000000000000000000
000000000000001101000010110101011011000010000000000000
000000000000000011000011010001111000000000000000000000
000000000000011101000010010000011000000011110000000001
000000000000001011000011010000010000000011110000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001111011011000010000000000000
000100000000000000000000000011001001000000000000000000
000000000000000011100000011111001101100000000000000000
000000000000000011100010001111101110000000000000000100
000000001110000001100110000001011010000010000000000000
000010000000000000000000000101111110000000000000000000
.logic_tile 7 8
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000101001100010000000000100000
100000000000000000000000000000011000010000000001000000
110000000000000001000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101100100
000000000000000000000011100000000000000010001000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 8 8
000000000000000000000000000000001011000011000000000000
000000000000001101000010010000001001000011000000000001
101000000000000000000000010000000000000000000000000000
100000000000001001000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000000000000111000110010000011011001100000000000000
000000000000000000000010000000001011001100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011000000000000
000000000000000000000000000000011000000011000000000000
010000000000000000000000000000011010000011110100000000
010000000000000000000010100000010000000011110001000000
.logic_tile 9 8
000000001110000000000010110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000101000010000001111011010000000000000000
100000000000001011000110100000101001010000000000000000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001111001110011110000000000
000000000000000000000000000001101001010011110000100000
000000000000000000000000000000001000000011000100000000
000000000000000000000000000000011010000011001000100000
010000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
.ramt_tile 10 8
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 8
000000000000000001000111101111101101000100000000000001
000100000000001001100100001101011111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111101001001010100011110000000001
000000000000000011000100001011101000000011110000000000
000000000000000000000010100101001101000000000000000000
000000000000000000000000000001101111100000000000000001
000000000000001000000110100000011110000011110000000000
000000000000001101000000000000000000000011110000000010
000000000000000000000000010000001110000011110000000000
000000000000000000000010110000010000000011110000000010
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110110000011110000011110000000000
000000000000000101000010110000010000000011110000000010
.logic_tile 12 8
000000000000000000000110010011100000000000001000000000
000000000000000000000010000000100000000000000000001000
011000000000001001100110010000000001000000001000000000
100000000000000001000010000000001010000000000000000000
010000000000000000000110100000001000001100111100000100
110000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000101000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000001000000110000000001001001100111100000000
000000000000000111000100000000001000110011000000100000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100110100000000
010000000000000000000000000000001001110011000000000000
.io_tile 13 8
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 9
000000000000001111100000000000000000000000001000000000
000000000000000111100000000000001011000000000000010000
000000000000000111100000010000000001000000001000000000
010000000000000000000010110000001010000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000010000000001010000000000000000000
000000000000001011000000000000000000000000001000000000
000000000000001101000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000010000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
.ramb_tile 3 9
000000000001000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 9
000000000000000000000111100000001000001100111000000000
000000000000000011000100000000001010110011000000010010
000000000000001000000111100000001000001100111000000000
000000000000001111000100000000001001110011000000000000
000000000000000001100000000000001001001100111000000000
000000000000000000100011000000001100110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000001001000000000000001100110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111010000000
000000000000000000000000000000001011110011000000000000
.logic_tile 5 9
000000000000000101100110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100110100000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010010101111111011111110000000100
000000001000000000000010000000011011011111110000000000
000000000000000000000111100000001101110011110000000000
000000000000000000000000000000011001110011110000000001
010000000000000000000000000000011010000011110000100000
010000000000000000000000000000010000000011110000000000
000000000000000000000111100001101001100010000000000000
000000000000000000000100001111011000000000000000000000
000000000000000000000110001001001010100010000000000000
000000000000000000000000001001101000000000000000000000
.logic_tile 6 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100000000000011000000011110001000001
000000000000001011000000000000000000000011110000000000
000000000000000000000111000000011000000011110001000000
000000000000000000000100000000000000000011110000000000
000000000000000000000000000000001010000011110001000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000100000000110100000001100000011110000100000
000000000000000000000100000000000000000011110000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001000001101000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111101110000001110000100000
000000000000000001000000000101111010000000110000000000
000000000000000000000110100000011010000011110101000000
000000000000000000000000000000010000000011110000000000
110000000100000000000111000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 8 9
000000000000000000000000001111001010111111110000000001
000000000000000001000010001101001001011111110000000000
101000000000001001100110011011101011001100000000000000
100000000000000011000010000001001011000100000000000000
110000000000000101000000000001101101101100000000000010
010000001010001001100010010011101001001100000000000000
000000000000000000000110000011001111111101110000000000
000000000000000000000010101101001001011111110000000000
000000000000000001100000011101001110000000000000000000
000000000000000011000010001101001001110000000000100000
000000000000001000000000000001001101101111110000000000
000000000000000111000000001101001001111111110000000000
000000000000000011100000001111001010111101110000000000
000000000000000011000000001101001001011111110000000010
010000000000000000000000001000000000000000000100000000
010000000000000000000000000001000000000010001000000000
.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000010000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011011110000000010000000
000000000000000000000000000000001001110000000001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 9
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100110000000000
000000000000000000
000010000000000000
000110110000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 10
000000000000001111100111100000000000000000001000000000
000000000000001111000011000000001001000000000000010000
000000000000000000000011010000000000000000001000000000
000000000000000000000010000000001010000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001101000000000000001010000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001001000011100000000000001
000000000000000000000000000000001000011100000000000001
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 10
000000000000000001000000000000001000001100111000000000
000000000000000000100000000000001110110011000000010000
000000000000001000000000010000001000001100111000000000
000000000000001101000011110000001000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000001111000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000011000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001010110011000000000000
000000000000000001000000000000001001001100111000000000
000000000000000000100000000000001101110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000111000000000000001110110011000000000000
.logic_tile 5 10
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000100000000011100000000001111001100010000000000100
000000000000000000100000000101101001000000000000000000
000000000000101000000000001001101000100010000000000100
000000000000000011000011010101011001000000000000000000
000000000000000001000000000001011010011000000000000000
000000000000001101000000000101011100000000000000100000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000000001100000011110000100000
000000000000000000000000000000000000000011110000000000
000000000000000000000000001001011101100010000000100000
000000000000000000000000000101011101000000000000000000
.logic_tile 6 10
000000000000000000000000000000011000000011110001000000
000000000000000000000000000000000000000011110000000000
000000000000000011100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110001000000
000000000000000000000000000000001010000011110000100000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 7 10
000000000000000000000000000000011101110011110000000000
000000000000000000000000000000001111110011110000000010
101000000000000000000000000000011011110000000000000100
100000000000000000000000000000011010110000000001000000
010000000000000000000010000000000000000000000000000000
110000000010000000000011100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001101001101000000000000000000
000000000000000101000000001111101110110000000001000000
000000000000000101100110100000000000000000000101000001
000000000000010000000000000111000000000010000000000010
.logic_tile 8 10
000000000000000000000000000000011001110000000000000000
000000000000000000000010110000011110110000000010000000
101000000000000001100110011111101011011110100000000000
100000000000000000000010000001101110111001010000000000
110010100001000001000110001001101011100000000000000000
110001000000000000000010111001111011110000000000000100
000000000000000011100010111001011011000000000010000000
000000000000000000000010001101111001100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101111000100000000000000000
000000000000000000000000000000111011100000000000000000
000000000000000000000011010001101111100011110100000000
000000000000000000000110000000111001100011111000100010
010000000000000001100110000000001010000011110100000000
110000000000000001000000000000010000000011110000000010
.logic_tile 9 10
000000000000000000000000010000001010000011110000000000
000000000000000000000011000000010000000011110010000000
101000000100000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000000011011110000000100000000
000000000000000000000000000000001000110000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001100000010101101011000100000010000101
100000000000000000000010000000011011000100000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110001000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 11
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 11
000000000000000111000000000000001000111100000000000000
000000000000010000100000000000000000111100000000010000
101000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
111000000000000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000000000000010111001110000100000110000000
000000000000000000000010000000011000000100000000000000
000000000000000000000000010011111110000100000100100000
000000000000000000000010100000111010000100000001000000
000000001110000000000010000111001100000100000110100000
000000001110000000000000000000011000000100000000000000
000000000000000001000110100011111010000010000110000010
000000000000000000000000000000111010000010000000000000
110000000000000101100000010111011110000100000101000000
000000000000000000000010100000001000000100000000000000
.logic_tile 5 11
000000000001000000000110100101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001011100110100000000001000000001000000000
000000000000000101100000000000001000000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000101100000010000001000001100111000000000
000000000000000000000010100000001001110011000000000000
000000000000100000000000000000001001001100111000000000
000000000001010000000000000000001111110011000000000010
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110110000001001001100111010000000
000000000000000000000010100000001111110011000000000000
.logic_tile 6 11
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110000000000
101000000000000000000011100000011000000011110000000000
100000000000101011000011010000010000000011110000000000
110000000000000011100000000000001010000011110000000000
100000000000000000100011000000010000000011110000000000
000000000000000000000010100000001100000011110010000000
000000001000000000000100000000010000000011110000000000
001000000000000111000111100000001110000011110000000000
000000000000000000100111110000000000000011110000000000
000000000000000001000110001101111000010000000000000100
000000000000000000000000001001101011000000000000000000
000000000000000111000010000011101100000100000101000010
000000000000000011100000000000011110000100000000000000
110000000000000000000000000111001010000100000100000100
000000000000000000000000000000101100000100000000000000
.logic_tile 7 11
000000000000000101100111110101100000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000001000000011000000000000000000001000000000
000000000000001101000000000000001000000000000000000000
000000000000001000000111100000000000000000001000000000
000000000000000101000000000000001110000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000101000000000000001010000000000000000000
000000001010000000000111100001000000000000001000000000
000000001100000000000000000000101001000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000101100000000001000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000100000000000000000001101000000000000000000
.logic_tile 8 11
000000000000000000000000010000001110000011110000000000
000000000000000000000011110000000000000011110000100000
101000001100000000000000010000001000000011110000000000
100000000000000000000011110000010000000011110000000000
110000000000000000000000001000000000000000000100000100
010000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
011000000000000111100110000000000000000000000000000000
100000000010000000100000000000000000000000000000000000
000000000000000000000000001011011000000100000000000001
000000000000000000000000001101001000001100000000000000
000000000001010000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000101000000
100000000000000000000000001001000000000010000000000000
.ramb_tile 10 11
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000000001100011010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
000000000000000000000000000000011000000011110001000000
000000000000000000000000000000010000000011110000000000
000000000000000001100000011101101001000010000000000000
000000000000000000000010001011011011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000000100000000000001000000000000000000100000000
100000000001010000000000001011000000000010000000000000
.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 12
000010000000000010
000110110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000011110001000000
000000000000000000000000000000010000000011110000000000
.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 12
000000000000000000000000010101001101000100000111000000
000000000000000000000010110000111100000100000000000000
101000000000000000000000000001011110000100000100000000
100000000000000000000000000000101111000100000001000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010110000000000000000000000000000
000000000000000000000000000001001100000100000101000100
001000000000000000000000000000111111000100000000000000
000000000000000000000110110101011111000100000100100000
001000000000000000000010100000101100000100000000000000
000000000000101000000000000000000000000000000000000000
000000000000011011000000000000000000000000000000000000
000000000000001000010000000101001111000100000101000100
000000000000000101000011100000101100000100000000000000
110000000000001101100110100001011110000100000101000000
001000000000000101000000000000111111000100000000000000
.logic_tile 5 12
000010000000000101100000000000001001001100111000000000
000000000000100000000000000000001001110011000000010000
000000000000001000000110110000001000001100111000000010
000000001100000101000010100000001100110011000000000000
000000000000001000000110100000001000001100111000000000
000000000110000101000000000000001011110011000000000000
000000000001000000000000000000001000001100111000000000
000000000000100000000000000000001010110011000000000000
000000000010000111000000000000001001001100111000000000
001010000000000000000000000000001000110011000000000000
000000000001010000000000000000001000001100111000000000
000000000000100000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000100000
000000000000000000000000000000001111110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001001110011000000000000
.logic_tile 6 12
000000000000000000000111110000001110000011110000000000
000000000000000000000111110000000000000011110000000010
101000000000000000000110010000001000000011110000000000
100000000000000011000011110000010000000011110000000000
110000000000000000000000000000011010000011110000000000
100000000000000011000011000000000000000011110000000000
000000000000000101000011000001111010000010000000000100
001000000000001011100100000101101011000000000000000000
000000000000000000000000000000001010000011110000000000
001000000000000000000000000000010000000011110000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110000000000
001000000000100000000000000000011000000011110000000000
000000001100010111000000000000010000000011110000000000
110000000000000111110000000111111010000100000100000000
001000000000000000000000000000011001000100000000000000
.logic_tile 7 12
000010000000000101100000000000000000000000001000000000
000001000000000011000000000000001010000000000000010000
000000000000001000000000010001000000000000001000000000
000001000000000101000011110000001010000000000000000000
000000000000001011100000010000000001000000001000000000
000000000000000111000010100000001010000000000000000000
000000100000000101100000010000000000000000001000000000
001001000000100000000010100000001011000000000000000000
000011100000000000000000000000000001000000001000000000
000011000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000010000000000000000000001000000000000000000000
.logic_tile 8 12
000000000000000000000111101001111010110011110000000000
000000000000001001000100000011011000010010100000000000
101000000000000001000110010000011000110000000001000000
100000000000000000000010000000011101110000000000000000
010000000000000000000110000000011101001100000000000001
110000000010000000000000000000011001001100000001000100
000000000000100000000111011011111011011100000000000000
001000000000000000000010001001111100001100000000000000
010000001100001000000010000000000000000000000000000000
011000000000000001000100000000000000000000000000000000
001000000000000101000111010111111011000100000000000000
000000000000001001000110100000111100000100000000000000
000000000000000000000110100111111001000100000000000000
000000000000000101000000000000111110000100000000000000
000000000000000101000110010111001100110011110100000000
000000000000000000000010101001101110111011110000000000
.logic_tile 9 12
000000000000000101100010011001111000011111110000000100
000000000000000000000011111001101001001111110000000000
101000000000000101000110110101111001000100000000000000
100000000000000000100010000000111000000100000000000000
010000000000100001100110100000000000000000000000000000
111000000001011101000000000000000000000000000000000000
000000000000000000000110100000001010110000000010000000
001000000000000000000000000000001001110000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001001010111100110100000000
000000000000000000000000000011001010111101110000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000100110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 12
000010000000000010
000011110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 13
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000111000000000011101001000100000101000000
100000000000000000100000000000011000000100000010000000
000000000000001000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000111001011000100000101000000
001000000000000000000000000000101010000100000000000000
.ramb_tile 3 13
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000011010000011110001000000
100000000000000000000000000000010000000011110000000000
000000000000000000000000010111101100000100000100000001
001000000000000000000010000000001100000100000000000001
000000000000001011100000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000111011110000100000101000000
000000000000001001000000000000011110000100000000000000
110000000000000001000000010000000000000000000000000000
001000000000000000100010100000000000000000000000000000
.logic_tile 5 13
000000000000000111100011000000001000001100111000000000
000000000000000000000100000000001011110011000000010000
000000001000000000000000010000001001001100111000000000
000000000000000000000010100000001111110011000000000010
000000000110000000000110100000001001001100111000000000
000000000000000000000000000000001010110011000001000000
000000000000000011000000000000001000001100111001000000
001000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
001000000000000000000000000000001110110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000101100000010000001000001100111000000000
001000000000000000000010100000001001110011000001000000
.logic_tile 6 13
000000000000000000000111000000011000000011110000000000
000000000000000000000010110000010000000011110000000000
101000000000001001100110010001101000000100000000000000
100000000000000101000010000000111010000100000000000000
110000000000000111100111100000011000000011110000000000
100000000000000011100100000000000000000011110000000000
001000000000001101100000010101001111000100000000000000
001000001000000111000010000000101001000100000000000000
000000000000000000000000000000011010000011110000000000
001000000000000000000000000000010000000011110000000000
000000000000000001000000000011111001000100000100000000
000000000000000000100010010000101010000100000000000000
000000000000000001100000000011101000000100000100000000
000000000000000000000000000000011010000100000000000000
110000000000000000000000000011111011000100000100000000
001000000000000000000000000000101010000100000000000000
.logic_tile 7 13
000000000000001000000011000000000001000000001000000000
000000000000000101000100000000001000000000000000010000
000000000000001000000000000000000000000000001000000000
000000001110000101000011100000001110000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000010100000000000000000001000000000
000000000000000101000100000000001001000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 8 13
000000000000010101000000000000001010000011110000000000
000000000000000000000010100000010000000011110000000000
101000000000000011000010110001111011110100000010000000
100000000000000000100010010000101101110100000000000000
110000000000000000000000000001111101000010000000100000
100000000000000000000011010000101001000010000000000000
000000000000000101000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000011010000011110000000000
001000000000000000000000000000010000000011110000000000
000000000000000101100010100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000000000000000000000001011000000100000100000000
000000000000000000000000000000001001000100000001000010
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
.logic_tile 9 13
000000000000000000000000000000001101000011000000000000
000000000000000000000000000000001101000011000000000000
101000000010000000000000000101111111101111110000000000
100000000000000000000000000000011011101111110000000010
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010000111000000000010000000000010
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000111100110000000000000000000000000000000
110000000000000001100100000000000000000000000000000000
.ramb_tile 10 13
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 14
000000000000000000000110100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000101001000000100000101000000
100000000000001001000000000000011001000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 14
000000000000000101000010100000001000001100111001000000
000000000000001101100100000000001011110011000000010000
101000000000000000000110000000001000001100111000000000
100000000000000000000000000000001001110011000000000000
110000000000000000000011000000001001001100111000000000
100000000000000000000100000000001010110011000000000000
000000000000000101000010100000001000001100111000000000
000000000000000000100110110000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000001100001011100000000000001001001100111000000000
000000000000001011000000000000001011110011000000000000
110000000000000000000000000111001001000100100100000000
000000000000000000000000000111001001000000000000100000
.logic_tile 6 14
000000000000001001000010100001111000000100000000000000
000000000000001111100000000000101000000100000000000000
000000000001000001100111100101101010000000000000000000
000000000000101011000100000001111111100000000000000000
000000000000000001100111000011111101000010000000000000
000000000000000000000100001111011101000000000000000000
000000000000000000000111010011001011100000000010000000
000000000000000000000011011001001111000000000000000000
000000000000001111000000010000001100000011110000000000
000000000000000001000010110000000000000011110001000000
000000000000000101000010100001101101000100000000000000
000000000100000000100110110011011011000000000000000000
000000000000000000000010100000011100000011110000000000
000000000000000000000110110000010000000011110000000010
000000000000000000000000000000011000000011110000000000
000000000000000000000010010000000000000011110000000000
.logic_tile 7 14
000000000000001000000000000000000000000000001000000000
000000000000000101000010110000001001000000000000010000
000000000000000011100000000000000001000000001000000000
000000000000001101100000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001101000000000000001010000000000000000000
000000000000000101000010100000000000000000001000000000
000000000000000000100110110000001010000000000000000000
000000000000000000000110000000000001000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000001010000000000000000000001000000001000000000
000000000000100000000010110000001000000000000000000000
000000000000000000000000000001001000100011110000000000
000000000000000000000000001011001111000011110010000010
.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
110000000000000011100000010000011111001100110000000000
100000000000000000000010000000001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000111001010000100000101100000
000100000000000001000000000000011010000100000000000010
110000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
.logic_tile 5 15
000000000000000000000111100101011011000100000101000000
000000000000000000000110100000001000000100000000000010
101000000000001101000000000101101010000100000100000000
100000000000001011000010100000011001000100000000000010
110000000000000101000010100101011101000100000100100000
100000000000000111000000000000001000000100000000000010
000000000000000111000000000101101010000100000101000000
000000000000000101000000000000001001000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000101101000000100000100100000
000000000000000000000000000000011001000100000000000000
000001000000000000000000000101011001000100000100000000
000010100000000000000000000000001000000100000010000000
110000000000000000000000000101111000000100000100000000
000000000000000000000000000000011001000100000000000000
.logic_tile 6 15
000000000000000011100110010001011101000010000000000000
000100000000000000000011000000011111000010000000000000
000000000000001101100110000000001011110000000000000000
000000000000000011100000000000011110110000000000000001
000000000000000000000110001001101001000000000000000000
000000000000000011000000001011111110100000000000000000
000000000000001011100000000001011110000010000000000000
000000000000000011000000000101111000000000000000000000
000000000000001000000010001011011001000010000000000000
000000000000000001000011100001101100000000000000000000
000000000000001000000111010011101101000000000000000000
000000000000001101000111110111001000100000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000000000000001001100110000101101101010000000000000000
000000000000000001000100000000011010010000000000000000
.logic_tile 7 15
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000011010000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000011010000000000000000000000000000
000000000000000111100000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000001000000000000000011000000011110000000000
000000000000000111000000000000000000000011110000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000100000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000000
.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 17
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 17
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 17
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.sym 1 clk_9600_SB_DFFE_Q_E$2
.sym 2 rxEnSignal_SB_LUT4_I3_1_O_SB_LUT4_I3_O$2
.sym 3 transmitter.state_SB_DFFSR_Q_R$2
.sym 4 hwclk$2$2
.sym 5 tarns.state_SB_LUT4_I1_O[0]$2
.sym 6 clk_9600$2
.sym 7 tarns.bitIndex_SB_DFFESR_Q_R$2
.sym 8 rxEnSignal_SB_LUT4_I3_2_O$2
.sym 830 tarns.bitIndex_SB_DFFESR_Q_R
.sym 836 hwclk$2
.sym 944 hwclk$2
.sym 1178 ftdi_rx$2
.sym 1289 ftdi_tx$2
.sym 2509 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2510 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_I2[2]
.sym 2511 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 2641 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 2642 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2645 tarns.bitIndex[1]
.sym 2646 tarns.bitIndex[0]
.sym 3184 tarns.state_SB_LUT4_I1_O[1]
.sym 3185 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 3320 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 3453 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 3456 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 3586 tarns.posEdgeCounter[23]
.sym 3591 tarns.posEdgeCounter[18]
.sym 3721 tarns.posEdgeCounter[24]
.sym 4874 $false
.sym 4875 $false
.sym 4876 $false
.sym 4877 tarns.bitIndex[8]
.sym 4880 $false
.sym 4881 $false
.sym 4882 $false
.sym 4883 tarns.bitIndex[2]
.sym 4886 $false
.sym 4887 $false
.sym 4888 $false
.sym 4889 tarns.bitIndex[15]
.sym 4979 $false
.sym 4980 $false
.sym 4981 $false
.sym 4982 tarns.bitIndex[17]
.sym 4985 $false
.sym 4986 $false
.sym 4987 $false
.sym 4988 tarns.bitIndex[5]
.sym 5003 $false
.sym 5004 $false
.sym 5005 tarns.bitIndex[1]
.sym 5006 tarns.bitIndex[0]
.sym 5009 tarns.bitIndex_SB_DFFESR_Q_31_D[0]
.sym 5010 $false
.sym 5011 $false
.sym 5012 $false
.sym 5013 rxEnSignal_SB_LUT4_I3_1_O_SB_LUT4_I3_O$2
.sym 5014 hwclk$2$2
.sym 5015 tarns.bitIndex_SB_DFFESR_Q_R$2
.sym 5052 $true
.sym 5089 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]$2
.sym 5090 $false
.sym 5091 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 5092 $false
.sym 5093 $false
.sym 5095 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 5097 $false
.sym 5098 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 5101 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 5103 $false
.sym 5104 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 5107 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 5109 $false
.sym 5110 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 5113 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 5115 $false
.sym 5116 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 5119 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[6]
.sym 5121 $false
.sym 5122 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 5125 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[7]
.sym 5127 $false
.sym 5128 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 5131 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[8]
.sym 5133 $false
.sym 5134 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 5175 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[8]
.sym 5212 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[9]
.sym 5214 $false
.sym 5215 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 5218 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[10]
.sym 5220 $false
.sym 5221 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 5224 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[11]
.sym 5226 $false
.sym 5227 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 5230 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[12]
.sym 5232 $false
.sym 5233 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 5236 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[13]
.sym 5238 $false
.sym 5239 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 5242 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[14]
.sym 5244 $false
.sym 5245 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 5248 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[15]
.sym 5250 $false
.sym 5251 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 5254 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[16]
.sym 5256 $false
.sym 5257 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 5298 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[16]
.sym 5335 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[17]
.sym 5337 $false
.sym 5338 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 5341 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[18]
.sym 5343 $false
.sym 5344 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 5347 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[19]
.sym 5349 $false
.sym 5350 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 5353 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[20]
.sym 5355 $false
.sym 5356 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 5359 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[21]
.sym 5361 $false
.sym 5362 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 5365 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[22]
.sym 5367 $false
.sym 5368 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 5371 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[23]
.sym 5373 $false
.sym 5374 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 5377 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[24]
.sym 5379 $false
.sym 5380 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 5421 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[24]
.sym 5458 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[25]
.sym 5460 $false
.sym 5461 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 5464 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[26]
.sym 5466 $false
.sym 5467 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 5470 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[27]
.sym 5472 $false
.sym 5473 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 5476 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI[28]
.sym 5478 $false
.sym 5479 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 5482 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3[28]
.sym 5484 $false
.sym 5485 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 5489 $false
.sym 5490 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 5491 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 5492 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3[28]
.sym 5495 $false
.sym 5496 $false
.sym 5497 $false
.sym 5498 tarns.bitIndex[31]
.sym 5618 $false
.sym 5619 $false
.sym 5620 $false
.sym 5621 tarns.posEdgeCounter[6]
.sym 5729 $false
.sym 5730 $false
.sym 5731 $false
.sym 5732 tarns.posEdgeCounter[13]
.sym 5747 $false
.sym 5748 $false
.sym 5749 $false
.sym 5750 tarns.posEdgeCounter[10]
.sym 5840 $false
.sym 5841 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 5842 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 5843 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[23]
.sym 5870 $false
.sym 5871 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 5872 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 5873 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[18]
.sym 5874 rxEnSignal_SB_LUT4_I3_2_O$2
.sym 5875 hwclk$2$2
.sym 5876 tarns.state_SB_LUT4_I1_O[0]$2
.sym 5963 $false
.sym 5964 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 5965 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 5966 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[24]
.sym 5997 rxEnSignal_SB_LUT4_I3_2_O$2
.sym 5998 hwclk$2$2
.sym 5999 tarns.state_SB_LUT4_I1_O[0]$2
.sym 6771 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 6866 tarns.bitIndex_SB_DFFESR_Q_31_D[0]
.sym 6870 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[1]
.sym 6871 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 6872 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 6873 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_I2[1]
.sym 6970 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[2]
.sym 6971 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[3]
.sym 6972 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[4]
.sym 6973 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[5]
.sym 6974 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[6]
.sym 6975 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[7]
.sym 7070 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[8]
.sym 7071 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[9]
.sym 7072 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[10]
.sym 7073 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[11]
.sym 7074 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[12]
.sym 7075 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[13]
.sym 7076 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[14]
.sym 7077 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[15]
.sym 7172 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[16]
.sym 7173 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[17]
.sym 7174 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[18]
.sym 7175 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[19]
.sym 7176 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[20]
.sym 7177 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[21]
.sym 7178 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[22]
.sym 7179 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[23]
.sym 7274 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[24]
.sym 7275 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[25]
.sym 7276 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[26]
.sym 7277 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[27]
.sym 7278 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[28]
.sym 7279 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[29]
.sym 7280 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[30]
.sym 7281 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[31]
.sym 7376 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[32]
.sym 7379 tarns.posEdgeCounter[3]
.sym 7380 tarns.posEdgeCounter[6]
.sym 7381 tarns.posEdgeCounter[2]
.sym 7382 tarns.posEdgeCounter[0]
.sym 7383 tarns.posEdgeCounter[5]
.sym 7478 tarns.posEdgeCounter[11]
.sym 7479 tarns.posEdgeCounter[13]
.sym 7481 tarns.posEdgeCounter[10]
.sym 7482 tarns.posEdgeCounter[12]
.sym 7484 tarns.posEdgeCounter[8]
.sym 7485 tarns.posEdgeCounter[15]
.sym 7582 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 7583 tarns.posEdgeCounter[16]
.sym 7586 tarns.posEdgeCounter[22]
.sym 7786 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 7790 tarns.posEdgeCounter[1]
.sym 8528 tarns.rxByteSignal_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 8530 tarns.rxByteSignal_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2]
.sym 8532 tarns.rxByteSignal[7]
.sym 8534 tarns.rxByteSignal[1]
.sym 8651 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 8652 tarns.rxByteSignal_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 8653 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 8654 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 8655 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 8656 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8657 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 8658 uart_txbyte[1]
.sym 8767 $false
.sym 8768 $false
.sym 8769 $false
.sym 8770 tarns.bitIndex[11]
.sym 8774 tarns.rxByteSignal_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 8775 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 8776 tarns.rxByteSignal_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
.sym 8777 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2]
.sym 8778 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 8779 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 8780 tarns.rxByteSignal[0]
.sym 8848 $false
.sym 8849 $false
.sym 8850 $false
.sym 8851 tarns.bitIndex[0]
.sym 8872 $false
.sym 8873 $false
.sym 8874 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_I2[1]
.sym 8875 tarns.bitIndex_SB_DFFESR_Q_31_D[0]
.sym 8878 $false
.sym 8879 $false
.sym 8880 $false
.sym 8881 tarns.bitIndex[3]
.sym 8884 $false
.sym 8885 $false
.sym 8886 $false
.sym 8887 tarns.bitIndex[4]
.sym 8890 $false
.sym 8891 $false
.sym 8892 $false
.sym 8893 tarns.bitIndex[1]
.sym 8897 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 8899 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 8900 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 8901 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 8902 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 8903 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 8904 uart_txbyte[7]
.sym 8933 $true
.sym 8970 tarns.bitIndex_SB_DFFESR_Q_31_D[0]$2
.sym 8971 $false
.sym 8972 tarns.bitIndex_SB_DFFESR_Q_31_D[0]
.sym 8973 $false
.sym 8974 $false
.sym 8976 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[2]
.sym 8978 $false
.sym 8979 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_I2[1]
.sym 8982 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[3]
.sym 8983 $false
.sym 8984 $false
.sym 8985 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_I2[2]
.sym 8986 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[2]
.sym 8988 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[4]
.sym 8989 $false
.sym 8990 $false
.sym 8991 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 8992 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[3]
.sym 8994 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[5]
.sym 8995 $false
.sym 8996 $false
.sym 8997 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 8998 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[4]
.sym 9000 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[6]
.sym 9001 $false
.sym 9002 $false
.sym 9003 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 9004 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[5]
.sym 9006 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[7]
.sym 9007 $false
.sym 9008 $false
.sym 9009 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 9010 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[6]
.sym 9012 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[8]
.sym 9013 $false
.sym 9014 $false
.sym 9015 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 9016 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[7]
.sym 9021 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 9022 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 9023 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 9024 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 9025 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 9026 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 9027 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 9056 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[8]
.sym 9093 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[9]
.sym 9094 $false
.sym 9095 $false
.sym 9096 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 9097 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[8]
.sym 9099 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[10]
.sym 9100 $false
.sym 9101 $false
.sym 9102 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 9103 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[9]
.sym 9105 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[11]
.sym 9106 $false
.sym 9107 $false
.sym 9108 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 9109 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[10]
.sym 9111 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[12]
.sym 9112 $false
.sym 9113 $false
.sym 9114 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 9115 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[11]
.sym 9117 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[13]
.sym 9118 $false
.sym 9119 $false
.sym 9120 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 9121 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[12]
.sym 9123 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[14]
.sym 9124 $false
.sym 9125 $false
.sym 9126 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 9127 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[13]
.sym 9129 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[15]
.sym 9130 $false
.sym 9131 $false
.sym 9132 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 9133 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[14]
.sym 9135 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[16]
.sym 9136 $false
.sym 9137 $false
.sym 9138 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 9139 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[15]
.sym 9146 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9147 tarns.bitIndex_SB_DFFESR_Q_R
.sym 9148 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 9149 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 9150 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9179 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[16]
.sym 9216 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[17]
.sym 9217 $false
.sym 9218 $false
.sym 9219 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 9220 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[16]
.sym 9222 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[18]
.sym 9223 $false
.sym 9224 $false
.sym 9225 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 9226 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[17]
.sym 9228 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[19]
.sym 9229 $false
.sym 9230 $false
.sym 9231 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 9232 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[18]
.sym 9234 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[20]
.sym 9235 $false
.sym 9236 $false
.sym 9237 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 9238 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[19]
.sym 9240 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[21]
.sym 9241 $false
.sym 9242 $false
.sym 9243 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 9244 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[20]
.sym 9246 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[22]
.sym 9247 $false
.sym 9248 $false
.sym 9249 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 9250 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[21]
.sym 9252 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[23]
.sym 9253 $false
.sym 9254 $false
.sym 9255 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 9256 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[22]
.sym 9258 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[24]
.sym 9259 $false
.sym 9260 $false
.sym 9261 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 9262 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[23]
.sym 9268 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 9269 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 9270 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 9272 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 9273 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 9302 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[24]
.sym 9339 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[25]
.sym 9340 $false
.sym 9341 $false
.sym 9342 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 9343 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[24]
.sym 9345 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[26]
.sym 9346 $false
.sym 9347 $false
.sym 9348 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 9349 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[25]
.sym 9351 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[27]
.sym 9352 $false
.sym 9353 $false
.sym 9354 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 9355 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[26]
.sym 9357 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[28]
.sym 9358 $false
.sym 9359 $false
.sym 9360 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 9361 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[27]
.sym 9363 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[29]
.sym 9364 $false
.sym 9365 $false
.sym 9366 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 9367 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[28]
.sym 9369 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[30]
.sym 9370 $false
.sym 9371 $false
.sym 9372 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 9373 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[29]
.sym 9375 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[31]
.sym 9376 $false
.sym 9377 $false
.sym 9378 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 9379 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[30]
.sym 9381 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[32]$2
.sym 9382 $false
.sym 9383 $false
.sym 9384 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 9385 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[31]
.sym 9391 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 9392 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[3]
.sym 9393 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[4]
.sym 9394 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[5]
.sym 9395 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[6]
.sym 9396 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[7]
.sym 9466 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[32]$2
.sym 9481 $false
.sym 9482 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9483 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 9484 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[3]
.sym 9487 $false
.sym 9488 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9489 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 9490 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[6]
.sym 9493 $false
.sym 9494 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9495 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 9496 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 9499 $false
.sym 9500 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9501 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 9502 tarns.posEdgeCounter[0]
.sym 9505 $false
.sym 9506 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9507 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 9508 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[5]
.sym 9509 rxEnSignal_SB_LUT4_I3_2_O$2
.sym 9510 hwclk$2$2
.sym 9511 tarns.state_SB_LUT4_I1_O[0]$2
.sym 9512 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[8]
.sym 9513 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[9]
.sym 9514 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[10]
.sym 9515 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[11]
.sym 9516 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[12]
.sym 9517 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[13]
.sym 9518 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[14]
.sym 9519 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[15]
.sym 9586 $false
.sym 9587 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9588 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 9589 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[11]
.sym 9592 $false
.sym 9593 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9594 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 9595 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[13]
.sym 9604 $false
.sym 9605 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9606 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 9607 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[10]
.sym 9610 $false
.sym 9611 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9612 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 9613 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[12]
.sym 9622 $false
.sym 9623 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9624 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 9625 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[8]
.sym 9628 $false
.sym 9629 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9630 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 9631 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[15]
.sym 9632 rxEnSignal_SB_LUT4_I3_2_O$2
.sym 9633 hwclk$2$2
.sym 9634 tarns.state_SB_LUT4_I1_O[0]$2
.sym 9635 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[16]
.sym 9636 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[17]
.sym 9637 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[18]
.sym 9638 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[19]
.sym 9639 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[20]
.sym 9640 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[21]
.sym 9641 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[22]
.sym 9642 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[23]
.sym 9721 $false
.sym 9722 $false
.sym 9723 $false
.sym 9724 tarns.posEdgeCounter[22]
.sym 9727 $false
.sym 9728 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9729 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 9730 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[16]
.sym 9745 $false
.sym 9746 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9747 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 9748 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[22]
.sym 9755 rxEnSignal_SB_LUT4_I3_2_O$2
.sym 9756 hwclk$2$2
.sym 9757 tarns.state_SB_LUT4_I1_O[0]$2
.sym 9758 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[24]
.sym 9759 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[25]
.sym 9760 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[26]
.sym 9761 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[27]
.sym 9762 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[28]
.sym 9763 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[29]
.sym 9764 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[30]
.sym 9765 tarns.posEdgeCounter[31]
.sym 9881 tarns.posEdgeCounter[28]
.sym 9882 tarns.posEdgeCounter[27]
.sym 9883 tarns.posEdgeCounter[9]
.sym 9884 tarns.posEdgeCounter[25]
.sym 9886 tarns.posEdgeCounter[26]
.sym 9887 tarns.posEdgeCounter[29]
.sym 9888 tarns.posEdgeCounter[30]
.sym 9967 $false
.sym 9968 $false
.sym 9969 tarns.posEdgeCounter[1]
.sym 9970 tarns.posEdgeCounter[0]
.sym 9991 $false
.sym 9992 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9993 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 9994 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 10001 rxEnSignal_SB_LUT4_I3_2_O$2
.sym 10002 hwclk$2$2
.sym 10003 tarns.state_SB_LUT4_I1_O[0]$2
.sym 10232 clk_9600
.sym 10638 tarns.bitIndex[2]
.sym 10639 tarns.bitIndex[3]
.sym 10640 tarns.bitIndex[4]
.sym 10641 tarns.bitIndex[5]
.sym 10642 tarns.bitIndex[6]
.sym 10643 tarns.bitIndex[7]
.sym 10710 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[1]
.sym 10711 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[2]
.sym 10712 tarns.rxByteSignal_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
.sym 10713 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[3]
.sym 10722 tarns.rxByteSignal_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
.sym 10723 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[1]
.sym 10724 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[2]
.sym 10725 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[3]
.sym 10734 $false
.sym 10735 tarns.rxByteSignal[7]
.sym 10736 ftdi_rx$2
.sym 10737 tarns.rxByteSignal_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 10746 $false
.sym 10747 tarns.rxByteSignal[1]
.sym 10748 ftdi_rx$2
.sym 10749 tarns.rxByteSignal_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2]
.sym 10756 tarns.rxByteSignal_SB_DFFE_Q_E
.sym 10757 hwclk$2$2
.sym 10758 $false
.sym 10759 tarns.bitIndex[8]
.sym 10760 tarns.bitIndex[9]
.sym 10761 tarns.bitIndex[10]
.sym 10762 tarns.bitIndex[11]
.sym 10763 tarns.bitIndex[12]
.sym 10764 tarns.bitIndex[13]
.sym 10765 tarns.bitIndex[14]
.sym 10766 tarns.bitIndex[15]
.sym 10833 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 10834 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10835 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10836 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 10839 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[2]
.sym 10840 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[1]
.sym 10841 tarns.rxByteSignal_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
.sym 10842 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[3]
.sym 10845 tarns.bitIndex[4]
.sym 10846 tarns.bitIndex[5]
.sym 10847 tarns.bitIndex[6]
.sym 10848 tarns.bitIndex[7]
.sym 10851 tarns.bitIndex[12]
.sym 10852 tarns.bitIndex[13]
.sym 10853 tarns.bitIndex[14]
.sym 10854 tarns.bitIndex[15]
.sym 10857 $false
.sym 10858 $false
.sym 10859 $false
.sym 10860 tarns.bitIndex[14]
.sym 10863 tarns.bitIndex[8]
.sym 10864 tarns.bitIndex[9]
.sym 10865 tarns.bitIndex[10]
.sym 10866 tarns.bitIndex[11]
.sym 10869 tarns.bitIndex[3]
.sym 10870 tarns.bitIndex[1]
.sym 10871 tarns.bitIndex[2]
.sym 10872 tarns.bitIndex[0]
.sym 10875 tarns.rxByteSignal[1]
.sym 10876 $false
.sym 10877 $false
.sym 10878 $false
.sym 10879 uart_txbyte_SB_DFFE_Q_E
.sym 10880 hwclk$2$2
.sym 10881 $false
.sym 10882 tarns.bitIndex[16]
.sym 10883 tarns.bitIndex[17]
.sym 10884 tarns.bitIndex[18]
.sym 10885 tarns.bitIndex[19]
.sym 10886 tarns.bitIndex[20]
.sym 10887 tarns.bitIndex[21]
.sym 10888 tarns.bitIndex[22]
.sym 10889 tarns.bitIndex[23]
.sym 10956 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10957 tarns.bitIndex[0]
.sym 10958 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 10959 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[4]
.sym 10962 $false
.sym 10963 tarns.bitIndex[0]
.sym 10964 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[4]
.sym 10965 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 10968 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10969 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 10970 tarns.bitIndex[0]
.sym 10971 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[4]
.sym 10974 $false
.sym 10975 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10976 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 10977 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 10980 $false
.sym 10981 $false
.sym 10982 $false
.sym 10983 tarns.bitIndex[9]
.sym 10986 $false
.sym 10987 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[1]
.sym 10988 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[2]
.sym 10989 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[3]
.sym 10992 $false
.sym 10993 tarns.rxByteSignal[0]
.sym 10994 ftdi_rx$2
.sym 10995 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2]
.sym 11002 tarns.rxByteSignal_SB_DFFE_Q_E
.sym 11003 hwclk$2$2
.sym 11004 $false
.sym 11005 tarns.bitIndex[24]
.sym 11006 tarns.bitIndex[25]
.sym 11007 tarns.bitIndex[26]
.sym 11008 tarns.bitIndex[27]
.sym 11009 tarns.bitIndex[28]
.sym 11010 tarns.bitIndex[29]
.sym 11011 tarns.bitIndex[30]
.sym 11012 tarns.bitIndex[31]
.sym 11079 $false
.sym 11080 $false
.sym 11081 $false
.sym 11082 tarns.bitIndex[6]
.sym 11091 $false
.sym 11092 $false
.sym 11093 $false
.sym 11094 tarns.bitIndex[13]
.sym 11097 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[12]
.sym 11098 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[7]
.sym 11099 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[6]
.sym 11100 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[5]
.sym 11103 $false
.sym 11104 $false
.sym 11105 $false
.sym 11106 tarns.bitIndex[10]
.sym 11109 $false
.sym 11110 $false
.sym 11111 $false
.sym 11112 tarns.bitIndex[12]
.sym 11115 $false
.sym 11116 $false
.sym 11117 $false
.sym 11118 tarns.bitIndex[7]
.sym 11121 tarns.rxByteSignal[7]
.sym 11122 $false
.sym 11123 $false
.sym 11124 $false
.sym 11125 uart_txbyte_SB_DFFE_Q_E
.sym 11126 hwclk$2$2
.sym 11127 $false
.sym 11128 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 11129 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 11130 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 11131 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 11133 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 11134 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 11135 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 11208 $false
.sym 11209 $false
.sym 11210 $false
.sym 11211 tarns.bitIndex[16]
.sym 11214 $false
.sym 11215 $false
.sym 11216 $false
.sym 11217 tarns.bitIndex[25]
.sym 11220 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[4]
.sym 11221 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[13]
.sym 11222 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[12]
.sym 11223 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[11]
.sym 11226 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[4]
.sym 11227 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[15]
.sym 11228 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[14]
.sym 11229 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 11232 $false
.sym 11233 $false
.sym 11234 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 11235 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 11238 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[12]
.sym 11239 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[10]
.sym 11240 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[9]
.sym 11241 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[8]
.sym 11244 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 11245 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 11246 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 11247 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 11252 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 11253 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 11254 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 11256 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 11257 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 11343 $false
.sym 11344 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 11345 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 11346 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 11349 $false
.sym 11350 $false
.sym 11351 tarns.state_SB_LUT4_I1_O[0]$2
.sym 11352 tarns.state_SB_LUT4_I1_O[1]
.sym 11355 $false
.sym 11356 $false
.sym 11357 $false
.sym 11358 tarns.bitIndex[21]
.sym 11361 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[23]
.sym 11362 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[21]
.sym 11363 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[20]
.sym 11364 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[19]
.sym 11367 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[23]
.sym 11368 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[18]
.sym 11369 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[17]
.sym 11370 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[16]
.sym 11374 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 11378 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 11379 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 11460 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[4]
.sym 11461 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[31]
.sym 11462 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[30]
.sym 11463 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[29]
.sym 11466 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[4]
.sym 11467 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[28]
.sym 11468 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[27]
.sym 11469 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[26]
.sym 11472 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[4]
.sym 11473 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[25]
.sym 11474 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_CARRY_CI_CO[32]
.sym 11475 tarns.rxByteSignal_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 11484 $false
.sym 11485 $false
.sym 11486 $false
.sym 11487 tarns.bitIndex[30]
.sym 11490 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[4]
.sym 11491 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[24]
.sym 11492 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[23]
.sym 11493 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[22]
.sym 11497 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 11498 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 11499 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 11500 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 11501 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 11502 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11503 tarns.posEdgeCounter[7]
.sym 11504 tarns.posEdgeCounter[4]
.sym 11533 $true
.sym 11570 tarns.posEdgeCounter[0]$2
.sym 11571 $false
.sym 11572 tarns.posEdgeCounter[0]
.sym 11573 $false
.sym 11574 $false
.sym 11576 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11578 $false
.sym 11579 tarns.posEdgeCounter[1]
.sym 11582 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11583 $false
.sym 11584 $false
.sym 11585 tarns.posEdgeCounter[2]
.sym 11586 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11588 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11589 $false
.sym 11590 $false
.sym 11591 tarns.posEdgeCounter[3]
.sym 11592 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11594 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 11595 $false
.sym 11596 $false
.sym 11597 tarns.posEdgeCounter[4]
.sym 11598 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11600 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 11601 $false
.sym 11602 $false
.sym 11603 tarns.posEdgeCounter[5]
.sym 11604 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 11606 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 11607 $false
.sym 11608 $false
.sym 11609 tarns.posEdgeCounter[6]
.sym 11610 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 11612 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11613 $false
.sym 11614 $false
.sym 11615 tarns.posEdgeCounter[7]
.sym 11616 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 11620 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 11621 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 11622 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 11623 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 11624 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 11625 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 11626 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 11627 tarns.posEdgeCounter[14]
.sym 11656 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11693 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 11694 $false
.sym 11695 $false
.sym 11696 tarns.posEdgeCounter[8]
.sym 11697 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11699 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 11700 $false
.sym 11701 $false
.sym 11702 tarns.posEdgeCounter[9]
.sym 11703 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 11705 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 11706 $false
.sym 11707 $false
.sym 11708 tarns.posEdgeCounter[10]
.sym 11709 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 11711 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 11712 $false
.sym 11713 $false
.sym 11714 tarns.posEdgeCounter[11]
.sym 11715 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 11717 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 11718 $false
.sym 11719 $false
.sym 11720 tarns.posEdgeCounter[12]
.sym 11721 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 11723 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 11724 $false
.sym 11725 $false
.sym 11726 tarns.posEdgeCounter[13]
.sym 11727 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 11729 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 11730 $false
.sym 11731 $false
.sym 11732 tarns.posEdgeCounter[14]
.sym 11733 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 11735 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 11736 $false
.sym 11737 $false
.sym 11738 tarns.posEdgeCounter[15]
.sym 11739 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 11743 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 11744 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 11745 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 11746 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 11747 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 11748 tarns.posEdgeCounter[20]
.sym 11749 tarns.posEdgeCounter[17]
.sym 11750 tarns.posEdgeCounter[21]
.sym 11779 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 11816 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 11817 $false
.sym 11818 $false
.sym 11819 tarns.posEdgeCounter[16]
.sym 11820 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 11822 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 11823 $false
.sym 11824 $false
.sym 11825 tarns.posEdgeCounter[17]
.sym 11826 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 11828 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 11829 $false
.sym 11830 $false
.sym 11831 tarns.posEdgeCounter[18]
.sym 11832 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 11834 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 11835 $false
.sym 11836 $false
.sym 11837 tarns.posEdgeCounter[19]
.sym 11838 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 11840 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 11841 $false
.sym 11842 $false
.sym 11843 tarns.posEdgeCounter[20]
.sym 11844 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 11846 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 11847 $false
.sym 11848 $false
.sym 11849 tarns.posEdgeCounter[21]
.sym 11850 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 11852 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 11853 $false
.sym 11854 $false
.sym 11855 tarns.posEdgeCounter[22]
.sym 11856 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 11858 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 11859 $false
.sym 11860 $false
.sym 11861 tarns.posEdgeCounter[23]
.sym 11862 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 11866 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 11867 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 11868 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 11869 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 11870 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 11871 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11872 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 11873 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 11902 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 11939 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 11940 $false
.sym 11941 $false
.sym 11942 tarns.posEdgeCounter[24]
.sym 11943 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 11945 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 11946 $false
.sym 11947 $false
.sym 11948 tarns.posEdgeCounter[25]
.sym 11949 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 11951 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 11952 $false
.sym 11953 $false
.sym 11954 tarns.posEdgeCounter[26]
.sym 11955 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 11957 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 11958 $false
.sym 11959 $false
.sym 11960 tarns.posEdgeCounter[27]
.sym 11961 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 11963 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 11964 $false
.sym 11965 $false
.sym 11966 tarns.posEdgeCounter[28]
.sym 11967 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 11969 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 11970 $false
.sym 11971 $false
.sym 11972 tarns.posEdgeCounter[29]
.sym 11973 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 11975 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 11976 $false
.sym 11977 $false
.sym 11978 tarns.posEdgeCounter[30]
.sym 11979 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 11982 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 11983 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 11984 tarns.posEdgeCounter[31]
.sym 11985 tarns.posEdgeCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 11986 rxEnSignal_SB_LUT4_I3_2_O$2
.sym 11987 hwclk$2$2
.sym 11988 tarns.state_SB_LUT4_I1_O[0]$2
.sym 11989 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 11990 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 11991 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 11992 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 11993 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 11994 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 11996 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12063 $false
.sym 12064 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 12065 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 12066 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[28]
.sym 12069 $false
.sym 12070 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 12071 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 12072 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[27]
.sym 12075 $false
.sym 12076 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 12077 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 12078 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[9]
.sym 12081 $false
.sym 12082 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 12083 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 12084 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[25]
.sym 12093 $false
.sym 12094 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 12095 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 12096 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[26]
.sym 12099 $false
.sym 12100 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 12101 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 12102 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[29]
.sym 12105 $false
.sym 12106 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 12107 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 12108 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[30]
.sym 12109 rxEnSignal_SB_LUT4_I3_2_O$2
.sym 12110 hwclk$2$2
.sym 12111 tarns.state_SB_LUT4_I1_O[0]$2
.sym 12309 clk_9600
.sym 12336 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 12339 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 12446 $false
.sym 12447 $false
.sym 12448 $false
.sym 12449 clk_9600$2
.sym 12456 clk_9600_SB_DFFE_Q_E
.sym 12457 hwclk$2$2
.sym 12458 $false
.sym 12465 clk_9600_SB_DFFE_Q_E
.sym 12469 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 12624 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 12627 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 12629 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12745 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 12747 tarns.rxByteSignal_SB_DFFE_Q_4_D_SB_LUT4_O_I3[3]
.sym 12752 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 12781 $true
.sym 12818 tarns.bitIndex[0]$2
.sym 12819 $false
.sym 12820 tarns.bitIndex[0]
.sym 12821 $false
.sym 12822 $false
.sym 12824 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12826 $false
.sym 12827 tarns.bitIndex[1]
.sym 12830 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12831 $false
.sym 12832 $false
.sym 12833 tarns.bitIndex[2]
.sym 12834 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12836 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12837 $false
.sym 12838 $false
.sym 12839 tarns.bitIndex[3]
.sym 12840 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12842 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12843 $false
.sym 12844 $false
.sym 12845 tarns.bitIndex[4]
.sym 12846 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12848 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12849 $false
.sym 12850 $false
.sym 12851 tarns.bitIndex[5]
.sym 12852 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12854 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12855 $false
.sym 12856 $false
.sym 12857 tarns.bitIndex[6]
.sym 12858 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12860 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12861 $false
.sym 12862 $false
.sym 12863 tarns.bitIndex[7]
.sym 12864 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12865 rxEnSignal_SB_LUT4_I3_1_O_SB_LUT4_I3_O$2
.sym 12866 hwclk$2$2
.sym 12867 tarns.bitIndex_SB_DFFESR_Q_R$2
.sym 12868 tarns.rxByteSignal_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 12869 tarns.rxByteSignal_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2]
.sym 12870 tarns.rxByteSignal[5]
.sym 12871 tarns.rxByteSignal[2]
.sym 12872 tarns.rxByteSignal[3]
.sym 12874 tarns.rxByteSignal[4]
.sym 12875 tarns.rxByteSignal[6]
.sym 12904 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12941 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 12942 $false
.sym 12943 $false
.sym 12944 tarns.bitIndex[8]
.sym 12945 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12947 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 12948 $false
.sym 12949 $false
.sym 12950 tarns.bitIndex[9]
.sym 12951 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 12953 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 12954 $false
.sym 12955 $false
.sym 12956 tarns.bitIndex[10]
.sym 12957 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 12959 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 12960 $false
.sym 12961 $false
.sym 12962 tarns.bitIndex[11]
.sym 12963 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 12965 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 12966 $false
.sym 12967 $false
.sym 12968 tarns.bitIndex[12]
.sym 12969 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 12971 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 12972 $false
.sym 12973 $false
.sym 12974 tarns.bitIndex[13]
.sym 12975 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 12977 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 12978 $false
.sym 12979 $false
.sym 12980 tarns.bitIndex[14]
.sym 12981 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 12983 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 12984 $false
.sym 12985 $false
.sym 12986 tarns.bitIndex[15]
.sym 12987 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 12988 rxEnSignal_SB_LUT4_I3_1_O_SB_LUT4_I3_O$2
.sym 12989 hwclk$2$2
.sym 12990 tarns.bitIndex_SB_DFFESR_Q_R$2
.sym 12991 transmitter.buf_tx_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 12992 transmitter.buf_tx_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 12993 uart_txbyte[2]
.sym 12994 uart_txbyte[6]
.sym 12997 uart_txbyte[3]
.sym 12998 uart_txbyte[0]
.sym 13027 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 13064 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 13065 $false
.sym 13066 $false
.sym 13067 tarns.bitIndex[16]
.sym 13068 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 13070 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 13071 $false
.sym 13072 $false
.sym 13073 tarns.bitIndex[17]
.sym 13074 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 13076 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 13077 $false
.sym 13078 $false
.sym 13079 tarns.bitIndex[18]
.sym 13080 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 13082 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 13083 $false
.sym 13084 $false
.sym 13085 tarns.bitIndex[19]
.sym 13086 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 13088 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 13089 $false
.sym 13090 $false
.sym 13091 tarns.bitIndex[20]
.sym 13092 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 13094 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 13095 $false
.sym 13096 $false
.sym 13097 tarns.bitIndex[21]
.sym 13098 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 13100 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 13101 $false
.sym 13102 $false
.sym 13103 tarns.bitIndex[22]
.sym 13104 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 13106 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 13107 $false
.sym 13108 $false
.sym 13109 tarns.bitIndex[23]
.sym 13110 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 13111 rxEnSignal_SB_LUT4_I3_1_O_SB_LUT4_I3_O$2
.sym 13112 hwclk$2$2
.sym 13113 tarns.bitIndex_SB_DFFESR_Q_R$2
.sym 13116 transmitter.buf_tx[7]
.sym 13150 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 13187 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 13188 $false
.sym 13189 $false
.sym 13190 tarns.bitIndex[24]
.sym 13191 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 13193 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 13194 $false
.sym 13195 $false
.sym 13196 tarns.bitIndex[25]
.sym 13197 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 13199 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 13200 $false
.sym 13201 $false
.sym 13202 tarns.bitIndex[26]
.sym 13203 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 13205 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 13206 $false
.sym 13207 $false
.sym 13208 tarns.bitIndex[27]
.sym 13209 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 13211 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 13212 $false
.sym 13213 $false
.sym 13214 tarns.bitIndex[28]
.sym 13215 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 13217 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 13218 $false
.sym 13219 $false
.sym 13220 tarns.bitIndex[29]
.sym 13221 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 13223 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 13224 $false
.sym 13225 $false
.sym 13226 tarns.bitIndex[30]
.sym 13227 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 13230 $false
.sym 13231 $false
.sym 13232 tarns.bitIndex[31]
.sym 13233 tarns.bitIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 13234 rxEnSignal_SB_LUT4_I3_1_O_SB_LUT4_I3_O$2
.sym 13235 hwclk$2$2
.sym 13236 tarns.bitIndex_SB_DFFESR_Q_R$2
.sym 13238 uart_txbyte_SB_DFFE_Q_E
.sym 13241 uart_send_en
.sym 13311 $false
.sym 13312 $false
.sym 13313 $false
.sym 13314 tarns.bitIndex[18]
.sym 13317 tarns.bitIndex[24]
.sym 13318 tarns.bitIndex[25]
.sym 13319 tarns.bitIndex[26]
.sym 13320 tarns.bitIndex[27]
.sym 13323 tarns.bitIndex[16]
.sym 13324 tarns.bitIndex[17]
.sym 13325 tarns.bitIndex[18]
.sym 13326 tarns.bitIndex[19]
.sym 13329 $false
.sym 13330 $false
.sym 13331 $false
.sym 13332 tarns.bitIndex[19]
.sym 13341 tarns.bitIndex[28]
.sym 13342 tarns.bitIndex[30]
.sym 13343 tarns.bitIndex[31]
.sym 13344 tarns.bitIndex[29]
.sym 13347 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 13348 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 13349 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 13350 tarns.state_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 13353 tarns.bitIndex[20]
.sym 13354 tarns.bitIndex[21]
.sym 13355 tarns.bitIndex[22]
.sym 13356 tarns.bitIndex[23]
.sym 13365 ledGreen_SB_DFFESR_Q_E
.sym 13366 ledGreen$2
.sym 13440 $false
.sym 13441 $false
.sym 13442 $false
.sym 13443 tarns.bitIndex[26]
.sym 13446 $false
.sym 13447 $false
.sym 13448 $false
.sym 13449 tarns.bitIndex[20]
.sym 13452 $false
.sym 13453 $false
.sym 13454 $false
.sym 13455 tarns.bitIndex[23]
.sym 13464 $false
.sym 13465 $false
.sym 13466 $false
.sym 13467 tarns.bitIndex[24]
.sym 13470 $false
.sym 13471 $false
.sym 13472 $false
.sym 13473 tarns.bitIndex[22]
.sym 13483 ledGreen_SB_DFFESR_Q_R[2]
.sym 13484 tarns.rxByteSignal_SB_DFFE_Q_E
.sym 13489 rxEnSignal_SB_DFFE_Q_E
.sym 13490 rxEnSignal
.sym 13557 $false
.sym 13558 $false
.sym 13559 $false
.sym 13560 tarns.bitIndex[28]
.sym 13581 $false
.sym 13582 $false
.sym 13583 $false
.sym 13584 tarns.bitIndex[29]
.sym 13587 $false
.sym 13588 $false
.sym 13589 $false
.sym 13590 tarns.bitIndex[27]
.sym 13680 $false
.sym 13681 $false
.sym 13682 $false
.sym 13683 tarns.posEdgeCounter[4]
.sym 13686 $false
.sym 13687 $false
.sym 13688 $false
.sym 13689 tarns.posEdgeCounter[2]
.sym 13692 $false
.sym 13693 $false
.sym 13694 $false
.sym 13695 tarns.posEdgeCounter[5]
.sym 13698 $false
.sym 13699 $false
.sym 13700 $false
.sym 13701 tarns.posEdgeCounter[8]
.sym 13704 $false
.sym 13705 $false
.sym 13706 $false
.sym 13707 tarns.posEdgeCounter[1]
.sym 13710 tarns.posEdgeCounter[13]
.sym 13711 tarns.posEdgeCounter[14]
.sym 13712 tarns.posEdgeCounter[5]
.sym 13713 tarns.posEdgeCounter[6]
.sym 13716 $false
.sym 13717 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 13718 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13719 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[7]
.sym 13722 $false
.sym 13723 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 13724 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13725 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[4]
.sym 13726 rxEnSignal_SB_LUT4_I3_2_O$2
.sym 13727 hwclk$2$2
.sym 13728 tarns.state_SB_LUT4_I1_O[0]$2
.sym 13803 $false
.sym 13804 $false
.sym 13805 $false
.sym 13806 tarns.posEdgeCounter[9]
.sym 13809 $false
.sym 13810 $false
.sym 13811 $false
.sym 13812 tarns.posEdgeCounter[16]
.sym 13815 $false
.sym 13816 $false
.sym 13817 $false
.sym 13818 tarns.posEdgeCounter[12]
.sym 13821 tarns.posEdgeCounter[8]
.sym 13822 tarns.posEdgeCounter[12]
.sym 13823 tarns.posEdgeCounter[15]
.sym 13824 tarns.posEdgeCounter[20]
.sym 13827 $false
.sym 13828 $false
.sym 13829 $false
.sym 13830 tarns.posEdgeCounter[15]
.sym 13833 $false
.sym 13834 $false
.sym 13835 $false
.sym 13836 tarns.posEdgeCounter[11]
.sym 13839 $false
.sym 13840 $false
.sym 13841 $false
.sym 13842 tarns.posEdgeCounter[14]
.sym 13845 $false
.sym 13846 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 13847 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13848 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[14]
.sym 13849 rxEnSignal_SB_LUT4_I3_2_O$2
.sym 13850 hwclk$2$2
.sym 13851 tarns.state_SB_LUT4_I1_O[0]$2
.sym 13926 $false
.sym 13927 $false
.sym 13928 $false
.sym 13929 tarns.posEdgeCounter[21]
.sym 13932 $false
.sym 13933 tarns.posEdgeCounter[17]
.sym 13934 tarns.posEdgeCounter[22]
.sym 13935 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 13938 $false
.sym 13939 $false
.sym 13940 $false
.sym 13941 tarns.posEdgeCounter[20]
.sym 13944 $false
.sym 13945 tarns.posEdgeCounter[18]
.sym 13946 tarns.posEdgeCounter[21]
.sym 13947 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 13950 $false
.sym 13951 $false
.sym 13952 $false
.sym 13953 tarns.posEdgeCounter[17]
.sym 13956 $false
.sym 13957 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 13958 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13959 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[20]
.sym 13962 $false
.sym 13963 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 13964 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13965 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[17]
.sym 13968 $false
.sym 13969 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 13970 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13971 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[21]
.sym 13972 rxEnSignal_SB_LUT4_I3_2_O$2
.sym 13973 hwclk$2$2
.sym 13974 tarns.state_SB_LUT4_I1_O[0]$2
.sym 13982 tarns.state_SB_DFFESR_Q_D[1]
.sym 14049 $false
.sym 14050 tarns.posEdgeCounter[16]
.sym 14051 tarns.posEdgeCounter[19]
.sym 14052 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 14055 tarns.posEdgeCounter[11]
.sym 14056 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 14057 tarns.posEdgeCounter[9]
.sym 14058 tarns.posEdgeCounter[4]
.sym 14061 tarns.posEdgeCounter[25]
.sym 14062 tarns.posEdgeCounter[26]
.sym 14063 tarns.posEdgeCounter[29]
.sym 14064 tarns.posEdgeCounter[30]
.sym 14067 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14068 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14069 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14070 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14073 $false
.sym 14074 $false
.sym 14075 $false
.sym 14076 tarns.posEdgeCounter[23]
.sym 14079 tarns.posEdgeCounter[23]
.sym 14080 tarns.posEdgeCounter[24]
.sym 14081 tarns.posEdgeCounter[27]
.sym 14082 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 14085 $false
.sym 14086 $false
.sym 14087 $false
.sym 14088 tarns.posEdgeCounter[30]
.sym 14091 $false
.sym 14092 $false
.sym 14093 $false
.sym 14094 tarns.posEdgeCounter[24]
.sym 14098 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 14100 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 14102 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.sym 14103 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 14104 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 14105 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 14172 $false
.sym 14173 tarns.posEdgeCounter[28]
.sym 14174 tarns.posEdgeCounter[31]
.sym 14175 tarns.posEdgeCounter[4]
.sym 14178 $false
.sym 14179 $false
.sym 14180 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14181 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 14184 tarns.posEdgeCounter[3]
.sym 14185 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 14186 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 14187 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 14190 tarns.posEdgeCounter[1]
.sym 14191 tarns.posEdgeCounter[2]
.sym 14192 tarns.posEdgeCounter[28]
.sym 14193 tarns.posEdgeCounter[31]
.sym 14196 tarns.posEdgeCounter[0]
.sym 14197 tarns.posEdgeCounter[3]
.sym 14198 tarns.posEdgeCounter[7]
.sym 14199 tarns.posEdgeCounter[10]
.sym 14202 tarns.posEdgeCounter[11]
.sym 14203 tarns.posEdgeCounter[7]
.sym 14204 tarns.posEdgeCounter[10]
.sym 14205 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 14214 $false
.sym 14215 tarns.posEdgeCounter[9]
.sym 14216 tarns.posEdgeCounter[0]
.sym 14217 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 14388 tarns.state_SB_LUT4_I1_O[0]
.sym 14418 clk_9600_SB_DFFE_Q_E
.sym 14446 cntr_9600[2]
.sym 14447 cntr_9600[3]
.sym 14448 cntr_9600[4]
.sym 14449 cntr_9600[5]
.sym 14450 cntr_9600[6]
.sym 14451 cntr_9600[7]
.sym 14525 cntr_9600[0]
.sym 14526 cntr_9600[4]
.sym 14527 cntr_9600[5]
.sym 14528 cntr_9600[9]
.sym 14543 cntr_9600[1]
.sym 14544 cntr_9600[2]
.sym 14545 cntr_9600[3]
.sym 14546 cntr_9600[6]
.sym 14572 cntr_9600[8]
.sym 14573 cntr_9600[9]
.sym 14574 cntr_9600[10]
.sym 14575 cntr_9600[11]
.sym 14576 cntr_9600[12]
.sym 14577 cntr_9600[13]
.sym 14578 cntr_9600[14]
.sym 14579 cntr_9600[15]
.sym 14694 $false
.sym 14695 $false
.sym 14696 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 14697 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 14718 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14719 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14720 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14721 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14731 cntr_9600[16]
.sym 14732 cntr_9600[17]
.sym 14733 cntr_9600[18]
.sym 14734 cntr_9600[19]
.sym 14735 cntr_9600[20]
.sym 14736 cntr_9600[21]
.sym 14737 cntr_9600[22]
.sym 14738 cntr_9600[23]
.sym 14817 cntr_9600[16]
.sym 14818 cntr_9600[17]
.sym 14819 cntr_9600[18]
.sym 14820 cntr_9600[19]
.sym 14835 cntr_9600[20]
.sym 14836 cntr_9600[21]
.sym 14837 cntr_9600[22]
.sym 14838 cntr_9600[23]
.sym 14847 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 14848 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 14849 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 14850 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 14854 cntr_9600[24]
.sym 14855 cntr_9600[25]
.sym 14856 cntr_9600[26]
.sym 14857 cntr_9600[27]
.sym 14858 cntr_9600[28]
.sym 14859 cntr_9600[29]
.sym 14860 cntr_9600[30]
.sym 14861 cntr_9600[31]
.sym 14928 cntr_9600[28]
.sym 14929 cntr_9600[29]
.sym 14930 cntr_9600[30]
.sym 14931 cntr_9600[31]
.sym 14940 $false
.sym 14941 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[1]
.sym 14942 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[2]
.sym 14943 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[3]
.sym 14970 cntr_9600[24]
.sym 14971 cntr_9600[25]
.sym 14972 cntr_9600[26]
.sym 14973 cntr_9600[27]
.sym 15051 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[2]
.sym 15052 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[1]
.sym 15053 tarns.rxByteSignal_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 15054 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[3]
.sym 15057 tarns.rxByteSignal_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 15058 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[1]
.sym 15059 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[2]
.sym 15060 tarns.bitIndex_SB_DFFESR_Q_31_D_SB_LUT4_I3_O[3]
.sym 15063 $false
.sym 15064 tarns.rxByteSignal[5]
.sym 15065 ftdi_rx$2
.sym 15066 tarns.rxByteSignal_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 15069 $false
.sym 15070 tarns.rxByteSignal[2]
.sym 15071 ftdi_rx$2
.sym 15072 tarns.rxByteSignal_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2]
.sym 15075 ftdi_rx$2
.sym 15076 tarns.rxByteSignal[3]
.sym 15077 tarns.rxByteSignal_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
.sym 15078 tarns.rxByteSignal_SB_DFFE_Q_4_D_SB_LUT4_O_I3[3]
.sym 15087 ftdi_rx$2
.sym 15088 tarns.rxByteSignal[4]
.sym 15089 tarns.rxByteSignal_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 15090 tarns.rxByteSignal_SB_DFFE_Q_4_D_SB_LUT4_O_I3[3]
.sym 15093 $false
.sym 15094 tarns.rxByteSignal[6]
.sym 15095 ftdi_rx$2
.sym 15096 tarns.rxByteSignal_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 15097 tarns.rxByteSignal_SB_DFFE_Q_E
.sym 15098 hwclk$2$2
.sym 15099 $false
.sym 15101 transmitter.buf_tx[6]
.sym 15102 transmitter.buf_tx[4]
.sym 15103 transmitter.buf_tx[0]
.sym 15104 transmitter.buf_tx[5]
.sym 15105 transmitter.buf_tx[3]
.sym 15106 transmitter.buf_tx[1]
.sym 15107 transmitter.buf_tx[2]
.sym 15174 $false
.sym 15175 $false
.sym 15176 $false
.sym 15177 tarns.rxByteSignal[4]
.sym 15180 $false
.sym 15181 $false
.sym 15182 $false
.sym 15183 tarns.rxByteSignal[5]
.sym 15186 tarns.rxByteSignal[2]
.sym 15187 $false
.sym 15188 $false
.sym 15189 $false
.sym 15192 tarns.rxByteSignal[6]
.sym 15193 $false
.sym 15194 $false
.sym 15195 $false
.sym 15210 tarns.rxByteSignal[3]
.sym 15211 $false
.sym 15212 $false
.sym 15213 $false
.sym 15216 tarns.rxByteSignal[0]
.sym 15217 $false
.sym 15218 $false
.sym 15219 $false
.sym 15220 uart_txbyte_SB_DFFE_Q_E
.sym 15221 hwclk$2$2
.sym 15222 $false
.sym 15227 ftdi_tx_SB_LUT4_O_I3
.sym 15309 uart_txbyte[7]
.sym 15310 $false
.sym 15311 $false
.sym 15312 $false
.sym 15343 transmitter.buf_tx_SB_DFFE_Q_E
.sym 15344 clk_9600$2
.sym 15345 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 15346 led3_SB_DFFESR_Q_E
.sym 15349 uart_send_en_SB_DFFESS_Q_E
.sym 15352 led3_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 15353 led3$2
.sym 15426 $false
.sym 15427 ledGreen_SB_DFFESR_Q_R[2]
.sym 15428 tarns.isIdle_SB_LUT4_I3_O[1]
.sym 15429 ftdi_rx$2
.sym 15444 $false
.sym 15445 $false
.sym 15446 $false
.sym 15447 $false
.sym 15466 uart_send_en_SB_DFFESS_Q_E
.sym 15467 hwclk$2$2
.sym 15468 uart_send_en_SB_DFFESS_Q_S
.sym 15469 tarns.isIdle_SB_LUT4_I3_O[0]
.sym 15470 transmitter.txdone_SB_LUT4_I1_O[3]
.sym 15471 transmitter.txdone_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 15472 ledGreen_SB_DFFESR_Q_R[3]
.sym 15473 uart_send_en_SB_DFFESS_Q_E_SB_LUT4_O_I3[1]
.sym 15474 led3_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 15475 led3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15476 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[0]
.sym 15573 tarns.isIdle_SB_LUT4_I3_O[1]
.sym 15574 ftdi_rx$2
.sym 15575 ledGreen_SB_DFFESR_Q_R[2]
.sym 15576 ledGreen_SB_DFFESR_Q_R[3]
.sym 15579 $false
.sym 15580 $false
.sym 15581 $false
.sym 15582 ledGreen$2
.sym 15589 ledGreen_SB_DFFESR_Q_E
.sym 15590 hwclk$2$2
.sym 15591 ledGreen_SB_DFFESR_Q_R[2]
.sym 15592 rxEnSignal_SB_DFFE_Q_D
.sym 15593 led3_SB_DFFESR_Q_E_SB_LUT4_O_I2[3]
.sym 15594 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q_SB_DFFESS_Q_S[2]
.sym 15595 uart_send_en_SB_DFFESS_Q_S
.sym 15597 rxEnSignal_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15598 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[3]
.sym 15599 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[2]
.sym 15666 $false
.sym 15667 $false
.sym 15668 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[2]
.sym 15669 rxEnSignal_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15672 $false
.sym 15673 $false
.sym 15674 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 15675 rxEnSignal
.sym 15702 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[2]
.sym 15703 ftdi_rx$2
.sym 15704 rxEnSignal_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15705 tarns.isIdle_SB_LUT4_I3_O[1]
.sym 15708 rxEnSignal_SB_DFFE_Q_D
.sym 15709 $false
.sym 15710 $false
.sym 15711 $false
.sym 15712 rxEnSignal_SB_DFFE_Q_E
.sym 15713 hwclk$2$2
.sym 15714 $false
.sym 15715 ftdi_tx$2
.sym 15716 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 15717 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[1]
.sym 15751 $true
.sym 15788 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]$2
.sym 15789 $false
.sym 15790 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 15791 $false
.sym 15792 $false
.sym 15794 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 15796 $false
.sym 15797 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 15800 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 15802 $false
.sym 15803 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 15806 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 15808 $false
.sym 15809 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 15812 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 15814 $true$2
.sym 15815 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 15818 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[6]
.sym 15820 $true$2
.sym 15821 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 15824 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[7]
.sym 15826 $true$2
.sym 15827 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 15830 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[8]
.sym 15832 $false
.sym 15833 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 15838 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O[3]
.sym 15839 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 15840 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 15841 tarns.state_SB_DFFE_Q_E
.sym 15843 rxEnSignal_SB_LUT4_I3_1_O[2]
.sym 15844 tarns.state_SB_DFFESR_Q_D[0]
.sym 15845 tarns.state[0]
.sym 15874 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[8]
.sym 15911 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[9]
.sym 15913 $false
.sym 15914 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 15917 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[10]
.sym 15919 $true$2
.sym 15920 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 15923 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[11]
.sym 15925 $false
.sym 15926 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 15929 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[12]
.sym 15931 $false
.sym 15932 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 15935 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[13]
.sym 15937 $false
.sym 15938 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 15941 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[14]
.sym 15943 $false
.sym 15944 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 15947 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[15]
.sym 15949 $false
.sym 15950 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 15953 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[16]
.sym 15955 $false
.sym 15956 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 15961 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 15962 rxEnSignal_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 15963 tarns.state_SB_LUT4_I1_O[0]
.sym 15965 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 15967 tarns.posEdgeCounter[19]
.sym 15997 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[16]
.sym 16034 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[17]
.sym 16036 $false
.sym 16037 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 16040 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[18]
.sym 16042 $false
.sym 16043 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 16046 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[19]
.sym 16048 $false
.sym 16049 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 16052 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[20]
.sym 16054 $false
.sym 16055 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 16058 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[21]
.sym 16060 $false
.sym 16061 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 16064 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[22]
.sym 16066 $false
.sym 16067 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 16070 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[23]
.sym 16072 $false
.sym 16073 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 16076 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[24]
.sym 16078 $false
.sym 16079 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 16120 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[24]
.sym 16157 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[25]
.sym 16159 $false
.sym 16160 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 16163 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[26]
.sym 16165 $false
.sym 16166 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 16169 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[27]
.sym 16171 $false
.sym 16172 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 16175 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[28]
.sym 16177 $false
.sym 16178 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 16181 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[29]
.sym 16183 $false
.sym 16184 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 16187 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[30]
.sym 16189 $false
.sym 16190 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 16193 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 16195 $false
.sym 16196 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.sym 16200 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 16201 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 16202 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 16203 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 16281 $false
.sym 16282 $false
.sym 16283 $false
.sym 16284 tarns.posEdgeCounter[28]
.sym 16293 $false
.sym 16294 $false
.sym 16295 $false
.sym 16296 tarns.posEdgeCounter[25]
.sym 16305 $false
.sym 16306 $false
.sym 16307 $false
.sym 16308 tarns.posEdgeCounter[31]
.sym 16311 $false
.sym 16312 $false
.sym 16313 $false
.sym 16314 tarns.posEdgeCounter[27]
.sym 16317 $false
.sym 16318 $false
.sym 16319 $false
.sym 16320 tarns.posEdgeCounter[26]
.sym 16323 $false
.sym 16324 $false
.sym 16325 $false
.sym 16326 tarns.posEdgeCounter[29]
.sym 16497 rxEnSignal_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 16554 cntr_9600[0]
.sym 16559 cntr_9600[1]
.sym 16590 $true
.sym 16627 cntr_9600[0]$2
.sym 16628 $false
.sym 16629 cntr_9600[0]
.sym 16630 $false
.sym 16631 $false
.sym 16633 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 16635 $false
.sym 16636 cntr_9600[1]
.sym 16639 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 16640 $false
.sym 16641 $false
.sym 16642 cntr_9600[2]
.sym 16643 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 16645 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 16646 $false
.sym 16647 $false
.sym 16648 cntr_9600[3]
.sym 16649 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 16651 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 16652 $false
.sym 16653 $false
.sym 16654 cntr_9600[4]
.sym 16655 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 16657 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 16658 $false
.sym 16659 $false
.sym 16660 cntr_9600[5]
.sym 16661 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 16663 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 16664 $false
.sym 16665 $false
.sym 16666 cntr_9600[6]
.sym 16667 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 16669 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 16670 $false
.sym 16671 $false
.sym 16672 cntr_9600[7]
.sym 16673 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 16674 $true
.sym 16675 hwclk$2$2
.sym 16676 clk_9600_SB_DFFE_Q_E$2
.sym 16682 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 16688 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 16753 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 16790 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 16791 $false
.sym 16792 $false
.sym 16793 cntr_9600[8]
.sym 16794 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 16796 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 16797 $false
.sym 16798 $false
.sym 16799 cntr_9600[9]
.sym 16800 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 16802 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 16803 $false
.sym 16804 $false
.sym 16805 cntr_9600[10]
.sym 16806 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 16808 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 16809 $false
.sym 16810 $false
.sym 16811 cntr_9600[11]
.sym 16812 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 16814 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 16815 $false
.sym 16816 $false
.sym 16817 cntr_9600[12]
.sym 16818 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 16820 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 16821 $false
.sym 16822 $false
.sym 16823 cntr_9600[13]
.sym 16824 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 16826 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 16827 $false
.sym 16828 $false
.sym 16829 cntr_9600[14]
.sym 16830 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 16832 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 16833 $false
.sym 16834 $false
.sym 16835 cntr_9600[15]
.sym 16836 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 16837 $true
.sym 16838 hwclk$2$2
.sym 16839 clk_9600_SB_DFFE_Q_E$2
.sym 16876 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 16913 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 16914 $false
.sym 16915 $false
.sym 16916 cntr_9600[16]
.sym 16917 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 16919 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 16920 $false
.sym 16921 $false
.sym 16922 cntr_9600[17]
.sym 16923 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 16925 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 16926 $false
.sym 16927 $false
.sym 16928 cntr_9600[18]
.sym 16929 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 16931 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 16932 $false
.sym 16933 $false
.sym 16934 cntr_9600[19]
.sym 16935 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 16937 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 16938 $false
.sym 16939 $false
.sym 16940 cntr_9600[20]
.sym 16941 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 16943 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 16944 $false
.sym 16945 $false
.sym 16946 cntr_9600[21]
.sym 16947 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 16949 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 16950 $false
.sym 16951 $false
.sym 16952 cntr_9600[22]
.sym 16953 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 16955 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 16956 $false
.sym 16957 $false
.sym 16958 cntr_9600[23]
.sym 16959 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 16960 $true
.sym 16961 hwclk$2$2
.sym 16962 clk_9600_SB_DFFE_Q_E$2
.sym 16999 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 17036 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 17037 $false
.sym 17038 $false
.sym 17039 cntr_9600[24]
.sym 17040 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 17042 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 17043 $false
.sym 17044 $false
.sym 17045 cntr_9600[25]
.sym 17046 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 17048 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 17049 $false
.sym 17050 $false
.sym 17051 cntr_9600[26]
.sym 17052 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 17054 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 17055 $false
.sym 17056 $false
.sym 17057 cntr_9600[27]
.sym 17058 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 17060 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 17061 $false
.sym 17062 $false
.sym 17063 cntr_9600[28]
.sym 17064 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 17066 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 17067 $false
.sym 17068 $false
.sym 17069 cntr_9600[29]
.sym 17070 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 17072 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 17073 $false
.sym 17074 $false
.sym 17075 cntr_9600[30]
.sym 17076 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 17079 $false
.sym 17080 $false
.sym 17081 cntr_9600[31]
.sym 17082 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 17083 $true
.sym 17084 hwclk$2$2
.sym 17085 clk_9600_SB_DFFE_Q_E$2
.sym 17289 $false
.sym 17290 uart_txbyte[6]
.sym 17291 transmitter.buf_tx[7]
.sym 17292 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 17295 $false
.sym 17296 transmitter.buf_tx_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 17297 transmitter.buf_tx[5]
.sym 17298 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 17301 $false
.sym 17302 uart_txbyte[0]
.sym 17303 transmitter.buf_tx[1]
.sym 17304 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 17307 $false
.sym 17308 transmitter.buf_tx_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 17309 transmitter.buf_tx[6]
.sym 17310 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 17313 $false
.sym 17314 uart_txbyte[3]
.sym 17315 transmitter.buf_tx[4]
.sym 17316 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 17319 $false
.sym 17320 uart_txbyte[1]
.sym 17321 transmitter.buf_tx[2]
.sym 17322 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 17325 $false
.sym 17326 uart_txbyte[2]
.sym 17327 transmitter.buf_tx[3]
.sym 17328 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 17329 transmitter.buf_tx_SB_DFFE_Q_E
.sym 17330 clk_9600$2
.sym 17331 $false
.sym 17332 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 17333 transmitter.bits_sent_SB_DFFESR_Q_R
.sym 17334 transmitter.buf_tx_SB_DFFE_Q_E
.sym 17335 uart_send_en_SB_LUT4_I3_O[2]
.sym 17336 transmitter.state_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17337 transmitter.state[0]
.sym 17338 transmitter.state[1]
.sym 17430 $false
.sym 17431 transmitter.buf_tx[0]
.sym 17432 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 17433 transmitter.txdone_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 17452 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 17453 clk_9600$2
.sym 17454 $false
.sym 17456 transmitter.txdone_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 17460 transmitter.txdone_SB_DFFESS_Q_E
.sym 17461 transmitter.txdone
.sym 17529 $false
.sym 17530 $false
.sym 17531 led3_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 17532 led3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17547 $false
.sym 17548 $false
.sym 17549 led3_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 17550 uart_send_en_SB_DFFESS_Q_E_SB_LUT4_O_I3[1]
.sym 17565 $false
.sym 17566 $false
.sym 17567 tarns.isIdle_SB_LUT4_I3_O[0]
.sym 17568 tarns.isIdle_SB_LUT4_I3_O[1]
.sym 17571 $false
.sym 17572 $false
.sym 17573 $false
.sym 17574 led3$2
.sym 17575 led3_SB_DFFESR_Q_E
.sym 17576 hwclk$2$2
.sym 17577 tarns.isIdle_SB_LUT4_I3_O[0]
.sym 17584 tarns.isIdle_SB_LUT4_I3_O[1]
.sym 17652 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[0]
.sym 17653 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[1]
.sym 17654 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[2]
.sym 17655 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[3]
.sym 17658 led3_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 17659 transmitter.txdone
.sym 17660 led3_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 17661 led3_SB_DFFESR_Q_E_SB_LUT4_O_I2[3]
.sym 17664 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[1]
.sym 17665 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[0]
.sym 17666 led3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17667 transmitter.txdone_SB_LUT4_I1_O[3]
.sym 17670 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[2]
.sym 17671 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[1]
.sym 17672 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[0]
.sym 17673 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[3]
.sym 17676 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[0]
.sym 17677 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[3]
.sym 17678 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[2]
.sym 17679 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[1]
.sym 17682 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[2]
.sym 17683 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[3]
.sym 17684 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[0]
.sym 17685 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[1]
.sym 17688 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[0]
.sym 17689 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[1]
.sym 17690 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[2]
.sym 17691 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[3]
.sym 17694 led3_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 17695 $false
.sym 17696 $false
.sym 17697 $false
.sym 17698 transmitter.txdone_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 17699 hwclk$2$2
.sym 17700 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q_SB_DFFESS_Q_S[2]
.sym 17701 tarns.isIdle_SB_DFFESS_Q_S
.sym 17705 tarns.isIdle
.sym 17775 $false
.sym 17776 $false
.sym 17777 rxEnSignal_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 17778 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[2]
.sym 17781 rxEnSignal_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 17782 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[2]
.sym 17783 ftdi_rx$2
.sym 17784 tarns.isIdle_SB_LUT4_I3_O[1]
.sym 17787 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[3]
.sym 17788 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[2]
.sym 17789 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[0]
.sym 17790 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[1]
.sym 17793 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[3]
.sym 17794 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[1]
.sym 17795 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[2]
.sym 17796 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[0]
.sym 17805 $false
.sym 17806 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[0]
.sym 17807 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[1]
.sym 17808 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[3]
.sym 17811 $false
.sym 17812 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[2]
.sym 17813 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q[3]
.sym 17814 rxEnSignal_SB_DFFE_Q_D_SB_DFFESR_R_Q_SB_DFFESS_Q_S[2]
.sym 17817 $false
.sym 17818 $false
.sym 17819 $false
.sym 17820 uart_send_en_SB_DFFESS_Q_S
.sym 17821 transmitter.txdone_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 17822 hwclk$2$2
.sym 17823 rxEnSignal_SB_DFFE_Q_D
.sym 17826 rxEnSignal_SB_LUT4_I3_2_O
.sym 17831 transmitter.state[7]
.sym 17898 $false
.sym 17899 $false
.sym 17900 $false
.sym 17901 ftdi_tx_SB_LUT4_O_I3
.sym 17904 $false
.sym 17905 $false
.sym 17906 $false
.sym 17907 tarns.posEdgeCounter[3]
.sym 17910 $true$2
.sym 17911 $false
.sym 17912 $false
.sym 17913 $false
.sym 17944 transmitter.txdone_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 17945 hwclk$2$2
.sym 17946 $false
.sym 17947 tarns.isIdle_SB_DFFESS_Q_E
.sym 17948 tarns.state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 17950 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 17953 tarns.state[1]
.sym 18021 ftdi_rx$2
.sym 18022 tarns.state_SB_LUT4_I1_O[0]$2
.sym 18023 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 18024 tarns.state_SB_DFFESR_Q_D[0]
.sym 18027 $false
.sym 18028 $false
.sym 18029 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 18030 tarns.state_SB_DFFESR_Q_D[0]
.sym 18033 $false
.sym 18034 $false
.sym 18035 tarns.state_SB_DFFESR_Q_D[0]
.sym 18036 tarns.state_SB_DFFESR_Q_D[1]
.sym 18039 tarns.state[0]
.sym 18040 tarns.state[1]
.sym 18041 tarns.state[2]
.sym 18042 rxEnSignal
.sym 18051 $false
.sym 18052 tarns.state[0]
.sym 18053 tarns.state[2]
.sym 18054 rxEnSignal
.sym 18057 $false
.sym 18058 tarns.state[1]
.sym 18059 tarns.state[2]
.sym 18060 tarns.state[0]
.sym 18063 tarns.state_SB_LUT4_I1_O[1]
.sym 18064 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 18065 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O[2]
.sym 18066 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O[3]
.sym 18067 tarns.state_SB_DFFE_Q_E
.sym 18068 hwclk$2$2
.sym 18069 $false
.sym 18070 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O[2]
.sym 18071 tarns.state_SB_DFFESR_Q_R[1]
.sym 18075 tarns.state[2]
.sym 18144 $false
.sym 18145 $false
.sym 18146 $false
.sym 18147 tarns.posEdgeCounter[18]
.sym 18150 $false
.sym 18151 tarns.state[1]
.sym 18152 tarns.state_SB_DFFESR_Q_D[1]
.sym 18153 rxEnSignal_SB_LUT4_I3_1_O[2]
.sym 18156 $false
.sym 18157 tarns.state[0]
.sym 18158 tarns.state[1]
.sym 18159 tarns.state[2]
.sym 18168 $false
.sym 18169 $false
.sym 18170 $false
.sym 18171 tarns.posEdgeCounter[19]
.sym 18180 $false
.sym 18181 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18182 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18183 tarns.posEdgeCounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[19]
.sym 18190 rxEnSignal_SB_LUT4_I3_2_O$2
.sym 18191 hwclk$2$2
.sym 18192 tarns.state_SB_LUT4_I1_O[0]$2
.sym 18742 $false
.sym 18743 $false
.sym 18744 $false
.sym 18745 cntr_9600[0]
.sym 18772 $false
.sym 18773 $false
.sym 18774 cntr_9600[1]
.sym 18775 cntr_9600[0]
.sym 18782 $true
.sym 18783 hwclk$2$2
.sym 18784 clk_9600_SB_DFFE_Q_E$2
.sym 18905 cntr_9600[12]
.sym 18906 cntr_9600[13]
.sym 18907 cntr_9600[14]
.sym 18908 cntr_9600[15]
.sym 18941 cntr_9600[7]
.sym 18942 cntr_9600[8]
.sym 18943 cntr_9600[10]
.sym 18944 cntr_9600[11]
.sym 19514 transmitter.state[1]
.sym 19515 transmitter.state[0]
.sym 19516 transmitter.txdone_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 19517 uart_send_en
.sym 19520 $false
.sym 19521 $false
.sym 19522 $false
.sym 19523 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 19526 $false
.sym 19527 uart_send_en_SB_LUT4_I3_O[0]
.sym 19528 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 19529 uart_send_en_SB_LUT4_I3_O[2]
.sym 19532 transmitter.state[1]
.sym 19533 transmitter.state[0]
.sym 19534 transmitter.txdone_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 19535 uart_send_en
.sym 19538 uart_send_en
.sym 19539 transmitter.state[1]
.sym 19540 transmitter.txdone_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 19541 transmitter.state[0]
.sym 19544 $false
.sym 19545 $false
.sym 19546 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 19547 transmitter.state_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[1]
.sym 19550 $false
.sym 19551 $false
.sym 19552 transmitter.txdone_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 19553 transmitter.state[1]
.sym 19560 $true
.sym 19561 clk_9600$2
.sym 19562 transmitter.state_SB_DFFSR_Q_R$2
.sym 19643 $false
.sym 19644 transmitter.state[1]
.sym 19645 transmitter.txdone_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 19646 transmitter.state[0]
.sym 19667 transmitter.state[0]
.sym 19668 transmitter.state[1]
.sym 19669 transmitter.txdone_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 19670 uart_send_en
.sym 19673 $false
.sym 19674 $false
.sym 19675 transmitter.txdone_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 19676 uart_send_en_SB_LUT4_I3_O[2]
.sym 19683 transmitter.txdone_SB_DFFESS_Q_E
.sym 19684 clk_9600$2
.sym 19685 transmitter.state_SB_DFFSR_Q_R$2
.sym 19796 $false
.sym 19797 $false
.sym 19798 transmitter.txdone
.sym 19799 tarns.isIdle
.sym 19883 $false
.sym 19884 $false
.sym 19885 $false
.sym 19886 rxEnSignal
.sym 19907 $false
.sym 19908 $false
.sym 19909 tarns.state_SB_LUT4_I1_O[0]$2
.sym 19910 ftdi_rx$2
.sym 19929 tarns.isIdle_SB_DFFESS_Q_E
.sym 19930 hwclk$2$2
.sym 19931 tarns.isIdle_SB_DFFESS_Q_S
.sym 20018 ftdi_rx$2
.sym 20019 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 20020 tarns.state[2]
.sym 20021 rxEnSignal
.sym 20048 transmitter.state[7]
.sym 20049 $false
.sym 20050 $false
.sym 20051 $false
.sym 20052 $true
.sym 20053 clk_9600$2
.sym 20054 transmitter.state_SB_DFFSR_Q_R$2
.sym 20129 tarns.state[1]
.sym 20130 tarns.state[0]
.sym 20131 rxEnSignal
.sym 20132 tarns.state[2]
.sym 20135 $false
.sym 20136 tarns.state[0]
.sym 20137 tarns.state[2]
.sym 20138 tarns.state[1]
.sym 20147 $false
.sym 20148 $false
.sym 20149 tarns.state_SB_DFFESR_Q_D[1]
.sym 20150 tarns.state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 20165 ftdi_rx$2
.sym 20166 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 20167 tarns.state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 20168 tarns.state_SB_DFFESR_Q_R_SB_LUT4_I3_O[2]
.sym 20175 tarns.state_SB_DFFE_Q_E
.sym 20176 hwclk$2$2
.sym 20177 tarns.state_SB_LUT4_I1_O[0]$2
.sym 20252 $false
.sym 20253 $false
.sym 20254 tarns.state_SB_DFFESR_Q_D[1]
.sym 20255 tarns.state_SB_DFFESR_Q_R[1]
.sym 20258 $false
.sym 20259 tarns.state[2]
.sym 20260 tarns.state[1]
.sym 20261 tarns.state[0]
.sym 20282 tarns.state_SB_DFFESR_Q_D[1]
.sym 20283 $false
.sym 20284 $false
.sym 20285 $false
.sym 20298 tarns.state_SB_DFFE_Q_E
.sym 20299 hwclk$2$2
.sym 20300 tarns.state_SB_DFFESR_Q_R[1]
.sym 21392 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 21393 transmitter.bits_sent_SB_DFFESR_Q_7_D[1]
.sym 21397 transmitter.bits_sent_SB_DFFESR_Q_7_D[0]
.sym 21398 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 21399 transmitter.bits_sent[0]
.sym 21494 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 21496 transmitter.state_SB_DFFSR_Q_R
.sym 21497 uart_send_en_SB_LUT4_I3_O[0]
.sym 21498 transmitter.bits_sent_SB_DFFESR_Q_7_D[4]
.sym 21499 transmitter.bits_sent_SB_DFFESR_Q_7_D[3]
.sym 21501 transmitter.bits_sent_SB_DFFESR_Q_7_D[7]
.sym 21699 transmitter.txdone_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 21703 transmitter.state[2]
.sym 21704 transmitter.state[3]
.sym 21802 tarns.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21803 transmitter.txdone_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 21805 transmitter.state[5]
.sym 21806 transmitter.state[6]
.sym 21807 transmitter.state[4]
.sym 21906 $true$2
.sym 23203 transmitter.bits_sent_SB_DFFESR_Q_7_D[2]
.sym 23204 transmitter.bits_sent_SB_DFFESR_Q_7_D[5]
.sym 23234 $true
.sym 23271 transmitter.bits_sent_SB_DFFESR_Q_7_D[0]$2
.sym 23272 $false
.sym 23273 transmitter.bits_sent_SB_DFFESR_Q_7_D[0]
.sym 23274 $false
.sym 23275 $false
.sym 23277 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 23279 $false
.sym 23280 transmitter.bits_sent_SB_DFFESR_Q_7_D[1]
.sym 23283 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 23285 $false
.sym 23286 transmitter.bits_sent_SB_DFFESR_Q_7_D[2]
.sym 23289 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 23291 $true$2
.sym 23292 transmitter.bits_sent_SB_DFFESR_Q_7_D[3]
.sym 23295 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 23297 $false
.sym 23298 transmitter.bits_sent_SB_DFFESR_Q_7_D[4]
.sym 23301 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[6]
.sym 23303 $false
.sym 23304 transmitter.bits_sent_SB_DFFESR_Q_7_D[5]
.sym 23307 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI[7]
.sym 23309 $false
.sym 23310 transmitter.bits_sent_SB_DFFESR_Q_7_D[6]
.sym 23313 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 23315 $false
.sym 23316 transmitter.bits_sent_SB_DFFESR_Q_7_D[7]
.sym 23322 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 23323 transmitter.bits_sent_SB_DFFESR_Q_7_D[6]
.sym 23325 transmitter.bits_sent[1]
.sym 23395 $false
.sym 23396 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 23397 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 23398 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 23401 $false
.sym 23402 $false
.sym 23403 $false
.sym 23404 transmitter.bits_sent[1]
.sym 23425 $false
.sym 23426 $false
.sym 23427 $false
.sym 23428 transmitter.bits_sent[0]
.sym 23431 transmitter.state[0]
.sym 23432 transmitter.buf_tx_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 23433 transmitter.state[1]
.sym 23434 transmitter.txdone_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 23437 transmitter.bits_sent_SB_DFFESR_Q_7_D[0]
.sym 23438 $false
.sym 23439 $false
.sym 23440 $false
.sym 23441 uart_send_en_SB_LUT4_I3_O[0]
.sym 23442 clk_9600$2
.sym 23443 transmitter.bits_sent_SB_DFFESR_Q_R
.sym 23446 transmitter.bits_sent[2]
.sym 23447 transmitter.bits_sent[3]
.sym 23448 transmitter.bits_sent[4]
.sym 23449 transmitter.bits_sent[5]
.sym 23450 transmitter.bits_sent[6]
.sym 23451 transmitter.bits_sent[7]
.sym 23518 transmitter.bits_sent[0]
.sym 23519 transmitter.bits_sent[4]
.sym 23520 transmitter.bits_sent[7]
.sym 23521 transmitter.bits_sent[3]
.sym 23530 transmitter.txdone_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 23531 transmitter.state[1]
.sym 23532 transmitter.state[0]
.sym 23533 uart_send_en
.sym 23536 transmitter.state[0]
.sym 23537 transmitter.state[1]
.sym 23538 transmitter.txdone_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 23539 uart_send_en
.sym 23542 $false
.sym 23543 $false
.sym 23544 $false
.sym 23545 transmitter.bits_sent[4]
.sym 23548 $false
.sym 23549 $false
.sym 23550 $false
.sym 23551 transmitter.bits_sent[3]
.sym 23560 $false
.sym 23561 $false
.sym 23562 $false
.sym 23563 transmitter.bits_sent[7]
.sym 23770 $false
.sym 23771 transmitter.state[2]
.sym 23772 transmitter.state[3]
.sym 23773 transmitter.txdone_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 23794 transmitter.state[2]
.sym 23795 $false
.sym 23796 $false
.sym 23797 $false
.sym 23800 transmitter.state[3]
.sym 23801 $false
.sym 23802 $false
.sym 23803 $false
.sym 23810 $true
.sym 23811 clk_9600$2
.sym 23812 transmitter.state_SB_DFFSR_Q_R$2
.sym 23899 $false
.sym 23900 $false
.sym 23901 $false
.sym 23902 tarns.posEdgeCounter[7]
.sym 23905 transmitter.state[4]
.sym 23906 transmitter.state[5]
.sym 23907 transmitter.state[6]
.sym 23908 transmitter.state[7]
.sym 23917 transmitter.state[5]
.sym 23918 $false
.sym 23919 $false
.sym 23920 $false
.sym 23923 transmitter.state[6]
.sym 23924 $false
.sym 23925 $false
.sym 23926 $false
.sym 23929 transmitter.state[4]
.sym 23930 $false
.sym 23931 $false
.sym 23932 $false
.sym 23933 $true
.sym 23934 clk_9600$2
.sym 23935 transmitter.state_SB_DFFSR_Q_R$2
.sym 24034 $false
.sym 24035 $false
.sym 24036 $false
.sym 24037 $false
.sym 25535 $false
.sym 25536 $false
.sym 25537 $false
.sym 25538 transmitter.bits_sent[2]
.sym 25541 $false
.sym 25542 $false
.sym 25543 $false
.sym 25544 transmitter.bits_sent[5]
.sym 25666 transmitter.bits_sent[1]
.sym 25667 transmitter.bits_sent[2]
.sym 25668 transmitter.bits_sent[5]
.sym 25669 transmitter.bits_sent[6]
.sym 25672 $false
.sym 25673 $false
.sym 25674 $false
.sym 25675 transmitter.bits_sent[6]
.sym 25684 $false
.sym 25685 $false
.sym 25686 transmitter.bits_sent[1]
.sym 25687 transmitter.bits_sent[0]
.sym 25706 uart_send_en_SB_LUT4_I3_O[0]
.sym 25707 clk_9600$2
.sym 25708 transmitter.bits_sent_SB_DFFESR_Q_R
.sym 25777 $true
.sym 25814 transmitter.bits_sent[0]$2
.sym 25815 $false
.sym 25816 transmitter.bits_sent[0]
.sym 25817 $false
.sym 25818 $false
.sym 25820 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 25822 $false
.sym 25823 transmitter.bits_sent[1]
.sym 25826 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 25827 $false
.sym 25828 $false
.sym 25829 transmitter.bits_sent[2]
.sym 25830 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 25832 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 25833 $false
.sym 25834 $false
.sym 25835 transmitter.bits_sent[3]
.sym 25836 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 25838 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 25839 $false
.sym 25840 $false
.sym 25841 transmitter.bits_sent[4]
.sym 25842 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 25844 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 25845 $false
.sym 25846 $false
.sym 25847 transmitter.bits_sent[5]
.sym 25848 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 25850 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 25851 $false
.sym 25852 $false
.sym 25853 transmitter.bits_sent[6]
.sym 25854 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 25857 $false
.sym 25858 $false
.sym 25859 transmitter.bits_sent[7]
.sym 25860 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 25861 uart_send_en_SB_LUT4_I3_O[0]
.sym 25862 clk_9600$2
.sym 25863 transmitter.bits_sent_SB_DFFESR_Q_R
.sym 27429 rxEnSignal_SB_LUT4_I3_2_O
.sym 27459 transmitter.state_SB_DFFSR_Q_R
.sym 27463 ledGreen$2
.sym 27519 $false
.sym 27522 $false
.sym 27549 led3$2
.sym 27552 $false
