
attach ./modelgen_0.so
attach ../vams/vsine.so

verilog

`modelgen
module test_xdt1p(out, n, in);
  electrical out, in, n;
  parameter real c=1;
  analog begin
    I(n,out) <+ 0.;
    I(out,n) <+ ddt(c*V(in));
  end
endmodule

!make test_xdt1p.so > /dev/null

attach ./test_xdt1p.so

verilog

test_xdt1p #(.c(c)) dut(out, 0, in);
resistor #(.r(1)) r(0, out);

parameter v=0
parameter c=1m
vsine #(.dc(v), .ampl(1)) v1(in, 0);

print tran v(in) v(r) iter(0)
tran .5
status notime
