# 8_bit_ADD_SUBTRACT
System Verilog assignment
Testbench provided by Professor 
