

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_j_back1'
================================================================
* Date:           Sat Sep  2 22:24:35 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.576 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j_back1  |       12|       12|         2|          1|          1|    12|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     39|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      11|     75|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln86_fu_83_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln89_fu_102_p2  |         +|   0|  0|  15|           8|           8|
    |icmp_ln86_fu_77_p2  |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  39|          17|          15|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_back1_1  |   9|          2|    4|          8|
    |j_back1_fu_32               |   9|          2|    4|          8|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  36|          8|   10|         20|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |j_back1_1_reg_124        |  4|   0|    4|          0|
    |j_back1_fu_32            |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j_back1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j_back1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j_back1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j_back1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j_back1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j_back1|  return value|
|sub_ln89      |   in|    8|     ap_none|                           sub_ln89|        scalar|
|v88_address0  |  out|    8|   ap_memory|                                v88|         array|
|v88_ce0       |  out|    1|   ap_memory|                                v88|         array|
|v88_we0       |  out|    1|   ap_memory|                                v88|         array|
|v88_d0        |  out|   32|   ap_memory|                                v88|         array|
|v28_address0  |  out|    4|   ap_memory|                                v28|         array|
|v28_ce0       |  out|    1|   ap_memory|                                v28|         array|
|v28_q0        |   in|   32|   ap_memory|                                v28|         array|
+--------------+-----+-----+------------+-----------------------------------+--------------+

