
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000664                       # Number of seconds simulated
sim_ticks                                   663769500                       # Number of ticks simulated
final_tick                                  663769500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127936                       # Simulator instruction rate (inst/s)
host_op_rate                                   222736                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              104775842                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646976                       # Number of bytes of host memory used
host_seconds                                     6.34                       # Real time elapsed on the host
sim_insts                                      810491                       # Number of instructions simulated
sim_ops                                       1411059                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    663769500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           30336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               56448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26112                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              408                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              474                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  882                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           39338957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           45702612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               85041569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      39338957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          39338957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          39338957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          45702612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              85041569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       408.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       474.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1779                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          882                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        882                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   56448                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    56448                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 82                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                126                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 39                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 41                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 33                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               105                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                98                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               104                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      663635000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    882                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      565                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      267                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       36                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          149                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     366.389262                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    228.376103                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    336.677541                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            43     28.86%     28.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           32     21.48%     50.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           16     10.74%     61.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           15     10.07%     71.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           11      7.38%     78.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            4      2.68%     81.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            5      3.36%     84.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      1.34%     85.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           21     14.09%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           149                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        26112                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        30336                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 39338957.273571625352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 45702612.126649387181                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          408                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          474                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     14428250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     16546250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35363.36                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34907.70                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      14437000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 30974500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4410000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16368.48                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35118.48                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         85.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      85.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.66                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.66                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.07                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       724                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.09                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      752420.63                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.09                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    514080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    258060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2677500                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          12292800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               7073130                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                671520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         46724040                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         16520640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         122454360                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               209186130                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             315.148753                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             646432750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1224500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        5200000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     501022500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     43021750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       10821000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    102479750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    614040                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    307395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3619980                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6859380                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                333600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         29526000                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          4020000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         137985840                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               190027275                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             286.285036                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             647462500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        499000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2860000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     572639250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     10467250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       12560750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     64743250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    663769500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  125308                       # Number of BP lookups
system.cpu.branchPred.condPredicted            125308                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             14402                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                84404                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25623                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1531                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           84404                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              77577                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6827                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2194                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    663769500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      441672                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      168718                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            83                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            21                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    663769500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    663769500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      183905                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           151                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       663769500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1327540                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              51178                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1214308                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      125308                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             103200                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1214480                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   29042                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   92                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1391                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    183790                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   413                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1281675                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.636711                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.756152                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   218177     17.02%     17.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    29264      2.28%     19.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1034234     80.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1281675                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.094391                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.914705                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   132212                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                106761                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1012924                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15257                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  14521                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1983784                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 49765                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  14521                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   176074                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   33228                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2745                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    983882                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 71225                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1933826                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 25426                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    29                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   2031                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15459                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  47342                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               12                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2020050                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               4336265                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2911147                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            111533                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1477287                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   542763                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 24                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     18539                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               498553                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              200368                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            205513                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            26457                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1884583                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  59                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1723077                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             11484                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          473582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       550239                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1281675                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.344395                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.830113                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              296900     23.16%     23.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              246473     19.23%     42.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              738302     57.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1281675                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 32700     18.10%     18.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    247      0.14%     18.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     54      0.03%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   117      0.06%     18.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  121      0.07%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     18.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 125365     69.39%     87.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 22057     12.21%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1364      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                863628     50.12%     50.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     50.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     50.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              212309     12.32%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.02%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.00%     62.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.01%     62.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.01%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.01%     62.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23752      1.38%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               356410     20.68%     84.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              132732      7.70%     92.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           92541      5.37%     97.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          39371      2.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1723077                       # Type of FU issued
system.cpu.iq.rate                           1.297947                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      180672                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.104854                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4145155                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1876824                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1309762                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              774830                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             481447                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       354863                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1499696                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  402689                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           186386                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       125487                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          894                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        52635                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  14521                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   23201                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5038                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1884642                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3577                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                498553                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               200368                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 29                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     34                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4894                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             47                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7508                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7257                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14765                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1680402                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                441665                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             42675                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       610383                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    96342                       # Number of branches executed
system.cpu.iew.exec_stores                     168718                       # Number of stores executed
system.cpu.iew.exec_rate                     1.265801                       # Inst execution rate
system.cpu.iew.wb_sent                        1673981                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1664625                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1145044                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1513362                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.253917                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.756623                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          448078                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             14487                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1246695                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.131840                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.928594                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       466157     37.39%     37.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       150017     12.03%     49.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       630521     50.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1246695                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               810491                       # Number of instructions committed
system.cpu.commit.committedOps                1411059                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520799                       # Number of memory references committed
system.cpu.commit.loads                        373066                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      86686                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     320321                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1199148                       # Number of committed integer instructions.
system.cpu.commit.function_calls                16311                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1127      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           693719     49.16%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         170948     12.11%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.03%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.01%     61.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.02%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.01%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23498      1.67%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          287541     20.38%     83.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         108845      7.71%     91.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        85525      6.06%     97.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        38888      2.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1411059                       # Class of committed instruction
system.cpu.commit.bw_lim_events                630521                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2475311                       # The number of ROB reads
system.cpu.rob.rob_writes                     3753280                       # The number of ROB writes
system.cpu.timesIdled                             249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           45865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      810491                       # Number of Instructions Simulated
system.cpu.committedOps                       1411059                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.637945                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.637945                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.610521                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.610521                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  2454252                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1072088                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     90165                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   293778                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    331775                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   396847                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  792871                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    663769500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.870869                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              402015                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1310                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            306.881679                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            261500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.870869                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3224838                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3224838                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    663769500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       253296                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          253296                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       147409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147409                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       400705                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           400705                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       400705                       # number of overall hits
system.cpu.dcache.overall_hits::total          400705                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1912                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1912                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          324                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          324                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         2236                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2236                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2236                       # number of overall misses
system.cpu.dcache.overall_misses::total          2236                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    111355500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    111355500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34023000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34023000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    145378500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    145378500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    145378500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    145378500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       255208                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       255208                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       147733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       147733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       402941                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       402941                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       402941                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       402941                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007492                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007492                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002193                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005549                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005549                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005549                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005549                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58240.324268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58240.324268                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105009.259259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105009.259259                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65017.218247                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65017.218247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65017.218247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65017.218247                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          631                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   126.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1042                       # number of writebacks
system.cpu.dcache.writebacks::total              1042                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          922                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          922                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          926                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          926                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          926                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          926                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          990                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          990                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          320                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          320                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1310                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1310                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1310                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1310                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     38550000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     38550000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     30641000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     30641000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     69191000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     69191000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     69191000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     69191000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003879                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003879                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003251                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003251                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003251                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003251                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38939.393939                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38939.393939                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 95753.125000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95753.125000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52817.557252                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52817.557252                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52817.557252                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52817.557252                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1278                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    663769500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.902655                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              183675                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               718                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            255.814763                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.902655                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996958                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996958                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1471038                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1471038                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    663769500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       182957                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          182957                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       182957                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           182957                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       182957                       # number of overall hits
system.cpu.icache.overall_hits::total          182957                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          833                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           833                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          833                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            833                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          833                       # number of overall misses
system.cpu.icache.overall_misses::total           833                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73750000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73750000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     73750000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73750000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73750000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73750000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       183790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       183790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       183790                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       183790                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       183790                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       183790                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004532                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004532                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004532                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004532                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004532                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004532                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88535.414166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88535.414166                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88535.414166                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88535.414166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88535.414166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88535.414166                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          221                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          114                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          114                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          719                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          719                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          719                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          719                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          719                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          719                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55065000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55065000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55065000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55065000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55065000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55065000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003912                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003912                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003912                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003912                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003912                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003912                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76585.535466                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76585.535466                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76585.535466                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76585.535466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76585.535466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76585.535466                       # average overall mshr miss latency
system.cpu.icache.replacements                    686                       # number of replacements
system.l2bus.snoop_filter.tot_requests           3993                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         1964                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    663769500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1708                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1043                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               921                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                320                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               320                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1709                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2122                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3898                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    6020                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        45952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       150528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   196480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 1                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2029                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000986                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.031388                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2027     99.90%     99.90% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      0.10%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2029                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              4082500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1798493                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3275000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    663769500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              773.314741                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3070                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  882                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.480726                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   349.449008                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   423.865733                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.085315                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.103483                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.188798                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          882                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          823                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.215332                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                25450                       # Number of tag accesses
system.l2cache.tags.data_accesses               25450                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    663769500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         1043                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         1043                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           81                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               81                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          309                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          755                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1064                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             309                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             836                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1145                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            309                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            836                       # number of overall hits
system.l2cache.overall_hits::total               1145                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          239                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            239                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          409                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          235                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          644                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           409                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           474                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               883                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          409                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          474                       # number of overall misses
system.l2cache.overall_misses::total              883                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     29351000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     29351000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     50827000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     29484500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     80311500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     50827000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     58835500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    109662500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     50827000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     58835500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    109662500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         1043                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         1043                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          320                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          320                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          718                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          990                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1708                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          718                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1310                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2028                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          718                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1310                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2028                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.746875                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.746875                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.569638                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.237374                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.377049                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.569638                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.361832                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.435404                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.569638                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.361832                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.435404                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 122807.531381                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 122807.531381                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 124271.393643                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 125465.957447                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 124707.298137                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 124271.393643                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 124125.527426                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 124193.091733                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 124271.393643                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 124125.527426                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 124193.091733                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          239                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          239                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          409                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          235                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          644                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          409                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          474                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          883                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          409                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          474                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          883                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     24571000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     24571000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     42667000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     24784500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     67451500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     42667000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     49355500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     92022500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     42667000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     49355500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     92022500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.746875                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.746875                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.569638                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.237374                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.377049                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.569638                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.361832                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.435404                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.569638                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.361832                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.435404                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 102807.531381                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 102807.531381                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 104320.293399                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 105465.957447                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 104738.354037                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 104320.293399                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 104125.527426                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 104215.741789                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 104320.293399                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 104125.527426                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 104215.741789                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            882                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    663769500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 643                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                239                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               239                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            643                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1764                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        56448                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                882                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      882    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  882                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               441000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2205000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    663769500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              773.349289                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    882                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  882                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   349.464990                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   423.884300                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.021330                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.025872                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.047201                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          882                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          823                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.053833                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                14994                       # Number of tag accesses
system.l3cache.tags.data_accesses               14994                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    663769500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          239                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            239                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          408                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          235                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          643                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           408                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           474                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               882                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          408                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          474                       # number of overall misses
system.l3cache.overall_misses::total              882                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     22420000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     22420000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     38995000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     22669500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     61664500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     38995000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     45089500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     84084500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     38995000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     45089500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     84084500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          239                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          239                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          408                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          235                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          643                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          408                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          474                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             882                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          408                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          474                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            882                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 93807.531381                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 93807.531381                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 95575.980392                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 96465.957447                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 95901.244168                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 95575.980392                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 95125.527426                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 95333.900227                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 95575.980392                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 95125.527426                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 95333.900227                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          239                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          239                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          408                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          235                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          643                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          408                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          474                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          882                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          408                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          474                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          882                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     16445000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     16445000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     28795000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16794500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     45589500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     28795000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     33239500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     62034500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     28795000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     33239500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     62034500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 68807.531381                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 68807.531381                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 70575.980392                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71465.957447                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 70901.244168                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 70575.980392                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 70125.527426                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 70333.900227                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 70575.980392                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 70125.527426                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 70333.900227                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           882                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    663769500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                643                       # Transaction distribution
system.membus.trans_dist::ReadExReq               239                       # Transaction distribution
system.membus.trans_dist::ReadExResp              239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           643                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        56448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        56448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               882                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     882    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 882                       # Request fanout histogram
system.membus.reqLayer0.occupancy              441000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2395000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
