<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li><li class="navelem"><a class="el" href="dir_a2721e2966d02b967b3f5a8b3a5c50ec.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">X86MCTargetDesc.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="X86MCTargetDesc_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- X86MCTargetDesc.cpp - X86 Target Descriptions ---------------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file provides X86 specific target descriptions.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &quot;<a class="code" href="X86MCTargetDesc_8h.html">X86MCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="X86TargetInfo_8h.html">TargetInfo/X86TargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="X86ATTInstPrinter_8h.html">X86ATTInstPrinter.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="X86BaseInfo_8h.html">X86BaseInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="X86IntelInstPrinter_8h.html">X86IntelInstPrinter.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="X86MCAsmInfo_8h.html">X86MCAsmInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="APInt_8h.html">llvm/ADT/APInt.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="Triple_8h.html">llvm/ADT/Triple.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="CodeView_8h.html">llvm/DebugInfo/CodeView/CodeView.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MCDwarf_8h.html">llvm/MC/MCDwarf.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="MCInstrAnalysis_8h.html">llvm/MC/MCInstrAnalysis.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="MCStreamer_8h.html">llvm/MC/MCStreamer.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="MachineLocation_8h.html">llvm/MC/MachineLocation.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="Host_8h.html">llvm/Support/Host.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/Support/TargetRegistry.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#if _MSC_VER</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &lt;intrin.h&gt;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a7450ae576d0fab98e1f81508551d6e7e">   39</a></span><span class="preprocessor">#define GET_REGINFO_MC_DESC</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#include &quot;X86GenRegisterInfo.inc&quot;</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a308641466b881118ac1053e55c8b59aa">   42</a></span><span class="preprocessor">#define GET_INSTRINFO_MC_DESC</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a9011f8eec608201d9da0eca43b0d12af">   43</a></span><span class="preprocessor">#define GET_INSTRINFO_MC_HELPERS</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#include &quot;X86GenInstrInfo.inc&quot;</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a125da064bb99459483887c91182923b8">   46</a></span><span class="preprocessor">#define GET_SUBTARGETINFO_MC_DESC</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#include &quot;X86GenSubtargetInfo.inc&quot;</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86__MC.html#ac799d914344a144a68709ea5dc541439">   49</a></span>std::string <a class="code hl_function" href="namespacellvm_1_1X86__MC.html#ac799d914344a144a68709ea5dc541439">X86_MC::ParseX86Triple</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code hl_enumvalue" href="Thumb2ITBlockPass_8cpp.html#a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644">TT</a>) {</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  std::string FS;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="Thumb2ITBlockPass_8cpp.html#a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644">TT</a>.getArch() == <a class="code hl_enumvalue" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a13d8ce5e71051718a537277c6a594062">Triple::x86_64</a>)</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    FS = <span class="stringliteral">&quot;+64bit-mode,-32bit-mode,-16bit-mode&quot;</span>;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="Thumb2ITBlockPass_8cpp.html#a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644">TT</a>.getEnvironment() != <a class="code hl_enumvalue" href="classllvm_1_1Triple.html#a1778f5c464f88710033f7e11e84a9324ace5d58a24effb264483f4af8b79b97b2">Triple::CODE16</a>)</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    FS = <span class="stringliteral">&quot;-64bit-mode,+32bit-mode,-16bit-mode&quot;</span>;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    FS = <span class="stringliteral">&quot;-64bit-mode,-32bit-mode,+16bit-mode&quot;</span>;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  <span class="keywordflow">return</span> FS;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>}</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">   61</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">X86_MC::getDwarfRegFlavour</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code hl_enumvalue" href="Thumb2ITBlockPass_8cpp.html#a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644">TT</a>, <span class="keywordtype">bool</span> isEH) {</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="Thumb2ITBlockPass_8cpp.html#a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644">TT</a>.getArch() == <a class="code hl_enumvalue" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a13d8ce5e71051718a537277c6a594062">Triple::x86_64</a>)</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1DWARFFlavour.html#aef6b321b5ff34b8e30d50eee3ce9803ea47a98b5535026debf4229e5cdbfbaaf1">DWARFFlavour::X86_64</a>;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="Thumb2ITBlockPass_8cpp.html#a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644">TT</a>.isOSDarwin())</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <span class="keywordflow">return</span> isEH ? <a class="code hl_enumvalue" href="namespacellvm_1_1DWARFFlavour.html#aef6b321b5ff34b8e30d50eee3ce9803ea529ca38d33e9ba250143e21df7effe94">DWARFFlavour::X86_32_DarwinEH</a> : <a class="code hl_enumvalue" href="namespacellvm_1_1DWARFFlavour.html#aef6b321b5ff34b8e30d50eee3ce9803ea62d2f8cbc59370b03dc64f223493d3f3">DWARFFlavour::X86_32_Generic</a>;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="Thumb2ITBlockPass_8cpp.html#a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644">TT</a>.isOSCygMing())</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    <span class="comment">// Unsupported by now, just quick fallback</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1DWARFFlavour.html#aef6b321b5ff34b8e30d50eee3ce9803ea62d2f8cbc59370b03dc64f223493d3f3">DWARFFlavour::X86_32_Generic</a>;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1DWARFFlavour.html#aef6b321b5ff34b8e30d50eee3ce9803ea62d2f8cbc59370b03dc64f223493d3f3">DWARFFlavour::X86_32_Generic</a>;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>}</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">   73</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">X86_MC::initLLVMToSEHAndCVRegMapping</a>(<a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <span class="comment">// FIXME: TableGen these.</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Reg = X86::NoRegister + 1; Reg &lt; X86::NUM_TARGET_REGS; ++Reg) {</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <span class="keywordtype">unsigned</span> SEH = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getEncodingValue(Reg);</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;mapLLVMRegToSEHReg(Reg, SEH);</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  }</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <span class="comment">// Mapping from CodeView to MC register id.</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <a class="code hl_enumeration" href="namespacellvm_1_1codeview.html#a18efaabef8a962bb9f48589ec97b5be9">codeview::RegisterId</a> CVReg;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> Reg;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  } RegMap[] = {</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>      {codeview::RegisterId::AL, X86::AL},</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>      {codeview::RegisterId::CL, X86::CL},</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>      {codeview::RegisterId::DL, X86::DL},</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>      {codeview::RegisterId::BL, X86::BL},</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>      {codeview::RegisterId::AH, X86::AH},</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>      {codeview::RegisterId::CH, X86::CH},</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>      {codeview::RegisterId::DH, X86::DH},</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>      {codeview::RegisterId::BH, X86::BH},</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>      {codeview::RegisterId::AX, X86::AX},</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>      {codeview::RegisterId::CX, X86::CX},</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>      {codeview::RegisterId::DX, X86::DX},</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>      {codeview::RegisterId::BX, X86::BX},</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>      {codeview::RegisterId::SP, X86::SP},</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>      {codeview::RegisterId::BP, X86::BP},</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>      {codeview::RegisterId::SI, X86::SI},</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>      {codeview::RegisterId::DI, X86::DI},</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>      {codeview::RegisterId::EAX, X86::EAX},</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>      {codeview::RegisterId::ECX, X86::ECX},</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>      {codeview::RegisterId::EDX, X86::EDX},</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>      {codeview::RegisterId::EBX, X86::EBX},</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>      {codeview::RegisterId::ESP, X86::ESP},</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>      {codeview::RegisterId::EBP, X86::EBP},</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>      {codeview::RegisterId::ESI, X86::ESI},</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>      {codeview::RegisterId::EDI, X86::EDI},</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>      {codeview::RegisterId::EFLAGS, X86::EFLAGS},</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>      {codeview::RegisterId::ST0, X86::FP0},</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>      {codeview::RegisterId::ST1, X86::FP1},</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>      {codeview::RegisterId::ST2, X86::FP2},</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>      {codeview::RegisterId::ST3, X86::FP3},</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>      {codeview::RegisterId::ST4, X86::FP4},</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>      {codeview::RegisterId::ST5, X86::FP5},</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>      {codeview::RegisterId::ST6, X86::FP6},</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>      {codeview::RegisterId::ST7, X86::FP7},</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>      {codeview::RegisterId::MM0, X86::MM0},</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>      {codeview::RegisterId::MM1, X86::MM1},</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>      {codeview::RegisterId::MM2, X86::MM2},</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>      {codeview::RegisterId::MM3, X86::MM3},</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>      {codeview::RegisterId::MM4, X86::MM4},</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>      {codeview::RegisterId::MM5, X86::MM5},</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>      {codeview::RegisterId::MM6, X86::MM6},</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>      {codeview::RegisterId::MM7, X86::MM7},</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>      {codeview::RegisterId::XMM0, X86::XMM0},</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>      {codeview::RegisterId::XMM1, X86::XMM1},</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>      {codeview::RegisterId::XMM2, X86::XMM2},</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>      {codeview::RegisterId::XMM3, X86::XMM3},</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>      {codeview::RegisterId::XMM4, X86::XMM4},</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>      {codeview::RegisterId::XMM5, X86::XMM5},</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>      {codeview::RegisterId::XMM6, X86::XMM6},</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>      {codeview::RegisterId::XMM7, X86::XMM7},</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>      {codeview::RegisterId::XMM8, X86::XMM8},</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>      {codeview::RegisterId::XMM9, X86::XMM9},</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>      {codeview::RegisterId::XMM10, X86::XMM10},</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>      {codeview::RegisterId::XMM11, X86::XMM11},</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>      {codeview::RegisterId::XMM12, X86::XMM12},</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>      {codeview::RegisterId::XMM13, X86::XMM13},</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>      {codeview::RegisterId::XMM14, X86::XMM14},</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>      {codeview::RegisterId::XMM15, X86::XMM15},</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>      {codeview::RegisterId::SIL, X86::SIL},</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>      {codeview::RegisterId::DIL, X86::DIL},</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>      {codeview::RegisterId::BPL, X86::BPL},</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>      {codeview::RegisterId::SPL, X86::SPL},</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>      {codeview::RegisterId::RAX, X86::RAX},</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>      {codeview::RegisterId::RBX, X86::RBX},</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>      {codeview::RegisterId::RCX, X86::RCX},</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>      {codeview::RegisterId::RDX, X86::RDX},</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>      {codeview::RegisterId::RSI, X86::RSI},</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>      {codeview::RegisterId::RDI, X86::RDI},</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>      {codeview::RegisterId::RBP, X86::RBP},</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>      {codeview::RegisterId::RSP, X86::RSP},</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>      {codeview::RegisterId::R8, X86::R8},</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>      {codeview::RegisterId::R9, X86::R9},</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>      {codeview::RegisterId::R10, X86::R10},</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>      {codeview::RegisterId::R11, X86::R11},</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>      {codeview::RegisterId::R12, X86::R12},</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>      {codeview::RegisterId::R13, X86::R13},</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>      {codeview::RegisterId::R14, X86::R14},</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>      {codeview::RegisterId::R15, X86::R15},</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>      {codeview::RegisterId::R8B, X86::R8B},</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>      {codeview::RegisterId::R9B, X86::R9B},</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>      {codeview::RegisterId::R10B, X86::R10B},</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>      {codeview::RegisterId::R11B, X86::R11B},</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>      {codeview::RegisterId::R12B, X86::R12B},</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>      {codeview::RegisterId::R13B, X86::R13B},</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>      {codeview::RegisterId::R14B, X86::R14B},</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>      {codeview::RegisterId::R15B, X86::R15B},</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>      {codeview::RegisterId::R8W, X86::R8W},</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>      {codeview::RegisterId::R9W, X86::R9W},</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>      {codeview::RegisterId::R10W, X86::R10W},</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>      {codeview::RegisterId::R11W, X86::R11W},</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>      {codeview::RegisterId::R12W, X86::R12W},</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>      {codeview::RegisterId::R13W, X86::R13W},</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>      {codeview::RegisterId::R14W, X86::R14W},</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>      {codeview::RegisterId::R15W, X86::R15W},</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>      {codeview::RegisterId::R8D, X86::R8D},</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>      {codeview::RegisterId::R9D, X86::R9D},</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>      {codeview::RegisterId::R10D, X86::R10D},</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>      {codeview::RegisterId::R11D, X86::R11D},</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>      {codeview::RegisterId::R12D, X86::R12D},</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>      {codeview::RegisterId::R13D, X86::R13D},</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>      {codeview::RegisterId::R14D, X86::R14D},</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>      {codeview::RegisterId::R15D, X86::R15D},</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>      {codeview::RegisterId::AMD64_YMM0, X86::YMM0},</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>      {codeview::RegisterId::AMD64_YMM1, X86::YMM1},</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>      {codeview::RegisterId::AMD64_YMM2, X86::YMM2},</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>      {codeview::RegisterId::AMD64_YMM3, X86::YMM3},</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>      {codeview::RegisterId::AMD64_YMM4, X86::YMM4},</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>      {codeview::RegisterId::AMD64_YMM5, X86::YMM5},</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>      {codeview::RegisterId::AMD64_YMM6, X86::YMM6},</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>      {codeview::RegisterId::AMD64_YMM7, X86::YMM7},</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>      {codeview::RegisterId::AMD64_YMM8, X86::YMM8},</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>      {codeview::RegisterId::AMD64_YMM9, X86::YMM9},</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>      {codeview::RegisterId::AMD64_YMM10, X86::YMM10},</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>      {codeview::RegisterId::AMD64_YMM11, X86::YMM11},</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>      {codeview::RegisterId::AMD64_YMM12, X86::YMM12},</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>      {codeview::RegisterId::AMD64_YMM13, X86::YMM13},</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>      {codeview::RegisterId::AMD64_YMM14, X86::YMM14},</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>      {codeview::RegisterId::AMD64_YMM15, X86::YMM15},</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>      {codeview::RegisterId::AMD64_YMM16, X86::YMM16},</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>      {codeview::RegisterId::AMD64_YMM17, X86::YMM17},</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>      {codeview::RegisterId::AMD64_YMM18, X86::YMM18},</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>      {codeview::RegisterId::AMD64_YMM19, X86::YMM19},</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>      {codeview::RegisterId::AMD64_YMM20, X86::YMM20},</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>      {codeview::RegisterId::AMD64_YMM21, X86::YMM21},</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>      {codeview::RegisterId::AMD64_YMM22, X86::YMM22},</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>      {codeview::RegisterId::AMD64_YMM23, X86::YMM23},</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>      {codeview::RegisterId::AMD64_YMM24, X86::YMM24},</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>      {codeview::RegisterId::AMD64_YMM25, X86::YMM25},</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>      {codeview::RegisterId::AMD64_YMM26, X86::YMM26},</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>      {codeview::RegisterId::AMD64_YMM27, X86::YMM27},</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>      {codeview::RegisterId::AMD64_YMM28, X86::YMM28},</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>      {codeview::RegisterId::AMD64_YMM29, X86::YMM29},</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>      {codeview::RegisterId::AMD64_YMM30, X86::YMM30},</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>      {codeview::RegisterId::AMD64_YMM31, X86::YMM31},</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>      {codeview::RegisterId::AMD64_ZMM0, X86::ZMM0},</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>      {codeview::RegisterId::AMD64_ZMM1, X86::ZMM1},</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>      {codeview::RegisterId::AMD64_ZMM2, X86::ZMM2},</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>      {codeview::RegisterId::AMD64_ZMM3, X86::ZMM3},</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>      {codeview::RegisterId::AMD64_ZMM4, X86::ZMM4},</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>      {codeview::RegisterId::AMD64_ZMM5, X86::ZMM5},</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>      {codeview::RegisterId::AMD64_ZMM6, X86::ZMM6},</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>      {codeview::RegisterId::AMD64_ZMM7, X86::ZMM7},</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>      {codeview::RegisterId::AMD64_ZMM8, X86::ZMM8},</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>      {codeview::RegisterId::AMD64_ZMM9, X86::ZMM9},</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>      {codeview::RegisterId::AMD64_ZMM10, X86::ZMM10},</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>      {codeview::RegisterId::AMD64_ZMM11, X86::ZMM11},</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>      {codeview::RegisterId::AMD64_ZMM12, X86::ZMM12},</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>      {codeview::RegisterId::AMD64_ZMM13, X86::ZMM13},</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>      {codeview::RegisterId::AMD64_ZMM14, X86::ZMM14},</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>      {codeview::RegisterId::AMD64_ZMM15, X86::ZMM15},</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>      {codeview::RegisterId::AMD64_ZMM16, X86::ZMM16},</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>      {codeview::RegisterId::AMD64_ZMM17, X86::ZMM17},</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>      {codeview::RegisterId::AMD64_ZMM18, X86::ZMM18},</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>      {codeview::RegisterId::AMD64_ZMM19, X86::ZMM19},</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>      {codeview::RegisterId::AMD64_ZMM20, X86::ZMM20},</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>      {codeview::RegisterId::AMD64_ZMM21, X86::ZMM21},</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>      {codeview::RegisterId::AMD64_ZMM22, X86::ZMM22},</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>      {codeview::RegisterId::AMD64_ZMM23, X86::ZMM23},</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>      {codeview::RegisterId::AMD64_ZMM24, X86::ZMM24},</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>      {codeview::RegisterId::AMD64_ZMM25, X86::ZMM25},</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>      {codeview::RegisterId::AMD64_ZMM26, X86::ZMM26},</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>      {codeview::RegisterId::AMD64_ZMM27, X86::ZMM27},</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>      {codeview::RegisterId::AMD64_ZMM28, X86::ZMM28},</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>      {codeview::RegisterId::AMD64_ZMM29, X86::ZMM29},</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>      {codeview::RegisterId::AMD64_ZMM30, X86::ZMM30},</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>      {codeview::RegisterId::AMD64_ZMM31, X86::ZMM31},</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>      {codeview::RegisterId::AMD64_K0, X86::K0},</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>      {codeview::RegisterId::AMD64_K1, X86::K1},</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>      {codeview::RegisterId::AMD64_K2, X86::K2},</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>      {codeview::RegisterId::AMD64_K3, X86::K3},</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>      {codeview::RegisterId::AMD64_K4, X86::K4},</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>      {codeview::RegisterId::AMD64_K5, X86::K5},</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>      {codeview::RegisterId::AMD64_K6, X86::K6},</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>      {codeview::RegisterId::AMD64_K7, X86::K7},</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>      {codeview::RegisterId::AMD64_XMM16, X86::XMM16},</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>      {codeview::RegisterId::AMD64_XMM17, X86::XMM17},</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>      {codeview::RegisterId::AMD64_XMM18, X86::XMM18},</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>      {codeview::RegisterId::AMD64_XMM19, X86::XMM19},</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>      {codeview::RegisterId::AMD64_XMM20, X86::XMM20},</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>      {codeview::RegisterId::AMD64_XMM21, X86::XMM21},</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>      {codeview::RegisterId::AMD64_XMM22, X86::XMM22},</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>      {codeview::RegisterId::AMD64_XMM23, X86::XMM23},</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>      {codeview::RegisterId::AMD64_XMM24, X86::XMM24},</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>      {codeview::RegisterId::AMD64_XMM25, X86::XMM25},</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>      {codeview::RegisterId::AMD64_XMM26, X86::XMM26},</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>      {codeview::RegisterId::AMD64_XMM27, X86::XMM27},</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>      {codeview::RegisterId::AMD64_XMM28, X86::XMM28},</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>      {codeview::RegisterId::AMD64_XMM29, X86::XMM29},</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>      {codeview::RegisterId::AMD64_XMM30, X86::XMM30},</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>      {codeview::RegisterId::AMD64_XMM31, X86::XMM31},</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  };</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code hl_function" href="namespacellvm.html#a7510cdb641954d5eca96ba44129a0737">array_lengthof</a>(RegMap); ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;mapLLVMRegToCVReg(RegMap[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].Reg, <span class="keyword">static_cast&lt;</span><span class="keywordtype">int</span><span class="keyword">&gt;</span>(RegMap[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].CVReg));</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>}</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86__MC.html#ae5725b4767b5ffa093fcf5c21fc2bb27">  286</a></span><a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *<a class="code hl_function" href="namespacellvm_1_1X86__MC.html#ae5725b4767b5ffa093fcf5c21fc2bb27">X86_MC::createX86MCSubtargetInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code hl_enumvalue" href="Thumb2ITBlockPass_8cpp.html#a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644">TT</a>,</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>                                                  <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> FS) {</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  std::string ArchFS = <a class="code hl_function" href="namespacellvm_1_1X86__MC.html#ac799d914344a144a68709ea5dc541439">X86_MC::ParseX86Triple</a>(<a class="code hl_enumvalue" href="Thumb2ITBlockPass_8cpp.html#a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644">TT</a>);</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <span class="keywordflow">if</span> (!FS.<a class="code hl_function" href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">empty</a>()) {</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>    <span class="keywordflow">if</span> (!ArchFS.empty())</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>      ArchFS = (<a class="code hl_class" href="classllvm_1_1Twine.html">Twine</a>(ArchFS) + <span class="stringliteral">&quot;,&quot;</span> + FS).str();</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>      ArchFS = FS;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  }</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  std::string CPUName = CPU;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <span class="keywordflow">if</span> (CPUName.empty())</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>    CPUName = <span class="stringliteral">&quot;generic&quot;</span>;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  <span class="keywordflow">return</span> createX86MCSubtargetInfoImpl(<a class="code hl_enumvalue" href="Thumb2ITBlockPass_8cpp.html#a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644">TT</a>, CPUName, ArchFS);</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>}</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a3145e771acc8e2dbd487d3c33a61ca34">  303</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *<a class="code hl_function" href="X86MCTargetDesc_8cpp.html#a3145e771acc8e2dbd487d3c33a61ca34">createX86MCInstrInfo</a>() {</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <a class="code hl_class" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *<a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a> = <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a>();</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  InitX86MCInstrInfo(<a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>);</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>;</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>}</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a4ca5ad26bd6f05539ea46021582c30ba">  309</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code hl_function" href="X86MCTargetDesc_8cpp.html#a4ca5ad26bd6f05539ea46021582c30ba">createX86MCRegisterInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code hl_enumvalue" href="Thumb2ITBlockPass_8cpp.html#a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644">TT</a>) {</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a> = (<a class="code hl_enumvalue" href="Thumb2ITBlockPass_8cpp.html#a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644">TT</a>.getArch() == <a class="code hl_enumvalue" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a13d8ce5e71051718a537277c6a594062">Triple::x86_64</a>)</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>                    ? X86::RIP  <span class="comment">// Should have dwarf #16.</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>                    : X86::EIP; <span class="comment">// Should have dwarf #8.</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a> = <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a>();</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  InitX86MCRegisterInfo(<a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <a class="code hl_function" href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">X86_MC::getDwarfRegFlavour</a>(<a class="code hl_enumvalue" href="Thumb2ITBlockPass_8cpp.html#a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644">TT</a>, <span class="keyword">false</span>),</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>                        <a class="code hl_function" href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">X86_MC::getDwarfRegFlavour</a>(<a class="code hl_enumvalue" href="Thumb2ITBlockPass_8cpp.html#a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644">TT</a>, <span class="keyword">true</span>), <a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>);</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  <a class="code hl_function" href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">X86_MC::initLLVMToSEHAndCVRegMapping</a>(<a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>);</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>;</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>}</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a97726a655e2caa619b9d1094714d0363">  321</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> *<a class="code hl_function" href="X86MCTargetDesc_8cpp.html#a97726a655e2caa619b9d1094714d0363">createX86MCAsmInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;TheTriple) {</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="X86DisassemblerDecoder_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a> = TheTriple.<a class="code hl_function" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() == <a class="code hl_enumvalue" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a13d8ce5e71051718a537277c6a594062">Triple::x86_64</a>;</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  <a class="code hl_class" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> *MAI;</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  <span class="keywordflow">if</span> (TheTriple.<a class="code hl_function" href="classllvm_1_1Triple.html#a444e46ff0a17a6c9480eb151bd42c9bc">isOSBinFormatMachO</a>()) {</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="X86DisassemblerDecoder_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>)</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>      MAI = <span class="keyword">new</span> <a class="code hl_struct" href="structllvm_1_1X86__64MCAsmInfoDarwin.html">X86_64MCAsmInfoDarwin</a>(TheTriple);</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>      MAI = <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1X86MCAsmInfoDarwin.html">X86MCAsmInfoDarwin</a>(TheTriple);</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TheTriple.<a class="code hl_function" href="classllvm_1_1Triple.html#aea6d215256ae43bc9149bf41f2cc7694">isOSBinFormatELF</a>()) {</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    <span class="comment">// Force the use of an ELF container.</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>    MAI = <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1X86ELFMCAsmInfo.html">X86ELFMCAsmInfo</a>(TheTriple);</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TheTriple.<a class="code hl_function" href="classllvm_1_1Triple.html#aed5b9fcccfe88a419343c80064d44d74">isWindowsMSVCEnvironment</a>() ||</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>             TheTriple.<a class="code hl_function" href="classllvm_1_1Triple.html#a4aff54e7e4562b21d5762a6ca406f9f7">isWindowsCoreCLREnvironment</a>()) {</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>    MAI = <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1X86MCAsmInfoMicrosoft.html">X86MCAsmInfoMicrosoft</a>(TheTriple);</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TheTriple.<a class="code hl_function" href="classllvm_1_1Triple.html#a145fccafbd4d3bb9ff459092d5a5616b">isOSCygMing</a>() ||</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>             TheTriple.<a class="code hl_function" href="classllvm_1_1Triple.html#afdd0d3d27ef11fd6ad21da63c3979d77">isWindowsItaniumEnvironment</a>()) {</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>    MAI = <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1X86MCAsmInfoGNUCOFF.html">X86MCAsmInfoGNUCOFF</a>(TheTriple);</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>    <span class="comment">// The default is ELF.</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    MAI = <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1X86ELFMCAsmInfo.html">X86ELFMCAsmInfo</a>(TheTriple);</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  }</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  <span class="comment">// Initialize initial frame state.</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  <span class="comment">// Calculate amount of bytes used for return address storing</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  <span class="keywordtype">int</span> stackGrowth = <a class="code hl_function" href="X86DisassemblerDecoder_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a> ? -8 : -4;</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  <span class="comment">// Initial state of the frame pointer is esp+stackGrowth.</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <span class="keywordtype">unsigned</span> StackPtr = <a class="code hl_function" href="X86DisassemblerDecoder_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a> ? X86::RSP : X86::ESP;</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  <a class="code hl_class" href="classllvm_1_1MCCFIInstruction.html">MCCFIInstruction</a> Inst = <a class="code hl_function" href="classllvm_1_1MCCFIInstruction.html#a7914e845a8171a2e975cb6a8122d166c">MCCFIInstruction::createDefCfa</a>(</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>      <span class="keyword">nullptr</span>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getDwarfRegNum(StackPtr, <span class="keyword">true</span>), -stackGrowth);</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  MAI-&gt;<a class="code hl_function" href="classllvm_1_1MCAsmInfo.html#a0456a5b5fb7d2743d6852e8bba806c7d">addInitialFrameState</a>(Inst);</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  <span class="comment">// Add return address to move list</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <span class="keywordtype">unsigned</span> InstPtr = <a class="code hl_function" href="X86DisassemblerDecoder_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a> ? X86::RIP : X86::EIP;</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  <a class="code hl_class" href="classllvm_1_1MCCFIInstruction.html">MCCFIInstruction</a> Inst2 = <a class="code hl_function" href="classllvm_1_1MCCFIInstruction.html#aea2b8a3efd6694a33452ed7e8716300e">MCCFIInstruction::createOffset</a>(</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>      <span class="keyword">nullptr</span>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getDwarfRegNum(InstPtr, <span class="keyword">true</span>), stackGrowth);</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  MAI-&gt;<a class="code hl_function" href="classllvm_1_1MCAsmInfo.html#a0456a5b5fb7d2743d6852e8bba806c7d">addInitialFrameState</a>(Inst2);</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  <span class="keywordflow">return</span> MAI;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>}</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a743aaa870c3bc81624c898a533a91e52">  364</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MCInstPrinter.html">MCInstPrinter</a> *<a class="code hl_function" href="X86MCTargetDesc_8cpp.html#a743aaa870c3bc81624c898a533a91e52">createX86MCInstPrinter</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code hl_class" href="classT.html">T</a>,</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>                                             <span class="keywordtype">unsigned</span> SyntaxVariant,</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>                                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> &amp;MAI,</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>                                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MII,</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>                                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  <span class="keywordflow">if</span> (SyntaxVariant == 0)</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1X86ATTInstPrinter.html">X86ATTInstPrinter</a>(MAI, MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  <span class="keywordflow">if</span> (SyntaxVariant == 1)</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1X86IntelInstPrinter.html">X86IntelInstPrinter</a>(MAI, MII, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>}</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a2337d60522c6ce5a782ef0134cbe60ad">  376</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MCRelocationInfo.html">MCRelocationInfo</a> *<a class="code hl_function" href="X86MCTargetDesc_8cpp.html#a2337d60522c6ce5a782ef0134cbe60ad">createX86MCRelocationInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;TheTriple,</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>                                                   <a class="code hl_class" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  <span class="comment">// Default to the stock relocation info.</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a657175eb945f907a0a871a07f18f26aa">llvm::createMCRelocationInfo</a>(TheTriple, Ctx);</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>}</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86__MC.html">  383</a></span><span class="keyword">namespace </span>X86_MC {</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">  385</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">X86MCInstrAnalysis</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1MCInstrAnalysis.html">MCInstrAnalysis</a> {</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  <a class="code hl_class" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">X86MCInstrAnalysis</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">X86MCInstrAnalysis</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <a class="code hl_class" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">X86MCInstrAnalysis</a> &amp;operator=(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">X86MCInstrAnalysis</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">~X86MCInstrAnalysis</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#a10153736946809e2cd1e1c33effee07b">  391</a></span>  <a class="code hl_function" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#a10153736946809e2cd1e1c33effee07b">X86MCInstrAnalysis</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *MCII) : <a class="code hl_class" href="classllvm_1_1MCInstrAnalysis.html">MCInstrAnalysis</a>(MCII) {}</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a8be6c326fbb836f91f3d9188b7726e3e">  393</a></span><span class="preprocessor">#define GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">#include &quot;X86GenSubtargetInfo.inc&quot;</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#ac6e094cc98c3bef1145702f8f233d0bf">clearsSuperRegisters</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>                            <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Mask) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <a class="code hl_function" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#a1eaee7289881bb7af14b4fd256f6116a">findPltEntries</a>(uint64_t PltSectionVA, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> PltContents,</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>                 uint64_t GotSectionVA,</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;TargetTriple) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>};</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#aeda10ba833a6df4de2426e168322519d">  404</a></span><span class="preprocessor">#define GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#include &quot;X86GenSubtargetInfo.inc&quot;</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#ac6e094cc98c3bef1145702f8f233d0bf">  407</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1mca_1_1WriteState.html#ab72ba7cf8bf88e7d8c3dcb3a20b1078c">X86MCInstrAnalysis::clearsSuperRegisters</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>                                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>                                              <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Mask)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = <a class="code hl_variable" href="classllvm_1_1MCInstrAnalysis.html#ad26d74f7a49154af0b73be4e105d361b">Info</a>-&gt;<a class="code hl_function" href="classllvm_1_1MCInstrInfo.html#a176ca2c9108a997dcfd8aadf4c0f0fa0">get</a>(Inst.<a class="code hl_function" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  <span class="keywordtype">unsigned</span> NumDefs = Desc.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>();</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  <span class="keywordtype">unsigned</span> NumImplicitDefs = Desc.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a4d552e7a12376c31c2ac90ee9deb3355">getNumImplicitDefs</a>();</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Mask.getBitWidth() == NumDefs + NumImplicitDefs &amp;&amp;</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>         <span class="stringliteral">&quot;Unexpected number of bits in the mask!&quot;</span>);</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  <span class="keywordtype">bool</span> HasVEX = (Desc.<a class="code hl_variable" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1X86II.html#afcbcf7b2a1411ed04cb2e05bf017b283ad5bbb0f8b7dfd268d7ca01219b5ec3aa">X86II::EncodingMask</a>) == <a class="code hl_enumvalue" href="namespacellvm_1_1X86II.html#afcbcf7b2a1411ed04cb2e05bf017b283a6702853ec24d45d810d71e321eb9e256">X86II::VEX</a>;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  <span class="keywordtype">bool</span> HasEVEX = (Desc.<a class="code hl_variable" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1X86II.html#afcbcf7b2a1411ed04cb2e05bf017b283ad5bbb0f8b7dfd268d7ca01219b5ec3aa">X86II::EncodingMask</a>) == <a class="code hl_enumvalue" href="namespacellvm_1_1X86II.html#afcbcf7b2a1411ed04cb2e05bf017b283a1224cf85d21a6023de72b90c2f225241">X86II::EVEX</a>;</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  <span class="keywordtype">bool</span> HasXOP = (Desc.<a class="code hl_variable" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1X86II.html#afcbcf7b2a1411ed04cb2e05bf017b283ad5bbb0f8b7dfd268d7ca01219b5ec3aa">X86II::EncodingMask</a>) == <a class="code hl_enumvalue" href="namespacellvm_1_1X86II.html#afcbcf7b2a1411ed04cb2e05bf017b283a6bfb2e744793a1d413a8890afedb2503">X86II::XOP</a>;</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;GR32RC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(X86::GR32RegClassID);</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;VR128XRC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(X86::VR128XRegClassID);</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;VR256XRC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(X86::VR256XRegClassID);</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>  <span class="keyword">auto</span> ClearsSuperReg = [=](<span class="keywordtype">unsigned</span> RegID) {</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>    <span class="comment">// On X86-64, a general purpose integer register is viewed as a 64-bit</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>    <span class="comment">// register internal to the processor.</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>    <span class="comment">// An update to the lower 32 bits of a 64 bit integer register is</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>    <span class="comment">// architecturally defined to zero extend the upper 32 bits.</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>    <span class="keywordflow">if</span> (GR32RC.<a class="code hl_function" href="classllvm_1_1MCRegisterClass.html#a4be165c965fe3d2fdf1f3809ddb226d0">contains</a>(RegID))</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>    <span class="comment">// Early exit if this instruction has no vex/evex/xop prefix.</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>    <span class="keywordflow">if</span> (!HasEVEX &amp;&amp; !HasVEX &amp;&amp; !HasXOP)</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span> </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>    <span class="comment">// All VEX and EVEX encoded instructions are defined to zero the high bits</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>    <span class="comment">// of the destination register up to VLMAX (i.e. the maximum vector register</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>    <span class="comment">// width pertaining to the instruction).</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>    <span class="comment">// We assume the same behavior for XOP instructions too.</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>    <span class="keywordflow">return</span> VR128XRC.<a class="code hl_function" href="classllvm_1_1MCRegisterClass.html#a4be165c965fe3d2fdf1f3809ddb226d0">contains</a>(RegID) || VR256XRC.<a class="code hl_function" href="classllvm_1_1MCRegisterClass.html#a4be165c965fe3d2fdf1f3809ddb226d0">contains</a>(RegID);</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  };</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  Mask.clearAllBits();</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = NumDefs; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Op = Inst.<a class="code hl_function" href="classllvm_1_1MCInst.html#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>    <span class="keywordflow">if</span> (ClearsSuperReg(Op.getReg()))</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>      Mask.setBit(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  }</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = NumImplicitDefs; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>    <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> Reg = Desc.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#adbcdd0d95e13cde82e1c9f7e0ceb8c6b">getImplicitDefs</a>()[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>    <span class="keywordflow">if</span> (ClearsSuperReg(Reg))</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>      Mask.setBit(NumDefs + <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  }</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>  <span class="keywordflow">return</span> Mask.getBoolValue();</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>}</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="keyword">static</span> std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt;</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86__MC.html#a9c88a18678c012312b87ac3cb7cd278d">  460</a></span><a class="code hl_function" href="namespacellvm_1_1X86__MC.html#a9c88a18678c012312b87ac3cb7cd278d">findX86PltEntries</a>(uint64_t PltSectionVA, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> PltContents,</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>                  uint64_t GotPltSectionVA) {</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  <span class="comment">// Do a lightweight parsing of PLT entries.</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt; Result;</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  <span class="keywordflow">for</span> (uint64_t Byte = 0, End = PltContents.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); Byte + 6 &lt; End; ) {</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>    <span class="comment">// Recognize a jmp.</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>    <span class="keywordflow">if</span> (PltContents[Byte] == 0xff &amp;&amp; PltContents[Byte + 1] == 0xa3) {</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>      <span class="comment">// The jmp instruction at the beginning of each PLT entry jumps to the</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>      <span class="comment">// address of the base of the .got.plt section plus the immediate.</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>      <a class="code hl_class" href="classuint32__t.html">uint32_t</a> Imm = <a class="code hl_function" href="namespacellvm_1_1support_1_1endian.html#ae865d5defb8785b365f342375822beaa">support::endian::read32le</a>(PltContents.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>() + Byte + 2);</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>      Result.push_back(</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>          std::make_pair(PltSectionVA + Byte, GotPltSectionVA + Imm));</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>      Byte += 6;</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PltContents[Byte] == 0xff &amp;&amp; PltContents[Byte + 1] == 0x25) {</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>      <span class="comment">// The jmp instruction at the beginning of each PLT entry jumps to the</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>      <span class="comment">// immediate.</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>      <a class="code hl_class" href="classuint32__t.html">uint32_t</a> Imm = <a class="code hl_function" href="namespacellvm_1_1support_1_1endian.html#ae865d5defb8785b365f342375822beaa">support::endian::read32le</a>(PltContents.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>() + Byte + 2);</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>      Result.push_back(std::make_pair(PltSectionVA + Byte, Imm));</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>      Byte += 6;</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>    } <span class="keywordflow">else</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>      Byte++;</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>  }</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <span class="keywordflow">return</span> Result;</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>}</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span> </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="keyword">static</span> std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt;</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86__MC.html#a9dc8dda7e6f1c6adc7eaaf755f6c27a5">  486</a></span><a class="code hl_function" href="namespacellvm_1_1X86__MC.html#a9dc8dda7e6f1c6adc7eaaf755f6c27a5">findX86_64PltEntries</a>(uint64_t PltSectionVA, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> PltContents) {</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  <span class="comment">// Do a lightweight parsing of PLT entries.</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt; Result;</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>  <span class="keywordflow">for</span> (uint64_t Byte = 0, End = PltContents.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); Byte + 6 &lt; End; ) {</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>    <span class="comment">// Recognize a jmp.</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>    <span class="keywordflow">if</span> (PltContents[Byte] == 0xff &amp;&amp; PltContents[Byte + 1] == 0x25) {</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>      <span class="comment">// The jmp instruction at the beginning of each PLT entry jumps to the</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>      <span class="comment">// address of the next instruction plus the immediate.</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>      <a class="code hl_class" href="classuint32__t.html">uint32_t</a> Imm = <a class="code hl_function" href="namespacellvm_1_1support_1_1endian.html#ae865d5defb8785b365f342375822beaa">support::endian::read32le</a>(PltContents.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>() + Byte + 2);</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>      Result.push_back(</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>          std::make_pair(PltSectionVA + Byte, PltSectionVA + Byte + 6 + Imm));</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>      Byte += 6;</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>    } <span class="keywordflow">else</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>      Byte++;</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  }</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  <span class="keywordflow">return</span> Result;</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>}</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span> </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#a1eaee7289881bb7af14b4fd256f6116a">  504</a></span>std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt; <a class="code hl_function" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#a1eaee7289881bb7af14b4fd256f6116a">X86MCInstrAnalysis::findPltEntries</a>(</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>    uint64_t PltSectionVA, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> PltContents,</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>    uint64_t GotPltSectionVA, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;TargetTriple)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  <span class="keywordflow">switch</span> (TargetTriple.<a class="code hl_function" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>()) {</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a0eefa3e53db25b90828e42c64b138648">Triple::x86</a>:</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1X86__MC.html#a9c88a18678c012312b87ac3cb7cd278d">findX86PltEntries</a>(PltSectionVA, PltContents, GotPltSectionVA);</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a13d8ce5e71051718a537277c6a594062">Triple::x86_64</a>:</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1X86__MC.html#a9dc8dda7e6f1c6adc7eaaf755f6c27a5">findX86_64PltEntries</a>(PltSectionVA, PltContents);</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>      <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  }</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>}</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>} <span class="comment">// end of namespace X86_MC</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span> </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>} <span class="comment">// end of namespace llvm</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span> </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#a7440262314ad975a4aebc1db2926ed53">  521</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MCInstrAnalysis.html">MCInstrAnalysis</a> *<a class="code hl_function" href="X86MCTargetDesc_8cpp.html#a7440262314ad975a4aebc1db2926ed53">createX86MCInstrAnalysis</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *Info) {</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">X86_MC::X86MCInstrAnalysis</a>(<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>);</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>}</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">// Force static initialization.</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8cpp.html#aba2fef7f7c3b04a5b6ea20991e4fe095">  526</a></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <span class="keywordtype">void</span> <a class="code hl_function" href="X86MCTargetDesc_8cpp.html#aba2fef7f7c3b04a5b6ea20991e4fe095">LLVMInitializeX86TargetMC</a>() {</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1Target.html">Target</a> *<a class="code hl_class" href="classT.html">T</a> : {&amp;<a class="code hl_function" href="namespacellvm.html#a35832c1b6a34093b01da33c2501a22ed">getTheX86_32Target</a>(), &amp;<a class="code hl_function" href="namespacellvm.html#ae6431492d4966df0bafe4680216f76b7">getTheX86_64Target</a>()}) {</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>    <span class="comment">// Register the MC asm info.</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>    <a class="code hl_struct" href="structllvm_1_1RegisterMCAsmInfoFn.html">RegisterMCAsmInfoFn</a> <a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>(*<a class="code hl_class" href="classT.html">T</a>, <a class="code hl_function" href="X86MCTargetDesc_8cpp.html#a97726a655e2caa619b9d1094714d0363">createX86MCAsmInfo</a>);</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span> </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>    <span class="comment">// Register the MC instruction info.</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>    <a class="code hl_function" href="structllvm_1_1TargetRegistry.html#abea956a9e4d1526501d68bee93470e53">TargetRegistry::RegisterMCInstrInfo</a>(*<a class="code hl_class" href="classT.html">T</a>, <a class="code hl_function" href="X86MCTargetDesc_8cpp.html#a3145e771acc8e2dbd487d3c33a61ca34">createX86MCInstrInfo</a>);</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>    <span class="comment">// Register the MC register info.</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>    <a class="code hl_function" href="structllvm_1_1TargetRegistry.html#a0be8ffbacd90d86a1c1f27a032e2265e">TargetRegistry::RegisterMCRegInfo</a>(*<a class="code hl_class" href="classT.html">T</a>, <a class="code hl_function" href="X86MCTargetDesc_8cpp.html#a4ca5ad26bd6f05539ea46021582c30ba">createX86MCRegisterInfo</a>);</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span> </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>    <span class="comment">// Register the MC subtarget info.</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>    <a class="code hl_function" href="structllvm_1_1TargetRegistry.html#a469331cb6070bffd3354391877547014">TargetRegistry::RegisterMCSubtargetInfo</a>(*<a class="code hl_class" href="classT.html">T</a>,</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>                                            <a class="code hl_function" href="namespacellvm_1_1X86__MC.html#ae5725b4767b5ffa093fcf5c21fc2bb27">X86_MC::createX86MCSubtargetInfo</a>);</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>    <span class="comment">// Register the MC instruction analyzer.</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>    <a class="code hl_function" href="structllvm_1_1TargetRegistry.html#a515b55c070d9124a373c062641765ed1">TargetRegistry::RegisterMCInstrAnalysis</a>(*<a class="code hl_class" href="classT.html">T</a>, <a class="code hl_function" href="X86MCTargetDesc_8cpp.html#a7440262314ad975a4aebc1db2926ed53">createX86MCInstrAnalysis</a>);</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>    <span class="comment">// Register the code emitter.</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>    <a class="code hl_function" href="structllvm_1_1TargetRegistry.html#a2e06603b238d255bf8d182eaa9e18c7a">TargetRegistry::RegisterMCCodeEmitter</a>(*<a class="code hl_class" href="classT.html">T</a>, <a class="code hl_function" href="namespacellvm.html#a97331bfc44f8175f0eb93e9d8a0673c6">createX86MCCodeEmitter</a>);</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span> </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>    <span class="comment">// Register the obj target streamer.</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>    <a class="code hl_function" href="structllvm_1_1TargetRegistry.html#a4fb8d8db91a731340d7ce8dd79af8a70">TargetRegistry::RegisterObjectTargetStreamer</a>(*<a class="code hl_class" href="classT.html">T</a>,</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>                                                 <a class="code hl_function" href="namespacellvm.html#a8aebf4951ed1ef49d92509da757c2d6d">createX86ObjectTargetStreamer</a>);</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span> </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>    <span class="comment">// Register the asm target streamer.</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>    <a class="code hl_function" href="structllvm_1_1TargetRegistry.html#af5d003503498e90bccf7a5d1626e9af6">TargetRegistry::RegisterAsmTargetStreamer</a>(*<a class="code hl_class" href="classT.html">T</a>, <a class="code hl_function" href="namespacellvm.html#aabbf68ffda7c1a7e440e0003605fea2f">createX86AsmTargetStreamer</a>);</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>    <a class="code hl_function" href="structllvm_1_1TargetRegistry.html#aade8ca8e50ff109c69a5953007ed18d7">TargetRegistry::RegisterCOFFStreamer</a>(*<a class="code hl_class" href="classT.html">T</a>, <a class="code hl_function" href="namespacellvm.html#a71184a623a8ace5441b7403a23214b82">createX86WinCOFFStreamer</a>);</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>    <span class="comment">// Register the MCInstPrinter.</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>    <a class="code hl_function" href="structllvm_1_1TargetRegistry.html#aabd8e913cb341182f1ef8c24c25e50ad">TargetRegistry::RegisterMCInstPrinter</a>(*<a class="code hl_class" href="classT.html">T</a>, <a class="code hl_function" href="X86MCTargetDesc_8cpp.html#a743aaa870c3bc81624c898a533a91e52">createX86MCInstPrinter</a>);</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    <span class="comment">// Register the MC relocation info.</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>    <a class="code hl_function" href="structllvm_1_1TargetRegistry.html#afaad35464035e4f3cce37074ecb9698e">TargetRegistry::RegisterMCRelocationInfo</a>(*<a class="code hl_class" href="classT.html">T</a>, <a class="code hl_function" href="X86MCTargetDesc_8cpp.html#a2337d60522c6ce5a782ef0134cbe60ad">createX86MCRelocationInfo</a>);</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>  }</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span> </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  <span class="comment">// Register the asm backend.</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>  <a class="code hl_function" href="structllvm_1_1TargetRegistry.html#a158db359a78dc87d4f7b2e96585b78ae">TargetRegistry::RegisterMCAsmBackend</a>(<a class="code hl_function" href="namespacellvm.html#a35832c1b6a34093b01da33c2501a22ed">getTheX86_32Target</a>(),</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>                                       <a class="code hl_function" href="namespacellvm.html#ae35ef2e57b2c31572d967cb78484ffaa">createX86_32AsmBackend</a>);</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>  <a class="code hl_function" href="structllvm_1_1TargetRegistry.html#a158db359a78dc87d4f7b2e96585b78ae">TargetRegistry::RegisterMCAsmBackend</a>(<a class="code hl_function" href="namespacellvm.html#ae6431492d4966df0bafe4680216f76b7">getTheX86_64Target</a>(),</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>                                       <a class="code hl_function" href="namespacellvm.html#a306674e8951ad0f9c77cda2f70219ab9">createX86_64AsmBackend</a>);</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>}</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span> </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="namespacellvm.html#ad09a41b831968059a021849070ed7d2a">  570</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm.html#ad09a41b831968059a021849070ed7d2a">llvm::getX86SubSuperRegisterOrZero</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>                                            <span class="keywordtype">bool</span> <a class="code hl_variable" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>) {</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>) {</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>      <span class="keywordflow">switch</span> (Reg) {</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>      <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#ad09a41b831968059a021849070ed7d2a">getX86SubSuperRegisterOrZero</a>(Reg, 64);</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>      <span class="keywordflow">case</span> X86::SIL: <span class="keywordflow">case</span> X86::SI: <span class="keywordflow">case</span> X86::ESI: <span class="keywordflow">case</span> X86::RSI:</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>        <span class="keywordflow">return</span> X86::SI;</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>      <span class="keywordflow">case</span> X86::DIL: <span class="keywordflow">case</span> X86::DI: <span class="keywordflow">case</span> X86::EDI: <span class="keywordflow">case</span> X86::RDI:</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>        <span class="keywordflow">return</span> X86::DI;</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>      <span class="keywordflow">case</span> X86::BPL: <span class="keywordflow">case</span> X86::BP: <span class="keywordflow">case</span> X86::EBP: <span class="keywordflow">case</span> X86::RBP:</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>        <span class="keywordflow">return</span> X86::BP;</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>      <span class="keywordflow">case</span> X86::SPL: <span class="keywordflow">case</span> X86::SP: <span class="keywordflow">case</span> X86::ESP: <span class="keywordflow">case</span> X86::RSP:</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>        <span class="keywordflow">return</span> X86::SP;</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>      <span class="keywordflow">case</span> X86::AH: <span class="keywordflow">case</span> X86::AL: <span class="keywordflow">case</span> X86::AX: <span class="keywordflow">case</span> X86::EAX: <span class="keywordflow">case</span> X86::RAX:</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>        <span class="keywordflow">return</span> X86::AH;</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>      <span class="keywordflow">case</span> X86::DH: <span class="keywordflow">case</span> X86::DL: <span class="keywordflow">case</span> X86::DX: <span class="keywordflow">case</span> X86::EDX: <span class="keywordflow">case</span> X86::RDX:</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>        <span class="keywordflow">return</span> X86::DH;</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>      <span class="keywordflow">case</span> X86::CH: <span class="keywordflow">case</span> X86::CL: <span class="keywordflow">case</span> X86::CX: <span class="keywordflow">case</span> X86::ECX: <span class="keywordflow">case</span> X86::RCX:</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>        <span class="keywordflow">return</span> X86::CH;</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>      <span class="keywordflow">case</span> X86::BH: <span class="keywordflow">case</span> X86::BL: <span class="keywordflow">case</span> X86::BX: <span class="keywordflow">case</span> X86::EBX: <span class="keywordflow">case</span> X86::RBX:</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>        <span class="keywordflow">return</span> X86::BH;</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>      }</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>      <span class="keywordflow">switch</span> (Reg) {</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>      <span class="keywordflow">default</span>: <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>      <span class="keywordflow">case</span> X86::AH: <span class="keywordflow">case</span> X86::AL: <span class="keywordflow">case</span> X86::AX: <span class="keywordflow">case</span> X86::EAX: <span class="keywordflow">case</span> X86::RAX:</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>        <span class="keywordflow">return</span> X86::AL;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>      <span class="keywordflow">case</span> X86::DH: <span class="keywordflow">case</span> X86::DL: <span class="keywordflow">case</span> X86::DX: <span class="keywordflow">case</span> X86::EDX: <span class="keywordflow">case</span> X86::RDX:</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>        <span class="keywordflow">return</span> X86::DL;</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>      <span class="keywordflow">case</span> X86::CH: <span class="keywordflow">case</span> X86::CL: <span class="keywordflow">case</span> X86::CX: <span class="keywordflow">case</span> X86::ECX: <span class="keywordflow">case</span> X86::RCX:</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>        <span class="keywordflow">return</span> X86::CL;</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>      <span class="keywordflow">case</span> X86::BH: <span class="keywordflow">case</span> X86::BL: <span class="keywordflow">case</span> X86::BX: <span class="keywordflow">case</span> X86::EBX: <span class="keywordflow">case</span> X86::RBX:</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>        <span class="keywordflow">return</span> X86::BL;</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>      <span class="keywordflow">case</span> X86::SIL: <span class="keywordflow">case</span> X86::SI: <span class="keywordflow">case</span> X86::ESI: <span class="keywordflow">case</span> X86::RSI:</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>        <span class="keywordflow">return</span> X86::SIL;</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>      <span class="keywordflow">case</span> X86::DIL: <span class="keywordflow">case</span> X86::DI: <span class="keywordflow">case</span> X86::EDI: <span class="keywordflow">case</span> X86::RDI:</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>        <span class="keywordflow">return</span> X86::DIL;</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>      <span class="keywordflow">case</span> X86::BPL: <span class="keywordflow">case</span> X86::BP: <span class="keywordflow">case</span> X86::EBP: <span class="keywordflow">case</span> X86::RBP:</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>        <span class="keywordflow">return</span> X86::BPL;</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>      <span class="keywordflow">case</span> X86::SPL: <span class="keywordflow">case</span> X86::SP: <span class="keywordflow">case</span> X86::ESP: <span class="keywordflow">case</span> X86::RSP:</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>        <span class="keywordflow">return</span> X86::SPL;</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>      <span class="keywordflow">case</span> X86::R8B: <span class="keywordflow">case</span> X86::R8W: <span class="keywordflow">case</span> X86::R8D: <span class="keywordflow">case</span> X86::R8:</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>        <span class="keywordflow">return</span> X86::R8B;</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>      <span class="keywordflow">case</span> X86::R9B: <span class="keywordflow">case</span> X86::R9W: <span class="keywordflow">case</span> X86::R9D: <span class="keywordflow">case</span> X86::R9:</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>        <span class="keywordflow">return</span> X86::R9B;</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>      <span class="keywordflow">case</span> X86::R10B: <span class="keywordflow">case</span> X86::R10W: <span class="keywordflow">case</span> X86::R10D: <span class="keywordflow">case</span> X86::R10:</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>        <span class="keywordflow">return</span> X86::R10B;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>      <span class="keywordflow">case</span> X86::R11B: <span class="keywordflow">case</span> X86::R11W: <span class="keywordflow">case</span> X86::R11D: <span class="keywordflow">case</span> X86::R11:</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>        <span class="keywordflow">return</span> X86::R11B;</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>      <span class="keywordflow">case</span> X86::R12B: <span class="keywordflow">case</span> X86::R12W: <span class="keywordflow">case</span> X86::R12D: <span class="keywordflow">case</span> X86::R12:</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>        <span class="keywordflow">return</span> X86::R12B;</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>      <span class="keywordflow">case</span> X86::R13B: <span class="keywordflow">case</span> X86::R13W: <span class="keywordflow">case</span> X86::R13D: <span class="keywordflow">case</span> X86::R13:</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>        <span class="keywordflow">return</span> X86::R13B;</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>      <span class="keywordflow">case</span> X86::R14B: <span class="keywordflow">case</span> X86::R14W: <span class="keywordflow">case</span> X86::R14D: <span class="keywordflow">case</span> X86::R14:</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>        <span class="keywordflow">return</span> X86::R14B;</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>      <span class="keywordflow">case</span> X86::R15B: <span class="keywordflow">case</span> X86::R15W: <span class="keywordflow">case</span> X86::R15D: <span class="keywordflow">case</span> X86::R15:</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>        <span class="keywordflow">return</span> X86::R15B;</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>      }</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>    }</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>    <span class="keywordflow">switch</span> (Reg) {</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>    <span class="keywordflow">case</span> X86::AH: <span class="keywordflow">case</span> X86::AL: <span class="keywordflow">case</span> X86::AX: <span class="keywordflow">case</span> X86::EAX: <span class="keywordflow">case</span> X86::RAX:</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>      <span class="keywordflow">return</span> X86::AX;</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>    <span class="keywordflow">case</span> X86::DH: <span class="keywordflow">case</span> X86::DL: <span class="keywordflow">case</span> X86::DX: <span class="keywordflow">case</span> X86::EDX: <span class="keywordflow">case</span> X86::RDX:</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>      <span class="keywordflow">return</span> X86::DX;</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>    <span class="keywordflow">case</span> X86::CH: <span class="keywordflow">case</span> X86::CL: <span class="keywordflow">case</span> X86::CX: <span class="keywordflow">case</span> X86::ECX: <span class="keywordflow">case</span> X86::RCX:</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>      <span class="keywordflow">return</span> X86::CX;</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>    <span class="keywordflow">case</span> X86::BH: <span class="keywordflow">case</span> X86::BL: <span class="keywordflow">case</span> X86::BX: <span class="keywordflow">case</span> X86::EBX: <span class="keywordflow">case</span> X86::RBX:</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>      <span class="keywordflow">return</span> X86::BX;</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>    <span class="keywordflow">case</span> X86::SIL: <span class="keywordflow">case</span> X86::SI: <span class="keywordflow">case</span> X86::ESI: <span class="keywordflow">case</span> X86::RSI:</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>      <span class="keywordflow">return</span> X86::SI;</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>    <span class="keywordflow">case</span> X86::DIL: <span class="keywordflow">case</span> X86::DI: <span class="keywordflow">case</span> X86::EDI: <span class="keywordflow">case</span> X86::RDI:</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>      <span class="keywordflow">return</span> X86::DI;</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>    <span class="keywordflow">case</span> X86::BPL: <span class="keywordflow">case</span> X86::BP: <span class="keywordflow">case</span> X86::EBP: <span class="keywordflow">case</span> X86::RBP:</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>      <span class="keywordflow">return</span> X86::BP;</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>    <span class="keywordflow">case</span> X86::SPL: <span class="keywordflow">case</span> X86::SP: <span class="keywordflow">case</span> X86::ESP: <span class="keywordflow">case</span> X86::RSP:</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>      <span class="keywordflow">return</span> X86::SP;</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>    <span class="keywordflow">case</span> X86::R8B: <span class="keywordflow">case</span> X86::R8W: <span class="keywordflow">case</span> X86::R8D: <span class="keywordflow">case</span> X86::R8:</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>      <span class="keywordflow">return</span> X86::R8W;</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>    <span class="keywordflow">case</span> X86::R9B: <span class="keywordflow">case</span> X86::R9W: <span class="keywordflow">case</span> X86::R9D: <span class="keywordflow">case</span> X86::R9:</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>      <span class="keywordflow">return</span> X86::R9W;</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>    <span class="keywordflow">case</span> X86::R10B: <span class="keywordflow">case</span> X86::R10W: <span class="keywordflow">case</span> X86::R10D: <span class="keywordflow">case</span> X86::R10:</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>      <span class="keywordflow">return</span> X86::R10W;</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>    <span class="keywordflow">case</span> X86::R11B: <span class="keywordflow">case</span> X86::R11W: <span class="keywordflow">case</span> X86::R11D: <span class="keywordflow">case</span> X86::R11:</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>      <span class="keywordflow">return</span> X86::R11W;</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>    <span class="keywordflow">case</span> X86::R12B: <span class="keywordflow">case</span> X86::R12W: <span class="keywordflow">case</span> X86::R12D: <span class="keywordflow">case</span> X86::R12:</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>      <span class="keywordflow">return</span> X86::R12W;</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>    <span class="keywordflow">case</span> X86::R13B: <span class="keywordflow">case</span> X86::R13W: <span class="keywordflow">case</span> X86::R13D: <span class="keywordflow">case</span> X86::R13:</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>      <span class="keywordflow">return</span> X86::R13W;</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>    <span class="keywordflow">case</span> X86::R14B: <span class="keywordflow">case</span> X86::R14W: <span class="keywordflow">case</span> X86::R14D: <span class="keywordflow">case</span> X86::R14:</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>      <span class="keywordflow">return</span> X86::R14W;</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>    <span class="keywordflow">case</span> X86::R15B: <span class="keywordflow">case</span> X86::R15W: <span class="keywordflow">case</span> X86::R15D: <span class="keywordflow">case</span> X86::R15:</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>      <span class="keywordflow">return</span> X86::R15W;</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>    }</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>    <span class="keywordflow">switch</span> (Reg) {</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>    <span class="keywordflow">case</span> X86::AH: <span class="keywordflow">case</span> X86::AL: <span class="keywordflow">case</span> X86::AX: <span class="keywordflow">case</span> X86::EAX: <span class="keywordflow">case</span> X86::RAX:</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>      <span class="keywordflow">return</span> X86::EAX;</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>    <span class="keywordflow">case</span> X86::DH: <span class="keywordflow">case</span> X86::DL: <span class="keywordflow">case</span> X86::DX: <span class="keywordflow">case</span> X86::EDX: <span class="keywordflow">case</span> X86::RDX:</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>      <span class="keywordflow">return</span> X86::EDX;</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>    <span class="keywordflow">case</span> X86::CH: <span class="keywordflow">case</span> X86::CL: <span class="keywordflow">case</span> X86::CX: <span class="keywordflow">case</span> X86::ECX: <span class="keywordflow">case</span> X86::RCX:</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>      <span class="keywordflow">return</span> X86::ECX;</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>    <span class="keywordflow">case</span> X86::BH: <span class="keywordflow">case</span> X86::BL: <span class="keywordflow">case</span> X86::BX: <span class="keywordflow">case</span> X86::EBX: <span class="keywordflow">case</span> X86::RBX:</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>      <span class="keywordflow">return</span> X86::EBX;</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>    <span class="keywordflow">case</span> X86::SIL: <span class="keywordflow">case</span> X86::SI: <span class="keywordflow">case</span> X86::ESI: <span class="keywordflow">case</span> X86::RSI:</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>      <span class="keywordflow">return</span> X86::ESI;</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>    <span class="keywordflow">case</span> X86::DIL: <span class="keywordflow">case</span> X86::DI: <span class="keywordflow">case</span> X86::EDI: <span class="keywordflow">case</span> X86::RDI:</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>      <span class="keywordflow">return</span> X86::EDI;</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>    <span class="keywordflow">case</span> X86::BPL: <span class="keywordflow">case</span> X86::BP: <span class="keywordflow">case</span> X86::EBP: <span class="keywordflow">case</span> X86::RBP:</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>      <span class="keywordflow">return</span> X86::EBP;</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>    <span class="keywordflow">case</span> X86::SPL: <span class="keywordflow">case</span> X86::SP: <span class="keywordflow">case</span> X86::ESP: <span class="keywordflow">case</span> X86::RSP:</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>      <span class="keywordflow">return</span> X86::ESP;</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>    <span class="keywordflow">case</span> X86::R8B: <span class="keywordflow">case</span> X86::R8W: <span class="keywordflow">case</span> X86::R8D: <span class="keywordflow">case</span> X86::R8:</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>      <span class="keywordflow">return</span> X86::R8D;</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>    <span class="keywordflow">case</span> X86::R9B: <span class="keywordflow">case</span> X86::R9W: <span class="keywordflow">case</span> X86::R9D: <span class="keywordflow">case</span> X86::R9:</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>      <span class="keywordflow">return</span> X86::R9D;</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>    <span class="keywordflow">case</span> X86::R10B: <span class="keywordflow">case</span> X86::R10W: <span class="keywordflow">case</span> X86::R10D: <span class="keywordflow">case</span> X86::R10:</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>      <span class="keywordflow">return</span> X86::R10D;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>    <span class="keywordflow">case</span> X86::R11B: <span class="keywordflow">case</span> X86::R11W: <span class="keywordflow">case</span> X86::R11D: <span class="keywordflow">case</span> X86::R11:</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>      <span class="keywordflow">return</span> X86::R11D;</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>    <span class="keywordflow">case</span> X86::R12B: <span class="keywordflow">case</span> X86::R12W: <span class="keywordflow">case</span> X86::R12D: <span class="keywordflow">case</span> X86::R12:</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>      <span class="keywordflow">return</span> X86::R12D;</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>    <span class="keywordflow">case</span> X86::R13B: <span class="keywordflow">case</span> X86::R13W: <span class="keywordflow">case</span> X86::R13D: <span class="keywordflow">case</span> X86::R13:</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>      <span class="keywordflow">return</span> X86::R13D;</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>    <span class="keywordflow">case</span> X86::R14B: <span class="keywordflow">case</span> X86::R14W: <span class="keywordflow">case</span> X86::R14D: <span class="keywordflow">case</span> X86::R14:</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>      <span class="keywordflow">return</span> X86::R14D;</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>    <span class="keywordflow">case</span> X86::R15B: <span class="keywordflow">case</span> X86::R15W: <span class="keywordflow">case</span> X86::R15D: <span class="keywordflow">case</span> X86::R15:</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>      <span class="keywordflow">return</span> X86::R15D;</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>    }</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>    <span class="keywordflow">switch</span> (Reg) {</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>    <span class="keywordflow">case</span> X86::AH: <span class="keywordflow">case</span> X86::AL: <span class="keywordflow">case</span> X86::AX: <span class="keywordflow">case</span> X86::EAX: <span class="keywordflow">case</span> X86::RAX:</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>      <span class="keywordflow">return</span> X86::RAX;</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>    <span class="keywordflow">case</span> X86::DH: <span class="keywordflow">case</span> X86::DL: <span class="keywordflow">case</span> X86::DX: <span class="keywordflow">case</span> X86::EDX: <span class="keywordflow">case</span> X86::RDX:</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>      <span class="keywordflow">return</span> X86::RDX;</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    <span class="keywordflow">case</span> X86::CH: <span class="keywordflow">case</span> X86::CL: <span class="keywordflow">case</span> X86::CX: <span class="keywordflow">case</span> X86::ECX: <span class="keywordflow">case</span> X86::RCX:</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>      <span class="keywordflow">return</span> X86::RCX;</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>    <span class="keywordflow">case</span> X86::BH: <span class="keywordflow">case</span> X86::BL: <span class="keywordflow">case</span> X86::BX: <span class="keywordflow">case</span> X86::EBX: <span class="keywordflow">case</span> X86::RBX:</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>      <span class="keywordflow">return</span> X86::RBX;</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>    <span class="keywordflow">case</span> X86::SIL: <span class="keywordflow">case</span> X86::SI: <span class="keywordflow">case</span> X86::ESI: <span class="keywordflow">case</span> X86::RSI:</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>      <span class="keywordflow">return</span> X86::RSI;</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>    <span class="keywordflow">case</span> X86::DIL: <span class="keywordflow">case</span> X86::DI: <span class="keywordflow">case</span> X86::EDI: <span class="keywordflow">case</span> X86::RDI:</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>      <span class="keywordflow">return</span> X86::RDI;</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>    <span class="keywordflow">case</span> X86::BPL: <span class="keywordflow">case</span> X86::BP: <span class="keywordflow">case</span> X86::EBP: <span class="keywordflow">case</span> X86::RBP:</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>      <span class="keywordflow">return</span> X86::RBP;</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>    <span class="keywordflow">case</span> X86::SPL: <span class="keywordflow">case</span> X86::SP: <span class="keywordflow">case</span> X86::ESP: <span class="keywordflow">case</span> X86::RSP:</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>      <span class="keywordflow">return</span> X86::RSP;</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>    <span class="keywordflow">case</span> X86::R8B: <span class="keywordflow">case</span> X86::R8W: <span class="keywordflow">case</span> X86::R8D: <span class="keywordflow">case</span> X86::R8:</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>      <span class="keywordflow">return</span> X86::R8;</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>    <span class="keywordflow">case</span> X86::R9B: <span class="keywordflow">case</span> X86::R9W: <span class="keywordflow">case</span> X86::R9D: <span class="keywordflow">case</span> X86::R9:</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>      <span class="keywordflow">return</span> X86::R9;</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>    <span class="keywordflow">case</span> X86::R10B: <span class="keywordflow">case</span> X86::R10W: <span class="keywordflow">case</span> X86::R10D: <span class="keywordflow">case</span> X86::R10:</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>      <span class="keywordflow">return</span> X86::R10;</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>    <span class="keywordflow">case</span> X86::R11B: <span class="keywordflow">case</span> X86::R11W: <span class="keywordflow">case</span> X86::R11D: <span class="keywordflow">case</span> X86::R11:</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>      <span class="keywordflow">return</span> X86::R11;</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>    <span class="keywordflow">case</span> X86::R12B: <span class="keywordflow">case</span> X86::R12W: <span class="keywordflow">case</span> X86::R12D: <span class="keywordflow">case</span> X86::R12:</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>      <span class="keywordflow">return</span> X86::R12;</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>    <span class="keywordflow">case</span> X86::R13B: <span class="keywordflow">case</span> X86::R13W: <span class="keywordflow">case</span> X86::R13D: <span class="keywordflow">case</span> X86::R13:</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>      <span class="keywordflow">return</span> X86::R13;</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>    <span class="keywordflow">case</span> X86::R14B: <span class="keywordflow">case</span> X86::R14W: <span class="keywordflow">case</span> X86::R14D: <span class="keywordflow">case</span> X86::R14:</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>      <span class="keywordflow">return</span> X86::R14;</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>    <span class="keywordflow">case</span> X86::R15B: <span class="keywordflow">case</span> X86::R15W: <span class="keywordflow">case</span> X86::R15D: <span class="keywordflow">case</span> X86::R15:</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>      <span class="keywordflow">return</span> X86::R15;</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>    }</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>  }</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>}</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span> </div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="namespacellvm.html#aae9c6dc3272e7f7f01d39043ae5dc92f">  743</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm.html#aae9c6dc3272e7f7f01d39043ae5dc92f">llvm::getX86SubSuperRegister</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <span class="keywordtype">bool</span> <a class="code hl_variable" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>) {</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>  <span class="keywordtype">unsigned</span> Res = <a class="code hl_function" href="namespacellvm.html#ad09a41b831968059a021849070ed7d2a">getX86SubSuperRegisterOrZero</a>(Reg, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="code hl_variable" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>);</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Res != 0 &amp;&amp; <span class="stringliteral">&quot;Unexpected register or VT&quot;</span>);</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>  <span class="keywordflow">return</span> Res;</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>}</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span> </div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAPInt_8h_html"><div class="ttname"><a href="APInt_8h.html">APInt.h</a></div><div class="ttdoc">This file implements a class to represent arbitrary precision integral constant values and operations...</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_ab5899ca200d34e3cc6bb09ebce5e5b3c"><div class="ttname"><a href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00021">CSEInfo.cpp:21</a></div></div>
<div class="ttc" id="aCodeView_8h_html"><div class="ttname"><a href="CodeView_8h.html">CodeView.h</a></div></div>
<div class="ttc" id="aErlangGCPrinter_8cpp_html_a7ad930f7345a8faa5e6132305e2a6f49"><div class="ttname"><a href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; ErlangGCPrinter &gt; X(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="aHost_8h_html"><div class="ttname"><a href="Host_8h.html">Host.h</a></div></div>
<div class="ttc" id="aMCDwarf_8h_html"><div class="ttname"><a href="MCDwarf_8h.html">MCDwarf.h</a></div></div>
<div class="ttc" id="aMCInstrAnalysis_8h_html"><div class="ttname"><a href="MCInstrAnalysis_8h.html">MCInstrAnalysis.h</a></div></div>
<div class="ttc" id="aMCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aMCStreamer_8h_html"><div class="ttname"><a href="MCStreamer_8h.html">MCStreamer.h</a></div></div>
<div class="ttc" id="aMCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineLocation_8h_html"><div class="ttname"><a href="MachineLocation_8h.html">MachineLocation.h</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_a7df34dbf636f2fbbb00f2b86eccdb1eb"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a></div><div class="ttdeci">uint64_t High</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00066">NVVMIntrRange.cpp:66</a></div></div>
<div class="ttc" id="aProfile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSIOptimizeExecMaskingPreRA_8cpp_html_a3e47bdb3e296b00df96eff7896fa57bf"><div class="ttname"><a href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a></div><div class="ttdeci">SI optimize exec mask operations pre RA</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00075">SIOptimizeExecMaskingPreRA.cpp:75</a></div></div>
<div class="ttc" id="aTargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="aThumb2ITBlockPass_8cpp_html_a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644"><div class="ttname"><a href="Thumb2ITBlockPass_8cpp.html#a0cb94419f9563c02b7d20483774d960aae4c45857ce1df52bec22a27a9a71e644">TT</a></div><div class="ttdeci">@ TT</div><div class="ttdef"><b>Definition:</b> <a href="Thumb2ITBlockPass_8cpp_source.html#l00347">Thumb2ITBlockPass.cpp:347</a></div></div>
<div class="ttc" id="aTriple_8h_html"><div class="ttname"><a href="Triple_8h.html">Triple.h</a></div></div>
<div class="ttc" id="aX86ATTInstPrinter_8h_html"><div class="ttname"><a href="X86ATTInstPrinter_8h.html">X86ATTInstPrinter.h</a></div></div>
<div class="ttc" id="aX86BaseInfo_8h_html"><div class="ttname"><a href="X86BaseInfo_8h.html">X86BaseInfo.h</a></div></div>
<div class="ttc" id="aX86DisassemblerDecoder_8cpp_html_a652270ec0bdb03b5a7f934524412aa7f"><div class="ttname"><a href="X86DisassemblerDecoder_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a></div><div class="ttdeci">static bool is64Bit(const char *name)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8cpp_source.html#l00831">X86DisassemblerDecoder.cpp:831</a></div></div>
<div class="ttc" id="aX86IntelInstPrinter_8h_html"><div class="ttname"><a href="X86IntelInstPrinter_8h.html">X86IntelInstPrinter.h</a></div></div>
<div class="ttc" id="aX86MCAsmInfo_8h_html"><div class="ttname"><a href="X86MCAsmInfo_8h.html">X86MCAsmInfo.h</a></div></div>
<div class="ttc" id="aX86MCTargetDesc_8cpp_html_a2337d60522c6ce5a782ef0134cbe60ad"><div class="ttname"><a href="X86MCTargetDesc_8cpp.html#a2337d60522c6ce5a782ef0134cbe60ad">createX86MCRelocationInfo</a></div><div class="ttdeci">static MCRelocationInfo * createX86MCRelocationInfo(const Triple &amp;TheTriple, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00376">X86MCTargetDesc.cpp:376</a></div></div>
<div class="ttc" id="aX86MCTargetDesc_8cpp_html_a3145e771acc8e2dbd487d3c33a61ca34"><div class="ttname"><a href="X86MCTargetDesc_8cpp.html#a3145e771acc8e2dbd487d3c33a61ca34">createX86MCInstrInfo</a></div><div class="ttdeci">static MCInstrInfo * createX86MCInstrInfo()</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00303">X86MCTargetDesc.cpp:303</a></div></div>
<div class="ttc" id="aX86MCTargetDesc_8cpp_html_a4ca5ad26bd6f05539ea46021582c30ba"><div class="ttname"><a href="X86MCTargetDesc_8cpp.html#a4ca5ad26bd6f05539ea46021582c30ba">createX86MCRegisterInfo</a></div><div class="ttdeci">static MCRegisterInfo * createX86MCRegisterInfo(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00309">X86MCTargetDesc.cpp:309</a></div></div>
<div class="ttc" id="aX86MCTargetDesc_8cpp_html_a743aaa870c3bc81624c898a533a91e52"><div class="ttname"><a href="X86MCTargetDesc_8cpp.html#a743aaa870c3bc81624c898a533a91e52">createX86MCInstPrinter</a></div><div class="ttdeci">static MCInstPrinter * createX86MCInstPrinter(const Triple &amp;T, unsigned SyntaxVariant, const MCAsmInfo &amp;MAI, const MCInstrInfo &amp;MII, const MCRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00364">X86MCTargetDesc.cpp:364</a></div></div>
<div class="ttc" id="aX86MCTargetDesc_8cpp_html_a7440262314ad975a4aebc1db2926ed53"><div class="ttname"><a href="X86MCTargetDesc_8cpp.html#a7440262314ad975a4aebc1db2926ed53">createX86MCInstrAnalysis</a></div><div class="ttdeci">static MCInstrAnalysis * createX86MCInstrAnalysis(const MCInstrInfo *Info)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00521">X86MCTargetDesc.cpp:521</a></div></div>
<div class="ttc" id="aX86MCTargetDesc_8cpp_html_a97726a655e2caa619b9d1094714d0363"><div class="ttname"><a href="X86MCTargetDesc_8cpp.html#a97726a655e2caa619b9d1094714d0363">createX86MCAsmInfo</a></div><div class="ttdeci">static MCAsmInfo * createX86MCAsmInfo(const MCRegisterInfo &amp;MRI, const Triple &amp;TheTriple)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00321">X86MCTargetDesc.cpp:321</a></div></div>
<div class="ttc" id="aX86MCTargetDesc_8cpp_html_aba2fef7f7c3b04a5b6ea20991e4fe095"><div class="ttname"><a href="X86MCTargetDesc_8cpp.html#aba2fef7f7c3b04a5b6ea20991e4fe095">LLVMInitializeX86TargetMC</a></div><div class="ttdeci">void LLVMInitializeX86TargetMC()</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00526">X86MCTargetDesc.cpp:526</a></div></div>
<div class="ttc" id="aX86MCTargetDesc_8h_html"><div class="ttname"><a href="X86MCTargetDesc_8h.html">X86MCTargetDesc.h</a></div></div>
<div class="ttc" id="aX86TargetInfo_8h_html"><div class="ttname"><a href="X86TargetInfo_8h.html">X86TargetInfo.h</a></div></div>
<div class="ttc" id="aclassT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00148">ArrayRef.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_adb9cab4abca6bf2855c882dcf79fb1cb"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#adb9cab4abca6bf2855c882dcf79fb1cb">llvm::ArrayRef::data</a></div><div class="ttdeci">const T * data() const</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00145">ArrayRef.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCAsmInfo_html"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html">llvm::MCAsmInfo</a></div><div class="ttdoc">This class is intended to be used as a base class for asm properties and features specific to the tar...</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00056">MCAsmInfo.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCAsmInfo_html_a0456a5b5fb7d2743d6852e8bba806c7d"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html#a0456a5b5fb7d2743d6852e8bba806c7d">llvm::MCAsmInfo::addInitialFrameState</a></div><div class="ttdeci">void addInitialFrameState(const MCCFIInstruction &amp;Inst)</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8cpp_source.html#l00073">MCAsmInfo.cpp:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCCFIInstruction_html"><div class="ttname"><a href="classllvm_1_1MCCFIInstruction.html">llvm::MCCFIInstruction</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDwarf_8h_source.html#l00435">MCDwarf.h:435</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCCFIInstruction_html_a7914e845a8171a2e975cb6a8122d166c"><div class="ttname"><a href="classllvm_1_1MCCFIInstruction.html#a7914e845a8171a2e975cb6a8122d166c">llvm::MCCFIInstruction::createDefCfa</a></div><div class="ttdeci">static MCCFIInstruction createDefCfa(MCSymbol *L, unsigned Register, int Offset)</div><div class="ttdoc">.cfi_def_cfa defines a rule for computing CFA as: take address from Register and add Offset to it.</div><div class="ttdef"><b>Definition:</b> <a href="MCDwarf_8h_source.html#l00480">MCDwarf.h:480</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCCFIInstruction_html_aea2b8a3efd6694a33452ed7e8716300e"><div class="ttname"><a href="classllvm_1_1MCCFIInstruction.html#aea2b8a3efd6694a33452ed7e8716300e">llvm::MCCFIInstruction::createOffset</a></div><div class="ttdeci">static MCCFIInstruction createOffset(MCSymbol *L, unsigned Register, int Offset)</div><div class="ttdoc">.cfi_offset Previous value of Register is saved at offset Offset from CFA.</div><div class="ttdef"><b>Definition:</b> <a href="MCDwarf_8h_source.html#l00507">MCDwarf.h:507</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects.</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00064">MCContext.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstPrinter_html"><div class="ttname"><a href="classllvm_1_1MCInstPrinter.html">llvm::MCInstPrinter</a></div><div class="ttdoc">This is an instance of a target assembly language printer that converts an MCInst to valid target ass...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstPrinter_8h_source.html#l00039">MCInstPrinter.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00171">MCInst.h:171</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_aef5de3ac30fe221c5b4e702574ab46a9"><div class="ttname"><a href="classllvm_1_1MCInst.html#aef5de3ac30fe221c5b4e702574ab46a9">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00179">MCInst.h:179</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrAnalysis_html"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html">llvm::MCInstrAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00027">MCInstrAnalysis.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrAnalysis_html_ad26d74f7a49154af0b73be4e105d361b"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#ad26d74f7a49154af0b73be4e105d361b">llvm::MCInstrAnalysis::Info</a></div><div class="ttdeci">const MCInstrInfo * Info</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00031">MCInstrAnalysis.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00164">MCInstrDesc.h:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a3496944fcc473dfe584e6615503a7a76"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">llvm::MCInstrDesc::getNumDefs</a></div><div class="ttdeci">unsigned getNumDefs() const</div><div class="ttdoc">Return the number of MachineOperands that are register definitions.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00226">MCInstrDesc.h:226</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a46e0fcca2366f30d5e35b3d7dcb9c65f"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">llvm::MCInstrDesc::TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00172">MCInstrDesc.h:172</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a4d552e7a12376c31c2ac90ee9deb3355"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a4d552e7a12376c31c2ac90ee9deb3355">llvm::MCInstrDesc::getNumImplicitDefs</a></div><div class="ttdeci">unsigned getNumImplicitDefs() const</div><div class="ttdoc">Return the number of implicit defs this instruct has.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00554">MCInstrDesc.h:554</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_adbcdd0d95e13cde82e1c9f7e0ceb8c6b"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#adbcdd0d95e13cde82e1c9f7e0ceb8c6b">llvm::MCInstrDesc::getImplicitDefs</a></div><div class="ttdeci">const MCPhysReg * getImplicitDefs() const</div><div class="ttdoc">Return a list of registers that are potentially written by any instance of this machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00551">MCInstrDesc.h:551</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00023">MCInstrInfo.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html_a176ca2c9108a997dcfd8aadf4c0f0fa0"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a176ca2c9108a997dcfd8aadf4c0f0fa0">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00034">MCInst.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html">llvm::MCRegisterClass</a></div><div class="ttdoc">MCRegisterClass - Base class of TargetRegisterClass.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00032">MCRegisterInfo.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterClass_html_a4be165c965fe3d2fdf1f3809ddb226d0"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a4be165c965fe3d2fdf1f3809ddb226d0">llvm::MCRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const</div><div class="ttdoc">contains - Return true if the specified register is included in this register class.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00068">MCRegisterInfo.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRelocationInfo_html"><div class="ttname"><a href="classllvm_1_1MCRelocationInfo.html">llvm::MCRelocationInfo</a></div><div class="ttdoc">Create MCExprs from relocations found in an object file.</div><div class="ttdef"><b>Definition:</b> <a href="MCRelocationInfo_8h_source.html#l00024">MCRelocationInfo.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00048">StringRef.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html_ae415c9b5bbaab9c349061d3392c1b198"><div class="ttname"><a href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">llvm::StringRef::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdoc">empty - Check if the string is empty.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00126">StringRef.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00124">TargetRegistry.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a145fccafbd4d3bb9ff459092d5a5616b"><div class="ttname"><a href="classllvm_1_1Triple.html#a145fccafbd4d3bb9ff459092d5a5616b">llvm::Triple::isOSCygMing</a></div><div class="ttdeci">bool isOSCygMing() const</div><div class="ttdoc">Tests for either Cygwin or MinGW OS.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00570">Triple.h:570</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a1778f5c464f88710033f7e11e84a9324ace5d58a24effb264483f4af8b79b97b2"><div class="ttname"><a href="classllvm_1_1Triple.html#a1778f5c464f88710033f7e11e84a9324ace5d58a24effb264483f4af8b79b97b2">llvm::Triple::CODE16</a></div><div class="ttdeci">@ CODE16</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00203">Triple.h:203</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a444e46ff0a17a6c9480eb151bd42c9bc"><div class="ttname"><a href="classllvm_1_1Triple.html#a444e46ff0a17a6c9480eb151bd42c9bc">llvm::Triple::isOSBinFormatMachO</a></div><div class="ttdeci">bool isOSBinFormatMachO() const</div><div class="ttdoc">Tests whether the environment is MachO.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00633">Triple.h:633</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a4aff54e7e4562b21d5762a6ca406f9f7"><div class="ttname"><a href="classllvm_1_1Triple.html#a4aff54e7e4562b21d5762a6ca406f9f7">llvm::Triple::isWindowsCoreCLREnvironment</a></div><div class="ttdeci">bool isWindowsCoreCLREnvironment() const</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00553">Triple.h:553</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a547abd13f7a3c063aa72c8192a868154a0eefa3e53db25b90828e42c64b138648"><div class="ttname"><a href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a0eefa3e53db25b90828e42c64b138648">llvm::Triple::x86</a></div><div class="ttdeci">@ x86</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00078">Triple.h:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a547abd13f7a3c063aa72c8192a868154a13d8ce5e71051718a537277c6a594062"><div class="ttname"><a href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a13d8ce5e71051718a537277c6a594062">llvm::Triple::x86_64</a></div><div class="ttdeci">@ x86_64</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00079">Triple.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a5fc23559f17bbe5ff83ec0fed0a5fdcf"><div class="ttname"><a href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">llvm::Triple::getArch</a></div><div class="ttdeci">ArchType getArch() const</div><div class="ttdoc">getArch - Get the parsed architecture type of this triple.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00296">Triple.h:296</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_aea6d215256ae43bc9149bf41f2cc7694"><div class="ttname"><a href="classllvm_1_1Triple.html#aea6d215256ae43bc9149bf41f2cc7694">llvm::Triple::isOSBinFormatELF</a></div><div class="ttdeci">bool isOSBinFormatELF() const</div><div class="ttdoc">Tests whether the OS uses the ELF binary format.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00623">Triple.h:623</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_aed5b9fcccfe88a419343c80064d44d74"><div class="ttname"><a href="classllvm_1_1Triple.html#aed5b9fcccfe88a419343c80064d44d74">llvm::Triple::isWindowsMSVCEnvironment</a></div><div class="ttdeci">bool isWindowsMSVCEnvironment() const</div><div class="ttdoc">Checks if the environment could be MSVC.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00548">Triple.h:548</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_afdd0d3d27ef11fd6ad21da63c3979d77"><div class="ttname"><a href="classllvm_1_1Triple.html#afdd0d3d27ef11fd6ad21da63c3979d77">llvm::Triple::isWindowsItaniumEnvironment</a></div><div class="ttdeci">bool isWindowsItaniumEnvironment() const</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00557">Triple.h:557</a></div></div>
<div class="ttc" id="aclassllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00080">Twine.h:80</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86ATTInstPrinter_html"><div class="ttname"><a href="classllvm_1_1X86ATTInstPrinter.html">llvm::X86ATTInstPrinter</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ATTInstPrinter_8h_source.html#l00020">X86ATTInstPrinter.h:20</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86ELFMCAsmInfo_html"><div class="ttname"><a href="classllvm_1_1X86ELFMCAsmInfo.html">llvm::X86ELFMCAsmInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCAsmInfo_8h_source.html#l00038">X86MCAsmInfo.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86IntelInstPrinter_html"><div class="ttname"><a href="classllvm_1_1X86IntelInstPrinter.html">llvm::X86IntelInstPrinter</a></div><div class="ttdef"><b>Definition:</b> <a href="X86IntelInstPrinter_8h_source.html#l00021">X86IntelInstPrinter.h:21</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MCAsmInfoDarwin_html"><div class="ttname"><a href="classllvm_1_1X86MCAsmInfoDarwin.html">llvm::X86MCAsmInfoDarwin</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCAsmInfo_8h_source.html#l00024">X86MCAsmInfo.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MCAsmInfoGNUCOFF_html"><div class="ttname"><a href="classllvm_1_1X86MCAsmInfoGNUCOFF.html">llvm::X86MCAsmInfoGNUCOFF</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCAsmInfo_8h_source.html#l00052">X86MCAsmInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MCAsmInfoMicrosoft_html"><div class="ttname"><a href="classllvm_1_1X86MCAsmInfoMicrosoft.html">llvm::X86MCAsmInfoMicrosoft</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCAsmInfo_8h_source.html#l00045">X86MCAsmInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86__MC_1_1X86MCInstrAnalysis_html"><div class="ttname"><a href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html">llvm::X86_MC::X86MCInstrAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00385">X86MCTargetDesc.cpp:385</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86__MC_1_1X86MCInstrAnalysis_html_a10153736946809e2cd1e1c33effee07b"><div class="ttname"><a href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#a10153736946809e2cd1e1c33effee07b">llvm::X86_MC::X86MCInstrAnalysis::X86MCInstrAnalysis</a></div><div class="ttdeci">X86MCInstrAnalysis(const MCInstrInfo *MCII)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00391">X86MCTargetDesc.cpp:391</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86__MC_1_1X86MCInstrAnalysis_html_a1eaee7289881bb7af14b4fd256f6116a"><div class="ttname"><a href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#a1eaee7289881bb7af14b4fd256f6116a">llvm::X86_MC::X86MCInstrAnalysis::findPltEntries</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; uint64_t, uint64_t &gt; &gt; findPltEntries(uint64_t PltSectionVA, ArrayRef&lt; uint8_t &gt; PltContents, uint64_t GotSectionVA, const Triple &amp;TargetTriple) const override</div><div class="ttdoc">Returns (PLT virtual address, GOT virtual address) pairs for PLT entries.</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00504">X86MCTargetDesc.cpp:504</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86__MC_1_1X86MCInstrAnalysis_html_ac6e094cc98c3bef1145702f8f233d0bf"><div class="ttname"><a href="classllvm_1_1X86__MC_1_1X86MCInstrAnalysis.html#ac6e094cc98c3bef1145702f8f233d0bf">llvm::X86_MC::X86MCInstrAnalysis::clearsSuperRegisters</a></div><div class="ttdeci">bool clearsSuperRegisters(const MCRegisterInfo &amp;MRI, const MCInst &amp;Inst, APInt &amp;Mask) const override</div><div class="ttdoc">Returns true if at least one of the register writes performed by.</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00407">X86MCTargetDesc.cpp:407</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteState_html_ab72ba7cf8bf88e7d8c3dcb3a20b1078c"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteState.html#ab72ba7cf8bf88e7d8c3dcb3a20b1078c">llvm::mca::WriteState::clearsSuperRegisters</a></div><div class="ttdeci">bool clearsSuperRegisters() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00187">Instruction.h:187</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1DWARFFlavour_html_aef6b321b5ff34b8e30d50eee3ce9803ea47a98b5535026debf4229e5cdbfbaaf1"><div class="ttname"><a href="namespacellvm_1_1DWARFFlavour.html#aef6b321b5ff34b8e30d50eee3ce9803ea47a98b5535026debf4229e5cdbfbaaf1">llvm::DWARFFlavour::X86_64</a></div><div class="ttdeci">@ X86_64</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00041">X86MCTargetDesc.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1DWARFFlavour_html_aef6b321b5ff34b8e30d50eee3ce9803ea529ca38d33e9ba250143e21df7effe94"><div class="ttname"><a href="namespacellvm_1_1DWARFFlavour.html#aef6b321b5ff34b8e30d50eee3ce9803ea529ca38d33e9ba250143e21df7effe94">llvm::DWARFFlavour::X86_32_DarwinEH</a></div><div class="ttdeci">@ X86_32_DarwinEH</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00041">X86MCTargetDesc.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1DWARFFlavour_html_aef6b321b5ff34b8e30d50eee3ce9803ea62d2f8cbc59370b03dc64f223493d3f3"><div class="ttname"><a href="namespacellvm_1_1DWARFFlavour.html#aef6b321b5ff34b8e30d50eee3ce9803ea62d2f8cbc59370b03dc64f223493d3f3">llvm::DWARFFlavour::X86_32_Generic</a></div><div class="ttdeci">@ X86_32_Generic</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00042">X86MCTargetDesc.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86II_html_afcbcf7b2a1411ed04cb2e05bf017b283a1224cf85d21a6023de72b90c2f225241"><div class="ttname"><a href="namespacellvm_1_1X86II.html#afcbcf7b2a1411ed04cb2e05bf017b283a1224cf85d21a6023de72b90c2f225241">llvm::X86II::EVEX</a></div><div class="ttdeci">@ EVEX</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00596">X86BaseInfo.h:596</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86II_html_afcbcf7b2a1411ed04cb2e05bf017b283a6702853ec24d45d810d71e321eb9e256"><div class="ttname"><a href="namespacellvm_1_1X86II.html#afcbcf7b2a1411ed04cb2e05bf017b283a6702853ec24d45d810d71e321eb9e256">llvm::X86II::VEX</a></div><div class="ttdeci">@ VEX</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00587">X86BaseInfo.h:587</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86II_html_afcbcf7b2a1411ed04cb2e05bf017b283a6bfb2e744793a1d413a8890afedb2503"><div class="ttname"><a href="namespacellvm_1_1X86II.html#afcbcf7b2a1411ed04cb2e05bf017b283a6bfb2e744793a1d413a8890afedb2503">llvm::X86II::XOP</a></div><div class="ttdeci">@ XOP</div><div class="ttdoc">XOP - Opcode prefix used by XOP instructions.</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00590">X86BaseInfo.h:590</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86II_html_afcbcf7b2a1411ed04cb2e05bf017b283ad5bbb0f8b7dfd268d7ca01219b5ec3aa"><div class="ttname"><a href="namespacellvm_1_1X86II.html#afcbcf7b2a1411ed04cb2e05bf017b283ad5bbb0f8b7dfd268d7ca01219b5ec3aa">llvm::X86II::EncodingMask</a></div><div class="ttdeci">@ EncodingMask</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00584">X86BaseInfo.h:584</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_a85bf92f849a9d2d11f112747b93cb2ae"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">llvm::X86_MC::initLLVMToSEHAndCVRegMapping</a></div><div class="ttdeci">void initLLVMToSEHAndCVRegMapping(MCRegisterInfo *MRI)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00073">X86MCTargetDesc.cpp:73</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_a9c88a18678c012312b87ac3cb7cd278d"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a9c88a18678c012312b87ac3cb7cd278d">llvm::X86_MC::findX86PltEntries</a></div><div class="ttdeci">static std::vector&lt; std::pair&lt; uint64_t, uint64_t &gt; &gt; findX86PltEntries(uint64_t PltSectionVA, ArrayRef&lt; uint8_t &gt; PltContents, uint64_t GotPltSectionVA)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00460">X86MCTargetDesc.cpp:460</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_a9dc8dda7e6f1c6adc7eaaf755f6c27a5"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a9dc8dda7e6f1c6adc7eaaf755f6c27a5">llvm::X86_MC::findX86_64PltEntries</a></div><div class="ttdeci">static std::vector&lt; std::pair&lt; uint64_t, uint64_t &gt; &gt; findX86_64PltEntries(uint64_t PltSectionVA, ArrayRef&lt; uint8_t &gt; PltContents)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00486">X86MCTargetDesc.cpp:486</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_ac799d914344a144a68709ea5dc541439"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#ac799d914344a144a68709ea5dc541439">llvm::X86_MC::ParseX86Triple</a></div><div class="ttdeci">std::string ParseX86Triple(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00049">X86MCTargetDesc.cpp:49</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_ae5725b4767b5ffa093fcf5c21fc2bb27"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#ae5725b4767b5ffa093fcf5c21fc2bb27">llvm::X86_MC::createX86MCSubtargetInfo</a></div><div class="ttdeci">MCSubtargetInfo * createX86MCSubtargetInfo(const Triple &amp;TT, StringRef CPU, StringRef FS)</div><div class="ttdoc">Create a X86 MCSubtargetInfo instance.</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00286">X86MCTargetDesc.cpp:286</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_af79bf5c9f731c8f0d5f1995637adba47"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">llvm::X86_MC::getDwarfRegFlavour</a></div><div class="ttdeci">unsigned getDwarfRegFlavour(const Triple &amp;TT, bool isEH)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00061">X86MCTargetDesc.cpp:61</a></div></div>
<div class="ttc" id="anamespacellvm_1_1codeview_html_a18efaabef8a962bb9f48589ec97b5be9"><div class="ttname"><a href="namespacellvm_1_1codeview.html#a18efaabef8a962bb9f48589ec97b5be9">llvm::codeview::RegisterId</a></div><div class="ttdeci">RegisterId</div><div class="ttdef"><b>Definition:</b> <a href="CodeView_8h_source.html#l00514">CodeView.h:514</a></div></div>
<div class="ttc" id="anamespacellvm_1_1support_1_1endian_html_ae865d5defb8785b365f342375822beaa"><div class="ttname"><a href="namespacellvm_1_1support_1_1endian.html#ae865d5defb8785b365f342375822beaa">llvm::support::endian::read32le</a></div><div class="ttdeci">uint32_t read32le(const void *P)</div><div class="ttdef"><b>Definition:</b> <a href="Endian_8h_source.html#l00383">Endian.h:383</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00029">MCRegisterInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_a306674e8951ad0f9c77cda2f70219ab9"><div class="ttname"><a href="namespacellvm.html#a306674e8951ad0f9c77cda2f70219ab9">llvm::createX86_64AsmBackend</a></div><div class="ttdeci">MCAsmBackend * createX86_64AsmBackend(const Target &amp;T, const MCSubtargetInfo &amp;STI, const MCRegisterInfo &amp;MRI, const MCTargetOptions &amp;Options)</div><div class="ttdef"><b>Definition:</b> <a href="X86AsmBackend_8cpp_source.html#l00858">X86AsmBackend.cpp:858</a></div></div>
<div class="ttc" id="anamespacellvm_html_a35832c1b6a34093b01da33c2501a22ed"><div class="ttname"><a href="namespacellvm.html#a35832c1b6a34093b01da33c2501a22ed">llvm::getTheX86_32Target</a></div><div class="ttdeci">Target &amp; getTheX86_32Target()</div><div class="ttdef"><b>Definition:</b> <a href="X86TargetInfo_8cpp_source.html#l00013">X86TargetInfo.cpp:13</a></div></div>
<div class="ttc" id="anamespacellvm_html_a657175eb945f907a0a871a07f18f26aa"><div class="ttname"><a href="namespacellvm.html#a657175eb945f907a0a871a07f18f26aa">llvm::createMCRelocationInfo</a></div><div class="ttdeci">MCRelocationInfo * createMCRelocationInfo(const Triple &amp;TT, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="MCRelocationInfo_8cpp_source.html#l00027">MCRelocationInfo.cpp:27</a></div></div>
<div class="ttc" id="anamespacellvm_html_a71184a623a8ace5441b7403a23214b82"><div class="ttname"><a href="namespacellvm.html#a71184a623a8ace5441b7403a23214b82">llvm::createX86WinCOFFStreamer</a></div><div class="ttdeci">MCStreamer * createX86WinCOFFStreamer(MCContext &amp;C, std::unique_ptr&lt; MCAsmBackend &gt; &amp;&amp;AB, std::unique_ptr&lt; MCObjectWriter &gt; &amp;&amp;OW, std::unique_ptr&lt; MCCodeEmitter &gt; &amp;&amp;CE, bool RelaxAll, bool IncrementalLinkerCompatible)</div><div class="ttdoc">Construct an X86 Windows COFF machine code streamer which will generate PE/COFF format object files.</div><div class="ttdef"><b>Definition:</b> <a href="X86WinCOFFStreamer_8cpp_source.html#l00062">X86WinCOFFStreamer.cpp:62</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7510cdb641954d5eca96ba44129a0737"><div class="ttname"><a href="namespacellvm.html#a7510cdb641954d5eca96ba44129a0737">llvm::array_lengthof</a></div><div class="ttdeci">constexpr size_t array_lengthof(T(&amp;)[N])</div><div class="ttdoc">Find the length of an array.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01050">STLExtras.h:1050</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8aebf4951ed1ef49d92509da757c2d6d"><div class="ttname"><a href="namespacellvm.html#a8aebf4951ed1ef49d92509da757c2d6d">llvm::createX86ObjectTargetStreamer</a></div><div class="ttdeci">MCTargetStreamer * createX86ObjectTargetStreamer(MCStreamer &amp;OS, const MCSubtargetInfo &amp;STI)</div><div class="ttdoc">Implements X86-only directives for object files.</div><div class="ttdef"><b>Definition:</b> <a href="X86WinCOFFTargetStreamer_8cpp_source.html#l00455">X86WinCOFFTargetStreamer.cpp:455</a></div></div>
<div class="ttc" id="anamespacellvm_html_a97331bfc44f8175f0eb93e9d8a0673c6"><div class="ttname"><a href="namespacellvm.html#a97331bfc44f8175f0eb93e9d8a0673c6">llvm::createX86MCCodeEmitter</a></div><div class="ttdeci">MCCodeEmitter * createX86MCCodeEmitter(const MCInstrInfo &amp;MCII, const MCRegisterInfo &amp;MRI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l01647">X86MCCodeEmitter.cpp:1647</a></div></div>
<div class="ttc" id="anamespacellvm_html_aabbf68ffda7c1a7e440e0003605fea2f"><div class="ttname"><a href="namespacellvm.html#aabbf68ffda7c1a7e440e0003605fea2f">llvm::createX86AsmTargetStreamer</a></div><div class="ttdeci">MCTargetStreamer * createX86AsmTargetStreamer(MCStreamer &amp;S, formatted_raw_ostream &amp;OS, MCInstPrinter *InstPrint, bool isVerboseAsm)</div><div class="ttdoc">Implements X86-only directives for assembly emission.</div><div class="ttdef"><b>Definition:</b> <a href="X86WinCOFFTargetStreamer_8cpp_source.html#l00445">X86WinCOFFTargetStreamer.cpp:445</a></div></div>
<div class="ttc" id="anamespacellvm_html_aae9c6dc3272e7f7f01d39043ae5dc92f"><div class="ttname"><a href="namespacellvm.html#aae9c6dc3272e7f7f01d39043ae5dc92f">llvm::getX86SubSuperRegister</a></div><div class="ttdeci">unsigned getX86SubSuperRegister(unsigned, unsigned, bool High=false)</div><div class="ttdoc">Returns the sub or super register of a specific X86 register.</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00743">X86MCTargetDesc.cpp:743</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad09a41b831968059a021849070ed7d2a"><div class="ttname"><a href="namespacellvm.html#ad09a41b831968059a021849070ed7d2a">llvm::getX86SubSuperRegisterOrZero</a></div><div class="ttdeci">unsigned getX86SubSuperRegisterOrZero(unsigned, unsigned, bool High=false)</div><div class="ttdoc">Returns the sub or super register of a specific X86 register.</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00570">X86MCTargetDesc.cpp:570</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae35ef2e57b2c31572d967cb78484ffaa"><div class="ttname"><a href="namespacellvm.html#ae35ef2e57b2c31572d967cb78484ffaa">llvm::createX86_32AsmBackend</a></div><div class="ttdeci">MCAsmBackend * createX86_32AsmBackend(const Target &amp;T, const MCSubtargetInfo &amp;STI, const MCRegisterInfo &amp;MRI, const MCTargetOptions &amp;Options)</div><div class="ttdef"><b>Definition:</b> <a href="X86AsmBackend_8cpp_source.html#l00839">X86AsmBackend.cpp:839</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae6431492d4966df0bafe4680216f76b7"><div class="ttname"><a href="namespacellvm.html#ae6431492d4966df0bafe4680216f76b7">llvm::getTheX86_64Target</a></div><div class="ttdeci">Target &amp; getTheX86_64Target()</div><div class="ttdef"><b>Definition:</b> <a href="X86TargetInfo_8cpp_source.html#l00017">X86TargetInfo.cpp:17</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterMCAsmInfoFn_html"><div class="ttname"><a href="structllvm_1_1RegisterMCAsmInfoFn.html">llvm::RegisterMCAsmInfoFn</a></div><div class="ttdoc">RegisterMCAsmInfoFn - Helper template for registering a target assembly info implementation.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00965">TargetRegistry.h:965</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_a0be8ffbacd90d86a1c1f27a032e2265e"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a0be8ffbacd90d86a1c1f27a032e2265e">llvm::TargetRegistry::RegisterMCRegInfo</a></div><div class="ttdeci">static void RegisterMCRegInfo(Target &amp;T, Target::MCRegInfoCtorFnTy Fn)</div><div class="ttdoc">RegisterMCRegInfo - Register a MCRegisterInfo implementation for the given target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00737">TargetRegistry.h:737</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_a158db359a78dc87d4f7b2e96585b78ae"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a158db359a78dc87d4f7b2e96585b78ae">llvm::TargetRegistry::RegisterMCAsmBackend</a></div><div class="ttdeci">static void RegisterMCAsmBackend(Target &amp;T, Target::MCAsmBackendCtorTy Fn)</div><div class="ttdoc">RegisterMCAsmBackend - Register a MCAsmBackend implementation for the given target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00777">TargetRegistry.h:777</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_a2e06603b238d255bf8d182eaa9e18c7a"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a2e06603b238d255bf8d182eaa9e18c7a">llvm::TargetRegistry::RegisterMCCodeEmitter</a></div><div class="ttdeci">static void RegisterMCCodeEmitter(Target &amp;T, Target::MCCodeEmitterCtorTy Fn)</div><div class="ttdoc">RegisterMCCodeEmitter - Register a MCCodeEmitter implementation for the given target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00843">TargetRegistry.h:843</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_a469331cb6070bffd3354391877547014"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a469331cb6070bffd3354391877547014">llvm::TargetRegistry::RegisterMCSubtargetInfo</a></div><div class="ttdeci">static void RegisterMCSubtargetInfo(Target &amp;T, Target::MCSubtargetInfoCtorFnTy Fn)</div><div class="ttdoc">RegisterMCSubtargetInfo - Register a MCSubtargetInfo implementation for the given target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00750">TargetRegistry.h:750</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_a4fb8d8db91a731340d7ce8dd79af8a70"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a4fb8d8db91a731340d7ce8dd79af8a70">llvm::TargetRegistry::RegisterObjectTargetStreamer</a></div><div class="ttdeci">static void RegisterObjectTargetStreamer(Target &amp;T, Target::ObjectTargetStreamerCtorTy Fn)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00874">TargetRegistry.h:874</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_a515b55c070d9124a373c062641765ed1"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a515b55c070d9124a373c062641765ed1">llvm::TargetRegistry::RegisterMCInstrAnalysis</a></div><div class="ttdeci">static void RegisterMCInstrAnalysis(Target &amp;T, Target::MCInstrAnalysisCtorFnTy Fn)</div><div class="ttdoc">RegisterMCInstrAnalysis - Register a MCInstrAnalysis implementation for the given target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00723">TargetRegistry.h:723</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_aabd8e913cb341182f1ef8c24c25e50ad"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#aabd8e913cb341182f1ef8c24c25e50ad">llvm::TargetRegistry::RegisterMCInstPrinter</a></div><div class="ttdeci">static void RegisterMCInstPrinter(Target &amp;T, Target::MCInstPrinterCtorTy Fn)</div><div class="ttdoc">RegisterMCInstPrinter - Register a MCInstPrinter implementation for the given target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00830">TargetRegistry.h:830</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_aade8ca8e50ff109c69a5953007ed18d7"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#aade8ca8e50ff109c69a5953007ed18d7">llvm::TargetRegistry::RegisterCOFFStreamer</a></div><div class="ttdeci">static void RegisterCOFFStreamer(Target &amp;T, Target::COFFStreamerCtorTy Fn)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00847">TargetRegistry.h:847</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_abea956a9e4d1526501d68bee93470e53"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#abea956a9e4d1526501d68bee93470e53">llvm::TargetRegistry::RegisterMCInstrInfo</a></div><div class="ttdeci">static void RegisterMCInstrInfo(Target &amp;T, Target::MCInstrInfoCtorFnTy Fn)</div><div class="ttdoc">RegisterMCInstrInfo - Register a MCInstrInfo implementation for the given target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00717">TargetRegistry.h:717</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_af5d003503498e90bccf7a5d1626e9af6"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#af5d003503498e90bccf7a5d1626e9af6">llvm::TargetRegistry::RegisterAsmTargetStreamer</a></div><div class="ttdeci">static void RegisterAsmTargetStreamer(Target &amp;T, Target::AsmTargetStreamerCtorTy Fn)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00868">TargetRegistry.h:868</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_afaad35464035e4f3cce37074ecb9698e"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#afaad35464035e4f3cce37074ecb9698e">llvm::TargetRegistry::RegisterMCRelocationInfo</a></div><div class="ttdeci">static void RegisterMCRelocationInfo(Target &amp;T, Target::MCRelocationInfoCtorTy Fn)</div><div class="ttdoc">RegisterMCRelocationInfo - Register an MCRelocationInfo implementation for the given target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00888">TargetRegistry.h:888</a></div></div>
<div class="ttc" id="astructllvm_1_1X86__64MCAsmInfoDarwin_html"><div class="ttname"><a href="structllvm_1_1X86__64MCAsmInfoDarwin.html">llvm::X86_64MCAsmInfoDarwin</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCAsmInfo_8h_source.html#l00031">X86MCAsmInfo.h:31</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:24:22 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
