Design Assistant report for UA3REO
Sun Oct 21 19:33:45 2018
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. High Violations
  5. Medium Violations
  6. Information only Violations
  7. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Sun Oct 21 19:33:45 2018 ;
; Revision Name                     ; UA3REO                              ;
; Top-level Entity Name             ; UA3REO                              ;
; Family                            ; Cyclone IV E                        ;
; Total Critical Violations         ; 0                                   ;
; Total High Violations             ; 56                                  ;
; - Rule D101                       ; 55                                  ;
; - Rule D103                       ; 1                                   ;
; Total Medium Violations           ; 1                                   ;
; - Rule R105                       ; 1                                   ;
; Total Information only Violations ; 100                                 ;
; - Rule T101                       ; 50                                  ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Option                                                                                                                                                               ; Setting      ; To ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Design Assistant mode                                                                                                                                                ; Post-Fitting ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                        ; 25           ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                    ; 30           ;    ;
; Minimum number of node fan-out                                                                                                                                       ; 30           ;    ;
; Maximum number of nodes to report                                                                                                                                    ; 50           ;    ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme                                                                             ; On           ;    ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                        ; On           ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; On           ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; On           ;    ;
; Rule C105: Clock signal should be a global signal                                                                                                                    ; On           ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; On           ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                         ; On           ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                ; On           ;    ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                    ; On           ;    ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                  ; On           ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; On           ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                     ; On           ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                             ; On           ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                             ; On           ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                           ; On           ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                    ; On           ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                         ; On           ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                           ; On           ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                         ; On           ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                      ; On           ;    ;
; Rule A108: Design should not contain latches                                                                                                                         ; On           ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                             ; On           ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                ; On           ;    ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                              ; On           ;    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                ; On           ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; On           ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; On           ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; On           ;    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                          ; Name                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1                        ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[1]"       ; ciccomp:CICCOMP_Q|output_register[15]                                                                                                                                                              ;
;  Destination node(s) from clock "STM32_CLK"                                                                                        ; stm32_interface:STM32_INTERFACE|DATA_OUT[3]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2                        ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|rx                                                                                                                                                                 ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[2]                                                   ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[2]                                                   ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[2]                                                   ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[2]                                                   ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[2]                                                   ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[1]                                                   ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[1]                                                   ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[1]                                                   ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[1]                                                   ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[1]                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3                        ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[0]                                                                                                                                                        ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 4                        ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[1]                                                                                                                                                        ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[1]                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 5                        ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[2]                                                                                                                                                        ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[2]                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 6                        ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[3]                                                                                                                                                        ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 7                        ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[4]                                                                                                                                                        ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[4]                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 8                        ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[5]                                                                                                                                                        ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[5]                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 9                        ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[6]                                                                                                                                                        ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[6]                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 10                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[7]                                                                                                                                                        ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[7]                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 11                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[8]                                                                                                                                                        ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[8]                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 12                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[9]                                                                                                                                                        ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[9]                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 13                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[10]                                                                                                                                                       ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 14                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[11]                                                                                                                                                       ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 15                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[12]                                                                                                                                                       ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[12]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 16                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[13]                                                                                                                                                       ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[13]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 17                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[14]                                                                                                                                                       ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[14]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 18                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[15]                                                                                                                                                       ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[15]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 19                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[16]                                                                                                                                                       ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[16]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 20                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[17]                                                                                                                                                       ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[17]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 21                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[18]                                                                                                                                                       ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[18]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 22                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[19]                                                                                                                                                       ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[19]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 23                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[20]                                                                                                                                                       ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[20]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 24                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|freq_out[21]                                                                                                                                                       ;
;  Destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]"  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[21]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 25                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[1]"       ; ciccomp:CICCOMP_Q|output_register[14]                                                                                                                                                              ;
;  Destination node(s) from clock "STM32_CLK"                                                                                        ; stm32_interface:STM32_INTERFACE|DATA_OUT[2]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 26                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[1]"       ; ciccomp:CICCOMP_Q|output_register[13]                                                                                                                                                              ;
;  Destination node(s) from clock "STM32_CLK"                                                                                        ; stm32_interface:STM32_INTERFACE|DATA_OUT[1]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 27                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[1]"       ; ciccomp:CICCOMP_Q|output_register[12]                                                                                                                                                              ;
;  Destination node(s) from clock "STM32_CLK"                                                                                        ; stm32_interface:STM32_INTERFACE|DATA_OUT[0]                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 28                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[1]"       ; ciccomp:CICCOMP_Q|output_register[7]                                                                                                                                                               ;
;  Destination node(s) from clock "STM32_CLK"                                                                                        ; stm32_interface:STM32_INTERFACE|Q_HOLD[7]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 29                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[1]"       ; ciccomp:CICCOMP_Q|output_register[3]                                                                                                                                                               ;
;  Destination node(s) from clock "STM32_CLK"                                                                                        ; stm32_interface:STM32_INTERFACE|Q_HOLD[3]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 30                       ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[1]"       ; ciccomp:CICCOMP_I|output_register[11]                                                                                                                                                              ;
;  Destination node(s) from clock "STM32_CLK"                                                                                        ; stm32_interface:STM32_INTERFACE|I_HOLD[11]                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 31                       ;                                                                                                                                                                                                    ;
;  Structure 31                                                                                                                      ; ciccomp:CICCOMP_I|output_register[7]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 32                       ;                                                                                                                                                                                                    ;
;  Structure 32                                                                                                                      ; ciccomp:CICCOMP_I|output_register[3]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 33                       ;                                                                                                                                                                                                    ;
;  Structure 33                                                                                                                      ; ciccomp:CICCOMP_I|output_register[15]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 34                       ;                                                                                                                                                                                                    ;
;  Structure 34                                                                                                                      ; ciccomp:CICCOMP_Q|output_register[11]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 35                       ;                                                                                                                                                                                                    ;
;  Structure 35                                                                                                                      ; ciccomp:CICCOMP_Q|output_register[2]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 36                       ;                                                                                                                                                                                                    ;
;  Structure 36                                                                                                                      ; ciccomp:CICCOMP_Q|output_register[6]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 37                       ;                                                                                                                                                                                                    ;
;  Structure 37                                                                                                                      ; ciccomp:CICCOMP_I|output_register[6]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 38                       ;                                                                                                                                                                                                    ;
;  Structure 38                                                                                                                      ; ciccomp:CICCOMP_I|output_register[10]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 39                       ;                                                                                                                                                                                                    ;
;  Structure 39                                                                                                                      ; ciccomp:CICCOMP_I|output_register[2]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 40                       ;                                                                                                                                                                                                    ;
;  Structure 40                                                                                                                      ; ciccomp:CICCOMP_I|output_register[14]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 41                       ;                                                                                                                                                                                                    ;
;  Structure 41                                                                                                                      ; ciccomp:CICCOMP_Q|output_register[10]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 42                       ;                                                                                                                                                                                                    ;
;  Structure 42                                                                                                                      ; ciccomp:CICCOMP_Q|output_register[5]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 43                       ;                                                                                                                                                                                                    ;
;  Structure 43                                                                                                                      ; ciccomp:CICCOMP_Q|output_register[1]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 44                       ;                                                                                                                                                                                                    ;
;  Structure 44                                                                                                                      ; ciccomp:CICCOMP_I|output_register[9]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 45                       ;                                                                                                                                                                                                    ;
;  Structure 45                                                                                                                      ; ciccomp:CICCOMP_I|output_register[5]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 46                       ;                                                                                                                                                                                                    ;
;  Structure 46                                                                                                                      ; ciccomp:CICCOMP_I|output_register[1]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 47                       ;                                                                                                                                                                                                    ;
;  Structure 47                                                                                                                      ; ciccomp:CICCOMP_I|output_register[13]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 48                       ;                                                                                                                                                                                                    ;
;  Structure 48                                                                                                                      ; ciccomp:CICCOMP_Q|output_register[9]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 49                       ;                                                                                                                                                                                                    ;
;  Structure 49                                                                                                                      ; ciccomp:CICCOMP_Q|output_register[8]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 50                       ;                                                                                                                                                                                                    ;
;  Structure 50                                                                                                                      ; ciccomp:CICCOMP_Q|output_register[4]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 51                       ;                                                                                                                                                                                                    ;
;  Structure 51                                                                                                                      ; ciccomp:CICCOMP_Q|output_register[0]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 52                       ;                                                                                                                                                                                                    ;
;  Structure 52                                                                                                                      ; ciccomp:CICCOMP_I|output_register[12]                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 53                       ;                                                                                                                                                                                                    ;
;  Structure 53                                                                                                                      ; ciccomp:CICCOMP_I|output_register[4]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 54                       ;                                                                                                                                                                                                    ;
;  Structure 54                                                                                                                      ; ciccomp:CICCOMP_I|output_register[0]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 55                       ;                                                                                                                                                                                                    ;
;  Structure 55                                                                                                                      ; ciccomp:CICCOMP_I|output_register[8]                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 1              ;                                                                                                                                                                                                    ;
;  Source node(s) from clock "STM32_CLK"                                                                                             ; stm32_interface:STM32_INTERFACE|rx                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[2]                                                   ;
;  Synchronizer node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][2] ;
;  Synchronizer node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[2]                                                   ;
;  Synchronizer node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][2] ;
;  Synchronizer node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[2]                                                   ;
;  Synchronizer node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][2] ;
;  Synchronizer node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[2]                                                   ;
;  Synchronizer node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][2] ;
;  Synchronizer node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[2]                                                   ;
;  Synchronizer node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][2] ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                      ; Name                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                      ; stm32_interface:STM32_INTERFACE|rx                                                                                                                                                                                  ;
;  Reset signal destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][0]                  ;
;  Reset signal destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][71] ;
;  Reset signal destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ;
;  Reset signal destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ;
;  Reset signal destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ;
;  Reset signal destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ;
;  Reset signal destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ;
;  Reset signal destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ;
;  Reset signal destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]  ;
;  Reset signal destination node(s) from clock "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]" ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]  ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                         ; Fan-Out ;
+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; STM32_CLK~inputclkctrl                                                                                                                                                                       ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ciccomp:CICCOMP_Q|phase_reg                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                               ; 283     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ciccomp:CICCOMP_I|cur_count[5]                                                                                                                                                               ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ciccomp:CICCOMP_I|cur_count[0]                                                                                                                                                               ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                      ; 1510    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ciccomp:CICCOMP_I|cur_count[1]                                                                                                                                                               ; 287     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                               ; 291     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                               ; 280     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ciccomp:CICCOMP_Q|Equal0~5                                                                                                                                                                   ; 641     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ciccomp:CICCOMP_Q|Equal21~0                                                                                                                                                                  ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ciccomp:CICCOMP_Q|Equal37~0                                                                                                                                                                  ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ciccomp:CICCOMP_Q|inputmux[2]~18                                                                                                                                                             ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ciccomp:CICCOMP_Q|inputmux[2]~6                                                                                                                                                              ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ciccomp:CICCOMP_Q|Equal1~1                                                                                                                                                                   ; 640     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; stm32_interface:STM32_INTERFACE|rx                                                                                                                                                           ; 1179    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg                                                                          ; 500     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                      ; 3182    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~GND                                                                                                                                                                                         ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[37]~204                                        ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[20]~204                                        ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[46]~204                                        ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[27]~204                                        ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[46]~204                                        ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[77]~204                                        ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram|q_b[23] ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; stm32_interface:STM32_INTERFACE|rx~clkctrl                                                                                                                                                   ; 1872    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ciccomp:CICCOMP_Q|inputmux[2]~17                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ciccomp:CICCOMP_Q|inputmux[2]~21                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ciccomp:CICCOMP_Q|inputmux[2]~422                                                                                                                                                            ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg                                                                          ; 501     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[7]~204                                         ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[55]~204                                        ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[16]~204                                        ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[67]~204                                        ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[69]~204                                        ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[15]~204                                        ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram|q_b[23] ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                      ; 3182    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; stm32_interface:STM32_INTERFACE|rx~clkctrl                                                                                                                                                   ; 1872    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                      ; 1510    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; stm32_interface:STM32_INTERFACE|rx                                                                                                                                                           ; 1179    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ciccomp:CICCOMP_Q|Equal0~5                                                                                                                                                                   ; 641     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ciccomp:CICCOMP_Q|Equal1~1                                                                                                                                                                   ; 640     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg                                                                          ; 501     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg                                                                          ; 500     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                               ; 291     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ciccomp:CICCOMP_I|cur_count[1]                                                                                                                                                               ; 287     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                               ; 283     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                               ; 280     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ciccomp:CICCOMP_Q|Equal21~0                                                                                                                                                                  ; 120     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[27]~204                                        ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[16]~204                                        ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[46]~204                                        ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[46]~204                                        ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[15]~204                                        ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[77]~204                                        ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[67]~204                                        ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[37]~204                                        ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[69]~204                                        ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[7]~204                                         ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[55]~204                                        ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ~GND                                                                                                                                                                                         ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[20]~204                                        ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout~235                                            ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; STM32_CLK~inputclkctrl                                                                                                                                                                       ; 66      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram|q_b[23] ; 55      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram|q_b[23] ; 55      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ciccomp:CICCOMP_Q|Equal37~0                                                                                                                                                                  ; 53      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ciccomp:CICCOMP_Q|inputmux[2]~6                                                                                                                                                              ; 50      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ciccomp:CICCOMP_Q|inputmux[2]~18                                                                                                                                                             ; 49      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ciccomp:CICCOMP_Q|inputmux[2]~21                                                                                                                                                             ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ciccomp:CICCOMP_Q|inputmux[2]~17                                                                                                                                                             ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ciccomp:CICCOMP_Q|inputmux[2]~422                                                                                                                                                            ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ciccomp:CICCOMP_I|cur_count[0]                                                                                                                                                               ; 42      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ciccomp:CICCOMP_I|cur_count[5]                                                                                                                                                               ; 37      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ciccomp:CICCOMP_Q|phase_reg                                                                                                                                                                  ; 32      ;
+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Design Assistant
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Sun Oct 21 19:33:43 2018
Info: Command: quartus_drc UA3REO -c UA3REO
Info (332104): Reading SDC File: 'SDC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_sys clk_sys
    Info (332110): create_generated_clock -source {SECOND_PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 24 -duty_cycle 50.00 -name {SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]} {SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {SECOND_PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 24 -duty_cycle 50.00 -name {SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]} {SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: STM32_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stm32_interface:STM32_INTERFACE|k[5] is being clocked by STM32_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (308060): (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 55 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "ciccomp:CICCOMP_Q|output_register[15]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 537
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|rx" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 28
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[0]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[1]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[2]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[3]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[4]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[5]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[6]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[7]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[8]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[9]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[10]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[11]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[12]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[13]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[14]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[15]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[16]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[17]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[18]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[19]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[20]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|freq_out[21]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 36
    Critical Warning (308012): Node  "ciccomp:CICCOMP_Q|output_register[14]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 537
    Critical Warning (308012): Node  "ciccomp:CICCOMP_Q|output_register[13]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 537
    Critical Warning (308012): Node  "ciccomp:CICCOMP_Q|output_register[12]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 537
    Critical Warning (308012): Node  "ciccomp:CICCOMP_Q|output_register[7]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 537
    Critical Warning (308012): Node  "ciccomp:CICCOMP_Q|output_register[3]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 537
    Critical Warning (308012): Node  "ciccomp:CICCOMP_I|output_register[11]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 537
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Critical Warning (308067): (High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "stm32_interface:STM32_INTERFACE|rx" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 28
Warning (308027): (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule.
    Warning (308010): Node  "stm32_interface:STM32_INTERFACE|rx" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 28
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "STM32_CLK~inputclkctrl"
    Info (308011): Node  "ciccomp:CICCOMP_Q|phase_reg" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 132
    Info (308011): Node  "ciccomp:CICCOMP_I|cur_count[3]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 160
    Info (308011): Node  "ciccomp:CICCOMP_I|cur_count[5]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 160
    Info (308011): Node  "ciccomp:CICCOMP_I|cur_count[0]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 160
    Info (308011): Node  "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/second_pll_altpll.v Line: 43
    Info (308011): Node  "ciccomp:CICCOMP_I|cur_count[1]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 160
    Info (308011): Node  "ciccomp:CICCOMP_I|cur_count[2]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 160
    Info (308011): Node  "ciccomp:CICCOMP_I|cur_count[4]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 160
    Info (308011): Node  "ciccomp:CICCOMP_Q|Equal0~5" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 171
    Info (308011): Node  "ciccomp:CICCOMP_Q|Equal21~0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 420
    Info (308011): Node  "ciccomp:CICCOMP_Q|Equal37~0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 436
    Info (308011): Node  "ciccomp:CICCOMP_Q|inputmux[2]~18" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 138
    Info (308011): Node  "ciccomp:CICCOMP_Q|inputmux[2]~6" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 138
    Info (308011): Node  "ciccomp:CICCOMP_Q|Equal1~1" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 173
    Info (308011): Node  "stm32_interface:STM32_INTERFACE|rx" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 28
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 120
    Info (308011): Node  "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/second_pll_altpll.v Line: 43
    Info (308011): Node  "~GND"
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[37]~204" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 116
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[20]~204" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 116
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[46]~204" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 116
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[27]~204" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 116
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[46]~204" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 116
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout~235" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 77
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[77]~204" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 116
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram|q_b[23]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/altsyncram_j7h1.tdf Line: 35
    Info (308011): Node  "stm32_interface:STM32_INTERFACE|rx~clkctrl" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 28
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout~235" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 77
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout~235" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 77
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/second_pll_altpll.v Line: 43
    Info (308011): Node  "stm32_interface:STM32_INTERFACE|rx~clkctrl" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 28
    Info (308011): Node  "SECOND_PLL:SECOND_PLL|altpll:altpll_component|SECOND_PLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/second_pll_altpll.v Line: 43
    Info (308011): Node  "stm32_interface:STM32_INTERFACE|rx" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/stm32_interface.v Line: 28
    Info (308011): Node  "ciccomp:CICCOMP_Q|Equal0~5" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 171
    Info (308011): Node  "ciccomp:CICCOMP_Q|Equal1~1" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 173
    Info (308011): Node  "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 120
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 120
    Info (308011): Node  "ciccomp:CICCOMP_I|cur_count[2]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 160
    Info (308011): Node  "ciccomp:CICCOMP_I|cur_count[1]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 160
    Info (308011): Node  "ciccomp:CICCOMP_I|cur_count[3]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 160
    Info (308011): Node  "ciccomp:CICCOMP_I|cur_count[4]" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 160
    Info (308011): Node  "ciccomp:CICCOMP_Q|Equal21~0" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/ciccomp.v Line: 420
    Info (308011): Node  "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout~235" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 77
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout~235" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 77
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout~235" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 77
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[27]~204" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 116
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout~235" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 77
    Info (308011): Node  "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[16]~204" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 116
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[46]~204" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 116
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[46]~204" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 116
    Info (308011): Node  "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[15]~204" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 116
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[77]~204" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 116
    Info (308011): Node  "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout~235" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 77
    Info (308011): Node  "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[67]~204" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 116
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[37]~204" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 116
    Info (308011): Node  "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout~235" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 77
    Info (308011): Node  "cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout~235" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 77
    Info (308011): Node  "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout~235" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 77
    Info (308011): Node  "cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[69]~204" File: D:/Dropbox/Develop/Projects/UA3REO/FPGA/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 116
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 100 information messages and 57 warning messages
Info: Quartus Prime Design Assistant was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 4695 megabytes
    Info: Processing ended: Sun Oct 21 19:33:45 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


