graph: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb"
class {
  classname: "memory_mapped_bitmap__memory_mapped_bitmap_buffer"
  label: "memory_mapped_bitmap__memory_mapped_bitmap_buffer\memory_mapped_bitmap.ads:41:9"
  parent: "soft_drawing_bitmap__soft_drawing_bitmap_buffer"
  virtuals: "1:memory_mapped_bitmap__width,1:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             2:memory_mapped_bitmap__height,2:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             3:memory_mapped_bitmap__swapped,3:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             4:memory_mapped_bitmap__color_mode,4:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             5:memory_mapped_bitmap__mapped_in_ram,5:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             6:memory_mapped_bitmap__memory_address,6:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             7:memory_mapped_bitmap__set_source,7:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             8:memory_mapped_bitmap__set_source__2,8:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             9:memory_mapped_bitmap__source,9:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             10:memory_mapped_bitmap__source__2,10:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             11:memory_mapped_bitmap__set_pixel,11:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             12:memory_mapped_bitmap__set_pixel__2,12:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             13:memory_mapped_bitmap__set_pixel__3,13:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             14:memory_mapped_bitmap__set_pixel_blend,14:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             15:memory_mapped_bitmap__pixel,15:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             16:memory_mapped_bitmap__pixel__2,16:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             32:memory_mapped_bitmap__buffer_size,32:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             -1:memory_mapped_bitmap___size,-1:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             -6:memory_mapped_bitmap__Oeq,-6:soft_drawing_bitmap__soft_drawing_bitmap_buffer\n
             -7:memory_mapped_bitmap___assign,-7:soft_drawing_bitmap__soft_drawing_bitmap_buffer"
}
edge: { sourcename: "memory_mapped_bitmap__set_pixel_blend"
  targetname: "11:memory_mapped_bitmap__memory_mapped_bitmap_buffer,memory_mapped_bitmap__memory_mapped_bitmap_buffer"
  label: "memory_mapped_bitmap.adb:266:10"
}
edge: { sourcename: "memory_mapped_bitmap__set_pixel_blend"
  targetname: "15:hal__bitmap__bitmap_buffer,hal__bitmap__bitmap_buffer"
  label: "memory_mapped_bitmap.adb:268:17"
}
node: { title: "memory_mapped_bitmap__memory_mapped_bitmap_bufferIP" label: "Memory_Mapped_Bitmap_Bufferip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.ads:41:9\n16 bytes (static)" }
node: { title: "soft_drawing_bitmap__soft_drawing_bitmap_bufferIP" label: "Soft_Drawing_Bitmap_Bufferip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\soft_drawing_bitmap.ads:42:9" shape : ellipse }
edge: { sourcename: "memory_mapped_bitmap__memory_mapped_bitmap_bufferIP" targetname: "soft_drawing_bitmap__soft_drawing_bitmap_bufferIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.ads:41:40" }
node: { title: "memory_mapped_bitmap___size" label: "Memory_Mapped_Bitmap\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.ads:41:9\n16 bytes (static)" }
node: { title: "memory_mapped_bitmap__Oeq" label: "=\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.ads:41:4\n16 bytes (static)" }
node: { title: "soft_drawing_bitmap__Oeq__2" label: "=\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\soft_drawing_bitmap.ads:42:9" shape : ellipse }
edge: { sourcename: "memory_mapped_bitmap__Oeq" targetname: "soft_drawing_bitmap__Oeq__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.ads:41:9" }
node: { title: "memory_mapped_bitmap___assign" label: "Memory_Mapped_Bitmap\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.ads:41:9\n24 bytes (static)" }
node: { title: "memory_mapped_bitmap__width" label: "Width\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.ads:78:4\n16 bytes (static)" }
node: { title: "memory_mapped_bitmap__height" label: "Height\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.ads:82:4\n16 bytes (static)" }
node: { title: "memory_mapped_bitmap__swapped" label: "Swapped\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.ads:86:4\n16 bytes (static)" }
node: { title: "memory_mapped_bitmap__color_mode" label: "Color_Mode\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.ads:90:4\n16 bytes (static)" }
node: { title: "memory_mapped_bitmap__mapped_in_ram" label: "Mapped_In_Ram\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.ads:94:4\n16 bytes (static)" }
node: { title: "memory_mapped_bitmap__memory_address" label: "Memory_Address\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.ads:98:4\n24 bytes (static)" }
edge: { sourcename: "memory_mapped_bitmap__memory_address" targetname: "memory_mapped_bitmap__mapped_in_ram" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\hal\src\hal-bitmap.ads:138:30" }
node: { title: "system__assertions__raise_assert_failure" label: "Raise_Assert_Failure\nC:\gnat\2020-arm-elf\arm-eabi\lib\gnat\zfp-cortex-m4f\gnat\s-assert.ads:46:14" shape : ellipse }
edge: { sourcename: "memory_mapped_bitmap__memory_address" targetname: "system__assertions__raise_assert_failure" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\hal\src\hal-bitmap.ads:138:24" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:memory_mapped_bitmap__handle_swap" label: "Handle_Swap\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:46:4\n32 bytes (static)" }
node: { title: "__gnat_last_chance_handler" label: "gnat_last_chance_handler\n<built-in>" shape : ellipse }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:memory_mapped_bitmap__handle_swap" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:59:32" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:memory_mapped_bitmap__handle_swap" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:59:38" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:memory_mapped_bitmap__handle_swap" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:59:38" }
node: { title: "memory_mapped_bitmap__set_source" label: "Set_Source\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:67:4\n16 bytes (static)" }
node: { title: "bitmap_color_conversion__bitmap_color_to_word" label: "Bitmap_Color_To_Word\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\bitmap_color_conversion.ads:37:13" shape : ellipse }
edge: { sourcename: "memory_mapped_bitmap__set_source" targetname: "bitmap_color_conversion__bitmap_color_to_word" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:71:54" }
node: { title: "memory_mapped_bitmap__set_source__2" label: "Set_Source\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:80:4\n16 bytes (static)" }
node: { title: "memory_mapped_bitmap__source" label: "Source\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:92:4\n16 bytes (static)" }
node: { title: "bitmap_color_conversion__word_to_bitmap_color" label: "Word_To_Bitmap_Color\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\bitmap_color_conversion.ads:42:13" shape : ellipse }
edge: { sourcename: "memory_mapped_bitmap__source" targetname: "bitmap_color_conversion__word_to_bitmap_color" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:97:37" }
node: { title: "memory_mapped_bitmap__source__2" label: "Source\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:106:4\n16 bytes (static)" }
node: { title: "memory_mapped_bitmap__set_pixel" label: "Set_Pixel\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:115:4\n264 bytes (static)" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "memory_mapped_bitmap__width" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:125:24" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "memory_mapped_bitmap__height" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:126:31" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "memory_mapped_bitmap__swapped" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:131:16" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:memory_mapped_bitmap__handle_swap" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:132:10" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:133:28" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:133:23" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:136:32" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:136:25" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "memory_mapped_bitmap__color_mode" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:140:18" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:140:18" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:145:46" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:145:23" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:162:35" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:164:35" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:165:57" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:154:46" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:157:71" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:157:46" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:160:71" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:160:46" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:176:46" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:176:23" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:178:39" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:187:38" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:199:46" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:201:63" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "memory_mapped_bitmap__height" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:208:50" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "memory_mapped_bitmap__width" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:208:66" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:208:74" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:211:16" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:211:20" }
node: { title: "memory_mapped_bitmap__set_pixel__2" label: "Set_Pixel\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:222:4\n24 bytes (static)" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel__2" targetname: "bitmap_color_conversion__bitmap_color_to_word" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:228:54" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel__2" targetname: "memory_mapped_bitmap__set_pixel" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:230:7" }
node: { title: "memory_mapped_bitmap__set_pixel__3" label: "Set_Pixel\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:238:4\n24 bytes (static)" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel__3" targetname: "memory_mapped_bitmap__set_pixel" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:245:7" }
node: { title: "memory_mapped_bitmap__set_pixel_blend" label: "Set_Pixel_Blend\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:253:4\n80 bytes (static)" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel_blend" targetname: "bitmap_color_conversion__word_to_bitmap_color" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:262:32" }
node: { title: "__indirect_call" label: "Indirect Call Placeholder" shape : ellipse }
edge: { sourcename: "memory_mapped_bitmap__set_pixel_blend" targetname: "__indirect_call" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:266:10" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel_blend" targetname: "__indirect_call" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:268:17" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel_blend" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:284:37" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel_blend" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:285:37" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel_blend" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:286:37" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel_blend" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:287:37" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel_blend" targetname: "memory_mapped_bitmap__set_source" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:288:10" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel_blend" targetname: "memory_mapped_bitmap__set_pixel" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:289:10" }
edge: { sourcename: "memory_mapped_bitmap__set_pixel_blend" targetname: "memory_mapped_bitmap__set_source" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:293:7" }
node: { title: "memory_mapped_bitmap__pixel__2" label: "Pixel\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:301:4\n264 bytes (static)" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:memory_mapped_bitmap__handle_swap" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:313:10" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:314:28" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:314:23" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:317:32" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:317:25" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "memory_mapped_bitmap__color_mode" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:320:18" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:320:18" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:325:46" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:325:23" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:334:46" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:337:71" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:337:46" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:340:71" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:340:46" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:350:46" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:350:23" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "memory_mapped_bitmap__height" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:380:50" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "memory_mapped_bitmap__width" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:380:66" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:380:74" }
edge: { sourcename: "memory_mapped_bitmap__pixel__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:383:40" }
node: { title: "memory_mapped_bitmap__pixel" label: "Pixel\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:395:4\n24 bytes (static)" }
edge: { sourcename: "memory_mapped_bitmap__pixel" targetname: "memory_mapped_bitmap__pixel__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:403:10" }
edge: { sourcename: "memory_mapped_bitmap__pixel" targetname: "bitmap_color_conversion__word_to_bitmap_color" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:401:37" }
node: { title: "memory_mapped_bitmap__buffer_size" label: "Buffer_Size\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:411:4\n24 bytes (static)" }
edge: { sourcename: "memory_mapped_bitmap__buffer_size" targetname: "memory_mapped_bitmap__color_mode" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:414:36" }
node: { title: "hal__bitmap__bits_per_pixel" label: "BITS_PER_PIXEL\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\hal\src\hal-bitmap.ads:58:13" shape : ellipse }
edge: { sourcename: "memory_mapped_bitmap__buffer_size" targetname: "hal__bitmap__bits_per_pixel" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:414:14" }
edge: { sourcename: "memory_mapped_bitmap__buffer_size" targetname: "memory_mapped_bitmap__width" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:415:15" }
edge: { sourcename: "memory_mapped_bitmap__buffer_size" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:414:49" }
edge: { sourcename: "memory_mapped_bitmap__buffer_size" targetname: "memory_mapped_bitmap__height" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:415:30" }
edge: { sourcename: "memory_mapped_bitmap__buffer_size" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\bitmap\memory_mapped_bitmap.adb:415:38" }
}
