{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 05 14:52:16 2009 " "Info: Processing started: Sun Apr 05 14:52:16 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Report1 -c Report1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Report1 -c Report1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst5 " "Warning: Node \"inst5\" is a latch" {  } { { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 200 408 472 248 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "inst6~22 " "Warning: Node \"inst6~22\"" {  } { { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 320 280 344 368 "inst6" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "inst1~19 " "Warning: Node \"inst1~19\"" {  } { { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 176 280 344 224 "inst1" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 320 280 344 368 "inst6" "" } } } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 176 280 344 224 "inst1" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 200 32 200 216 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst10 D CLK 3.424 ns register " "Info: tsu for register \"inst10\" (data pin = \"D\", clock pin = \"CLK\") is 3.424 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.376 ns + Longest pin register " "Info: + Longest pin to register delay is 6.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns D 1 PIN PIN_49 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_49; Fanout = 5; PIN Node = 'D'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 440 32 200 456 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.598 ns) + CELL(0.309 ns) 6.376 ns inst10 2 REG LC_X1_Y4_N8 1 " "Info: 2: + IC(4.598 ns) + CELL(0.309 ns) = 6.376 ns; Loc. = LC_X1_Y4_N8; Fanout = 1; REG Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.907 ns" { D inst10 } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 504 408 472 584 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.778 ns ( 27.89 % ) " "Info: Total cell delay = 1.778 ns ( 27.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.598 ns ( 72.11 % ) " "Info: Total interconnect delay = 4.598 ns ( 72.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.376 ns" { D inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.376 ns" { D {} D~out0 {} inst10 {} } { 0.000ns 0.000ns 4.598ns } { 0.000ns 1.469ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 504 408 472 584 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.989 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_50 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_50; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 200 32 200 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.711 ns) 2.989 ns inst10 2 REG LC_X1_Y4_N8 1 " "Info: 2: + IC(0.809 ns) + CELL(0.711 ns) = 2.989 ns; Loc. = LC_X1_Y4_N8; Fanout = 1; REG Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { CLK inst10 } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 504 408 472 584 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 72.93 % ) " "Info: Total cell delay = 2.180 ns ( 72.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.809 ns ( 27.07 % ) " "Info: Total interconnect delay = 0.809 ns ( 27.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { CLK inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.989 ns" { CLK {} CLK~out0 {} inst10 {} } { 0.000ns 0.000ns 0.809ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.376 ns" { D inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.376 ns" { D {} D~out0 {} inst10 {} } { 0.000ns 0.000ns 4.598ns } { 0.000ns 1.469ns 0.309ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { CLK inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.989 ns" { CLK {} CLK~out0 {} inst10 {} } { 0.000ns 0.000ns 0.809ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK LIB_Q inst10 6.765 ns register " "Info: tco from clock \"CLK\" to destination pin \"LIB_Q\" through register \"inst10\" is 6.765 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.989 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_50 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_50; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 200 32 200 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.711 ns) 2.989 ns inst10 2 REG LC_X1_Y4_N8 1 " "Info: 2: + IC(0.809 ns) + CELL(0.711 ns) = 2.989 ns; Loc. = LC_X1_Y4_N8; Fanout = 1; REG Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { CLK inst10 } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 504 408 472 584 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 72.93 % ) " "Info: Total cell delay = 2.180 ns ( 72.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.809 ns ( 27.07 % ) " "Info: Total interconnect delay = 0.809 ns ( 27.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { CLK inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.989 ns" { CLK {} CLK~out0 {} inst10 {} } { 0.000ns 0.000ns 0.809ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 504 408 472 584 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.552 ns + Longest register pin " "Info: + Longest register to pin delay is 3.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst10 1 REG LC_X1_Y4_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y4_N8; Fanout = 1; REG Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10 } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 504 408 472 584 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(2.108 ns) 3.552 ns LIB_Q 2 PIN PIN_63 0 " "Info: 2: + IC(1.444 ns) + CELL(2.108 ns) = 3.552 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'LIB_Q'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.552 ns" { inst10 LIB_Q } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 520 488 664 536 "LIB_Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 59.35 % ) " "Info: Total cell delay = 2.108 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.444 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.444 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.552 ns" { inst10 LIB_Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.552 ns" { inst10 {} LIB_Q {} } { 0.000ns 1.444ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { CLK inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.989 ns" { CLK {} CLK~out0 {} inst10 {} } { 0.000ns 0.000ns 0.809ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.552 ns" { inst10 LIB_Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.552 ns" { inst10 {} LIB_Q {} } { 0.000ns 1.444ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK QX 11.181 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"QX\" is 11.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_50 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_50; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 200 32 200 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.730 ns) 7.199 ns inst6~22 2 COMB LOOP LC_X1_Y4_N2 4 " "Info: 2: + IC(0.000 ns) + CELL(5.730 ns) = 7.199 ns; Loc. = LC_X1_Y4_N2; Fanout = 4; COMB LOOP Node = 'inst6~22'" { { "Info" "ITDB_PART_OF_SCC" "inst6~22 LC_X1_Y4_N2 " "Info: Loc. = LC_X1_Y4_N2; Node \"inst6~22\"" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "inst1~19 LC_X1_Y4_N5 " "Info: Loc. = LC_X1_Y4_N5; Node \"inst1~19\"" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1~19 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~22 } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 320 280 344 368 "inst6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1~19 } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 176 280 344 224 "inst1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.730 ns" { CLK inst6~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.292 ns) 7.965 ns inst4 3 COMB LC_X1_Y4_N4 1 " "Info: 3: + IC(0.474 ns) + CELL(0.292 ns) = 7.965 ns; Loc. = LC_X1_Y4_N4; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { inst6~22 inst4 } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 296 408 472 344 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(2.124 ns) 11.181 ns QX 4 PIN PIN_48 0 " "Info: 4: + IC(1.092 ns) + CELL(2.124 ns) = 11.181 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'QX'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { inst4 QX } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 312 488 664 328 "QX" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.615 ns ( 85.99 % ) " "Info: Total cell delay = 9.615 ns ( 85.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 14.01 % ) " "Info: Total interconnect delay = 1.566 ns ( 14.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.181 ns" { CLK inst6~22 inst4 QX } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.181 ns" { CLK {} CLK~out0 {} inst6~22 {} inst4 {} QX {} } { 0.000ns 0.000ns 0.000ns 0.474ns 1.092ns } { 0.000ns 1.469ns 5.730ns 0.292ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst10 D CLK -3.372 ns register " "Info: th for register \"inst10\" (data pin = \"D\", clock pin = \"CLK\") is -3.372 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.989 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_50 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_50; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 200 32 200 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.711 ns) 2.989 ns inst10 2 REG LC_X1_Y4_N8 1 " "Info: 2: + IC(0.809 ns) + CELL(0.711 ns) = 2.989 ns; Loc. = LC_X1_Y4_N8; Fanout = 1; REG Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { CLK inst10 } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 504 408 472 584 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 72.93 % ) " "Info: Total cell delay = 2.180 ns ( 72.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.809 ns ( 27.07 % ) " "Info: Total interconnect delay = 0.809 ns ( 27.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { CLK inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.989 ns" { CLK {} CLK~out0 {} inst10 {} } { 0.000ns 0.000ns 0.809ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 504 408 472 584 "inst10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.376 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns D 1 PIN PIN_49 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_49; Fanout = 5; PIN Node = 'D'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 440 32 200 456 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.598 ns) + CELL(0.309 ns) 6.376 ns inst10 2 REG LC_X1_Y4_N8 1 " "Info: 2: + IC(4.598 ns) + CELL(0.309 ns) = 6.376 ns; Loc. = LC_X1_Y4_N8; Fanout = 1; REG Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.907 ns" { D inst10 } "NODE_NAME" } } { "DFFPOS.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/DFFPOS.bdf" { { 504 408 472 584 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.778 ns ( 27.89 % ) " "Info: Total cell delay = 1.778 ns ( 27.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.598 ns ( 72.11 % ) " "Info: Total interconnect delay = 4.598 ns ( 72.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.376 ns" { D inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.376 ns" { D {} D~out0 {} inst10 {} } { 0.000ns 0.000ns 4.598ns } { 0.000ns 1.469ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { CLK inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.989 ns" { CLK {} CLK~out0 {} inst10 {} } { 0.000ns 0.000ns 0.809ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.376 ns" { D inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.376 ns" { D {} D~out0 {} inst10 {} } { 0.000ns 0.000ns 4.598ns } { 0.000ns 1.469ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "126 " "Info: Peak virtual memory: 126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 05 14:52:18 2009 " "Info: Processing ended: Sun Apr 05 14:52:18 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
