#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Nov 13 18:07:35 2024
# Process ID: 36368
# Current directory: C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.runs/synth_1
# Command line: vivado.exe -log CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl
# Log file: C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.runs/synth_1/CPU.vds
# Journal file: C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.runs/synth_1\vivado.jou
# Running On: progenorLaptop, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16541 MB
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Users/progenor/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/progenor/AppData/Roaming/Xilinx/Vivado/init.tcl'
source CPU.tcl -notrace
WARNING: [Board 49-91] Board repository path 'D:Xilinxpynq-z2A.0' does not exist, it will not be used to search board files.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 476.242 ; gain = 186.449
Command: read_checkpoint -auto_incremental -incremental C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/utils_1/imports/synth_1/Mux.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/utils_1/imports/synth_1/Mux.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CPU -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19044
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 927.051 ; gain = 438.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/CPU.vhd:49]
INFO: [Synth 8-3491] module 'RegisterBlock' declared at 'C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/RegisterBlock.vhd:37' bound to instance 'RegisterBlock_inst' of component 'RegisterBlock' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/CPU.vhd:190]
INFO: [Synth 8-638] synthesizing module 'RegisterBlock' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/RegisterBlock.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'RegisterBlock' (0#1) [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/RegisterBlock.vhd:48]
INFO: [Synth 8-3491] module 'PortLogic' declared at 'C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:37' bound to instance 'PortLogic_inst' of component 'PortLogic' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/CPU.vhd:203]
INFO: [Synth 8-638] synthesizing module 'PortLogic' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'PortLogic' (0#1) [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:54]
INFO: [Synth 8-3491] module 'PFC' declared at 'C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/imports/Downloads/PFC.vhd:34' bound to instance 'PFC_inst' of component 'PFC' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/CPU.vhd:222]
INFO: [Synth 8-638] synthesizing module 'PFC' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/imports/Downloads/PFC.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'PFC' (0#1) [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/imports/Downloads/PFC.vhd:58]
INFO: [Synth 8-3491] module 'Mux' declared at 'C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/Mux.vhd:34' bound to instance 'Mux_inst' of component 'Mux' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/CPU.vhd:247]
INFO: [Synth 8-638] synthesizing module 'Mux' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/Mux.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Mux' (0#1) [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/Mux.vhd:44]
INFO: [Synth 8-3491] module 'IfAndDec' declared at 'C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/IfAndDec.vhd:34' bound to instance 'IfAndDec_inst' of component 'IfAndDec' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/CPU.vhd:259]
INFO: [Synth 8-638] synthesizing module 'IfAndDec' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/IfAndDec.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'IfAndDec' (0#1) [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/IfAndDec.vhd:49]
INFO: [Synth 8-3491] module 'DataMemory' declared at 'C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/DataMemory.vhd:35' bound to instance 'DataMemory_inst' of component 'DataMemory' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/CPU.vhd:276]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/DataMemory.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (0#1) [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/DataMemory.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/ALU.vhd:38' bound to instance 'ALU_inst' of component 'ALU' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/CPU.vhd:290]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/ALU.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/ALU.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'CPU' (0#1) [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/CPU.vhd:49]
WARNING: [Synth 8-3848] Net ReadStrobe in module/entity CPU does not have driver. [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/CPU.vhd:43]
WARNING: [Synth 8-3848] Net WriteStrobe in module/entity CPU does not have driver. [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/CPU.vhd:44]
WARNING: [Synth 8-3848] Net interrupt_Acknowledge in module/entity CPU does not have driver. [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/CPU.vhd:45]
WARNING: [Synth 8-3848] Net instruction_Address in module/entity CPU does not have driver. [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/CPU.vhd:46]
WARNING: [Synth 8-3848] Net PortID_indir in module/entity CPU does not have driver. [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/CPU.vhd:163]
WARNING: [Synth 8-3848] Net DataOutX in module/entity CPU does not have driver. [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/CPU.vhd:167]
WARNING: [Synth 8-7129] Port Al_Instr_Ext[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port Al_Instr_Ext[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port Al_Instr_Ext[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port Al_Instr_Ext[0] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port Execute in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadStrobe in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port WriteStrobe in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_Acknowledge in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[11] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[10] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[9] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[8] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[7] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[6] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[5] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[4] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[3] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[2] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[1] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[0] in module CPU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1053.625 ; gain = 564.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1053.625 ; gain = 564.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1053.625 ; gain = 564.730
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/utils_1/imports/synth_1/Mux.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1053.625 ; gain = 564.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1053.625 ; gain = 564.730
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'SX_Addr_reg' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/IfAndDec.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'SY_Addr_reg' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/IfAndDec.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'DMemAddr_dir_reg' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/IfAndDec.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'ENInterrupt_reg' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/IfAndDec.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'Instr_code_reg' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/IfAndDec.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'PortID_dir_reg' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/IfAndDec.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_Addr_reg' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/IfAndDec.vhd:61]
WARNING: [Synth 8-327] inferring latch for variable 'AL_Instr_Ext_reg' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/IfAndDec.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'KK_const_reg' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/IfAndDec.vhd:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1053.625 ; gain = 564.730
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   4 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 86    
	               12 Bit    Registers := 33    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   6 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	  16 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 78    
	   3 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 2     
	   8 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	  18 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  15 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	  15 Input    2 Bit        Muxes := 8     
	  25 Input    2 Bit        Muxes := 2     
	   8 Input    2 Bit        Muxes := 3     
	  11 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 91    
	   7 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 11    
	  15 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 3     
	  25 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 5     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Al_Instr_Ext[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port Al_Instr_Ext[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port Al_Instr_Ext[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port Al_Instr_Ext[0] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port Execute in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadStrobe in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port WriteStrobe in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_Acknowledge in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[11] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[10] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[9] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[8] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[7] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[6] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[5] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[4] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[3] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[2] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[1] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_Address[0] in module CPU is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/ENInterrupt_reg) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/Branch_Addr_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/Branch_Addr_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/Branch_Addr_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/Branch_Addr_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/Branch_Addr_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/Branch_Addr_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/Branch_Addr_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/Branch_Addr_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/Branch_Addr_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/Branch_Addr_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/Branch_Addr_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/Branch_Addr_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/AL_Instr_Ext_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/AL_Instr_Ext_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/AL_Instr_Ext_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/AL_Instr_Ext_reg[0]) is unused and will be removed from module CPU.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'PortLogic_inst/PortDataOut_reg[15]/Q' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'PortLogic_inst/PortDataOut_reg[14]/Q' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'PortLogic_inst/PortDataOut_reg[13]/Q' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'PortLogic_inst/PortDataOut_reg[12]/Q' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'PortLogic_inst/PortDataOut_reg[11]/Q' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'PortLogic_inst/PortDataOut_reg[10]/Q' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'PortLogic_inst/PortDataOut_reg[9]/Q' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'PortLogic_inst/PortDataOut_reg[8]/Q' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'PortLogic_inst/PortDataOut_reg[7]/Q' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'PortLogic_inst/PortDataOut_reg[6]/Q' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'PortLogic_inst/PortDataOut_reg[5]/Q' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'PortLogic_inst/PortDataOut_reg[4]/Q' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'PortLogic_inst/PortDataOut_reg[3]/Q' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'PortLogic_inst/PortDataOut_reg[2]/Q' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'PortLogic_inst/PortDataOut_reg[1]/Q' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'PortLogic_inst/PortDataOut_reg[0]/Q' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.srcs/sources_1/new/PortLogic.vhd:83]
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/SX_Addr_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/SX_Addr_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/SX_Addr_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/SX_Addr_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/SY_Addr_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/SY_Addr_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/SY_Addr_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/SY_Addr_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/DMemAddr_dir_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/DMemAddr_dir_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/DMemAddr_dir_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/DMemAddr_dir_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/DMemAddr_dir_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/DMemAddr_dir_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/Instr_code_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/KK_const_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/KK_const_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/KK_const_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/KK_const_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/KK_const_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/KK_const_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/KK_const_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/KK_const_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/Instr_code_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (IfAndDec_inst/Instr_code_reg[2]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1263.992 ; gain = 775.098
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1263.992 ; gain = 775.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1263.992 ; gain = 775.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1263.992 ; gain = 775.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1263.992 ; gain = 775.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1263.992 ; gain = 775.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1263.992 ; gain = 775.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1263.992 ; gain = 775.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1263.992 ; gain = 775.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     8|
|3     |LUT3  |     3|
|4     |LUT4  |     1|
|5     |LUT6  |     2|
|6     |FDCE  |     3|
|7     |LDC   |     8|
|8     |IBUF  |    16|
|9     |OBUF  |    24|
|10    |OBUFT |    15|
+------+------+------+

Report Instance Areas: 
+------+----------------+---------+------+
|      |Instance        |Module   |Cells |
+------+----------------+---------+------+
|1     |top             |         |    81|
|2     |  IfAndDec_inst |IfAndDec |    18|
|3     |  PFC_inst      |PFC      |     7|
+------+----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1263.992 ; gain = 775.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 49 critical warnings and 98 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1263.992 ; gain = 775.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1263.992 ; gain = 775.098
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1272.738 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1365.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LDC => LDCE: 8 instances

Synth Design complete | Checksum: ffbf1874
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 99 Warnings, 49 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 1365.938 ; gain = 885.715
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1365.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/progenor/VivadoProjects/PersonalCPU/PersonalCPU.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 18:08:38 2024...
