# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1450 0.001024 4096 4.58169e-41 570 23424 4.05846 53.5952 130.988 188.691 188.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1450 0.001024 4096 4.5566e-41 570 23400 4.0511 62.1548 130.927 197.187 197.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1450 0.001024 4096 4.57188e-41 570 23360 4.04781 64.2212 130.831 199.153 199.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1450 0.001024 4096 4.56655e-41 570 23328 4.04237 60.7283 130.645 195.466 195.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1450 0.001024 4096 4.56977e-41 570 23400 4.05299 61.786 131.07 196.96 197.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1450 0.001024 4096 4.56501e-41 570 23296 4.0312 62.9639 130.558 197.605 197.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1450 0.001024 4096 4.58014e-41 570 23280 4.03251 64.4179 130.538 199.039 199.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1450 0.001024 4096 4.55744e-41 570 23296 4.04269 61.7134 130.725 196.535 196.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1450 0.001024 4096 4.57384e-41 570 23232 4.06118 62.2367 130.755 197.105 197.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1450 0.001024 4096 4.56641e-41 570 23200 4.05485 66.6 130.514 201.221 201.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1450 0.001024 4096 4.57062e-41 570 23040 4.0448 75.1799 130.084 209.359 209.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1450 0.001024 4096 4.57538e-41 570 23456 4.07718 53.3023 130.99 188.418 188.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1450 0.001024 4096 4.5716e-41 570 23440 4.07475 54.1491 131.042 189.316 189.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1450 0.001024 4096 4.57384e-41 570 23424 4.07418 54.1221 130.926 189.177 189.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1450 0.001024 4096 4.57664e-41 570 23408 4.0743 55.8839 130.859 190.867 190.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1450 0.001024 4096 4.56725e-41 570 23424 4.07974 54.8659 130.968 189.966 190.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1450 0.001024 4096 4.5772e-41 570 23400 4.0696 62.533 131.028 197.681 197.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1450 0.001024 4096 4.57272e-41 570 23360 4.06605 61.9823 130.721 196.822 196.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1450 0.001024 4096 4.55786e-41 570 23328 4.06022 64.6799 130.732 199.525 199.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1450 0.001024 4096 4.56417e-41 570 23400 4.07517 66.292 131.027 201.448 201.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1450 0.001024 4096 4.55702e-41 570 23296 4.05178 66.089 130.669 200.864 200.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1450 0.001024 4096 4.57412e-41 570 23280 4.05414 65.1422 130.515 199.764 199.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1450 0.001024 4096 4.55856e-41 570 23296 4.05709 62.5718 130.631 197.314 197.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1450 0.001024 4096 4.56655e-41 570 23232 4.05504 70.2704 130.765 205.151 205.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1450 0.001024 4096 4.58925e-41 570 23200 4.05933 71.5149 130.62 206.247 206.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1450 0.001024 4096 4.58169e-41 570 23040 4.0489 65.0145 129.958 199.073 199.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1450 0.001024 4096 4.58169e-41 580 23456 4.07757 52.5972 131.185 187.911 187.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1450 0.001024 4096 4.56711e-41 580 23440 4.07725 59.3347 131 194.464 194.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1450 0.001024 4096 4.57496e-41 580 23424 4.07539 55.724 131.098 190.951 191.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1450 0.001024 4096 4.58309e-41 580 23408 4.07738 54.1677 130.941 189.239 189.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1450 0.001024 4096 4.56795e-41 580 23424 4.07552 54.0283 131.093 189.249 189.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1450 0.001024 4096 4.56963e-41 580 23400 4.08026 68.2173 130.986 203.336 203.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1450 0.001024 4096 4.57678e-41 580 23328 4.07594 50.1156 131.01 185.253 185.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1450 0.001024 4096 4.56991e-41 580 23360 4.07443 65.4929 130.818 200.439 200.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1450 0.001024 4096 4.58477e-41 580 23200 4.05309 48.1121 130.512 182.73 182.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1450 0.001024 4096 4.5716e-41 580 23328 4.06528 60.3113 130.838 195.265 195.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1450 0.001024 4096 4.57832e-41 580 23232 4.06963 45.2612 130.823 180.207 180.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1450 0.001024 4096 4.57104e-41 580 23300 4.0487 63.9672 130.568 198.634 198.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1450 0.001024 4096 4.56613e-41 580 23200 4.05085 47.5812 130.723 182.404 182.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1450 0.001024 4096 4.56487e-41 580 23296 4.05504 78.4642 130.65 213.222 213.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1450 0.001024 4096 4.58729e-41 580 23072 4.04163 54.1202 130.064 188.277 188.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1450 0.001024 4096 4.58084e-41 580 23280 4.05376 76.0286 130.621 210.753 210.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1450 0.001024 4096 4.5594e-41 580 23040 4.04118 54.2926 130.071 188.455 188.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1450 0.001024 4096 4.57832e-41 580 23296 4.06333 75.0182 130.823 209.958 210.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1450 0.001024 4096 4.55814e-41 580 23040 4.04502 54.1266 130.02 188.245 188.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1450 0.001024 4096 4.57496e-41 580 23232 4.06826 66.0896 130.828 201.037 201.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1450 0.001024 4096 4.5751e-41 580 23040 4.06438 48.425 130.72 183.261 183.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1450 0.001024 4096 4.58042e-41 580 23200 4.04973 69.4651 130.6 204.171 204.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1450 0.001024 4096 4.56011e-41 580 22800 4.03251 51.7727 129.657 185.514 185.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1450 0.001024 4096 4.57244e-41 576 23456 4.06074 51.6444 131.004 186.76 186.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1450 0.001024 4096 4.55884e-41 576 23440 4.06682 54.4507 131.123 189.692 189.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1450 0.001024 4096 4.58323e-41 576 23424 4.05136 54.8947 131.076 190.076 190.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1450 0.001024 4096 4.58645e-41 576 23328 4.05475 36.6136 130.687 171.405 171.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1450 0.001024 4096 4.58883e-41 576 23408 4.06387 61.2115 131.002 196.328 196.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1450 0.001024 4096 4.57132e-41 576 23296 4.0448 0 130.628 134.688 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1450 0.001024 4096 4.56473e-41 576 23424 4.06099 56.5924 131.137 191.842 191.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1450 0.001024 4096 4.56347e-41 576 23296 4.05504 39.9483 130.714 174.768 174.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1450 0.001024 4096 4.5559e-41 576 23400 4.05293 64.6131 131.063 199.779 199.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1450 0.001024 4096 4.58967e-41 576 23328 4.05485 49.0329 131.061 184.199 184.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1450 0.001024 4096 4.58197e-41 576 23360 4.05091 62.4589 130.87 197.431 197.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1450 0.001024 4096 4.5559e-41 576 23200 4.0361 46.3023 130.326 180.714 180.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1450 0.001024 4096 4.57384e-41 576 23328 4.05411 76.3983 130.717 211.22 211.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1450 0.001024 4096 4.5737e-41 576 23232 4.05709 51.057 130.794 185.959 186.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1450 0.001024 4096 4.58295e-41 576 23400 4.06938 75.9603 131.205 211.284 211.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1450 0.001024 4096 4.5716e-41 576 23200 4.04672 54.3641 130.669 189.132 189.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1450 0.001024 4096 4.55716e-41 576 23296 4.04378 0 130.584 134.64 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1450 0.001024 4096 4.57972e-41 576 23072 4.02637 51.6465 130.007 185.734 185.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1450 0.001024 4096 4.59065e-41 576 23280 4.04637 71.3437 130.657 206.099 206.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1450 0.001024 4096 4.56683e-41 576 23040 4.02227 49.9487 129.94 183.964 184.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1450 0.001024 4096 4.55688e-41 576 23296 4.05725 68.5138 130.818 203.441 203.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1450 0.001024 4096 4.5723e-41 576 23040 4.0312 48.3476 130.004 182.433 182.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1450 0.001024 4096 4.58337e-41 575 23456 4.0807 58.327 131.037 193.496 193.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1450 0.001024 4096 4.573e-41 575 23440 4.07552 51.502 131.008 186.641 186.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1450 0.001024 4096 4.59051e-41 575 23360 4.07053 35.7294 130.883 170.736 170.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1450 0.001024 4096 4.58323e-41 575 23424 4.07398 56.5576 130.942 191.623 191.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1450 0.001024 4096 4.59023e-41 575 23328 4.05952 39.2863 130.677 174.078 174.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1450 0.001024 4096 4.57244e-41 575 23408 4.07245 57.5896 131.012 192.728 192.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1450 0.001024 4096 4.55954e-41 575 23296 4.05453 39.1823 130.658 173.945 174.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1450 0.001024 4096 4.58939e-41 575 23424 4.07382 59.0035 131.129 194.258 194.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1450 0.001024 4096 4.58407e-41 575 23296 4.06176 41.8232 130.685 176.626 176.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1450 0.001024 4096 4.55997e-41 575 23400 4.07552 65.2207 130.947 200.295 200.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1450 0.001024 4096 4.5737e-41 575 23328 4.07552 48.128 130.966 183.225 183.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1450 0.001024 4096 4.58813e-41 575 23360 4.06733 62.6424 130.889 197.649 197.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1450 0.001024 4096 4.58155e-41 575 23200 4.05501 46.7839 130.463 181.351 181.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1450 0.001024 4096 4.58813e-41 575 23328 4.06477 74.5452 130.686 209.349 209.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1450 0.001024 4096 4.58253e-41 575 23232 4.06336 51.0683 130.689 185.875 185.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1450 0.001024 4096 4.58589e-41 575 23400 4.07597 75.4762 131.19 210.795 210.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1450 0.001024 4096 4.55898e-41 575 23200 4.05094 53.4606 130.56 188.124 188.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1450 0.001024 4096 4.55534e-41 575 23296 4.04867 72.8026 130.603 207.509 207.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1450 0.001024 4096 4.5779e-41 575 23072 4.04346 50.1253 130.126 184.345 184.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1450 0.001024 4096 4.58014e-41 575 23280 4.05309 70.4778 130.686 205.268 205.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1450 0.001024 4096 4.56655e-41 575 23040 4.0407 49.7511 129.905 183.75 183.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1450 0.001024 4096 4.58112e-41 575 23296 4.06323 68.1105 130.687 202.91 202.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1450 0.001024 4096 4.58351e-41 575 23040 4.04342 49.4586 129.988 183.544 183.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1450 0.001024 4096 4.58799e-41 576 23456 4.06118 51.4931 131.055 186.659 186.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1450 0.001024 4096 4.56599e-41 576 23424 4.06269 35.6149 131.149 170.879 170.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1450 0.001024 4096 4.58743e-41 576 23440 4.06733 52.8937 131.087 188.1 188.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1450 0.001024 4096 4.58547e-41 576 23360 4.05299 35.6987 130.903 170.705 170.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1450 0.001024 4096 4.57818e-41 576 23424 4.05098 56.8607 131.074 192.037 192.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1450 0.001024 4096 4.59107e-41 576 23328 4.05482 38.9859 130.715 173.806 173.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1450 0.001024 4096 4.56669e-41 576 23408 4.06534 55.3741 131.033 190.525 190.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1450 0.001024 4096 4.56431e-41 576 23296 4.04685 0 130.59 134.65 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1450 0.001024 4096 4.58701e-41 576 23184 4.03978 33.2026 130.305 167.599 167.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1450 0.001024 4096 4.56249e-41 576 23424 4.05914 54.0045 131.136 189.25 189.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1450 0.001024 4096 4.57902e-41 576 23296 4.05779 38.1106 130.811 173.029 173.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1450 0.001024 4096 4.57664e-41 576 23232 4.05328 33.4001 130.664 168.168 168.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1450 0.001024 4096 4.58323e-41 576 23400 4.05504 76.7529 131.06 211.921 211.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1450 0.001024 4096 4.57033e-41 576 23328 4.05939 50.6714 131.047 185.829 185.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1450 0.001024 4096 4.58547e-41 576 23112 4.03379 44.0973 130.289 178.473 178.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1450 0.001024 4096 4.59107e-41 576 23360 4.05114 73.216 130.748 208.071 208.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1450 0.001024 4096 4.56067e-41 576 23200 4.03472 52.3708 130.458 186.917 186.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1450 0.001024 4096 4.57019e-41 576 23040 4.0223 43.6628 130.034 177.767 177.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1450 0.001024 4096 4.5751e-41 576 23328 4.05408 68.2291 130.691 203.028 203.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1450 0.001024 4096 4.58981e-41 576 23232 4.0545 47.7729 130.813 182.69 182.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1450 0.001024 4096 4.56515e-41 576 23040 4.03251 43.2065 130.287 177.579 177.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1450 0.001024 4096 4.56361e-41 576 23400 4.07482 68.802 131.226 204.154 204.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1450 0.001024 4096 4.56417e-41 576 23200 4.04515 49.6007 130.568 184.266 184.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1450 0.001024 4096 4.55954e-41 576 23100 4.04643 43.0582 130.558 177.715 177.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1450 0.001024 4096 4.56613e-41 576 23296 4.04682 0 130.738 134.797 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1450 0.001024 4096 4.57622e-41 576 23072 4.0305 47.9498 130.127 182.164 182.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1450 0.001024 4096 4.5758e-41 576 22848 4.00982 41.9264 129.397 175.385 175.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1450 0.001024 4096 4.57104e-41 576 23280 4.04429 65.1653 130.581 199.842 199.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1450 0.001024 4096 4.57202e-41 576 23040 4.02022 48.2427 130.013 182.327 182.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1450 0.001024 4096 4.5709e-41 576 23040 4.04842 41.5839 130.685 176.368 176.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1450 0.001024 4096 4.58e-41 576 23296 4.05709 65.9902 130.712 200.81 200.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1450 0.001024 4096 4.58869e-41 576 23040 4.02854 48.3796 130.024 182.487 182.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1450 0.001024 4096 4.5573e-41 576 23040 4.05562 42.8208 130.804 177.732 177.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1450 0.001024 4096 4.57804e-41 600 23424 4.07347 54.2498 131.194 189.569 189.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1450 0.001024 4096 4.57804e-41 600 23360 4.07091 38.5843 130.898 173.603 173.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1450 0.001024 4096 4.59009e-41 600 23400 4.07155 61.6361 130.962 196.722 196.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1450 0.001024 4096 4.57874e-41 600 23360 4.07382 42.0247 130.957 177.107 177.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1450 0.001024 4096 4.57902e-41 600 23280 4.06371 34.8382 130.889 169.842 169.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1450 0.001024 4096 4.58281e-41 600 23376 4.07117 55.9718 131.005 191.1 191.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1450 0.001024 4096 4.58981e-41 600 23328 4.07101 40.1029 131.003 175.229 175.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1450 0.001024 4096 4.56291e-41 600 23184 4.05053 34.6595 130.489 169.249 169.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1450 0.001024 4096 4.55786e-41 600 23408 4.06848 76.3372 131.204 211.663 211.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1450 0.001024 4096 4.56725e-41 600 23296 4.07142 51.03 130.803 185.957 186.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1450 0.001024 4096 4.57426e-41 600 23184 4.05066 43.1948 130.637 177.933 177.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1450 0.001024 4096 4.56193e-41 600 23360 4.07552 70.4123 130.996 205.537 205.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1450 0.001024 4096 4.56977e-41 600 23296 4.06941 46.9605 130.919 182.001 182.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1450 0.001024 4096 4.57664e-41 600 23232 4.07194 40.0511 131.027 175.205 175.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1450 0.001024 4096 4.58197e-41 600 23328 4.06528 73.2507 130.767 208.134 208.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1450 0.001024 4096 4.57005e-41 600 23184 4.05299 50.9051 130.386 185.397 185.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1450 0.001024 4096 4.57552e-41 600 23112 4.0489 46.9697 130.374 181.444 181.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1450 0.001024 4096 4.58421e-41 600 23040 4.0552 42.1417 130.472 176.72 176.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1450 0.001024 4096 4.56403e-41 600 23360 4.07328 70.9302 130.998 206.051 206.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1450 0.001024 4096 4.58141e-41 600 23200 4.0513 50.4422 130.545 185.091 185.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1450 0.001024 4096 4.57748e-41 600 23040 4.04826 45.3932 130.123 179.614 179.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1450 0.001024 4096 4.58183e-41 600 23040 4.05782 42.3912 130.56 177.06 177.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1450 0.001024 4096 4.55548e-41 600 23328 4.07654 66.2323 131.023 201.383 201.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1450 0.001024 4096 4.56963e-41 600 23232 4.06938 49.6919 131.003 184.819 184.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1450 0.001024 4096 4.56739e-41 600 23040 4.0489 42.1955 130.372 176.672 176.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1450 0.001024 4096 4.57664e-41 600 23040 4.07162 41.8265 131.008 176.959 177.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1450 0.001024 4096 4.58757e-41 600 23300 4.06333 68.6818 130.879 203.677 203.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1450 0.001024 4096 4.59009e-41 600 23200 4.0657 50.8597 130.79 185.768 185.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1450 0.001024 4096 4.58785e-41 600 23100 4.06528 44.8714 130.877 179.865 179.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1450 0.001024 4096 4.56011e-41 600 22800 4.032 42.1905 129.8 176.072 176.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1450 0.001024 4096 4.57622e-41 576 23456 4.06394 56.2638 131.033 191.411 191.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1450 0.001024 4096 4.5723e-41 576 23424 4.05706 38.1247 131.155 173.39 173.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1450 0.001024 4096 4.5559e-41 576 23328 4.05776 33.3571 130.716 168.184 168.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1450 0.001024 4096 4.58267e-41 576 23440 4.06938 53.8971 130.995 189.012 189.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1450 0.001024 4096 4.55983e-41 576 23360 4.04675 37.9351 130.902 172.936 173.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1450 0.001024 4096 4.56291e-41 576 23280 4.04957 33.0672 130.572 167.741 167.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1450 0.001024 4096 4.57608e-41 576 23424 4.05238 71.7906 130.931 206.826 206.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1450 0.001024 4096 4.58631e-41 576 23328 4.05437 47.6935 130.668 182.469 182.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1450 0.001024 4096 4.56207e-41 576 23328 4.05379 40.9478 131.062 176.115 176.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1450 0.001024 4096 4.55828e-41 576 23232 4.05299 36.389 130.694 171.187 171.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1450 0.001024 4096 4.5559e-41 576 23408 4.06528 62.474 130.91 197.502 197.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1450 0.001024 4096 4.57594e-41 576 23296 4.04662 0 130.604 134.664 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1450 0.001024 4096 4.58519e-41 576 23184 4.04099 39.0512 130.423 173.568 173.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1450 0.001024 4096 4.58141e-41 576 23072 4.03053 36.6674 130.1 170.85 170.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1450 0.001024 4096 4.58323e-41 576 23424 4.05798 64.1167 131.007 199.234 199.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1450 0.001024 4096 4.56921e-41 576 23296 4.05197 45.0421 130.691 179.839 179.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1450 0.001024 4096 4.56935e-41 576 23232 4.05795 38.2648 130.709 173.086 173.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1450 0.001024 4096 4.55604e-41 576 23040 4.02842 34.3346 130.01 168.425 168.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1450 0.001024 4096 4.56375e-41 576 23400 4.05504 65.7101 131.075 200.892 200.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1450 0.001024 4096 4.58183e-41 576 23328 4.0545 47.953 131.069 183.128 183.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1450 0.001024 4096 4.56893e-41 576 23112 4.03014 41.0639 130.177 175.323 175.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1450 0.001024 4096 4.56977e-41 576 23040 4.03802 42.7233 130.274 177.086 177.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1450 0.001024 4096 4.58267e-41 576 23360 4.05024 64.0806 130.778 198.961 199.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1450 0.001024 4096 4.5744e-41 576 23200 4.04086 47.6634 130.37 182.125 182.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1450 0.001024 4096 4.56375e-41 576 23040 4.01818 41.5291 129.921 175.518 175.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1450 0.001024 4096 4.57496e-41 576 23040 4.03661 38.7421 130.342 173.171 173.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1450 0.001024 4096 4.58351e-41 600 23424 4.07958 60.5176 131.159 195.81 195.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1450 0.001024 4096 4.56403e-41 600 23360 4.07152 41.6256 131.015 176.766 176.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1450 0.001024 4096 4.57986e-41 600 23328 4.07107 35.1316 131.004 170.26 170.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1450 0.001024 4096 4.56053e-41 600 23400 4.07699 55.935 131.006 191.068 191.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1450 0.001024 4096 4.58603e-41 600 23360 4.07552 39.8008 131.109 175.037 175.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1450 0.001024 4096 4.57174e-41 600 23280 4.0656 34.5272 130.875 169.523 169.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1450 0.001024 4096 4.59051e-41 600 23200 4.05107 30.6044 130.558 165.264 165.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1450 0.001024 4096 4.56221e-41 600 23376 4.06838 72.276 130.894 207.29 207.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1450 0.001024 4096 4.57104e-41 600 23328 4.07347 47.8966 131.015 183.039 183.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1450 0.001024 4096 4.56921e-41 600 23184 4.04909 41.385 130.502 175.992 176.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1450 0.001024 4096 4.58127e-41 600 23232 4.0712 36.564 131.022 171.71 171.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1450 0.001024 4096 4.58042e-41 600 23408 4.07184 67.5951 131.223 202.946 203.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1450 0.001024 4096 4.56417e-41 600 23296 4.07098 46.3476 130.911 181.382 181.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1450 0.001024 4096 4.57272e-41 600 23184 4.05299 40.1028 130.506 174.717 174.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1450 0.001024 4096 4.57832e-41 600 23072 4.04694 36.2623 130.33 170.691 170.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1450 0.001024 4096 4.58323e-41 600 23360 4.07325 66.7478 130.918 201.79 201.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1450 0.001024 4096 4.59037e-41 600 23296 4.07136 47.2947 131.023 182.439 182.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1450 0.001024 4096 4.56907e-41 600 23232 4.06733 39.682 130.915 174.715 174.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1450 0.001024 4096 4.58281e-41 600 23040 4.04499 35.9673 130.229 170.293 170.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1450 0.001024 4096 4.58056e-41 600 23328 4.06758 70.6806 131.041 205.843 205.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1450 0.001024 4096 4.57076e-41 600 23184 4.05046 50.6716 130.401 185.173 185.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1450 0.001024 4096 4.58561e-41 600 23112 4.0489 44.125 130.505 178.73 178.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1450 0.001024 4096 4.57524e-41 600 23040 4.04893 43.5118 130.383 177.996 178.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1450 0.001024 4096 4.58617e-41 600 23040 4.06323 41.4822 130.738 176.336 176.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1450 0.001024 4096 4.58323e-41 600 23360 4.07206 67.6739 131.112 202.91 202.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1450 0.001024 4096 4.56361e-41 600 23200 4.04941 50.5345 130.67 185.307 185.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1450 0.001024 4096 4.58519e-41 600 23040 4.0448 43.7968 130.252 178.143 178.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1450 0.001024 4096 4.5716e-41 600 23040 4.05027 41.0825 130.671 175.854 175.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1450 0.001024 4096 4.58042e-41 600 22800 4.03654 41.4255 129.815 175.333 175.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1450 0.001024 4096 4.56375e-41 600 23424 4.07395 55.7813 131.181 191.086 191.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1450 0.001024 4096 4.57019e-41 600 23360 4.07152 39.2077 131.018 174.35 174.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1450 0.001024 4096 4.57426e-41 600 23328 4.06733 33.5462 131.032 168.699 168.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1450 0.001024 4096 4.55814e-41 600 23296 4.06992 30.0659 131.015 165.202 165.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1450 0.001024 4096 4.57188e-41 600 23400 4.07757 72.8056 130.979 207.911 207.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1450 0.001024 4096 4.57454e-41 600 23360 4.07386 48.0451 131.109 183.278 183.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1450 0.001024 4096 4.58098e-41 600 23280 4.06461 41.59 130.862 176.571 176.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1450 0.001024 4096 4.56431e-41 600 23200 4.05306 36.4831 130.546 171.134 171.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1450 0.001024 4096 4.56669e-41 600 23376 4.06973 67.3759 130.896 202.394 202.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1450 0.001024 4096 4.5737e-41 600 23328 4.06733 45.6377 130.992 180.751 180.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1450 0.001024 4096 4.55772e-41 600 23184 4.04973 39.8186 130.401 174.32 174.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1450 0.001024 4096 4.56851e-41 600 23232 4.06771 35.9019 130.891 170.912 170.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1450 0.001024 4096 4.58855e-41 600 23040 4.04685 33.9389 130.115 168.153 168.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1450 0.001024 4096 4.58743e-41 600 23408 4.07421 65.3087 131.219 200.657 200.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1450 0.001024 4096 4.5573e-41 600 23296 4.06909 44.5726 130.811 179.506 179.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1450 0.001024 4096 4.58239e-41 600 23184 4.05443 39.2791 130.608 173.996 174.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1450 0.001024 4096 4.57776e-41 600 23072 4.04515 36.7447 130.306 171.145 171.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1450 0.001024 4096 4.57832e-41 600 22960 4.03917 33.6077 130.03 167.727 167.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1450 0.001024 4096 4.58561e-41 600 23360 4.0761 61.0693 130.915 196.115 196.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1450 0.001024 4096 4.55548e-41 600 23296 4.06848 43.2145 131.019 178.354 178.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1450 0.001024 4096 4.5772e-41 600 23232 4.06938 37.9692 130.895 172.989 173.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1450 0.001024 4096 4.57608e-41 600 23040 4.04426 35.9748 130.221 170.29 170.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1450 0.001024 4096 4.56431e-41 600 23040 4.0489 33.1179 130.559 167.776 167.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1450 0.001024 4096 4.57706e-41 576 23456 4.05731 53.7088 131.037 188.854 188.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1450 0.001024 4096 4.56809e-41 576 23424 4.06006 37.0934 131.117 172.324 172.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1450 0.001024 4096 4.56389e-41 576 23328 4.05504 32.4604 130.786 167.352 167.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1450 0.001024 4096 4.58084e-41 576 23296 4.05504 29.8996 130.789 164.795 164.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1450 0.001024 4096 4.55828e-41 576 23440 4.0689 67.8957 131.104 203.12 203.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1450 0.001024 4096 4.56865e-41 576 23360 4.05075 45.4213 130.936 180.458 180.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1450 0.001024 4096 4.58042e-41 576 23280 4.04685 38.948 130.584 173.633 173.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1450 0.001024 4096 4.57342e-41 576 23200 4.04086 35.0744 130.314 169.48 169.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1450 0.001024 4096 4.56949e-41 576 23200 4.0456 32.2462 130.561 166.904 166.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1450 0.001024 4096 4.59093e-41 576 23424 4.05357 64.5859 130.936 199.628 199.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1450 0.001024 4096 4.58911e-41 576 23328 4.05504 44.0036 130.717 178.825 178.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1450 0.001024 4096 4.56921e-41 576 23328 4.05504 37.0545 130.948 172.11 172.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1450 0.001024 4096 4.56641e-41 576 23232 4.05354 35.5281 130.712 170.349 170.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1450 0.001024 4096 4.56641e-41 576 23040 4.02096 30.97 130.043 165.086 165.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1450 0.001024 4096 4.58883e-41 576 23408 4.05901 61.4011 131.019 196.532 196.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1450 0.001024 4096 4.58519e-41 576 23296 4.04829 0 130.726 134.787 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1450 0.001024 4096 4.58379e-41 576 23184 4.0448 37.1047 130.432 171.632 171.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1450 0.001024 4096 4.57062e-41 576 23072 4.02794 32.6795 129.978 166.737 166.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1450 0.001024 4096 4.58295e-41 576 22960 4.02922 29.7795 129.813 163.672 163.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1450 0.001024 4096 4.55772e-41 576 23424 4.06118 58.8048 131.145 194.061 194.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1450 0.001024 4096 4.56655e-41 576 23296 4.05472 41.0767 130.69 175.872 175.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1450 0.001024 4096 4.56445e-41 576 23232 4.05466 37.4395 130.816 172.362 172.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1450 0.001024 4096 4.56739e-41 576 23040 4.02816 32.4323 130.009 166.522 166.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1450 0.001024 4096 4.55926e-41 576 23040 4.03866 30.5705 130.349 165.011 165.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1450 0.001024 4096 4.57608e-41 576 23040 4.05264 29.7429 130.818 164.665 164.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1450 0.001024 4096 4.56053e-41 640 23376 4.07674 58.1835 131.069 193.382 193.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1450 0.001024 4096 4.57258e-41 640 23360 4.07757 64.1595 131.151 199.44 199.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1450 0.001024 4096 4.56585e-41 640 23296 4.07472 45.0212 131.019 180.167 180.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1450 0.001024 4096 4.58729e-41 640 23232 4.06208 37.9884 130.833 172.937 173.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1450 0.001024 4096 4.56305e-41 640 23168 4.04874 35.3789 130.572 170.049 170.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1450 0.001024 4096 4.59107e-41 640 23200 4.06938 32.727 131.017 167.864 167.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1450 0.001024 4096 4.55842e-41 640 23040 4.04883 31.5387 130.227 165.866 165.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1450 0.001024 4096 4.58505e-41 640 23072 4.0489 29.9864 130.549 164.638 164.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1450 0.001024 4096 4.57846e-41 640 23040 4.0543 29.44 130.646 164.192 164.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1450 0.001024 4096 4.57482e-41 600 23072 4.04422 27.4696 130.316 161.882 161.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1450 0.001024 4096 4.56389e-41 576 23072 4.03104 26.0895 129.994 160.166 160.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1450 0.001024 4096 4.58127e-41 600 22960 4.03645 27.5866 130.007 161.682 161.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1450 0.001024 4096 4.55997e-41 576 22960 4.02602 26.4645 129.803 160.344 160.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1450 0.001024 4096 4.57118e-41 576 23296 4.05213 28.7207 130.801 163.621 163.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1450 0.001024 4096 4.58855e-41 576 22560 3.9953 39.0349 128.632 171.711 171.774
