// Seed: 2171525942
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  logic id_2, id_3;
  assign id_3 = {id_2, 1'b0 & id_3};
  logic id_4;
  assign id_3 = 1 - id_2;
endmodule
