test_subsystem_axi_dwidth_converter_0_0.v,verilog,xil_defaultlib,../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ip/test_subsystem_axi_dwidth_converter_0_0/sim/test_subsystem_axi_dwidth_converter_0_0.v,incdir="$ref_dir/../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ipshared/ec67/hdl"incdir="../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ipshared/ec67/hdl"
test_subsystem_axi_crossbar_0_0.v,verilog,xil_defaultlib,../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ip/test_subsystem_axi_crossbar_0_0/sim/test_subsystem_axi_crossbar_0_0.v,incdir="$ref_dir/../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ipshared/ec67/hdl"incdir="../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ipshared/ec67/hdl"
test_subsystem_axi_crossbar_1_0.v,verilog,xil_defaultlib,../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ip/test_subsystem_axi_crossbar_1_0/sim/test_subsystem_axi_crossbar_1_0.v,incdir="$ref_dir/../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ipshared/ec67/hdl"incdir="../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ipshared/ec67/hdl"
bd_b364_axi_jtag_0.v,verilog,xil_defaultlib,../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ip/test_subsystem_debug_bridge_0_1/bd_0/ip/ip_0/sim/bd_b364_axi_jtag_0.v,incdir="$ref_dir/../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ipshared/ec67/hdl"incdir="../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ipshared/ec67/hdl"
bd_b364.v,verilog,xil_defaultlib,../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ip/test_subsystem_debug_bridge_0_1/bd_0/sim/bd_b364.v,incdir="$ref_dir/../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ipshared/ec67/hdl"incdir="../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ipshared/ec67/hdl"
test_subsystem_debug_bridge_0_1.v,verilog,xil_defaultlib,../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ip/test_subsystem_debug_bridge_0_1/sim/test_subsystem_debug_bridge_0_1.v,incdir="$ref_dir/../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ipshared/ec67/hdl"incdir="../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ipshared/ec67/hdl"
test_subsystem_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ip/test_subsystem_axi_uartlite_0_0/sim/test_subsystem_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ipshared/ec67/hdl"incdir="../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ipshared/ec67/hdl"
test_subsystem.v,verilog,xil_defaultlib,../../../../test_subsystem.gen/sources_1/bd/test_subsystem/sim/test_subsystem.v,incdir="$ref_dir/../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ipshared/ec67/hdl"incdir="../../../../test_subsystem.gen/sources_1/bd/test_subsystem/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
