/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 12.2.0-14+deb12u1 -fPIC -Os) */

(* top =  1  *)
(* src = "/root/vaman/fpga/setup/codes/blink/onoff.v:8.1-37.10" *)
module helloworldfpga(redled, greenled, blueled);
  wire _0_;
  (* src = "/root/vaman/fpga/setup/codes/blink/onoff.v:11.17-11.24" *)
  output blueled;
  (* src = "/root/vaman/fpga/setup/codes/blink/onoff.v:13.10-13.13" *)
  (* unused_bits = "0" *)
  wire clk;
  (* src = "/root/vaman/fpga/setup/codes/blink/onoff.v:10.17-10.25" *)
  output greenled;
  (* src = "/root/vaman/fpga/setup/codes/blink/onoff.v:20.10-20.13" *)
  wire led;
  (* src = "/root/vaman/fpga/setup/codes/blink/onoff.v:9.17-9.23" *)
  output redled;
  logic_1 _1_ (
    .a(led)
  );
  logic_0 _2_ (
    .a(_0_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X30Y32"),
    .IO_PAD("38"),
    .IO_TYPE("BIDIR")
  ) _3_ (
    .A(_0_),
    .P(blueled)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X24Y32"),
    .IO_PAD("39"),
    .IO_TYPE("BIDIR")
  ) _4_ (
    .A(led),
    .P(greenled)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X22Y32"),
    .IO_PAD("34"),
    .IO_TYPE("BIDIR")
  ) _5_ (
    .A(_0_),
    .P(redled)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman/fpga/setup/codes/blink/onoff.v:15.25-17.6" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Sys_Clk0(clk)
  );
endmodule
