VERILOG_SOURCES = $(PWD)/../tx_protocol.v
TOPLEVEL= tx_protocol
MODULE= tx_protocol
EXTRA_ARGS= -I../../../inc/
include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim
