Begin System Initialization
========================Create Caches and Directory=======================
======================Simulation Begin======================

=====================Simulation Loop #1=====================
CPU0 Reads from Address: 326
Address: 326 State: E
Address: 326 State: E
Address: 326 State: Not in Cache
Address: 326 State: Not in Cache
Address: 326 State: Not in Cache
CPU1 Reads from Address: 171
Address: 171 State: E
Address: 171 State: Not in Cache
Address: 171 State: E
Address: 171 State: Not in Cache
Address: 171 State: Not in Cache
CPU2 Reads from Address: 641
Address: 641 State: E
Address: 641 State: Not in Cache
Address: 641 State: Not in Cache
Address: 641 State: E
Address: 641 State: Not in Cache
CPU3 Reads from Address: 238
Address: 238 State: E
Address: 238 State: Not in Cache
Address: 238 State: Not in Cache
Address: 238 State: Not in Cache
Address: 238 State: E

=====================Simulation Loop #2=====================
CPU0 Reads from Address: 972
Address: 972 State: E
Address: 972 State: E
Address: 972 State: Not in Cache
Address: 972 State: Not in Cache
Address: 972 State: Not in Cache
CPU1 Reads from Address: 804
Address: 804 State: E
Address: 804 State: Not in Cache
Address: 804 State: E
Address: 804 State: Not in Cache
Address: 804 State: Not in Cache
CPU2 Reads from Address: 302
Address: 302 State: E
Address: 302 State: Not in Cache
Address: 302 State: Not in Cache
Address: 302 State: E
Address: 302 State: Not in Cache
CPU3 Writes to Address: 342
Address: 342 State: Not in Cache
Address: 342 State: Not in Cache
Address: 342 State: Not in Cache
Address: 342 State: M

=====================Simulation Loop #3=====================
CPU0 Writes to Address: 681
Address: 681 State: M
Address: 681 State: Not in Cache
Address: 681 State: Not in Cache
Address: 681 State: Not in Cache
CPU1 Writes to Address: 901
Address: 901 State: Not in Cache
Address: 901 State: M
Address: 901 State: Not in Cache
Address: 901 State: Not in Cache
CPU2 Reads from Address: 480
Address: 480 State: E
Address: 480 State: Not in Cache
Address: 480 State: Not in Cache
Address: 480 State: E
Address: 480 State: Not in Cache
CPU3 Writes to Address: 507
Address: 507 State: Not in Cache
Address: 507 State: Not in Cache
Address: 507 State: Not in Cache
Address: 507 State: M

=====================Simulation Loop #4=====================
CPU0 Reads from Address: 967
Address: 967 State: E
Address: 967 State: E
Address: 967 State: Not in Cache
Address: 967 State: Not in Cache
Address: 967 State: Not in Cache
CPU1 Writes to Address: 202
Address: 202 State: Not in Cache
Address: 202 State: M
Address: 202 State: Not in Cache
Address: 202 State: Not in Cache
CPU2 Writes to Address: 979
Address: 979 State: Not in Cache
Address: 979 State: Not in Cache
Address: 979 State: M
Address: 979 State: Not in Cache
CPU3 Reads from Address: 490
Address: 490 State: E
Address: 490 State: Not in Cache
Address: 490 State: Not in Cache
Address: 490 State: Not in Cache
Address: 490 State: E

=====================Simulation Loop #5=====================
CPU0 Writes to Address: 690
Address: 690 State: M
Address: 690 State: Not in Cache
Address: 690 State: Not in Cache
Address: 690 State: Not in Cache
CPU1 Writes to Address: 864
Address: 864 State: Not in Cache
Address: 864 State: M
Address: 864 State: Not in Cache
Address: 864 State: Not in Cache
CPU2 Reads from Address: 361
Address: 361 State: E
Address: 361 State: Not in Cache
Address: 361 State: Not in Cache
Address: 361 State: E
Address: 361 State: Not in Cache
CPU3 Writes to Address: 149
Address: 149 State: Not in Cache
Address: 149 State: Not in Cache
Address: 149 State: Not in Cache
Address: 149 State: M

=====================Simulation Loop #6=====================
CPU0 Reads from Address: 288
Address: 288 State: E
Address: 288 State: E
Address: 288 State: Not in Cache
Address: 288 State: Not in Cache
Address: 288 State: Not in Cache
CPU1 Writes to Address: 653
Address: 653 State: Not in Cache
Address: 653 State: M
Address: 653 State: Not in Cache
Address: 653 State: Not in Cache
CPU2 Writes to Address: 570
Address: 570 State: Not in Cache
Address: 570 State: Not in Cache
Address: 570 State: M
Address: 570 State: Not in Cache
CPU3 Reads from Address: 270
Address: 270 State: E
Address: 270 State: Not in Cache
Address: 270 State: Not in Cache
Address: 270 State: Not in Cache
Address: 270 State: E

=====================Simulation Loop #7=====================
CPU0 Reads from Address: 111
Address: 111 State: E
Address: 111 State: E
Address: 111 State: Not in Cache
Address: 111 State: Not in Cache
Address: 111 State: Not in Cache
CPU1 Reads from Address: 726
Address: 726 State: E
Address: 726 State: Not in Cache
Address: 726 State: E
Address: 726 State: Not in Cache
Address: 726 State: Not in Cache
CPU2 Reads from Address: 100
Address: 100 State: E
Address: 100 State: Not in Cache
Address: 100 State: Not in Cache
Address: 100 State: E
Address: 100 State: Not in Cache
CPU3 Reads from Address: 88
Address: 88 State: E
Address: 88 State: Not in Cache
Address: 88 State: Not in Cache
Address: 88 State: Not in Cache
Address: 88 State: E

=====================Simulation Loop #8=====================
CPU0 Reads from Address: 389
Address: 389 State: E
Address: 389 State: E
Address: 389 State: Not in Cache
Address: 389 State: Not in Cache
Address: 389 State: Not in Cache
CPU1 Writes to Address: 526
Address: 526 State: Not in Cache
Address: 526 State: M
Address: 526 State: Not in Cache
Address: 526 State: Not in Cache
CPU2 Reads from Address: 935
Address: 935 State: E
Address: 935 State: Not in Cache
Address: 935 State: Not in Cache
Address: 935 State: E
Address: 935 State: Not in Cache
CPU3 Reads from Address: 919
Address: 919 State: E
Address: 919 State: Not in Cache
Address: 919 State: Not in Cache
Address: 919 State: Not in Cache
Address: 919 State: E

=====================Simulation Loop #9=====================
CPU0 Writes to Address: 649
Address: 649 State: M
Address: 649 State: Not in Cache
Address: 649 State: Not in Cache
Address: 649 State: Not in Cache
CPU1 Writes to Address: 766
Address: 766 State: Not in Cache
Address: 766 State: M
Address: 766 State: Not in Cache
Address: 766 State: Not in Cache
CPU2 Writes to Address: 485
Address: 485 State: Not in Cache
Address: 485 State: Not in Cache
Address: 485 State: M
Address: 485 State: Not in Cache
CPU3 Reads from Address: 778
Address: 778 State: E
Address: 778 State: Not in Cache
Address: 778 State: Not in Cache
Address: 778 State: Not in Cache
Address: 778 State: E

=====================Simulation Loop #10=====================
CPU0 Reads from Address: 401
Address: 401 State: E
Address: 401 State: E
Address: 401 State: Not in Cache
Address: 401 State: Not in Cache
Address: 401 State: Not in Cache
CPU1 Reads from Address: 680
Address: 680 State: E
Address: 680 State: Not in Cache
Address: 680 State: E
Address: 680 State: Not in Cache
Address: 680 State: Not in Cache
CPU2 Writes to Address: 933
Address: 933 State: Not in Cache
Address: 933 State: Not in Cache
Address: 933 State: M
Address: 933 State: Not in Cache
CPU3 Reads from Address: 818
Address: 818 State: E
Address: 818 State: Not in Cache
Address: 818 State: Not in Cache
Address: 818 State: Not in Cache
Address: 818 State: E

=====================Simulation Loop #11=====================
CPU0 Writes to Address: 211
Address: 211 State: M
Address: 211 State: Not in Cache
Address: 211 State: Not in Cache
Address: 211 State: Not in Cache
CPU1 Reads from Address: 618
Address: 618 State: E
Address: 618 State: Not in Cache
Address: 618 State: E
Address: 618 State: Not in Cache
Address: 618 State: Not in Cache
CPU2 Reads from Address: 498
Address: 498 State: E
Address: 498 State: Not in Cache
Address: 498 State: Not in Cache
Address: 498 State: E
Address: 498 State: Not in Cache
CPU3 Reads from Address: 818
Address: 818 State: Not in Cache
Address: 818 State: Not in Cache
Address: 818 State: Not in Cache
Address: 818 State: E

=====================Simulation Loop #12=====================
CPU0 Writes to Address: 756
Address: 756 State: M
Address: 756 State: Not in Cache
Address: 756 State: Not in Cache
Address: 756 State: Not in Cache
CPU1 Writes to Address: 268
Address: 268 State: Not in Cache
Address: 268 State: M
Address: 268 State: Not in Cache
Address: 268 State: Not in Cache
CPU2 Reads from Address: 867
Address: 867 State: E
Address: 867 State: Not in Cache
Address: 867 State: Not in Cache
Address: 867 State: E
Address: 867 State: Not in Cache
CPU3 Writes to Address: 173
Address: 173 State: Not in Cache
Address: 173 State: Not in Cache
Address: 173 State: Not in Cache
Address: 173 State: M

=====================Simulation Loop #13=====================
CPU0 Reads from Address: 73
Address: 73 State: E
Address: 73 State: E
Address: 73 State: Not in Cache
Address: 73 State: Not in Cache
Address: 73 State: Not in Cache
CPU1 Writes to Address: 928
Address: 928 State: Not in Cache
Address: 928 State: M
Address: 928 State: Not in Cache
Address: 928 State: Not in Cache
CPU2 Reads from Address: 840
Address: 840 State: E
Address: 840 State: Not in Cache
Address: 840 State: Not in Cache
Address: 840 State: E
Address: 840 State: Not in Cache
CPU3 Reads from Address: 97
Address: 97 State: E
Address: 97 State: Not in Cache
Address: 97 State: Not in Cache
Address: 97 State: Not in Cache
Address: 97 State: E

=====================Simulation Loop #14=====================
CPU0 Writes to Address: 376
Address: 376 State: M
Address: 376 State: Not in Cache
Address: 376 State: Not in Cache
Address: 376 State: Not in Cache
CPU1 Writes to Address: 200
Address: 200 State: Not in Cache
Address: 200 State: M
Address: 200 State: Not in Cache
Address: 200 State: Not in Cache
CPU2 Reads from Address: 862
Address: 862 State: E
Address: 862 State: Not in Cache
Address: 862 State: Not in Cache
Address: 862 State: E
Address: 862 State: Not in Cache
CPU3 Reads from Address: 427
Address: 427 State: E
Address: 427 State: Not in Cache
Address: 427 State: Not in Cache
Address: 427 State: Not in Cache
Address: 427 State: E

=====================Simulation Loop #15=====================
CPU0 Reads from Address: 644
Address: 644 State: E
Address: 644 State: E
Address: 644 State: Not in Cache
Address: 644 State: Not in Cache
Address: 644 State: Not in Cache
CPU1 Reads from Address: 590
Address: 590 State: E
Address: 590 State: Not in Cache
Address: 590 State: E
Address: 590 State: Not in Cache
Address: 590 State: Not in Cache
CPU2 Writes to Address: 353
Address: 353 State: Not in Cache
Address: 353 State: Not in Cache
Address: 353 State: M
Address: 353 State: Not in Cache
CPU3 Writes to Address: 324
Address: 324 State: Not in Cache
Address: 324 State: Not in Cache
Address: 324 State: Not in Cache
Address: 324 State: M

=====================Simulation Loop #16=====================
CPU0 Writes to Address: 3
Address: 3 State: M
Address: 3 State: Not in Cache
Address: 3 State: Not in Cache
Address: 3 State: Not in Cache
CPU1 Reads from Address: 327
Address: 327 State: E
Address: 327 State: Not in Cache
Address: 327 State: E
Address: 327 State: Not in Cache
Address: 327 State: Not in Cache
CPU2 Reads from Address: 165
Address: 165 State: E
Address: 165 State: Not in Cache
Address: 165 State: Not in Cache
Address: 165 State: E
Address: 165 State: Not in Cache
CPU3 Writes to Address: 168
Address: 168 State: Not in Cache
Address: 168 State: Not in Cache
Address: 168 State: Not in Cache
Address: 168 State: M

=====================Simulation Loop #17=====================
CPU0 Reads from Address: 77
Address: 77 State: E
Address: 77 State: E
Address: 77 State: Not in Cache
Address: 77 State: Not in Cache
Address: 77 State: Not in Cache
CPU1 Writes to Address: 378
Address: 378 State: Not in Cache
Address: 378 State: M
Address: 378 State: Not in Cache
Address: 378 State: Not in Cache
CPU2 Writes to Address: 825
Address: 825 State: Not in Cache
Address: 825 State: Not in Cache
Address: 825 State: M
Address: 825 State: Not in Cache
CPU3 Reads from Address: 797
Address: 797 State: E
Address: 797 State: Not in Cache
Address: 797 State: Not in Cache
Address: 797 State: Not in Cache
Address: 797 State: E

=====================Simulation Loop #18=====================
CPU0 Reads from Address: 973
Address: 973 State: E
Address: 973 State: E
Address: 973 State: Not in Cache
Address: 973 State: Not in Cache
Address: 973 State: Not in Cache
CPU1 Writes to Address: 239
Address: 239 State: Not in Cache
Address: 239 State: M
Address: 239 State: Not in Cache
Address: 239 State: Not in Cache
CPU2 Reads from Address: 437
Address: 437 State: E
Address: 437 State: Not in Cache
Address: 437 State: Not in Cache
Address: 437 State: E
Address: 437 State: Not in Cache
CPU3 Reads from Address: 754
Address: 754 State: E
Address: 754 State: Not in Cache
Address: 754 State: Not in Cache
Address: 754 State: Not in Cache
Address: 754 State: E

=====================Simulation Loop #19=====================
CPU0 Reads from Address: 786
Address: 786 State: E
Address: 786 State: E
Address: 786 State: Not in Cache
Address: 786 State: Not in Cache
Address: 786 State: Not in Cache
CPU1 Reads from Address: 6
Address: 6 State: E
Address: 6 State: Not in Cache
Address: 6 State: E
Address: 6 State: Not in Cache
Address: 6 State: Not in Cache
CPU2 Reads from Address: 257
Address: 257 State: E
Address: 257 State: Not in Cache
Address: 257 State: Not in Cache
Address: 257 State: E
Address: 257 State: Not in Cache
CPU3 Reads from Address: 247
Address: 247 State: E
Address: 247 State: Not in Cache
Address: 247 State: Not in Cache
Address: 247 State: Not in Cache
Address: 247 State: E

=====================Simulation Loop #20=====================
CPU0 Reads from Address: 245
Address: 245 State: E
Address: 245 State: E
Address: 245 State: Not in Cache
Address: 245 State: Not in Cache
Address: 245 State: Not in Cache
CPU1 Writes to Address: 94
Address: 94 State: Not in Cache
Address: 94 State: M
Address: 94 State: Not in Cache
Address: 94 State: Not in Cache
CPU2 Writes to Address: 991
Address: 991 State: Not in Cache
Address: 991 State: Not in Cache
Address: 991 State: M
Address: 991 State: Not in Cache
CPU3 Reads from Address: 961
Address: 961 State: E
Address: 961 State: Not in Cache
Address: 961 State: Not in Cache
Address: 961 State: Not in Cache
Address: 961 State: E

=====================Simulation Loop #21=====================
CPU0 Writes to Address: 933
Address: 933 State: M
Address: 933 State: Not in Cache
Address: 933 State: M
Address: 933 State: Not in Cache
CPU1 Writes to Address: 722
Address: 722 State: Not in Cache
Address: 722 State: M
Address: 722 State: Not in Cache
Address: 722 State: Not in Cache
CPU2 Writes to Address: 427
Address: 427 State: Not in Cache
Address: 427 State: Not in Cache
Address: 427 State: M
Address: 427 State: E
CPU3 Reads from Address: 424
Address: 424 State: E
Address: 424 State: Not in Cache
Address: 424 State: Not in Cache
Address: 424 State: Not in Cache
Address: 424 State: E

=====================Simulation Loop #22=====================
CPU0 Writes to Address: 913
Address: 913 State: M
Address: 913 State: Not in Cache
Address: 913 State: Not in Cache
Address: 913 State: Not in Cache
CPU1 Writes to Address: 709
Address: 709 State: Not in Cache
Address: 709 State: M
Address: 709 State: Not in Cache
Address: 709 State: Not in Cache
CPU2 Writes to Address: 238
Address: 238 State: Not in Cache
Address: 238 State: Not in Cache
Address: 238 State: M
Address: 238 State: E
CPU3 Reads from Address: 144
Address: 144 State: E
Address: 144 State: Not in Cache
Address: 144 State: Not in Cache
Address: 144 State: Not in Cache
Address: 144 State: E

=====================Simulation Loop #23=====================
CPU0 Writes to Address: 1018
Address: 1018 State: M
Address: 1018 State: Not in Cache
Address: 1018 State: Not in Cache
Address: 1018 State: Not in Cache
CPU1 Reads from Address: 141
Address: 141 State: E
Address: 141 State: Not in Cache
Address: 141 State: E
Address: 141 State: Not in Cache
Address: 141 State: Not in Cache
CPU2 Writes to Address: 909
Address: 909 State: Not in Cache
Address: 909 State: Not in Cache
Address: 909 State: M
Address: 909 State: Not in Cache
CPU3 Reads from Address: 254
Address: 254 State: E
Address: 254 State: Not in Cache
Address: 254 State: Not in Cache
Address: 254 State: Not in Cache
Address: 254 State: E

=====================Simulation Loop #24=====================
CPU0 Reads from Address: 550
Address: 550 State: E
Address: 550 State: E
Address: 550 State: Not in Cache
Address: 550 State: Not in Cache
Address: 550 State: Not in Cache
CPU1 Reads from Address: 939
Address: 939 State: E
Address: 939 State: Not in Cache
Address: 939 State: E
Address: 939 State: Not in Cache
Address: 939 State: Not in Cache
CPU2 Reads from Address: 565
Address: 565 State: E
Address: 565 State: Not in Cache
Address: 565 State: Not in Cache
Address: 565 State: E
Address: 565 State: Not in Cache
CPU3 Writes to Address: 529
Address: 529 State: Not in Cache
Address: 529 State: Not in Cache
Address: 529 State: Not in Cache
Address: 529 State: M

=====================Simulation Loop #25=====================
CPU0 Reads from Address: 185
Address: 185 State: E
Address: 185 State: E
Address: 185 State: Not in Cache
Address: 185 State: Not in Cache
Address: 185 State: Not in Cache
CPU1 Reads from Address: 358
Address: 358 State: E
Address: 358 State: Not in Cache
Address: 358 State: E
Address: 358 State: Not in Cache
Address: 358 State: Not in Cache
CPU2 Reads from Address: 822
Address: 822 State: E
Address: 822 State: Not in Cache
Address: 822 State: Not in Cache
Address: 822 State: E
Address: 822 State: Not in Cache
CPU3 Reads from Address: 502
Address: 502 State: E
Address: 502 State: Not in Cache
Address: 502 State: Not in Cache
Address: 502 State: Not in Cache
Address: 502 State: E

=====================Simulation Loop #26=====================
CPU0 Reads from Address: 660
Address: 660 State: E
Address: 660 State: E
Address: 660 State: Not in Cache
Address: 660 State: Not in Cache
Address: 660 State: Not in Cache
CPU1 Reads from Address: 709
Address: 709 State: Not in Cache
Address: 709 State: M
Address: 709 State: Not in Cache
Address: 709 State: Not in Cache
CPU2 Writes to Address: 381
Address: 381 State: Not in Cache
Address: 381 State: Not in Cache
Address: 381 State: M
Address: 381 State: Not in Cache
CPU3 Reads from Address: 460
Address: 460 State: E
Address: 460 State: Not in Cache
Address: 460 State: Not in Cache
Address: 460 State: Not in Cache
Address: 460 State: E

=====================Simulation Loop #27=====================
CPU0 Writes to Address: 954
Address: 954 State: M
Address: 954 State: Not in Cache
Address: 954 State: Not in Cache
Address: 954 State: Not in Cache
CPU1 Writes to Address: 70
Address: 70 State: Not in Cache
Address: 70 State: M
Address: 70 State: Not in Cache
Address: 70 State: Not in Cache
CPU2 Writes to Address: 105
Address: 105 State: Not in Cache
Address: 105 State: Not in Cache
Address: 105 State: M
Address: 105 State: Not in Cache
CPU3 Reads from Address: 280
Address: 280 State: E
Address: 280 State: Not in Cache
Address: 280 State: Not in Cache
Address: 280 State: Not in Cache
Address: 280 State: E

=====================Simulation Loop #28=====================
CPU0 Reads from Address: 690
Address: 690 State: M
Address: 690 State: Not in Cache
Address: 690 State: Not in Cache
Address: 690 State: Not in Cache
CPU1 Writes to Address: 277
Address: 277 State: Not in Cache
Address: 277 State: M
Address: 277 State: Not in Cache
Address: 277 State: Not in Cache
CPU2 Writes to Address: 4
Address: 4 State: Not in Cache
Address: 4 State: Not in Cache
Address: 4 State: M
Address: 4 State: Not in Cache
CPU3 Reads from Address: 804
Address: 804 State: E
Address: 804 State: Not in Cache
Address: 804 State: E
Address: 804 State: Not in Cache
Address: 804 State: E

=====================Simulation Loop #29=====================
CPU0 Reads from Address: 326
Address: 326 State: E
Address: 326 State: Not in Cache
Address: 326 State: Not in Cache
Address: 326 State: Not in Cache
CPU1 Writes to Address: 23
Address: 23 State: Not in Cache
Address: 23 State: M
Address: 23 State: Not in Cache
Address: 23 State: Not in Cache
CPU2 Reads from Address: 319
Address: 319 State: E
Address: 319 State: Not in Cache
Address: 319 State: Not in Cache
Address: 319 State: E
Address: 319 State: Not in Cache
CPU3 Writes to Address: 80
Address: 80 State: Not in Cache
Address: 80 State: Not in Cache
Address: 80 State: Not in Cache
Address: 80 State: M

=====================Simulation Loop #30=====================
CPU0 Reads from Address: 14
Address: 14 State: E
Address: 14 State: E
Address: 14 State: Not in Cache
Address: 14 State: Not in Cache
Address: 14 State: Not in Cache
CPU1 Writes to Address: 359
Address: 359 State: Not in Cache
Address: 359 State: M
Address: 359 State: Not in Cache
Address: 359 State: Not in Cache
CPU2 Writes to Address: 237
Address: 237 State: Not in Cache
Address: 237 State: Not in Cache
Address: 237 State: M
Address: 237 State: Not in Cache
CPU3 Reads from Address: 665
Address: 665 State: E
Address: 665 State: Not in Cache
Address: 665 State: Not in Cache
Address: 665 State: Not in Cache
Address: 665 State: E

=====================Simulation Loop #31=====================
CPU0 Reads from Address: 761
Address: 761 State: E
Address: 761 State: E
Address: 761 State: Not in Cache
Address: 761 State: Not in Cache
Address: 761 State: Not in Cache
CPU1 Writes to Address: 410
Address: 410 State: Not in Cache
Address: 410 State: M
Address: 410 State: Not in Cache
Address: 410 State: Not in Cache
CPU2 Writes to Address: 891
Address: 891 State: Not in Cache
Address: 891 State: Not in Cache
Address: 891 State: M
Address: 891 State: Not in Cache
CPU3 Reads from Address: 706
Address: 706 State: E
Address: 706 State: Not in Cache
Address: 706 State: Not in Cache
Address: 706 State: Not in Cache
Address: 706 State: E

=====================Simulation Loop #32=====================
CPU0 Writes to Address: 793
Address: 793 State: M
Address: 793 State: Not in Cache
Address: 793 State: Not in Cache
Address: 793 State: Not in Cache
CPU1 Writes to Address: 693
Address: 693 State: Not in Cache
Address: 693 State: M
Address: 693 State: Not in Cache
Address: 693 State: Not in Cache
CPU2 Writes to Address: 936
Address: 936 State: Not in Cache
Address: 936 State: Not in Cache
Address: 936 State: M
Address: 936 State: Not in Cache
CPU3 Reads from Address: 683
Address: 683 State: E
Address: 683 State: Not in Cache
Address: 683 State: Not in Cache
Address: 683 State: Not in Cache
Address: 683 State: E

=====================Simulation Loop #33=====================
CPU0 Reads from Address: 291
Address: 291 State: E
Address: 291 State: E
Address: 291 State: Not in Cache
Address: 291 State: Not in Cache
Address: 291 State: Not in Cache
CPU1 Reads from Address: 584
Address: 584 State: E
Address: 584 State: Not in Cache
Address: 584 State: E
Address: 584 State: Not in Cache
Address: 584 State: Not in Cache
CPU2 Reads from Address: 16
Address: 16 State: E
Address: 16 State: Not in Cache
Address: 16 State: Not in Cache
Address: 16 State: E
Address: 16 State: Not in Cache
CPU3 Reads from Address: 270
Address: 270 State: Not in Cache
Address: 270 State: Not in Cache
Address: 270 State: Not in Cache
Address: 270 State: E

=====================Simulation Loop #34=====================
CPU0 Reads from Address: 8
Address: 8 State: E
Address: 8 State: E
Address: 8 State: Not in Cache
Address: 8 State: Not in Cache
Address: 8 State: Not in Cache
CPU1 Reads from Address: 635
Address: 635 State: E
Address: 635 State: Not in Cache
Address: 635 State: E
Address: 635 State: Not in Cache
Address: 635 State: Not in Cache
CPU2 Reads from Address: 563
Address: 563 State: E
Address: 563 State: Not in Cache
Address: 563 State: Not in Cache
Address: 563 State: E
Address: 563 State: Not in Cache
CPU3 Reads from Address: 747
Address: 747 State: E
Address: 747 State: Not in Cache
Address: 747 State: Not in Cache
Address: 747 State: Not in Cache
Address: 747 State: E

=====================Simulation Loop #35=====================
CPU0 Writes to Address: 233
Address: 233 State: M
Address: 233 State: Not in Cache
Address: 233 State: Not in Cache
Address: 233 State: Not in Cache
CPU1 Writes to Address: 151
Address: 151 State: Not in Cache
Address: 151 State: M
Address: 151 State: Not in Cache
Address: 151 State: Not in Cache
CPU2 Reads from Address: 780
Address: 780 State: E
Address: 780 State: Not in Cache
Address: 780 State: Not in Cache
Address: 780 State: E
Address: 780 State: Not in Cache
CPU3 Reads from Address: 764
Address: 764 State: E
Address: 764 State: Not in Cache
Address: 764 State: Not in Cache
Address: 764 State: Not in Cache
Address: 764 State: E

=====================Simulation Loop #36=====================
CPU0 Writes to Address: 379
Address: 379 State: M
Address: 379 State: Not in Cache
Address: 379 State: Not in Cache
Address: 379 State: Not in Cache
CPU1 Writes to Address: 654
Address: 654 State: Not in Cache
Address: 654 State: M
Address: 654 State: Not in Cache
Address: 654 State: Not in Cache
CPU2 Writes to Address: 345
Address: 345 State: Not in Cache
Address: 345 State: Not in Cache
Address: 345 State: M
Address: 345 State: Not in Cache
CPU3 Writes to Address: 802
Address: 802 State: Not in Cache
Address: 802 State: Not in Cache
Address: 802 State: Not in Cache
Address: 802 State: M

=====================Simulation Loop #37=====================
CPU0 Writes to Address: 2
Address: 2 State: M
Address: 2 State: Not in Cache
Address: 2 State: Not in Cache
Address: 2 State: Not in Cache
CPU1 Reads from Address: 311
Address: 311 State: E
Address: 311 State: Not in Cache
Address: 311 State: E
Address: 311 State: Not in Cache
Address: 311 State: Not in Cache
CPU2 Writes to Address: 785
Address: 785 State: Not in Cache
Address: 785 State: Not in Cache
Address: 785 State: M
Address: 785 State: Not in Cache
CPU3 Reads from Address: 415
Address: 415 State: E
Address: 415 State: Not in Cache
Address: 415 State: Not in Cache
Address: 415 State: Not in Cache
Address: 415 State: E

=====================Simulation Loop #38=====================
CPU0 Reads from Address: 584
Address: 584 State: E
Address: 584 State: E
Address: 584 State: E
Address: 584 State: Not in Cache
Address: 584 State: Not in Cache
CPU1 Writes to Address: 505
Address: 505 State: Not in Cache
Address: 505 State: M
Address: 505 State: Not in Cache
Address: 505 State: Not in Cache
CPU2 Writes to Address: 843
Address: 843 State: Not in Cache
Address: 843 State: Not in Cache
Address: 843 State: M
Address: 843 State: Not in Cache
CPU3 Writes to Address: 311
Address: 311 State: Not in Cache
Address: 311 State: E
Address: 311 State: Not in Cache
Address: 311 State: M

=====================Simulation Loop #39=====================
CPU0 Writes to Address: 344
Address: 344 State: M
Address: 344 State: Not in Cache
Address: 344 State: Not in Cache
Address: 344 State: Not in Cache
CPU1 Writes to Address: 808
Address: 808 State: Not in Cache
Address: 808 State: M
Address: 808 State: Not in Cache
Address: 808 State: Not in Cache
CPU2 Reads from Address: 363
Address: 363 State: E
Address: 363 State: Not in Cache
Address: 363 State: Not in Cache
Address: 363 State: E
Address: 363 State: Not in Cache
CPU3 Writes to Address: 824
Address: 824 State: Not in Cache
Address: 824 State: Not in Cache
Address: 824 State: Not in Cache
Address: 824 State: M

=====================Simulation Loop #40=====================
CPU0 Writes to Address: 838
Address: 838 State: M
Address: 838 State: Not in Cache
Address: 838 State: Not in Cache
Address: 838 State: Not in Cache
CPU1 Reads from Address: 317
Address: 317 State: E
Address: 317 State: Not in Cache
Address: 317 State: E
Address: 317 State: Not in Cache
Address: 317 State: Not in Cache
CPU2 Writes to Address: 968
Address: 968 State: Not in Cache
Address: 968 State: Not in Cache
Address: 968 State: M
Address: 968 State: Not in Cache
CPU3 Reads from Address: 11
Address: 11 State: E
Address: 11 State: Not in Cache
Address: 11 State: Not in Cache
Address: 11 State: Not in Cache
Address: 11 State: E

=====================Simulation Loop #41=====================
CPU0 Writes to Address: 77
Address: 77 State: M
Address: 77 State: Not in Cache
Address: 77 State: Not in Cache
Address: 77 State: Not in Cache
CPU1 Writes to Address: 160
Address: 160 State: Not in Cache
Address: 160 State: M
Address: 160 State: Not in Cache
Address: 160 State: Not in Cache
CPU2 Writes to Address: 528
Address: 528 State: Not in Cache
Address: 528 State: Not in Cache
Address: 528 State: M
Address: 528 State: Not in Cache
CPU3 Reads from Address: 167
Address: 167 State: E
Address: 167 State: Not in Cache
Address: 167 State: Not in Cache
Address: 167 State: Not in Cache
Address: 167 State: E

=====================Simulation Loop #42=====================
CPU0 Writes to Address: 734
Address: 734 State: M
Address: 734 State: Not in Cache
Address: 734 State: Not in Cache
Address: 734 State: Not in Cache
CPU1 Writes to Address: 746
Address: 746 State: Not in Cache
Address: 746 State: M
Address: 746 State: Not in Cache
Address: 746 State: Not in Cache
CPU2 Writes to Address: 950
Address: 950 State: Not in Cache
Address: 950 State: Not in Cache
Address: 950 State: M
Address: 950 State: Not in Cache
CPU3 Writes to Address: 556
Address: 556 State: Not in Cache
Address: 556 State: Not in Cache
Address: 556 State: Not in Cache
Address: 556 State: M

=====================Simulation Loop #43=====================
CPU0 Writes to Address: 738
Address: 738 State: M
Address: 738 State: Not in Cache
Address: 738 State: Not in Cache
Address: 738 State: Not in Cache
CPU1 Writes to Address: 229
Address: 229 State: Not in Cache
Address: 229 State: M
Address: 229 State: Not in Cache
Address: 229 State: Not in Cache
CPU2 Reads from Address: 817
Address: 817 State: E
Address: 817 State: Not in Cache
Address: 817 State: Not in Cache
Address: 817 State: E
Address: 817 State: Not in Cache
CPU3 Writes to Address: 833
Address: 833 State: Not in Cache
Address: 833 State: Not in Cache
Address: 833 State: Not in Cache
Address: 833 State: M

=====================Simulation Loop #44=====================
CPU0 Reads from Address: 931
Address: 931 State: E
Address: 931 State: E
Address: 931 State: Not in Cache
Address: 931 State: Not in Cache
Address: 931 State: Not in Cache
CPU1 Reads from Address: 432
Address: 432 State: E
Address: 432 State: Not in Cache
Address: 432 State: E
Address: 432 State: Not in Cache
Address: 432 State: Not in Cache
CPU2 Writes to Address: 138
Address: 138 State: Not in Cache
Address: 138 State: Not in Cache
Address: 138 State: M
Address: 138 State: Not in Cache
CPU3 Writes to Address: 52
Address: 52 State: Not in Cache
Address: 52 State: Not in Cache
Address: 52 State: Not in Cache
Address: 52 State: M

=====================Simulation Loop #45=====================
CPU0 Reads from Address: 485
Address: 485 State: S
Address: 485 State: S
Address: 485 State: Not in Cache
Address: 485 State: M
Address: 485 State: Not in Cache
CPU1 Writes to Address: 173
Address: 173 State: Not in Cache
Address: 173 State: M
Address: 173 State: Not in Cache
Address: 173 State: M
CPU2 Writes to Address: 557
Address: 557 State: Not in Cache
Address: 557 State: Not in Cache
Address: 557 State: M
Address: 557 State: Not in Cache
CPU3 Reads from Address: 173
Address: 173 State: Not in Cache
Address: 173 State: M
Address: 173 State: Not in Cache
Address: 173 State: M

=====================Simulation Loop #46=====================
CPU0 Reads from Address: 551
Address: 551 State: E
Address: 551 State: E
Address: 551 State: Not in Cache
Address: 551 State: Not in Cache
Address: 551 State: Not in Cache
CPU1 Reads from Address: 485
Address: 485 State: S
Address: 485 State: S
Address: 485 State: S
Address: 485 State: M
Address: 485 State: Not in Cache
CPU2 Writes to Address: 288
Address: 288 State: E
Address: 288 State: Not in Cache
Address: 288 State: M
Address: 288 State: Not in Cache
CPU3 Writes to Address: 304
Address: 304 State: Not in Cache
Address: 304 State: Not in Cache
Address: 304 State: Not in Cache
Address: 304 State: M

=====================Simulation Loop #47=====================
CPU0 Reads from Address: 316
Address: 316 State: E
Address: 316 State: E
Address: 316 State: Not in Cache
Address: 316 State: Not in Cache
Address: 316 State: Not in Cache
CPU1 Reads from Address: 689
Address: 689 State: E
Address: 689 State: Not in Cache
Address: 689 State: E
Address: 689 State: Not in Cache
Address: 689 State: Not in Cache
CPU2 Reads from Address: 198
Address: 198 State: E
Address: 198 State: Not in Cache
Address: 198 State: Not in Cache
Address: 198 State: E
Address: 198 State: Not in Cache
CPU3 Reads from Address: 706
Address: 706 State: Not in Cache
Address: 706 State: Not in Cache
Address: 706 State: Not in Cache
Address: 706 State: E

=====================Simulation Loop #48=====================
CPU0 Writes to Address: 482
Address: 482 State: M
Address: 482 State: Not in Cache
Address: 482 State: Not in Cache
Address: 482 State: Not in Cache
CPU1 Writes to Address: 496
Address: 496 State: Not in Cache
Address: 496 State: M
Address: 496 State: Not in Cache
Address: 496 State: Not in Cache
CPU2 Writes to Address: 757
Address: 757 State: Not in Cache
Address: 757 State: Not in Cache
Address: 757 State: M
Address: 757 State: Not in Cache
CPU3 Writes to Address: 320
Address: 320 State: Not in Cache
Address: 320 State: Not in Cache
Address: 320 State: Not in Cache
Address: 320 State: M

=====================Simulation Loop #49=====================
CPU0 Writes to Address: 369
Address: 369 State: M
Address: 369 State: Not in Cache
Address: 369 State: Not in Cache
Address: 369 State: Not in Cache
CPU1 Writes to Address: 407
Address: 407 State: Not in Cache
Address: 407 State: M
Address: 407 State: Not in Cache
Address: 407 State: Not in Cache
CPU2 Reads from Address: 603
Address: 603 State: E
Address: 603 State: Not in Cache
Address: 603 State: Not in Cache
Address: 603 State: E
Address: 603 State: Not in Cache
CPU3 Writes to Address: 666
Address: 666 State: Not in Cache
Address: 666 State: Not in Cache
Address: 666 State: Not in Cache
Address: 666 State: M

=====================Simulation Loop #50=====================
CPU0 Reads from Address: 319
Address: 319 State: E
Address: 319 State: E
Address: 319 State: Not in Cache
Address: 319 State: E
Address: 319 State: Not in Cache
CPU1 Writes to Address: 512
Address: 512 State: Not in Cache
Address: 512 State: M
Address: 512 State: Not in Cache
Address: 512 State: Not in Cache
CPU2 Writes to Address: 778
Address: 778 State: Not in Cache
Address: 778 State: Not in Cache
Address: 778 State: M
Address: 778 State: E
CPU3 Reads from Address: 831
Address: 831 State: E
Address: 831 State: Not in Cache
Address: 831 State: Not in Cache
Address: 831 State: Not in Cache
Address: 831 State: E

=====================Simulation Loop #51=====================
CPU0 Writes to Address: 899
Address: 899 State: M
Address: 899 State: Not in Cache
Address: 899 State: Not in Cache
Address: 899 State: Not in Cache
CPU1 Writes to Address: 775
Address: 775 State: Not in Cache
Address: 775 State: M
Address: 775 State: Not in Cache
Address: 775 State: Not in Cache
CPU2 Writes to Address: 269
Address: 269 State: Not in Cache
Address: 269 State: Not in Cache
Address: 269 State: M
Address: 269 State: Not in Cache
CPU3 Writes to Address: 312
Address: 312 State: Not in Cache
Address: 312 State: Not in Cache
Address: 312 State: Not in Cache
Address: 312 State: M

=====================Simulation Loop #52=====================
CPU0 Writes to Address: 311
Address: 311 State: M
Address: 311 State: E
Address: 311 State: Not in Cache
Address: 311 State: M
CPU1 Writes to Address: 405
Address: 405 State: Not in Cache
Address: 405 State: M
Address: 405 State: Not in Cache
Address: 405 State: Not in Cache
CPU2 Writes to Address: 646
Address: 646 State: Not in Cache
Address: 646 State: Not in Cache
Address: 646 State: M
Address: 646 State: Not in Cache
CPU3 Reads from Address: 496
Address: 496 State: S
Address: 496 State: Not in Cache
Address: 496 State: M
Address: 496 State: Not in Cache
Address: 496 State: S

=====================Simulation Loop #53=====================
CPU0 Reads from Address: 128
Address: 128 State: E
Address: 128 State: E
Address: 128 State: Not in Cache
Address: 128 State: Not in Cache
Address: 128 State: Not in Cache
CPU1 Reads from Address: 100
Address: 100 State: E
Address: 100 State: Not in Cache
Address: 100 State: E
Address: 100 State: E
Address: 100 State: Not in Cache
CPU2 Reads from Address: 584
Address: 584 State: E
Address: 584 State: E
Address: 584 State: E
Address: 584 State: E
Address: 584 State: Not in Cache
CPU3 Writes to Address: 85
Address: 85 State: Not in Cache
Address: 85 State: Not in Cache
Address: 85 State: Not in Cache
Address: 85 State: M

=====================Simulation Loop #54=====================
CPU0 Writes to Address: 111
Address: 111 State: M
Address: 111 State: Not in Cache
Address: 111 State: Not in Cache
Address: 111 State: Not in Cache
CPU1 Reads from Address: 951
Address: 951 State: E
Address: 951 State: Not in Cache
Address: 951 State: E
Address: 951 State: Not in Cache
Address: 951 State: Not in Cache
CPU2 Writes to Address: 861
Address: 861 State: Not in Cache
Address: 861 State: Not in Cache
Address: 861 State: M
Address: 861 State: Not in Cache
CPU3 Reads from Address: 157
Address: 157 State: E
Address: 157 State: Not in Cache
Address: 157 State: Not in Cache
Address: 157 State: Not in Cache
Address: 157 State: E

=====================Simulation Loop #55=====================
CPU0 Reads from Address: 553
Address: 553 State: E
Address: 553 State: E
Address: 553 State: Not in Cache
Address: 553 State: Not in Cache
Address: 553 State: Not in Cache
CPU1 Reads from Address: 199
Address: 199 State: E
Address: 199 State: Not in Cache
Address: 199 State: E
Address: 199 State: Not in Cache
Address: 199 State: Not in Cache
CPU2 Writes to Address: 824
Address: 824 State: Not in Cache
Address: 824 State: Not in Cache
Address: 824 State: M
Address: 824 State: M
CPU3 Writes to Address: 863
Address: 863 State: Not in Cache
Address: 863 State: Not in Cache
Address: 863 State: Not in Cache
Address: 863 State: M

=====================Simulation Loop #56=====================
CPU0 Writes to Address: 812
Address: 812 State: M
Address: 812 State: Not in Cache
Address: 812 State: Not in Cache
Address: 812 State: Not in Cache
CPU1 Writes to Address: 404
Address: 404 State: Not in Cache
Address: 404 State: M
Address: 404 State: Not in Cache
Address: 404 State: Not in Cache
CPU2 Reads from Address: 985
Address: 985 State: E
Address: 985 State: Not in Cache
Address: 985 State: Not in Cache
Address: 985 State: E
Address: 985 State: Not in Cache
CPU3 Reads from Address: 874
Address: 874 State: E
Address: 874 State: Not in Cache
Address: 874 State: Not in Cache
Address: 874 State: Not in Cache
Address: 874 State: E

=====================Simulation Loop #57=====================
CPU0 Writes to Address: 480
Address: 480 State: M
Address: 480 State: Not in Cache
Address: 480 State: E
Address: 480 State: Not in Cache
CPU1 Reads from Address: 406
Address: 406 State: E
Address: 406 State: Not in Cache
Address: 406 State: E
Address: 406 State: Not in Cache
Address: 406 State: Not in Cache
CPU2 Writes to Address: 293
Address: 293 State: Not in Cache
Address: 293 State: Not in Cache
Address: 293 State: M
Address: 293 State: Not in Cache
CPU3 Reads from Address: 460
Address: 460 State: Not in Cache
Address: 460 State: Not in Cache
Address: 460 State: Not in Cache
Address: 460 State: E

=====================Simulation Loop #58=====================
CPU0 Writes to Address: 397
Address: 397 State: M
Address: 397 State: Not in Cache
Address: 397 State: Not in Cache
Address: 397 State: Not in Cache
CPU1 Writes to Address: 881
Address: 881 State: Not in Cache
Address: 881 State: M
Address: 881 State: Not in Cache
Address: 881 State: Not in Cache
CPU2 Writes to Address: 695
Address: 695 State: Not in Cache
Address: 695 State: Not in Cache
Address: 695 State: M
Address: 695 State: Not in Cache
CPU3 Reads from Address: 739
Address: 739 State: E
Address: 739 State: Not in Cache
Address: 739 State: Not in Cache
Address: 739 State: Not in Cache
Address: 739 State: E

=====================Simulation Loop #59=====================
CPU0 Writes to Address: 764
Address: 764 State: M
Address: 764 State: Not in Cache
Address: 764 State: Not in Cache
Address: 764 State: E
CPU1 Reads from Address: 16
Address: 16 State: E
Address: 16 State: Not in Cache
Address: 16 State: E
Address: 16 State: E
Address: 16 State: Not in Cache
CPU2 Writes to Address: 854
Address: 854 State: Not in Cache
Address: 854 State: Not in Cache
Address: 854 State: M
Address: 854 State: Not in Cache
CPU3 Reads from Address: 517
Address: 517 State: E
Address: 517 State: Not in Cache
Address: 517 State: Not in Cache
Address: 517 State: Not in Cache
Address: 517 State: E

=====================Simulation Loop #60=====================
CPU0 Reads from Address: 435
Address: 435 State: E
Address: 435 State: E
Address: 435 State: Not in Cache
Address: 435 State: Not in Cache
Address: 435 State: Not in Cache
CPU1 Writes to Address: 230
Address: 230 State: Not in Cache
Address: 230 State: M
Address: 230 State: Not in Cache
Address: 230 State: Not in Cache
CPU2 Reads from Address: 399
Address: 399 State: E
Address: 399 State: Not in Cache
Address: 399 State: Not in Cache
Address: 399 State: E
Address: 399 State: Not in Cache
CPU3 Reads from Address: 45
Address: 45 State: E
Address: 45 State: Not in Cache
Address: 45 State: Not in Cache
Address: 45 State: Not in Cache
Address: 45 State: E

=====================Simulation Loop #61=====================
CPU0 Reads from Address: 294
Address: 294 State: E
Address: 294 State: E
Address: 294 State: Not in Cache
Address: 294 State: Not in Cache
Address: 294 State: Not in Cache
CPU1 Writes to Address: 705
Address: 705 State: Not in Cache
Address: 705 State: M
Address: 705 State: Not in Cache
Address: 705 State: Not in Cache
CPU2 Writes to Address: 339
Address: 339 State: Not in Cache
Address: 339 State: Not in Cache
Address: 339 State: M
Address: 339 State: Not in Cache
CPU3 Reads from Address: 332
Address: 332 State: E
Address: 332 State: Not in Cache
Address: 332 State: Not in Cache
Address: 332 State: Not in Cache
Address: 332 State: E

=====================Simulation Loop #62=====================
CPU0 Reads from Address: 611
Address: 611 State: E
Address: 611 State: E
Address: 611 State: Not in Cache
Address: 611 State: Not in Cache
Address: 611 State: Not in Cache
CPU1 Reads from Address: 1012
Address: 1012 State: E
Address: 1012 State: Not in Cache
Address: 1012 State: E
Address: 1012 State: Not in Cache
Address: 1012 State: Not in Cache
CPU2 Reads from Address: 669
Address: 669 State: E
Address: 669 State: Not in Cache
Address: 669 State: Not in Cache
Address: 669 State: E
Address: 669 State: Not in Cache
CPU3 Writes to Address: 135
Address: 135 State: Not in Cache
Address: 135 State: Not in Cache
Address: 135 State: Not in Cache
Address: 135 State: M

=====================Simulation Loop #63=====================
CPU0 Reads from Address: 634
Address: 634 State: E
Address: 634 State: E
Address: 634 State: Not in Cache
Address: 634 State: Not in Cache
Address: 634 State: Not in Cache
CPU1 Writes to Address: 942
Address: 942 State: Not in Cache
Address: 942 State: M
Address: 942 State: Not in Cache
Address: 942 State: Not in Cache
CPU2 Reads from Address: 897
Address: 897 State: E
Address: 897 State: Not in Cache
Address: 897 State: Not in Cache
Address: 897 State: E
Address: 897 State: Not in Cache
CPU3 Writes to Address: 287
Address: 287 State: Not in Cache
Address: 287 State: Not in Cache
Address: 287 State: Not in Cache
Address: 287 State: M

=====================Simulation Loop #64=====================
CPU0 Reads from Address: 542
Address: 542 State: E
Address: 542 State: E
Address: 542 State: Not in Cache
Address: 542 State: Not in Cache
Address: 542 State: Not in Cache
CPU1 Writes to Address: 597
Address: 597 State: Not in Cache
Address: 597 State: M
Address: 597 State: Not in Cache
Address: 597 State: Not in Cache
CPU2 Reads from Address: 304
Address: 304 State: S
Address: 304 State: Not in Cache
Address: 304 State: Not in Cache
Address: 304 State: S
Address: 304 State: M
CPU3 Writes to Address: 143
Address: 143 State: Not in Cache
Address: 143 State: Not in Cache
Address: 143 State: Not in Cache
Address: 143 State: M

=====================Simulation Loop #65=====================
CPU0 Writes to Address: 520
Address: 520 State: M
Address: 520 State: Not in Cache
Address: 520 State: Not in Cache
Address: 520 State: Not in Cache
CPU1 Writes to Address: 704
Address: 704 State: Not in Cache
Address: 704 State: M
Address: 704 State: Not in Cache
Address: 704 State: Not in Cache
CPU2 Reads from Address: 132
Address: 132 State: E
Address: 132 State: Not in Cache
Address: 132 State: Not in Cache
Address: 132 State: E
Address: 132 State: Not in Cache
CPU3 Writes to Address: 224
Address: 224 State: Not in Cache
Address: 224 State: Not in Cache
Address: 224 State: Not in Cache
Address: 224 State: M

=====================Simulation Loop #66=====================
CPU0 Reads from Address: 837
Address: 837 State: E
Address: 837 State: E
Address: 837 State: Not in Cache
Address: 837 State: Not in Cache
Address: 837 State: Not in Cache
CPU1 Writes to Address: 620
Address: 620 State: Not in Cache
Address: 620 State: M
Address: 620 State: Not in Cache
Address: 620 State: Not in Cache
CPU2 Writes to Address: 311
Address: 311 State: M
Address: 311 State: E
Address: 311 State: M
Address: 311 State: M
CPU3 Writes to Address: 675
Address: 675 State: Not in Cache
Address: 675 State: Not in Cache
Address: 675 State: Not in Cache
Address: 675 State: M

=====================Simulation Loop #67=====================
CPU0 Writes to Address: 704
Address: 704 State: M
Address: 704 State: M
Address: 704 State: Not in Cache
Address: 704 State: Not in Cache
CPU1 Reads from Address: 228
Address: 228 State: E
Address: 228 State: Not in Cache
Address: 228 State: E
Address: 228 State: Not in Cache
Address: 228 State: Not in Cache
CPU2 Writes to Address: 788
Address: 788 State: Not in Cache
Address: 788 State: Not in Cache
Address: 788 State: M
Address: 788 State: Not in Cache
CPU3 Writes to Address: 773
Address: 773 State: Not in Cache
Address: 773 State: Not in Cache
Address: 773 State: Not in Cache
Address: 773 State: M

=====================Simulation Loop #68=====================
CPU0 Reads from Address: 412
Address: 412 State: E
Address: 412 State: E
Address: 412 State: Not in Cache
Address: 412 State: Not in Cache
Address: 412 State: Not in Cache
CPU1 Reads from Address: 104
Address: 104 State: E
Address: 104 State: Not in Cache
Address: 104 State: E
Address: 104 State: Not in Cache
Address: 104 State: Not in Cache
CPU2 Reads from Address: 920
Address: 920 State: E
Address: 920 State: Not in Cache
Address: 920 State: Not in Cache
Address: 920 State: E
Address: 920 State: Not in Cache
CPU3 Writes to Address: 80
Address: 80 State: Not in Cache
Address: 80 State: Not in Cache
Address: 80 State: Not in Cache
Address: 80 State: M

=====================Simulation Loop #69=====================
CPU0 Reads from Address: 339
Address: 339 State: S
Address: 339 State: S
Address: 339 State: Not in Cache
Address: 339 State: M
Address: 339 State: Not in Cache
CPU1 Reads from Address: 1011
Address: 1011 State: E
Address: 1011 State: Not in Cache
Address: 1011 State: E
Address: 1011 State: Not in Cache
Address: 1011 State: Not in Cache
CPU2 Reads from Address: 381
Address: 381 State: Not in Cache
Address: 381 State: Not in Cache
Address: 381 State: M
Address: 381 State: Not in Cache
CPU3 Writes to Address: 84
Address: 84 State: Not in Cache
Address: 84 State: Not in Cache
Address: 84 State: Not in Cache
Address: 84 State: M

=====================Simulation Loop #70=====================
CPU0 Writes to Address: 108
Address: 108 State: M
Address: 108 State: Not in Cache
Address: 108 State: Not in Cache
Address: 108 State: Not in Cache
CPU1 Writes to Address: 98
Address: 98 State: Not in Cache
Address: 98 State: M
Address: 98 State: Not in Cache
Address: 98 State: Not in Cache
CPU2 Reads from Address: 189
Address: 189 State: E
Address: 189 State: Not in Cache
Address: 189 State: Not in Cache
Address: 189 State: E
Address: 189 State: Not in Cache
CPU3 Writes to Address: 1017
Address: 1017 State: Not in Cache
Address: 1017 State: Not in Cache
Address: 1017 State: Not in Cache
Address: 1017 State: M

=====================Simulation Loop #71=====================
CPU0 Reads from Address: 450
Address: 450 State: E
Address: 450 State: E
Address: 450 State: Not in Cache
Address: 450 State: Not in Cache
Address: 450 State: Not in Cache
CPU1 Writes to Address: 411
Address: 411 State: Not in Cache
Address: 411 State: M
Address: 411 State: Not in Cache
Address: 411 State: Not in Cache
CPU2 Writes to Address: 162
Address: 162 State: Not in Cache
Address: 162 State: Not in Cache
Address: 162 State: M
Address: 162 State: Not in Cache
CPU3 Writes to Address: 245
Address: 245 State: E
Address: 245 State: Not in Cache
Address: 245 State: Not in Cache
Address: 245 State: M

=====================Simulation Loop #72=====================
CPU0 Writes to Address: 235
Address: 235 State: M
Address: 235 State: Not in Cache
Address: 235 State: Not in Cache
Address: 235 State: Not in Cache
CPU1 Reads from Address: 435
Address: 435 State: E
Address: 435 State: E
Address: 435 State: E
Address: 435 State: Not in Cache
Address: 435 State: Not in Cache
CPU2 Reads from Address: 989
Address: 989 State: E
Address: 989 State: Not in Cache
Address: 989 State: Not in Cache
Address: 989 State: E
Address: 989 State: Not in Cache
CPU3 Writes to Address: 369
Address: 369 State: M
Address: 369 State: Not in Cache
Address: 369 State: Not in Cache
Address: 369 State: M

=====================Simulation Loop #73=====================
CPU0 Writes to Address: 305
Address: 305 State: M
Address: 305 State: Not in Cache
Address: 305 State: Not in Cache
Address: 305 State: Not in Cache
CPU1 Writes to Address: 927
Address: 927 State: Not in Cache
Address: 927 State: M
Address: 927 State: Not in Cache
Address: 927 State: Not in Cache
CPU2 Reads from Address: 413
Address: 413 State: E
Address: 413 State: Not in Cache
Address: 413 State: Not in Cache
Address: 413 State: E
Address: 413 State: Not in Cache
CPU3 Reads from Address: 623
Address: 623 State: E
Address: 623 State: Not in Cache
Address: 623 State: Not in Cache
Address: 623 State: Not in Cache
Address: 623 State: E

=====================Simulation Loop #74=====================
CPU0 Writes to Address: 129
Address: 129 State: M
Address: 129 State: Not in Cache
Address: 129 State: Not in Cache
Address: 129 State: Not in Cache
CPU1 Writes to Address: 267
Address: 267 State: Not in Cache
Address: 267 State: M
Address: 267 State: Not in Cache
Address: 267 State: Not in Cache
CPU2 Reads from Address: 688
Address: 688 State: E
Address: 688 State: Not in Cache
Address: 688 State: Not in Cache
Address: 688 State: E
Address: 688 State: Not in Cache
CPU3 Reads from Address: 47
Address: 47 State: E
Address: 47 State: Not in Cache
Address: 47 State: Not in Cache
Address: 47 State: Not in Cache
Address: 47 State: E

=====================Simulation Loop #75=====================
CPU0 Reads from Address: 620
Address: 620 State: S
Address: 620 State: S
Address: 620 State: M
Address: 620 State: Not in Cache
Address: 620 State: Not in Cache
CPU1 Reads from Address: 125
Address: 125 State: E
Address: 125 State: Not in Cache
Address: 125 State: E
Address: 125 State: Not in Cache
Address: 125 State: Not in Cache
CPU2 Reads from Address: 357
Address: 357 State: E
Address: 357 State: Not in Cache
Address: 357 State: Not in Cache
Address: 357 State: E
Address: 357 State: Not in Cache
CPU3 Reads from Address: 706
Address: 706 State: Not in Cache
Address: 706 State: Not in Cache
Address: 706 State: Not in Cache
Address: 706 State: E

=====================Simulation Loop #76=====================
CPU0 Reads from Address: 251
Address: 251 State: E
Address: 251 State: E
Address: 251 State: Not in Cache
Address: 251 State: Not in Cache
Address: 251 State: Not in Cache
CPU1 Writes to Address: 936
Address: 936 State: Not in Cache
Address: 936 State: M
Address: 936 State: M
Address: 936 State: Not in Cache
CPU2 Writes to Address: 795
Address: 795 State: Not in Cache
Address: 795 State: Not in Cache
Address: 795 State: M
Address: 795 State: Not in Cache
CPU3 Writes to Address: 165
Address: 165 State: Not in Cache
Address: 165 State: Not in Cache
Address: 165 State: E
Address: 165 State: M

=====================Simulation Loop #77=====================
CPU0 Writes to Address: 59
Address: 59 State: M
Address: 59 State: Not in Cache
Address: 59 State: Not in Cache
Address: 59 State: Not in Cache
CPU1 Writes to Address: 856
Address: 856 State: Not in Cache
Address: 856 State: M
Address: 856 State: Not in Cache
Address: 856 State: Not in Cache
CPU2 Writes to Address: 594
Address: 594 State: Not in Cache
Address: 594 State: Not in Cache
Address: 594 State: M
Address: 594 State: Not in Cache
CPU3 Writes to Address: 403
Address: 403 State: Not in Cache
Address: 403 State: Not in Cache
Address: 403 State: Not in Cache
Address: 403 State: M

=====================Simulation Loop #78=====================
CPU0 Writes to Address: 383
Address: 383 State: M
Address: 383 State: Not in Cache
Address: 383 State: Not in Cache
Address: 383 State: Not in Cache
CPU1 Reads from Address: 722
Address: 722 State: Not in Cache
Address: 722 State: M
Address: 722 State: Not in Cache
Address: 722 State: Not in Cache
CPU2 Writes to Address: 389
Address: 389 State: E
Address: 389 State: Not in Cache
Address: 389 State: M
Address: 389 State: Not in Cache
CPU3 Reads from Address: 860
Address: 860 State: E
Address: 860 State: Not in Cache
Address: 860 State: Not in Cache
Address: 860 State: Not in Cache
Address: 860 State: E

=====================Simulation Loop #79=====================
CPU0 Writes to Address: 496
Address: 496 State: M
Address: 496 State: M
Address: 496 State: Not in Cache
Address: 496 State: S
CPU1 Writes to Address: 485
Address: 485 State: S
Address: 485 State: M
Address: 485 State: M
Address: 485 State: Not in Cache
CPU2 Reads from Address: 47
Address: 47 State: E
Address: 47 State: Not in Cache
Address: 47 State: Not in Cache
Address: 47 State: E
Address: 47 State: E
CPU3 Reads from Address: 441
Address: 441 State: E
Address: 441 State: Not in Cache
Address: 441 State: Not in Cache
Address: 441 State: Not in Cache
Address: 441 State: E

=====================Simulation Loop #80=====================
CPU0 Reads from Address: 55
Address: 55 State: E
Address: 55 State: E
Address: 55 State: Not in Cache
Address: 55 State: Not in Cache
Address: 55 State: Not in Cache
CPU1 Writes to Address: 902
Address: 902 State: Not in Cache
Address: 902 State: M
Address: 902 State: Not in Cache
Address: 902 State: Not in Cache
CPU2 Writes to Address: 278
Address: 278 State: Not in Cache
Address: 278 State: Not in Cache
Address: 278 State: M
Address: 278 State: Not in Cache
CPU3 Writes to Address: 538
Address: 538 State: Not in Cache
Address: 538 State: Not in Cache
Address: 538 State: Not in Cache
Address: 538 State: M

=====================Simulation Loop #81=====================
CPU0 Reads from Address: 560
Address: 560 State: E
Address: 560 State: E
Address: 560 State: Not in Cache
Address: 560 State: Not in Cache
Address: 560 State: Not in Cache
CPU1 Writes to Address: 757
Address: 757 State: Not in Cache
Address: 757 State: M
Address: 757 State: M
Address: 757 State: Not in Cache
CPU2 Reads from Address: 729
Address: 729 State: E
Address: 729 State: Not in Cache
Address: 729 State: Not in Cache
Address: 729 State: E
Address: 729 State: Not in Cache
CPU3 Reads from Address: 605
Address: 605 State: E
Address: 605 State: Not in Cache
Address: 605 State: Not in Cache
Address: 605 State: Not in Cache
Address: 605 State: E

=====================Simulation Loop #82=====================
CPU0 Writes to Address: 653
Address: 653 State: M
Address: 653 State: M
Address: 653 State: Not in Cache
Address: 653 State: Not in Cache
CPU1 Reads from Address: 536
Address: 536 State: E
Address: 536 State: Not in Cache
Address: 536 State: E
Address: 536 State: Not in Cache
Address: 536 State: Not in Cache
CPU2 Writes to Address: 301
Address: 301 State: Not in Cache
Address: 301 State: Not in Cache
Address: 301 State: M
Address: 301 State: Not in Cache
CPU3 Reads from Address: 570
Address: 570 State: S
Address: 570 State: Not in Cache
Address: 570 State: Not in Cache
Address: 570 State: M
Address: 570 State: S

=====================Simulation Loop #83=====================
CPU0 Reads from Address: 442
Address: 442 State: E
Address: 442 State: E
Address: 442 State: Not in Cache
Address: 442 State: Not in Cache
Address: 442 State: Not in Cache
CPU1 Reads from Address: 276
Address: 276 State: E
Address: 276 State: Not in Cache
Address: 276 State: E
Address: 276 State: Not in Cache
Address: 276 State: Not in Cache
CPU2 Writes to Address: 778
Address: 778 State: Not in Cache
Address: 778 State: Not in Cache
Address: 778 State: M
Address: 778 State: E
CPU3 Reads from Address: 150
Address: 150 State: E
Address: 150 State: Not in Cache
Address: 150 State: Not in Cache
Address: 150 State: Not in Cache
Address: 150 State: E

=====================Simulation Loop #84=====================
CPU0 Writes to Address: 353
Address: 353 State: M
Address: 353 State: Not in Cache
Address: 353 State: M
Address: 353 State: Not in Cache
CPU1 Writes to Address: 134
Address: 134 State: Not in Cache
Address: 134 State: M
Address: 134 State: Not in Cache
Address: 134 State: Not in Cache
CPU2 Writes to Address: 682
Address: 682 State: Not in Cache
Address: 682 State: Not in Cache
Address: 682 State: M
Address: 682 State: Not in Cache
CPU3 Writes to Address: 9
Address: 9 State: Not in Cache
Address: 9 State: Not in Cache
Address: 9 State: Not in Cache
Address: 9 State: M

=====================Simulation Loop #85=====================
CPU0 Reads from Address: 1019
Address: 1019 State: E
Address: 1019 State: E
Address: 1019 State: Not in Cache
Address: 1019 State: Not in Cache
Address: 1019 State: Not in Cache
CPU1 Reads from Address: 210
Address: 210 State: E
Address: 210 State: Not in Cache
Address: 210 State: E
Address: 210 State: Not in Cache
Address: 210 State: Not in Cache
CPU2 Writes to Address: 34
Address: 34 State: Not in Cache
Address: 34 State: Not in Cache
Address: 34 State: M
Address: 34 State: Not in Cache
CPU3 Reads from Address: 873
Address: 873 State: E
Address: 873 State: Not in Cache
Address: 873 State: Not in Cache
Address: 873 State: Not in Cache
Address: 873 State: E

=====================Simulation Loop #86=====================
CPU0 Writes to Address: 377
Address: 377 State: M
Address: 377 State: Not in Cache
Address: 377 State: Not in Cache
Address: 377 State: Not in Cache
CPU1 Reads from Address: 985
Address: 985 State: E
Address: 985 State: Not in Cache
Address: 985 State: E
Address: 985 State: E
Address: 985 State: Not in Cache
CPU2 Reads from Address: 483
Address: 483 State: E
Address: 483 State: Not in Cache
Address: 483 State: Not in Cache
Address: 483 State: E
Address: 483 State: Not in Cache
CPU3 Reads from Address: 393
Address: 393 State: E
Address: 393 State: Not in Cache
Address: 393 State: Not in Cache
Address: 393 State: Not in Cache
Address: 393 State: E

=====================Simulation Loop #87=====================
CPU0 Reads from Address: 176
Address: 176 State: E
Address: 176 State: E
Address: 176 State: Not in Cache
Address: 176 State: Not in Cache
Address: 176 State: Not in Cache
CPU1 Reads from Address: 902
Address: 902 State: Not in Cache
Address: 902 State: M
Address: 902 State: Not in Cache
Address: 902 State: Not in Cache
CPU2 Writes to Address: 965
Address: 965 State: Not in Cache
Address: 965 State: Not in Cache
Address: 965 State: M
Address: 965 State: Not in Cache
CPU3 Writes to Address: 420
Address: 420 State: Not in Cache
Address: 420 State: Not in Cache
Address: 420 State: Not in Cache
Address: 420 State: M

=====================Simulation Loop #88=====================
CPU0 Writes to Address: 170
Address: 170 State: M
Address: 170 State: Not in Cache
Address: 170 State: Not in Cache
Address: 170 State: Not in Cache
CPU1 Writes to Address: 493
Address: 493 State: Not in Cache
Address: 493 State: M
Address: 493 State: Not in Cache
Address: 493 State: Not in Cache
CPU2 Reads from Address: 903
Address: 903 State: E
Address: 903 State: Not in Cache
Address: 903 State: Not in Cache
Address: 903 State: E
Address: 903 State: Not in Cache
CPU3 Writes to Address: 936
Address: 936 State: Not in Cache
Address: 936 State: M
Address: 936 State: M
Address: 936 State: M

=====================Simulation Loop #89=====================
CPU0 Reads from Address: 326
Address: 326 State: E
Address: 326 State: Not in Cache
Address: 326 State: Not in Cache
Address: 326 State: Not in Cache
CPU1 Reads from Address: 825
Address: 825 State: S
Address: 825 State: Not in Cache
Address: 825 State: S
Address: 825 State: M
Address: 825 State: Not in Cache
CPU2 Reads from Address: 992
Address: 992 State: E
Address: 992 State: Not in Cache
Address: 992 State: Not in Cache
Address: 992 State: E
Address: 992 State: Not in Cache
CPU3 Writes to Address: 456
Address: 456 State: Not in Cache
Address: 456 State: Not in Cache
Address: 456 State: Not in Cache
Address: 456 State: M

=====================Simulation Loop #90=====================
CPU0 Writes to Address: 776
Address: 776 State: M
Address: 776 State: Not in Cache
Address: 776 State: Not in Cache
Address: 776 State: Not in Cache
CPU1 Reads from Address: 206
Address: 206 State: E
Address: 206 State: Not in Cache
Address: 206 State: E
Address: 206 State: Not in Cache
Address: 206 State: Not in Cache
CPU2 Reads from Address: 340
Address: 340 State: E
Address: 340 State: Not in Cache
Address: 340 State: Not in Cache
Address: 340 State: E
Address: 340 State: Not in Cache
CPU3 Reads from Address: 596
Address: 596 State: E
Address: 596 State: Not in Cache
Address: 596 State: Not in Cache
Address: 596 State: Not in Cache
Address: 596 State: E

=====================Simulation Loop #91=====================
CPU0 Writes to Address: 228
Address: 228 State: M
Address: 228 State: E
Address: 228 State: Not in Cache
Address: 228 State: Not in Cache
CPU1 Reads from Address: 12
Address: 12 State: E
Address: 12 State: Not in Cache
Address: 12 State: E
Address: 12 State: Not in Cache
Address: 12 State: Not in Cache
CPU2 Writes to Address: 100
Address: 100 State: Not in Cache
Address: 100 State: E
Address: 100 State: M
Address: 100 State: Not in Cache
CPU3 Reads from Address: 843
Address: 843 State: S
Address: 843 State: Not in Cache
Address: 843 State: Not in Cache
Address: 843 State: M
Address: 843 State: S

=====================Simulation Loop #92=====================
CPU0 Writes to Address: 329
Address: 329 State: M
Address: 329 State: Not in Cache
Address: 329 State: Not in Cache
Address: 329 State: Not in Cache
CPU1 Writes to Address: 263
Address: 263 State: Not in Cache
Address: 263 State: M
Address: 263 State: Not in Cache
Address: 263 State: Not in Cache
CPU2 Reads from Address: 655
Address: 655 State: E
Address: 655 State: Not in Cache
Address: 655 State: Not in Cache
Address: 655 State: E
Address: 655 State: Not in Cache
CPU3 Writes to Address: 476
Address: 476 State: Not in Cache
Address: 476 State: Not in Cache
Address: 476 State: Not in Cache
Address: 476 State: M

=====================Simulation Loop #93=====================
CPU0 Writes to Address: 962
Address: 962 State: M
Address: 962 State: Not in Cache
Address: 962 State: Not in Cache
Address: 962 State: Not in Cache
CPU1 Reads from Address: 97
Address: 97 State: E
Address: 97 State: Not in Cache
Address: 97 State: E
Address: 97 State: Not in Cache
Address: 97 State: E
CPU2 Reads from Address: 804
Address: 804 State: E
Address: 804 State: Not in Cache
Address: 804 State: E
Address: 804 State: E
Address: 804 State: E
CPU3 Writes to Address: 387
Address: 387 State: Not in Cache
Address: 387 State: Not in Cache
Address: 387 State: Not in Cache
Address: 387 State: M

=====================Simulation Loop #94=====================
CPU0 Writes to Address: 855
Address: 855 State: M
Address: 855 State: Not in Cache
Address: 855 State: Not in Cache
Address: 855 State: Not in Cache
CPU1 Writes to Address: 645
Address: 645 State: Not in Cache
Address: 645 State: M
Address: 645 State: Not in Cache
Address: 645 State: Not in Cache
CPU2 Writes to Address: 149
Address: 149 State: Not in Cache
Address: 149 State: Not in Cache
Address: 149 State: M
Address: 149 State: M
CPU3 Writes to Address: 567
Address: 567 State: Not in Cache
Address: 567 State: Not in Cache
Address: 567 State: Not in Cache
Address: 567 State: M

=====================Simulation Loop #95=====================
CPU0 Writes to Address: 754
Address: 754 State: M
Address: 754 State: Not in Cache
Address: 754 State: Not in Cache
Address: 754 State: E
CPU1 Writes to Address: 651
Address: 651 State: Not in Cache
Address: 651 State: M
Address: 651 State: Not in Cache
Address: 651 State: Not in Cache
CPU2 Writes to Address: 677
Address: 677 State: Not in Cache
Address: 677 State: Not in Cache
Address: 677 State: M
Address: 677 State: Not in Cache
CPU3 Writes to Address: 1004
Address: 1004 State: Not in Cache
Address: 1004 State: Not in Cache
Address: 1004 State: Not in Cache
Address: 1004 State: M

=====================Simulation Loop #96=====================
CPU0 Writes to Address: 77
Address: 77 State: M
Address: 77 State: Not in Cache
Address: 77 State: Not in Cache
Address: 77 State: Not in Cache
CPU1 Reads from Address: 848
Address: 848 State: E
Address: 848 State: Not in Cache
Address: 848 State: E
Address: 848 State: Not in Cache
Address: 848 State: Not in Cache
CPU2 Writes to Address: 156
Address: 156 State: Not in Cache
Address: 156 State: Not in Cache
Address: 156 State: M
Address: 156 State: Not in Cache
CPU3 Reads from Address: 377
Address: 377 State: S
Address: 377 State: M
Address: 377 State: Not in Cache
Address: 377 State: Not in Cache
Address: 377 State: S

=====================Simulation Loop #97=====================
CPU0 Reads from Address: 287
Address: 287 State: S
Address: 287 State: S
Address: 287 State: Not in Cache
Address: 287 State: Not in Cache
Address: 287 State: M
CPU1 Reads from Address: 879
Address: 879 State: E
Address: 879 State: Not in Cache
Address: 879 State: E
Address: 879 State: Not in Cache
Address: 879 State: Not in Cache
CPU2 Reads from Address: 561
Address: 561 State: E
Address: 561 State: Not in Cache
Address: 561 State: Not in Cache
Address: 561 State: E
Address: 561 State: Not in Cache
CPU3 Reads from Address: 109
Address: 109 State: E
Address: 109 State: Not in Cache
Address: 109 State: Not in Cache
Address: 109 State: Not in Cache
Address: 109 State: E

=====================Simulation Loop #98=====================
CPU0 Reads from Address: 753
Address: 753 State: E
Address: 753 State: E
Address: 753 State: Not in Cache
Address: 753 State: Not in Cache
Address: 753 State: Not in Cache
CPU1 Reads from Address: 785
Address: 785 State: S
Address: 785 State: Not in Cache
Address: 785 State: S
Address: 785 State: M
Address: 785 State: Not in Cache
CPU2 Writes to Address: 801
Address: 801 State: Not in Cache
Address: 801 State: Not in Cache
Address: 801 State: M
Address: 801 State: Not in Cache
CPU3 Writes to Address: 6
Address: 6 State: Not in Cache
Address: 6 State: E
Address: 6 State: Not in Cache
Address: 6 State: M

=====================Simulation Loop #99=====================
CPU0 Writes to Address: 460
Address: 460 State: M
Address: 460 State: Not in Cache
Address: 460 State: Not in Cache
Address: 460 State: E
CPU1 Writes to Address: 215
Address: 215 State: Not in Cache
Address: 215 State: M
Address: 215 State: Not in Cache
Address: 215 State: Not in Cache
CPU2 Reads from Address: 115
Address: 115 State: E
Address: 115 State: Not in Cache
Address: 115 State: Not in Cache
Address: 115 State: E
Address: 115 State: Not in Cache
CPU3 Reads from Address: 488
Address: 488 State: E
Address: 488 State: Not in Cache
Address: 488 State: Not in Cache
Address: 488 State: Not in Cache
Address: 488 State: E

=====================Simulation Loop #100=====================
CPU0 Reads from Address: 573
Address: 573 State: E
Address: 573 State: E
Address: 573 State: Not in Cache
Address: 573 State: Not in Cache
Address: 573 State: Not in Cache
CPU1 Reads from Address: 2
Address: 2 State: S
Address: 2 State: M
Address: 2 State: S
Address: 2 State: Not in Cache
Address: 2 State: Not in Cache
CPU2 Writes to Address: 275
Address: 275 State: Not in Cache
Address: 275 State: Not in Cache
Address: 275 State: M
Address: 275 State: Not in Cache
CPU3 Writes to Address: 306
Address: 306 State: Not in Cache
Address: 306 State: Not in Cache
Address: 306 State: Not in Cache
Address: 306 State: M

=====================Simulation Loop #101=====================
CPU0 Reads from Address: 193
Address: 193 State: E
Address: 193 State: E
Address: 193 State: Not in Cache
Address: 193 State: Not in Cache
Address: 193 State: Not in Cache
CPU1 Writes to Address: 739
Address: 739 State: Not in Cache
Address: 739 State: M
Address: 739 State: Not in Cache
Address: 739 State: E
CPU2 Writes to Address: 283
Address: 283 State: Not in Cache
Address: 283 State: Not in Cache
Address: 283 State: M
Address: 283 State: Not in Cache
CPU3 Reads from Address: 706
Address: 706 State: Not in Cache
Address: 706 State: Not in Cache
Address: 706 State: Not in Cache
Address: 706 State: E

=====================Simulation Loop #102=====================
CPU0 Reads from Address: 603
Address: 603 State: E
Address: 603 State: E
Address: 603 State: Not in Cache
Address: 603 State: E
Address: 603 State: Not in Cache
CPU1 Writes to Address: 125
Address: 125 State: Not in Cache
Address: 125 State: M
Address: 125 State: Not in Cache
Address: 125 State: Not in Cache
CPU2 Writes to Address: 862
Address: 862 State: Not in Cache
Address: 862 State: Not in Cache
Address: 862 State: M
Address: 862 State: Not in Cache
CPU3 Reads from Address: 497
Address: 497 State: E
Address: 497 State: Not in Cache
Address: 497 State: Not in Cache
Address: 497 State: Not in Cache
Address: 497 State: E

=====================Simulation Loop #103=====================
CPU0 Reads from Address: 705
Address: 705 State: S
Address: 705 State: S
Address: 705 State: M
Address: 705 State: Not in Cache
Address: 705 State: Not in Cache
CPU1 Writes to Address: 115
Address: 115 State: Not in Cache
Address: 115 State: M
Address: 115 State: E
Address: 115 State: Not in Cache
CPU2 Writes to Address: 757
Address: 757 State: Not in Cache
Address: 757 State: M
Address: 757 State: M
Address: 757 State: Not in Cache
CPU3 Writes to Address: 659
Address: 659 State: Not in Cache
Address: 659 State: Not in Cache
Address: 659 State: Not in Cache
Address: 659 State: M

=====================Simulation Loop #104=====================
CPU0 Writes to Address: 669
Address: 669 State: M
Address: 669 State: Not in Cache
Address: 669 State: E
Address: 669 State: Not in Cache
CPU1 Writes to Address: 945
Address: 945 State: Not in Cache
Address: 945 State: M
Address: 945 State: Not in Cache
Address: 945 State: Not in Cache
CPU2 Writes to Address: 838
Address: 838 State: M
Address: 838 State: Not in Cache
Address: 838 State: M
Address: 838 State: Not in Cache
CPU3 Reads from Address: 637
Address: 637 State: E
Address: 637 State: Not in Cache
Address: 637 State: Not in Cache
Address: 637 State: Not in Cache
Address: 637 State: E

=====================Simulation Loop #105=====================
CPU0 Writes to Address: 195
Address: 195 State: M
Address: 195 State: Not in Cache
Address: 195 State: Not in Cache
Address: 195 State: Not in Cache
CPU1 Reads from Address: 75
Address: 75 State: E
Address: 75 State: Not in Cache
Address: 75 State: E
Address: 75 State: Not in Cache
Address: 75 State: Not in Cache
CPU2 Writes to Address: 384
Address: 384 State: Not in Cache
Address: 384 State: Not in Cache
Address: 384 State: M
Address: 384 State: Not in Cache
CPU3 Writes to Address: 853
Address: 853 State: Not in Cache
Address: 853 State: Not in Cache
Address: 853 State: Not in Cache
Address: 853 State: M

=====================Simulation Loop #106=====================
CPU0 Reads from Address: 217
Address: 217 State: E
Address: 217 State: E
Address: 217 State: Not in Cache
Address: 217 State: Not in Cache
Address: 217 State: Not in Cache
CPU1 Reads from Address: 303
Address: 303 State: E
Address: 303 State: Not in Cache
Address: 303 State: E
Address: 303 State: Not in Cache
Address: 303 State: Not in Cache
CPU2 Writes to Address: 93
Address: 93 State: Not in Cache
Address: 93 State: Not in Cache
Address: 93 State: M
Address: 93 State: Not in Cache
CPU3 Reads from Address: 48
Address: 48 State: E
Address: 48 State: Not in Cache
Address: 48 State: Not in Cache
Address: 48 State: Not in Cache
Address: 48 State: E

=====================Simulation Loop #107=====================
CPU0 Reads from Address: 382
Address: 382 State: E
Address: 382 State: E
Address: 382 State: Not in Cache
Address: 382 State: Not in Cache
Address: 382 State: Not in Cache
CPU1 Reads from Address: 188
Address: 188 State: E
Address: 188 State: Not in Cache
Address: 188 State: E
Address: 188 State: Not in Cache
Address: 188 State: Not in Cache
CPU2 Writes to Address: 976
Address: 976 State: Not in Cache
Address: 976 State: Not in Cache
Address: 976 State: M
Address: 976 State: Not in Cache
CPU3 Reads from Address: 249
Address: 249 State: E
Address: 249 State: Not in Cache
Address: 249 State: Not in Cache
Address: 249 State: Not in Cache
Address: 249 State: E

=====================Simulation Loop #108=====================
CPU0 Reads from Address: 57
Address: 57 State: E
Address: 57 State: E
Address: 57 State: Not in Cache
Address: 57 State: Not in Cache
Address: 57 State: Not in Cache
CPU1 Writes to Address: 676
Address: 676 State: Not in Cache
Address: 676 State: M
Address: 676 State: Not in Cache
Address: 676 State: Not in Cache
CPU2 Reads from Address: 363
Address: 363 State: Not in Cache
Address: 363 State: Not in Cache
Address: 363 State: E
Address: 363 State: Not in Cache
CPU3 Writes to Address: 337
Address: 337 State: Not in Cache
Address: 337 State: Not in Cache
Address: 337 State: Not in Cache
Address: 337 State: M

=====================Simulation Loop #109=====================
CPU0 Reads from Address: 311
Address: 311 State: M
Address: 311 State: E
Address: 311 State: M
Address: 311 State: M
CPU1 Reads from Address: 570
Address: 570 State: S
Address: 570 State: Not in Cache
Address: 570 State: S
Address: 570 State: M
Address: 570 State: S
CPU2 Writes to Address: 796
Address: 796 State: Not in Cache
Address: 796 State: Not in Cache
Address: 796 State: M
Address: 796 State: Not in Cache
CPU3 Reads from Address: 567
Address: 567 State: Not in Cache
Address: 567 State: Not in Cache
Address: 567 State: Not in Cache
Address: 567 State: M

=====================Simulation Loop #110=====================
CPU0 Writes to Address: 10
Address: 10 State: M
Address: 10 State: Not in Cache
Address: 10 State: Not in Cache
Address: 10 State: Not in Cache
CPU1 Writes to Address: 1009
Address: 1009 State: Not in Cache
Address: 1009 State: M
Address: 1009 State: Not in Cache
Address: 1009 State: Not in Cache
CPU2 Reads from Address: 991
Address: 991 State: Not in Cache
Address: 991 State: Not in Cache
Address: 991 State: M
Address: 991 State: Not in Cache
CPU3 Writes to Address: 659
Address: 659 State: Not in Cache
Address: 659 State: Not in Cache
Address: 659 State: Not in Cache
Address: 659 State: M

=====================Simulation Loop #111=====================
CPU0 Reads from Address: 130
Address: 130 State: E
Address: 130 State: E
Address: 130 State: Not in Cache
Address: 130 State: Not in Cache
Address: 130 State: Not in Cache
CPU1 Reads from Address: 161
Address: 161 State: E
Address: 161 State: Not in Cache
Address: 161 State: E
Address: 161 State: Not in Cache
Address: 161 State: Not in Cache
CPU2 Writes to Address: 386
Address: 386 State: Not in Cache
Address: 386 State: Not in Cache
Address: 386 State: M
Address: 386 State: Not in Cache
CPU3 Reads from Address: 451
Address: 451 State: E
Address: 451 State: Not in Cache
Address: 451 State: Not in Cache
Address: 451 State: Not in Cache
Address: 451 State: E

=====================Simulation Loop #112=====================
CPU0 Writes to Address: 277
Address: 277 State: M
Address: 277 State: M
Address: 277 State: Not in Cache
Address: 277 State: Not in Cache
CPU1 Writes to Address: 702
Address: 702 State: Not in Cache
Address: 702 State: M
Address: 702 State: Not in Cache
Address: 702 State: Not in Cache
CPU2 Reads from Address: 316
Address: 316 State: E
Address: 316 State: E
Address: 316 State: Not in Cache
Address: 316 State: E
Address: 316 State: Not in Cache
CPU3 Reads from Address: 338
Address: 338 State: E
Address: 338 State: Not in Cache
Address: 338 State: Not in Cache
Address: 338 State: Not in Cache
Address: 338 State: E

=====================Simulation Loop #113=====================
CPU0 Reads from Address: 843
Address: 843 State: S
Address: 843 State: S
Address: 843 State: Not in Cache
Address: 843 State: M
Address: 843 State: S
CPU1 Writes to Address: 168
Address: 168 State: Not in Cache
Address: 168 State: M
Address: 168 State: Not in Cache
Address: 168 State: M
CPU2 Reads from Address: 189
Address: 189 State: Not in Cache
Address: 189 State: Not in Cache
Address: 189 State: E
Address: 189 State: Not in Cache
CPU3 Reads from Address: 100
Address: 100 State: S
Address: 100 State: Not in Cache
Address: 100 State: E
Address: 100 State: M
Address: 100 State: S

=====================Simulation Loop #114=====================
CPU0 Reads from Address: 204
Address: 204 State: E
Address: 204 State: E
Address: 204 State: Not in Cache
Address: 204 State: Not in Cache
Address: 204 State: Not in Cache
CPU1 Writes to Address: 596
Address: 596 State: Not in Cache
Address: 596 State: M
Address: 596 State: Not in Cache
Address: 596 State: E
CPU2 Reads from Address: 298
Address: 298 State: E
Address: 298 State: Not in Cache
Address: 298 State: Not in Cache
Address: 298 State: E
Address: 298 State: Not in Cache
CPU3 Reads from Address: 718
Address: 718 State: E
Address: 718 State: Not in Cache
Address: 718 State: Not in Cache
Address: 718 State: Not in Cache
Address: 718 State: E

=====================Simulation Loop #115=====================
CPU0 Writes to Address: 1020
Address: 1020 State: M
Address: 1020 State: Not in Cache
Address: 1020 State: Not in Cache
Address: 1020 State: Not in Cache
CPU1 Reads from Address: 131
Address: 131 State: E
Address: 131 State: Not in Cache
Address: 131 State: E
Address: 131 State: Not in Cache
Address: 131 State: Not in Cache
CPU2 Reads from Address: 350
Address: 350 State: E
Address: 350 State: Not in Cache
Address: 350 State: Not in Cache
Address: 350 State: E
Address: 350 State: Not in Cache
CPU3 Reads from Address: 710
Address: 710 State: E
Address: 710 State: Not in Cache
Address: 710 State: Not in Cache
Address: 710 State: Not in Cache
Address: 710 State: E

=====================Simulation Loop #116=====================
CPU0 Writes to Address: 863
Address: 863 State: M
Address: 863 State: Not in Cache
Address: 863 State: Not in Cache
Address: 863 State: M
CPU1 Reads from Address: 149
Address: 149 State: S
Address: 149 State: Not in Cache
Address: 149 State: S
Address: 149 State: M
Address: 149 State: M
CPU2 Writes to Address: 952
Address: 952 State: Not in Cache
Address: 952 State: Not in Cache
Address: 952 State: M
Address: 952 State: Not in Cache
CPU3 Writes to Address: 512
Address: 512 State: Not in Cache
Address: 512 State: M
Address: 512 State: Not in Cache
Address: 512 State: M

=====================Simulation Loop #117=====================
CPU0 Writes to Address: 423
Address: 423 State: M
Address: 423 State: Not in Cache
Address: 423 State: Not in Cache
Address: 423 State: Not in Cache
CPU1 Writes to Address: 458
Address: 458 State: Not in Cache
Address: 458 State: M
Address: 458 State: Not in Cache
Address: 458 State: Not in Cache
CPU2 Reads from Address: 160
Address: 160 State: S
Address: 160 State: Not in Cache
Address: 160 State: M
Address: 160 State: S
Address: 160 State: Not in Cache
CPU3 Reads from Address: 563
Address: 563 State: E
Address: 563 State: Not in Cache
Address: 563 State: Not in Cache
Address: 563 State: E
Address: 563 State: E

=====================Simulation Loop #118=====================
CPU0 Reads from Address: 629
Address: 629 State: E
Address: 629 State: E
Address: 629 State: Not in Cache
Address: 629 State: Not in Cache
Address: 629 State: Not in Cache
CPU1 Writes to Address: 324
Address: 324 State: Not in Cache
Address: 324 State: M
Address: 324 State: Not in Cache
Address: 324 State: M
CPU2 Writes to Address: 308
Address: 308 State: Not in Cache
Address: 308 State: Not in Cache
Address: 308 State: M
Address: 308 State: Not in Cache
CPU3 Writes to Address: 711
Address: 711 State: Not in Cache
Address: 711 State: Not in Cache
Address: 711 State: Not in Cache
Address: 711 State: M

=====================Simulation Loop #119=====================
CPU0 Reads from Address: 671
Address: 671 State: E
Address: 671 State: E
Address: 671 State: Not in Cache
Address: 671 State: Not in Cache
Address: 671 State: Not in Cache
CPU1 Writes to Address: 574
Address: 574 State: Not in Cache
Address: 574 State: M
Address: 574 State: Not in Cache
Address: 574 State: Not in Cache
CPU2 Reads from Address: 870
Address: 870 State: E
Address: 870 State: Not in Cache
Address: 870 State: Not in Cache
Address: 870 State: E
Address: 870 State: Not in Cache
CPU3 Writes to Address: 812
Address: 812 State: M
Address: 812 State: Not in Cache
Address: 812 State: Not in Cache
Address: 812 State: M

=====================Simulation Loop #120=====================
CPU0 Writes to Address: 80
Address: 80 State: M
Address: 80 State: Not in Cache
Address: 80 State: Not in Cache
Address: 80 State: M
CPU1 Writes to Address: 13
Address: 13 State: Not in Cache
Address: 13 State: M
Address: 13 State: Not in Cache
Address: 13 State: Not in Cache
CPU2 Writes to Address: 950
Address: 950 State: Not in Cache
Address: 950 State: Not in Cache
Address: 950 State: M
Address: 950 State: Not in Cache
CPU3 Writes to Address: 662
Address: 662 State: Not in Cache
Address: 662 State: Not in Cache
Address: 662 State: Not in Cache
Address: 662 State: M

=====================Simulation Loop #121=====================
CPU0 Writes to Address: 342
Address: 342 State: M
Address: 342 State: Not in Cache
Address: 342 State: Not in Cache
Address: 342 State: M
CPU1 Writes to Address: 179
Address: 179 State: Not in Cache
Address: 179 State: M
Address: 179 State: Not in Cache
Address: 179 State: Not in Cache
CPU2 Reads from Address: 272
Address: 272 State: E
Address: 272 State: Not in Cache
Address: 272 State: Not in Cache
Address: 272 State: E
Address: 272 State: Not in Cache
CPU3 Writes to Address: 826
Address: 826 State: Not in Cache
Address: 826 State: Not in Cache
Address: 826 State: Not in Cache
Address: 826 State: M

=====================Simulation Loop #122=====================
CPU0 Reads from Address: 389
Address: 389 State: E
Address: 389 State: Not in Cache
Address: 389 State: M
Address: 389 State: Not in Cache
CPU1 Writes to Address: 283
Address: 283 State: Not in Cache
Address: 283 State: M
Address: 283 State: M
Address: 283 State: Not in Cache
CPU2 Reads from Address: 204
Address: 204 State: E
Address: 204 State: E
Address: 204 State: Not in Cache
Address: 204 State: E
Address: 204 State: Not in Cache
CPU3 Writes to Address: 146
Address: 146 State: Not in Cache
Address: 146 State: Not in Cache
Address: 146 State: Not in Cache
Address: 146 State: M

=====================Simulation Loop #123=====================
CPU0 Reads from Address: 242
Address: 242 State: E
Address: 242 State: E
Address: 242 State: Not in Cache
Address: 242 State: Not in Cache
Address: 242 State: Not in Cache
CPU1 Reads from Address: 842
Address: 842 State: E
Address: 842 State: Not in Cache
Address: 842 State: E
Address: 842 State: Not in Cache
Address: 842 State: Not in Cache
CPU2 Reads from Address: 609
Address: 609 State: E
Address: 609 State: Not in Cache
Address: 609 State: Not in Cache
Address: 609 State: E
Address: 609 State: Not in Cache
CPU3 Reads from Address: 405
Address: 405 State: S
Address: 405 State: Not in Cache
Address: 405 State: M
Address: 405 State: Not in Cache
Address: 405 State: S

=====================Simulation Loop #124=====================
CPU0 Reads from Address: 381
Address: 381 State: S
Address: 381 State: S
Address: 381 State: Not in Cache
Address: 381 State: M
Address: 381 State: Not in Cache
CPU1 Writes to Address: 463
Address: 463 State: Not in Cache
Address: 463 State: M
Address: 463 State: Not in Cache
Address: 463 State: Not in Cache
CPU2 Reads from Address: 141
Address: 141 State: E
Address: 141 State: Not in Cache
Address: 141 State: E
Address: 141 State: E
Address: 141 State: Not in Cache
CPU3 Writes to Address: 861
Address: 861 State: Not in Cache
Address: 861 State: Not in Cache
Address: 861 State: M
Address: 861 State: M

=====================Simulation Loop #125=====================
CPU0 Reads from Address: 10
Address: 10 State: M
Address: 10 State: Not in Cache
Address: 10 State: Not in Cache
Address: 10 State: Not in Cache
CPU1 Reads from Address: 820
Address: 820 State: E
Address: 820 State: Not in Cache
Address: 820 State: E
Address: 820 State: Not in Cache
Address: 820 State: Not in Cache
CPU2 Reads from Address: 784
Address: 784 State: E
Address: 784 State: Not in Cache
Address: 784 State: Not in Cache
Address: 784 State: E
Address: 784 State: Not in Cache
CPU3 Writes to Address: 529
Address: 529 State: Not in Cache
Address: 529 State: Not in Cache
Address: 529 State: Not in Cache
Address: 529 State: M

=====================Simulation Loop #126=====================
CPU0 Reads from Address: 381
Address: 381 State: S
Address: 381 State: Not in Cache
Address: 381 State: M
Address: 381 State: Not in Cache
CPU1 Writes to Address: 646
Address: 646 State: Not in Cache
Address: 646 State: M
Address: 646 State: M
Address: 646 State: Not in Cache
CPU2 Reads from Address: 1013
Address: 1013 State: E
Address: 1013 State: Not in Cache
Address: 1013 State: Not in Cache
Address: 1013 State: E
Address: 1013 State: Not in Cache
CPU3 Reads from Address: 105
Address: 105 State: S
Address: 105 State: Not in Cache
Address: 105 State: Not in Cache
Address: 105 State: M
Address: 105 State: S

=====================Simulation Loop #127=====================
CPU0 Writes to Address: 544
Address: 544 State: M
Address: 544 State: Not in Cache
Address: 544 State: Not in Cache
Address: 544 State: Not in Cache
CPU1 Reads from Address: 128
Address: 128 State: E
Address: 128 State: E
Address: 128 State: E
Address: 128 State: Not in Cache
Address: 128 State: Not in Cache
CPU2 Writes to Address: 694
Address: 694 State: Not in Cache
Address: 694 State: Not in Cache
Address: 694 State: M
Address: 694 State: Not in Cache
CPU3 Reads from Address: 273
Address: 273 State: E
Address: 273 State: Not in Cache
Address: 273 State: Not in Cache
Address: 273 State: Not in Cache
Address: 273 State: E

=====================Simulation Loop #128=====================
CPU0 Reads from Address: 926
Address: 926 State: E
Address: 926 State: E
Address: 926 State: Not in Cache
Address: 926 State: Not in Cache
Address: 926 State: Not in Cache
CPU1 Reads from Address: 532
Address: 532 State: E
Address: 532 State: Not in Cache
Address: 532 State: E
Address: 532 State: Not in Cache
Address: 532 State: Not in Cache
CPU2 Reads from Address: 777
Address: 777 State: E
Address: 777 State: Not in Cache
Address: 777 State: Not in Cache
Address: 777 State: E
Address: 777 State: Not in Cache
CPU3 Reads from Address: 980
Address: 980 State: E
Address: 980 State: Not in Cache
Address: 980 State: Not in Cache
Address: 980 State: Not in Cache
Address: 980 State: E

=====================Simulation Loop #129=====================
CPU0 Writes to Address: 295
Address: 295 State: M
Address: 295 State: Not in Cache
Address: 295 State: Not in Cache
Address: 295 State: Not in Cache
CPU1 Writes to Address: 18
Address: 18 State: Not in Cache
Address: 18 State: M
Address: 18 State: Not in Cache
Address: 18 State: Not in Cache
CPU2 Reads from Address: 976
Address: 976 State: Not in Cache
Address: 976 State: Not in Cache
Address: 976 State: M
Address: 976 State: Not in Cache
CPU3 Writes to Address: 486
Address: 486 State: Not in Cache
Address: 486 State: Not in Cache
Address: 486 State: Not in Cache
Address: 486 State: M

=====================Simulation Loop #130=====================
CPU0 Reads from Address: 878
Address: 878 State: E
Address: 878 State: E
Address: 878 State: Not in Cache
Address: 878 State: Not in Cache
Address: 878 State: Not in Cache
CPU1 Reads from Address: 310
Address: 310 State: E
Address: 310 State: Not in Cache
Address: 310 State: E
Address: 310 State: Not in Cache
Address: 310 State: Not in Cache
CPU2 Reads from Address: 975
Address: 975 State: E
Address: 975 State: Not in Cache
Address: 975 State: Not in Cache
Address: 975 State: E
Address: 975 State: Not in Cache
CPU3 Reads from Address: 44
Address: 44 State: E
Address: 44 State: Not in Cache
Address: 44 State: Not in Cache
Address: 44 State: Not in Cache
Address: 44 State: E

=====================Simulation Loop #131=====================
CPU0 Writes to Address: 407
Address: 407 State: M
Address: 407 State: M
Address: 407 State: Not in Cache
Address: 407 State: Not in Cache
CPU1 Reads from Address: 626
Address: 626 State: E
Address: 626 State: Not in Cache
Address: 626 State: E
Address: 626 State: Not in Cache
Address: 626 State: Not in Cache
CPU2 Writes to Address: 82
Address: 82 State: Not in Cache
Address: 82 State: Not in Cache
Address: 82 State: M
Address: 82 State: Not in Cache
CPU3 Writes to Address: 180
Address: 180 State: Not in Cache
Address: 180 State: Not in Cache
Address: 180 State: Not in Cache
Address: 180 State: M

=====================Simulation Loop #132=====================
CPU0 Writes to Address: 360
Address: 360 State: M
Address: 360 State: Not in Cache
Address: 360 State: Not in Cache
Address: 360 State: Not in Cache
CPU1 Reads from Address: 762
Address: 762 State: E
Address: 762 State: Not in Cache
Address: 762 State: E
Address: 762 State: Not in Cache
Address: 762 State: Not in Cache
CPU2 Writes to Address: 199
Address: 199 State: Not in Cache
Address: 199 State: E
Address: 199 State: M
Address: 199 State: Not in Cache
CPU3 Reads from Address: 730
Address: 730 State: E
Address: 730 State: Not in Cache
Address: 730 State: Not in Cache
Address: 730 State: Not in Cache
Address: 730 State: E

=====================Simulation Loop #133=====================
CPU0 Reads from Address: 103
Address: 103 State: E
Address: 103 State: E
Address: 103 State: Not in Cache
Address: 103 State: Not in Cache
Address: 103 State: Not in Cache
CPU1 Reads from Address: 126
Address: 126 State: E
Address: 126 State: Not in Cache
Address: 126 State: E
Address: 126 State: Not in Cache
Address: 126 State: Not in Cache
CPU2 Writes to Address: 305
Address: 305 State: M
Address: 305 State: Not in Cache
Address: 305 State: M
Address: 305 State: Not in Cache
CPU3 Reads from Address: 1020
Address: 1020 State: S
Address: 1020 State: M
Address: 1020 State: Not in Cache
Address: 1020 State: Not in Cache
Address: 1020 State: S

=====================Simulation Loop #134=====================
CPU0 Reads from Address: 870
Address: 870 State: E
Address: 870 State: E
Address: 870 State: Not in Cache
Address: 870 State: E
Address: 870 State: Not in Cache
CPU1 Reads from Address: 868
Address: 868 State: E
Address: 868 State: Not in Cache
Address: 868 State: E
Address: 868 State: Not in Cache
Address: 868 State: Not in Cache
CPU2 Reads from Address: 97
Address: 97 State: E
Address: 97 State: Not in Cache
Address: 97 State: E
Address: 97 State: E
Address: 97 State: E
CPU3 Reads from Address: 124
Address: 124 State: E
Address: 124 State: Not in Cache
Address: 124 State: Not in Cache
Address: 124 State: Not in Cache
Address: 124 State: E

=====================Simulation Loop #135=====================
CPU0 Writes to Address: 54
Address: 54 State: M
Address: 54 State: Not in Cache
Address: 54 State: Not in Cache
Address: 54 State: Not in Cache
CPU1 Reads from Address: 581
Address: 581 State: E
Address: 581 State: Not in Cache
Address: 581 State: E
Address: 581 State: Not in Cache
Address: 581 State: Not in Cache
CPU2 Writes to Address: 954
Address: 954 State: M
Address: 954 State: Not in Cache
Address: 954 State: M
Address: 954 State: Not in Cache
CPU3 Writes to Address: 51
Address: 51 State: Not in Cache
Address: 51 State: Not in Cache
Address: 51 State: Not in Cache
Address: 51 State: M

=====================Simulation Loop #136=====================
CPU0 Writes to Address: 454
Address: 454 State: M
Address: 454 State: Not in Cache
Address: 454 State: Not in Cache
Address: 454 State: Not in Cache
CPU1 Reads from Address: 891
Address: 891 State: S
Address: 891 State: Not in Cache
Address: 891 State: S
Address: 891 State: M
Address: 891 State: Not in Cache
CPU2 Reads from Address: 294
Address: 294 State: E
Address: 294 State: E
Address: 294 State: Not in Cache
Address: 294 State: E
Address: 294 State: Not in Cache
CPU3 Writes to Address: 1007
Address: 1007 State: Not in Cache
Address: 1007 State: Not in Cache
Address: 1007 State: Not in Cache
Address: 1007 State: M

=====================Simulation Loop #137=====================
CPU0 Reads from Address: 1000
Address: 1000 State: E
Address: 1000 State: E
Address: 1000 State: Not in Cache
Address: 1000 State: Not in Cache
Address: 1000 State: Not in Cache
CPU1 Writes to Address: 226
Address: 226 State: Not in Cache
Address: 226 State: M
Address: 226 State: Not in Cache
Address: 226 State: Not in Cache
CPU2 Reads from Address: 194
Address: 194 State: E
Address: 194 State: Not in Cache
Address: 194 State: Not in Cache
Address: 194 State: E
Address: 194 State: Not in Cache
CPU3 Reads from Address: 759
Address: 759 State: E
Address: 759 State: Not in Cache
Address: 759 State: Not in Cache
Address: 759 State: Not in Cache
Address: 759 State: E

=====================Simulation Loop #138=====================
CPU0 Writes to Address: 183
Address: 183 State: M
Address: 183 State: Not in Cache
Address: 183 State: Not in Cache
Address: 183 State: Not in Cache
CPU1 Reads from Address: 465
Address: 465 State: E
Address: 465 State: Not in Cache
Address: 465 State: E
Address: 465 State: Not in Cache
Address: 465 State: Not in Cache
CPU2 Writes to Address: 625
Address: 625 State: Not in Cache
Address: 625 State: Not in Cache
Address: 625 State: M
Address: 625 State: Not in Cache
CPU3 Writes to Address: 46
Address: 46 State: Not in Cache
Address: 46 State: Not in Cache
Address: 46 State: Not in Cache
Address: 46 State: M

=====================Simulation Loop #139=====================
CPU0 Writes to Address: 380
Address: 380 State: M
Address: 380 State: Not in Cache
Address: 380 State: Not in Cache
Address: 380 State: Not in Cache
CPU1 Writes to Address: 684
Address: 684 State: Not in Cache
Address: 684 State: M
Address: 684 State: Not in Cache
Address: 684 State: Not in Cache
CPU2 Writes to Address: 115
Address: 115 State: Not in Cache
Address: 115 State: M
Address: 115 State: M
Address: 115 State: Not in Cache
CPU3 Writes to Address: 57
Address: 57 State: E
Address: 57 State: Not in Cache
Address: 57 State: Not in Cache
Address: 57 State: M

=====================Simulation Loop #140=====================
CPU0 Reads from Address: 248
Address: 248 State: E
Address: 248 State: E
Address: 248 State: Not in Cache
Address: 248 State: Not in Cache
Address: 248 State: Not in Cache
CPU1 Reads from Address: 887
Address: 887 State: E
Address: 887 State: Not in Cache
Address: 887 State: E
Address: 887 State: Not in Cache
Address: 887 State: Not in Cache
CPU2 Reads from Address: 658
Address: 658 State: E
Address: 658 State: Not in Cache
Address: 658 State: Not in Cache
Address: 658 State: E
Address: 658 State: Not in Cache
CPU3 Writes to Address: 687
Address: 687 State: Not in Cache
Address: 687 State: Not in Cache
Address: 687 State: Not in Cache
Address: 687 State: M

=====================Simulation Loop #141=====================
CPU0 Writes to Address: 77
Address: 77 State: M
Address: 77 State: Not in Cache
Address: 77 State: Not in Cache
Address: 77 State: Not in Cache
CPU1 Writes to Address: 157
Address: 157 State: Not in Cache
Address: 157 State: M
Address: 157 State: Not in Cache
Address: 157 State: E
CPU2 Reads from Address: 923
Address: 923 State: E
Address: 923 State: Not in Cache
Address: 923 State: Not in Cache
Address: 923 State: E
Address: 923 State: Not in Cache
CPU3 Writes to Address: 173
Address: 173 State: Not in Cache
Address: 173 State: M
Address: 173 State: Not in Cache
Address: 173 State: M

=====================Simulation Loop #142=====================
CPU0 Reads from Address: 823
Address: 823 State: E
Address: 823 State: E
Address: 823 State: Not in Cache
Address: 823 State: Not in Cache
Address: 823 State: Not in Cache
CPU1 Reads from Address: 923
Address: 923 State: E
Address: 923 State: Not in Cache
Address: 923 State: E
Address: 923 State: E
Address: 923 State: Not in Cache
CPU2 Writes to Address: 597
Address: 597 State: Not in Cache
Address: 597 State: M
Address: 597 State: M
Address: 597 State: Not in Cache
CPU3 Writes to Address: 922
Address: 922 State: Not in Cache
Address: 922 State: Not in Cache
Address: 922 State: Not in Cache
Address: 922 State: M

=====================Simulation Loop #143=====================
CPU0 Writes to Address: 431
Address: 431 State: M
Address: 431 State: Not in Cache
Address: 431 State: Not in Cache
Address: 431 State: Not in Cache
CPU1 Writes to Address: 79
Address: 79 State: Not in Cache
Address: 79 State: M
Address: 79 State: Not in Cache
Address: 79 State: Not in Cache
CPU2 Writes to Address: 941
Address: 941 State: Not in Cache
Address: 941 State: Not in Cache
Address: 941 State: M
Address: 941 State: Not in Cache
CPU3 Writes to Address: 399
Address: 399 State: Not in Cache
Address: 399 State: Not in Cache
Address: 399 State: E
Address: 399 State: M

=====================Simulation Loop #144=====================
CPU0 Writes to Address: 368
Address: 368 State: M
Address: 368 State: Not in Cache
Address: 368 State: Not in Cache
Address: 368 State: Not in Cache
CPU1 Writes to Address: 119
Address: 119 State: Not in Cache
Address: 119 State: M
Address: 119 State: Not in Cache
Address: 119 State: Not in Cache
CPU2 Writes to Address: 658
Address: 658 State: Not in Cache
Address: 658 State: Not in Cache
Address: 658 State: M
Address: 658 State: Not in Cache
CPU3 Reads from Address: 939
Address: 939 State: E
Address: 939 State: Not in Cache
Address: 939 State: E
Address: 939 State: Not in Cache
Address: 939 State: E

=====================Simulation Loop #145=====================
CPU0 Reads from Address: 164
Address: 164 State: E
Address: 164 State: E
Address: 164 State: Not in Cache
Address: 164 State: Not in Cache
Address: 164 State: Not in Cache
CPU1 Reads from Address: 574
Address: 574 State: Not in Cache
Address: 574 State: M
Address: 574 State: Not in Cache
Address: 574 State: Not in Cache
CPU2 Writes to Address: 880
Address: 880 State: Not in Cache
Address: 880 State: Not in Cache
Address: 880 State: M
Address: 880 State: Not in Cache
CPU3 Writes to Address: 242
Address: 242 State: E
Address: 242 State: Not in Cache
Address: 242 State: Not in Cache
Address: 242 State: M

=====================Simulation Loop #146=====================
CPU0 Writes to Address: 149
Address: 149 State: M
Address: 149 State: S
Address: 149 State: M
Address: 149 State: M
CPU1 Writes to Address: 201
Address: 201 State: Not in Cache
Address: 201 State: M
Address: 201 State: Not in Cache
Address: 201 State: Not in Cache
CPU2 Writes to Address: 445
Address: 445 State: Not in Cache
Address: 445 State: Not in Cache
Address: 445 State: M
Address: 445 State: Not in Cache
CPU3 Writes to Address: 237
Address: 237 State: Not in Cache
Address: 237 State: Not in Cache
Address: 237 State: M
Address: 237 State: M

=====================Simulation Loop #147=====================
CPU0 Writes to Address: 261
Address: 261 State: M
Address: 261 State: Not in Cache
Address: 261 State: Not in Cache
Address: 261 State: Not in Cache
CPU1 Writes to Address: 632
Address: 632 State: Not in Cache
Address: 632 State: M
Address: 632 State: Not in Cache
Address: 632 State: Not in Cache
CPU2 Writes to Address: 383
Address: 383 State: M
Address: 383 State: Not in Cache
Address: 383 State: M
Address: 383 State: Not in Cache
CPU3 Writes to Address: 786
Address: 786 State: E
Address: 786 State: Not in Cache
Address: 786 State: Not in Cache
Address: 786 State: M

=====================Simulation Loop #148=====================
CPU0 Reads from Address: 680
Address: 680 State: E
Address: 680 State: E
Address: 680 State: E
Address: 680 State: Not in Cache
Address: 680 State: Not in Cache
CPU1 Reads from Address: 724
Address: 724 State: E
Address: 724 State: Not in Cache
Address: 724 State: E
Address: 724 State: Not in Cache
Address: 724 State: Not in Cache
CPU2 Writes to Address: 581
Address: 581 State: Not in Cache
Address: 581 State: E
Address: 581 State: M
Address: 581 State: Not in Cache
CPU3 Reads from Address: 327
Address: 327 State: E
Address: 327 State: Not in Cache
Address: 327 State: E
Address: 327 State: Not in Cache
Address: 327 State: E

=====================Simulation Loop #149=====================
CPU0 Writes to Address: 119
Address: 119 State: M
Address: 119 State: M
Address: 119 State: Not in Cache
Address: 119 State: Not in Cache
CPU1 Reads from Address: 881
Address: 881 State: Not in Cache
Address: 881 State: M
Address: 881 State: Not in Cache
Address: 881 State: Not in Cache
CPU2 Reads from Address: 738
Address: 738 State: S
Address: 738 State: M
Address: 738 State: Not in Cache
Address: 738 State: S
Address: 738 State: Not in Cache
CPU3 Reads from Address: 512
Address: 512 State: Not in Cache
Address: 512 State: M
Address: 512 State: Not in Cache
Address: 512 State: M

=====================Simulation Loop #150=====================
CPU0 Reads from Address: 104
Address: 104 State: E
Address: 104 State: E
Address: 104 State: E
Address: 104 State: Not in Cache
Address: 104 State: Not in Cache
CPU1 Reads from Address: 111
Address: 111 State: S
Address: 111 State: M
Address: 111 State: S
Address: 111 State: Not in Cache
Address: 111 State: Not in Cache
CPU2 Reads from Address: 430
Address: 430 State: E
Address: 430 State: Not in Cache
Address: 430 State: Not in Cache
Address: 430 State: E
Address: 430 State: Not in Cache
CPU3 Writes to Address: 469
Address: 469 State: Not in Cache
Address: 469 State: Not in Cache
Address: 469 State: Not in Cache
Address: 469 State: M

=====================Simulation Loop #151=====================
CPU0 Reads from Address: 307
Address: 307 State: E
Address: 307 State: E
Address: 307 State: Not in Cache
Address: 307 State: Not in Cache
Address: 307 State: Not in Cache
CPU1 Reads from Address: 887
Address: 887 State: Not in Cache
Address: 887 State: E
Address: 887 State: Not in Cache
Address: 887 State: Not in Cache
CPU2 Writes to Address: 559
Address: 559 State: Not in Cache
Address: 559 State: Not in Cache
Address: 559 State: M
Address: 559 State: Not in Cache
CPU3 Writes to Address: 716
Address: 716 State: Not in Cache
Address: 716 State: Not in Cache
Address: 716 State: Not in Cache
Address: 716 State: M

=====================Simulation Loop #152=====================
CPU0 Reads from Address: 453
Address: 453 State: E
Address: 453 State: E
Address: 453 State: Not in Cache
Address: 453 State: Not in Cache
Address: 453 State: Not in Cache
CPU1 Reads from Address: 428
Address: 428 State: E
Address: 428 State: Not in Cache
Address: 428 State: E
Address: 428 State: Not in Cache
Address: 428 State: Not in Cache
CPU2 Reads from Address: 558
Address: 558 State: E
Address: 558 State: Not in Cache
Address: 558 State: Not in Cache
Address: 558 State: E
Address: 558 State: Not in Cache
CPU3 Writes to Address: 1005
Address: 1005 State: Not in Cache
Address: 1005 State: Not in Cache
Address: 1005 State: Not in Cache
Address: 1005 State: M

=====================Simulation Loop #153=====================
CPU0 Reads from Address: 297
Address: 297 State: E
Address: 297 State: E
Address: 297 State: Not in Cache
Address: 297 State: Not in Cache
Address: 297 State: Not in Cache
CPU1 Writes to Address: 337
Address: 337 State: Not in Cache
Address: 337 State: M
Address: 337 State: Not in Cache
Address: 337 State: M
CPU2 Writes to Address: 344
Address: 344 State: M
Address: 344 State: Not in Cache
Address: 344 State: M
Address: 344 State: Not in Cache
CPU3 Reads from Address: 467
Address: 467 State: E
Address: 467 State: Not in Cache
Address: 467 State: Not in Cache
Address: 467 State: Not in Cache
Address: 467 State: E

=====================Simulation Loop #154=====================
CPU0 Reads from Address: 907
Address: 907 State: E
Address: 907 State: E
Address: 907 State: Not in Cache
Address: 907 State: Not in Cache
Address: 907 State: Not in Cache
CPU1 Reads from Address: 61
Address: 61 State: E
Address: 61 State: Not in Cache
Address: 61 State: E
Address: 61 State: Not in Cache
Address: 61 State: Not in Cache
CPU2 Writes to Address: 214
Address: 214 State: Not in Cache
Address: 214 State: Not in Cache
Address: 214 State: M
Address: 214 State: Not in Cache
CPU3 Reads from Address: 603
Address: 603 State: E
Address: 603 State: E
Address: 603 State: Not in Cache
Address: 603 State: E
Address: 603 State: E

=====================Simulation Loop #155=====================
CPU0 Writes to Address: 836
Address: 836 State: M
Address: 836 State: Not in Cache
Address: 836 State: Not in Cache
Address: 836 State: Not in Cache
CPU1 Writes to Address: 272
Address: 272 State: Not in Cache
Address: 272 State: M
Address: 272 State: E
Address: 272 State: Not in Cache
CPU2 Reads from Address: 721
Address: 721 State: E
Address: 721 State: Not in Cache
Address: 721 State: Not in Cache
Address: 721 State: E
Address: 721 State: Not in Cache
CPU3 Writes to Address: 815
Address: 815 State: Not in Cache
Address: 815 State: Not in Cache
Address: 815 State: Not in Cache
Address: 815 State: M

=====================Simulation Loop #156=====================
CPU0 Writes to Address: 256
Address: 256 State: M
Address: 256 State: Not in Cache
Address: 256 State: Not in Cache
Address: 256 State: Not in Cache
CPU1 Writes to Address: 647
Address: 647 State: Not in Cache
Address: 647 State: M
Address: 647 State: Not in Cache
Address: 647 State: Not in Cache
CPU2 Writes to Address: 269
Address: 269 State: Not in Cache
Address: 269 State: Not in Cache
Address: 269 State: M
Address: 269 State: Not in Cache
CPU3 Writes to Address: 264
Address: 264 State: Not in Cache
Address: 264 State: Not in Cache
Address: 264 State: Not in Cache
Address: 264 State: M

=====================Simulation Loop #157=====================
CPU0 Reads from Address: 490
Address: 490 State: E
Address: 490 State: E
Address: 490 State: Not in Cache
Address: 490 State: Not in Cache
Address: 490 State: E
CPU1 Writes to Address: 661
Address: 661 State: Not in Cache
Address: 661 State: M
Address: 661 State: Not in Cache
Address: 661 State: Not in Cache
CPU2 Reads from Address: 265
Address: 265 State: E
Address: 265 State: Not in Cache
Address: 265 State: Not in Cache
Address: 265 State: E
Address: 265 State: Not in Cache
CPU3 Writes to Address: 432
Address: 432 State: Not in Cache
Address: 432 State: E
Address: 432 State: Not in Cache
Address: 432 State: M

=====================Simulation Loop #158=====================
CPU0 Writes to Address: 247
Address: 247 State: M
Address: 247 State: Not in Cache
Address: 247 State: Not in Cache
Address: 247 State: E
CPU1 Writes to Address: 142
Address: 142 State: Not in Cache
Address: 142 State: M
Address: 142 State: Not in Cache
Address: 142 State: Not in Cache
CPU2 Writes to Address: 584
Address: 584 State: E
Address: 584 State: E
Address: 584 State: M
Address: 584 State: Not in Cache
CPU3 Reads from Address: 858
Address: 858 State: E
Address: 858 State: Not in Cache
Address: 858 State: Not in Cache
Address: 858 State: Not in Cache
Address: 858 State: E

=====================Simulation Loop #159=====================
CPU0 Writes to Address: 827
Address: 827 State: M
Address: 827 State: Not in Cache
Address: 827 State: Not in Cache
Address: 827 State: Not in Cache
CPU1 Reads from Address: 25
Address: 25 State: E
Address: 25 State: Not in Cache
Address: 25 State: E
Address: 25 State: Not in Cache
Address: 25 State: Not in Cache
CPU2 Writes to Address: 192
Address: 192 State: Not in Cache
Address: 192 State: Not in Cache
Address: 192 State: M
Address: 192 State: Not in Cache
CPU3 Writes to Address: 758
Address: 758 State: Not in Cache
Address: 758 State: Not in Cache
Address: 758 State: Not in Cache
Address: 758 State: M

=====================Simulation Loop #160=====================
CPU0 Writes to Address: 103
Address: 103 State: M
Address: 103 State: Not in Cache
Address: 103 State: Not in Cache
Address: 103 State: Not in Cache
CPU1 Reads from Address: 833
Address: 833 State: S
Address: 833 State: Not in Cache
Address: 833 State: S
Address: 833 State: Not in Cache
Address: 833 State: M
CPU2 Reads from Address: 882
Address: 882 State: E
Address: 882 State: Not in Cache
Address: 882 State: Not in Cache
Address: 882 State: E
Address: 882 State: Not in Cache
CPU3 Reads from Address: 546
Address: 546 State: E
Address: 546 State: Not in Cache
Address: 546 State: Not in Cache
Address: 546 State: Not in Cache
Address: 546 State: E

=====================Simulation Loop #161=====================
CPU0 Writes to Address: 162
Address: 162 State: M
Address: 162 State: Not in Cache
Address: 162 State: M
Address: 162 State: Not in Cache
CPU1 Reads from Address: 75
Address: 75 State: Not in Cache
Address: 75 State: E
Address: 75 State: Not in Cache
Address: 75 State: Not in Cache
CPU2 Reads from Address: 752
Address: 752 State: E
Address: 752 State: Not in Cache
Address: 752 State: Not in Cache
Address: 752 State: E
Address: 752 State: Not in Cache
CPU3 Reads from Address: 27
Address: 27 State: E
Address: 27 State: Not in Cache
Address: 27 State: Not in Cache
Address: 27 State: Not in Cache
Address: 27 State: E

=====================Simulation Loop #162=====================
CPU0 Writes to Address: 9
Address: 9 State: M
Address: 9 State: Not in Cache
Address: 9 State: Not in Cache
Address: 9 State: M
CPU1 Writes to Address: 913
Address: 913 State: M
Address: 913 State: M
Address: 913 State: Not in Cache
Address: 913 State: Not in Cache
CPU2 Writes to Address: 270
Address: 270 State: Not in Cache
Address: 270 State: Not in Cache
Address: 270 State: M
Address: 270 State: E
CPU3 Writes to Address: 963
Address: 963 State: Not in Cache
Address: 963 State: Not in Cache
Address: 963 State: Not in Cache
Address: 963 State: M

=====================Simulation Loop #163=====================
CPU0 Writes to Address: 192
Address: 192 State: M
Address: 192 State: Not in Cache
Address: 192 State: M
Address: 192 State: Not in Cache
CPU1 Writes to Address: 727
Address: 727 State: Not in Cache
Address: 727 State: M
Address: 727 State: Not in Cache
Address: 727 State: Not in Cache
CPU2 Reads from Address: 311
Address: 311 State: M
Address: 311 State: E
Address: 311 State: M
Address: 311 State: M
CPU3 Reads from Address: 224
Address: 224 State: Not in Cache
Address: 224 State: Not in Cache
Address: 224 State: Not in Cache
Address: 224 State: M

=====================Simulation Loop #164=====================
CPU0 Writes to Address: 90
Address: 90 State: M
Address: 90 State: Not in Cache
Address: 90 State: Not in Cache
Address: 90 State: Not in Cache
CPU1 Reads from Address: 177
Address: 177 State: E
Address: 177 State: Not in Cache
Address: 177 State: E
Address: 177 State: Not in Cache
Address: 177 State: Not in Cache
CPU2 Writes to Address: 749
Address: 749 State: Not in Cache
Address: 749 State: Not in Cache
Address: 749 State: M
Address: 749 State: Not in Cache
CPU3 Reads from Address: 249
Address: 249 State: Not in Cache
Address: 249 State: Not in Cache
Address: 249 State: Not in Cache
Address: 249 State: E

=====================Simulation Loop #165=====================
CPU0 Writes to Address: 362
Address: 362 State: M
Address: 362 State: Not in Cache
Address: 362 State: Not in Cache
Address: 362 State: Not in Cache
CPU1 Reads from Address: 328
Address: 328 State: E
Address: 328 State: Not in Cache
Address: 328 State: E
Address: 328 State: Not in Cache
Address: 328 State: Not in Cache
CPU2 Writes to Address: 581
Address: 581 State: Not in Cache
Address: 581 State: E
Address: 581 State: M
Address: 581 State: Not in Cache
CPU3 Writes to Address: 343
Address: 343 State: Not in Cache
Address: 343 State: Not in Cache
Address: 343 State: Not in Cache
Address: 343 State: M

=====================Simulation Loop #166=====================
CPU0 Reads from Address: 780
Address: 780 State: E
Address: 780 State: E
Address: 780 State: Not in Cache
Address: 780 State: E
Address: 780 State: Not in Cache
CPU1 Writes to Address: 430
Address: 430 State: Not in Cache
Address: 430 State: M
Address: 430 State: E
Address: 430 State: Not in Cache
CPU2 Writes to Address: 150
Address: 150 State: Not in Cache
Address: 150 State: Not in Cache
Address: 150 State: M
Address: 150 State: E
CPU3 Reads from Address: 767
Address: 767 State: E
Address: 767 State: Not in Cache
Address: 767 State: Not in Cache
Address: 767 State: Not in Cache
Address: 767 State: E

=====================Simulation Loop #167=====================
CPU0 Writes to Address: 259
Address: 259 State: M
Address: 259 State: Not in Cache
Address: 259 State: Not in Cache
Address: 259 State: Not in Cache
CPU1 Reads from Address: 866
Address: 866 State: E
Address: 866 State: Not in Cache
Address: 866 State: E
Address: 866 State: Not in Cache
Address: 866 State: Not in Cache
CPU2 Writes to Address: 275
Address: 275 State: Not in Cache
Address: 275 State: Not in Cache
Address: 275 State: M
Address: 275 State: Not in Cache
CPU3 Writes to Address: 636
Address: 636 State: Not in Cache
Address: 636 State: Not in Cache
Address: 636 State: Not in Cache
Address: 636 State: M

=====================Simulation Loop #168=====================
CPU0 Writes to Address: 736
Address: 736 State: M
Address: 736 State: Not in Cache
Address: 736 State: Not in Cache
Address: 736 State: Not in Cache
CPU1 Writes to Address: 433
Address: 433 State: Not in Cache
Address: 433 State: M
Address: 433 State: Not in Cache
Address: 433 State: Not in Cache
CPU2 Reads from Address: 272
Address: 272 State: Not in Cache
Address: 272 State: M
Address: 272 State: E
Address: 272 State: Not in Cache
CPU3 Writes to Address: 416
Address: 416 State: Not in Cache
Address: 416 State: Not in Cache
Address: 416 State: Not in Cache
Address: 416 State: M

=====================Simulation Loop #169=====================
CPU0 Writes to Address: 940
Address: 940 State: M
Address: 940 State: Not in Cache
Address: 940 State: Not in Cache
Address: 940 State: Not in Cache
CPU1 Reads from Address: 549
Address: 549 State: E
Address: 549 State: Not in Cache
Address: 549 State: E
Address: 549 State: Not in Cache
Address: 549 State: Not in Cache
CPU2 Writes to Address: 294
Address: 294 State: E
Address: 294 State: Not in Cache
Address: 294 State: M
Address: 294 State: Not in Cache
CPU3 Writes to Address: 183
Address: 183 State: M
Address: 183 State: Not in Cache
Address: 183 State: Not in Cache
Address: 183 State: M

=====================Simulation Loop #170=====================
CPU0 Reads from Address: 107
Address: 107 State: E
Address: 107 State: E
Address: 107 State: Not in Cache
Address: 107 State: Not in Cache
Address: 107 State: Not in Cache
CPU1 Reads from Address: 336
Address: 336 State: E
Address: 336 State: Not in Cache
Address: 336 State: E
Address: 336 State: Not in Cache
Address: 336 State: Not in Cache
CPU2 Reads from Address: 808
Address: 808 State: S
Address: 808 State: Not in Cache
Address: 808 State: M
Address: 808 State: S
Address: 808 State: Not in Cache
CPU3 Writes to Address: 692
Address: 692 State: Not in Cache
Address: 692 State: Not in Cache
Address: 692 State: Not in Cache
Address: 692 State: M

=====================Simulation Loop #171=====================
CPU0 Writes to Address: 715
Address: 715 State: M
Address: 715 State: Not in Cache
Address: 715 State: Not in Cache
Address: 715 State: Not in Cache
CPU1 Writes to Address: 166
Address: 166 State: Not in Cache
Address: 166 State: M
Address: 166 State: Not in Cache
Address: 166 State: Not in Cache
CPU2 Reads from Address: 292
Address: 292 State: E
Address: 292 State: Not in Cache
Address: 292 State: Not in Cache
Address: 292 State: E
Address: 292 State: Not in Cache
CPU3 Reads from Address: 159
Address: 159 State: E
Address: 159 State: Not in Cache
Address: 159 State: Not in Cache
Address: 159 State: Not in Cache
Address: 159 State: E

=====================Simulation Loop #172=====================
CPU0 Reads from Address: 969
Address: 969 State: E
Address: 969 State: E
Address: 969 State: Not in Cache
Address: 969 State: Not in Cache
Address: 969 State: Not in Cache
CPU1 Reads from Address: 399
Address: 399 State: S
Address: 399 State: Not in Cache
Address: 399 State: S
Address: 399 State: E
Address: 399 State: M
CPU2 Reads from Address: 747
Address: 747 State: E
Address: 747 State: Not in Cache
Address: 747 State: Not in Cache
Address: 747 State: E
Address: 747 State: E
CPU3 Writes to Address: 326
Address: 326 State: E
Address: 326 State: Not in Cache
Address: 326 State: Not in Cache
Address: 326 State: M

=====================Simulation Loop #173=====================
CPU0 Reads from Address: 489
Address: 489 State: E
Address: 489 State: E
Address: 489 State: Not in Cache
Address: 489 State: Not in Cache
Address: 489 State: Not in Cache
CPU1 Reads from Address: 793
Address: 793 State: S
Address: 793 State: M
Address: 793 State: S
Address: 793 State: Not in Cache
Address: 793 State: Not in Cache
CPU2 Writes to Address: 557
Address: 557 State: Not in Cache
Address: 557 State: Not in Cache
Address: 557 State: M
Address: 557 State: Not in Cache
CPU3 Reads from Address: 561
Address: 561 State: E
Address: 561 State: Not in Cache
Address: 561 State: Not in Cache
Address: 561 State: E
Address: 561 State: E

=====================Simulation Loop #174=====================
CPU0 Writes to Address: 212
Address: 212 State: M
Address: 212 State: Not in Cache
Address: 212 State: Not in Cache
Address: 212 State: Not in Cache
CPU1 Writes to Address: 684
Address: 684 State: Not in Cache
Address: 684 State: M
Address: 684 State: Not in Cache
Address: 684 State: Not in Cache
CPU2 Reads from Address: 695
Address: 695 State: Not in Cache
Address: 695 State: Not in Cache
Address: 695 State: M
Address: 695 State: Not in Cache
CPU3 Writes to Address: 506
Address: 506 State: Not in Cache
Address: 506 State: Not in Cache
Address: 506 State: Not in Cache
Address: 506 State: M

=====================Simulation Loop #175=====================
CPU0 Writes to Address: 983
Address: 983 State: M
Address: 983 State: Not in Cache
Address: 983 State: Not in Cache
Address: 983 State: Not in Cache
CPU1 Writes to Address: 353
Address: 353 State: M
Address: 353 State: M
Address: 353 State: M
Address: 353 State: Not in Cache
CPU2 Writes to Address: 277
Address: 277 State: M
Address: 277 State: M
Address: 277 State: M
Address: 277 State: Not in Cache
CPU3 Writes to Address: 466
Address: 466 State: Not in Cache
Address: 466 State: Not in Cache
Address: 466 State: Not in Cache
Address: 466 State: M

=====================Simulation Loop #176=====================
CPU0 Writes to Address: 331
Address: 331 State: M
Address: 331 State: Not in Cache
Address: 331 State: Not in Cache
Address: 331 State: Not in Cache
CPU1 Writes to Address: 142
Address: 142 State: Not in Cache
Address: 142 State: M
Address: 142 State: Not in Cache
Address: 142 State: Not in Cache
CPU2 Reads from Address: 317
Address: 317 State: E
Address: 317 State: Not in Cache
Address: 317 State: E
Address: 317 State: E
Address: 317 State: Not in Cache
CPU3 Reads from Address: 771
Address: 771 State: E
Address: 771 State: Not in Cache
Address: 771 State: Not in Cache
Address: 771 State: Not in Cache
Address: 771 State: E

=====================Simulation Loop #177=====================
CPU0 Writes to Address: 6
Address: 6 State: M
Address: 6 State: E
Address: 6 State: Not in Cache
Address: 6 State: M
CPU1 Writes to Address: 364
Address: 364 State: Not in Cache
Address: 364 State: M
Address: 364 State: Not in Cache
Address: 364 State: Not in Cache
CPU2 Writes to Address: 1004
Address: 1004 State: Not in Cache
Address: 1004 State: Not in Cache
Address: 1004 State: M
Address: 1004 State: M
CPU3 Reads from Address: 1011
Address: 1011 State: E
Address: 1011 State: Not in Cache
Address: 1011 State: E
Address: 1011 State: Not in Cache
Address: 1011 State: E

=====================Simulation Loop #178=====================
CPU0 Writes to Address: 719
Address: 719 State: M
Address: 719 State: Not in Cache
Address: 719 State: Not in Cache
Address: 719 State: Not in Cache
CPU1 Writes to Address: 938
Address: 938 State: Not in Cache
Address: 938 State: M
Address: 938 State: Not in Cache
Address: 938 State: Not in Cache
CPU2 Reads from Address: 310
Address: 310 State: E
Address: 310 State: Not in Cache
Address: 310 State: E
Address: 310 State: E
Address: 310 State: Not in Cache
CPU3 Reads from Address: 576
Address: 576 State: E
Address: 576 State: Not in Cache
Address: 576 State: Not in Cache
Address: 576 State: Not in Cache
Address: 576 State: E

=====================Simulation Loop #179=====================
CPU0 Reads from Address: 878
Address: 878 State: E
Address: 878 State: Not in Cache
Address: 878 State: Not in Cache
Address: 878 State: Not in Cache
CPU1 Reads from Address: 483
Address: 483 State: E
Address: 483 State: Not in Cache
Address: 483 State: E
Address: 483 State: E
Address: 483 State: Not in Cache
CPU2 Reads from Address: 575
Address: 575 State: E
Address: 575 State: Not in Cache
Address: 575 State: Not in Cache
Address: 575 State: E
Address: 575 State: Not in Cache
CPU3 Writes to Address: 75
Address: 75 State: Not in Cache
Address: 75 State: E
Address: 75 State: Not in Cache
Address: 75 State: M

=====================Simulation Loop #180=====================
CPU0 Writes to Address: 408
Address: 408 State: M
Address: 408 State: Not in Cache
Address: 408 State: Not in Cache
Address: 408 State: Not in Cache
CPU1 Writes to Address: 271
Address: 271 State: Not in Cache
Address: 271 State: M
Address: 271 State: Not in Cache
Address: 271 State: Not in Cache
CPU2 Reads from Address: 1016
Address: 1016 State: E
Address: 1016 State: Not in Cache
Address: 1016 State: Not in Cache
Address: 1016 State: E
Address: 1016 State: Not in Cache
CPU3 Reads from Address: 58
Address: 58 State: E
Address: 58 State: Not in Cache
Address: 58 State: Not in Cache
Address: 58 State: Not in Cache
Address: 58 State: E

=====================Simulation Loop #181=====================
CPU0 Reads from Address: 240
Address: 240 State: E
Address: 240 State: E
Address: 240 State: Not in Cache
Address: 240 State: Not in Cache
Address: 240 State: Not in Cache
CPU1 Reads from Address: 69
Address: 69 State: E
Address: 69 State: Not in Cache
Address: 69 State: E
Address: 69 State: Not in Cache
Address: 69 State: Not in Cache
CPU2 Reads from Address: 108
Address: 108 State: S
Address: 108 State: M
Address: 108 State: Not in Cache
Address: 108 State: S
Address: 108 State: Not in Cache
CPU3 Writes to Address: 569
Address: 569 State: Not in Cache
Address: 569 State: Not in Cache
Address: 569 State: Not in Cache
Address: 569 State: M

=====================Simulation Loop #182=====================
CPU0 Writes to Address: 88
Address: 88 State: M
Address: 88 State: Not in Cache
Address: 88 State: Not in Cache
Address: 88 State: E
CPU1 Writes to Address: 385
Address: 385 State: Not in Cache
Address: 385 State: M
Address: 385 State: Not in Cache
Address: 385 State: Not in Cache
CPU2 Writes to Address: 941
Address: 941 State: Not in Cache
Address: 941 State: Not in Cache
Address: 941 State: M
Address: 941 State: Not in Cache
CPU3 Writes to Address: 693
Address: 693 State: Not in Cache
Address: 693 State: M
Address: 693 State: Not in Cache
Address: 693 State: M

=====================Simulation Loop #183=====================
CPU0 Writes to Address: 1018
Address: 1018 State: M
Address: 1018 State: Not in Cache
Address: 1018 State: Not in Cache
Address: 1018 State: Not in Cache
CPU1 Reads from Address: 145
Address: 145 State: E
Address: 145 State: Not in Cache
Address: 145 State: E
Address: 145 State: Not in Cache
Address: 145 State: Not in Cache
CPU2 Writes to Address: 589
Address: 589 State: Not in Cache
Address: 589 State: Not in Cache
Address: 589 State: M
Address: 589 State: Not in Cache
CPU3 Reads from Address: 632
Address: 632 State: S
Address: 632 State: Not in Cache
Address: 632 State: M
Address: 632 State: Not in Cache
Address: 632 State: S

=====================Simulation Loop #184=====================
CPU0 Reads from Address: 417
Address: 417 State: E
Address: 417 State: E
Address: 417 State: Not in Cache
Address: 417 State: Not in Cache
Address: 417 State: Not in Cache
CPU1 Reads from Address: 261
Address: 261 State: S
Address: 261 State: M
Address: 261 State: S
Address: 261 State: Not in Cache
Address: 261 State: Not in Cache
CPU2 Writes to Address: 935
Address: 935 State: Not in Cache
Address: 935 State: Not in Cache
Address: 935 State: M
Address: 935 State: Not in Cache
CPU3 Writes to Address: 397
Address: 397 State: M
Address: 397 State: Not in Cache
Address: 397 State: Not in Cache
Address: 397 State: M

=====================Simulation Loop #185=====================
CPU0 Writes to Address: 35
Address: 35 State: M
Address: 35 State: Not in Cache
Address: 35 State: Not in Cache
Address: 35 State: Not in Cache
CPU1 Reads from Address: 853
Address: 853 State: S
Address: 853 State: Not in Cache
Address: 853 State: S
Address: 853 State: Not in Cache
Address: 853 State: M
CPU2 Writes to Address: 791
Address: 791 State: Not in Cache
Address: 791 State: Not in Cache
Address: 791 State: M
Address: 791 State: Not in Cache
CPU3 Reads from Address: 568
Address: 568 State: E
Address: 568 State: Not in Cache
Address: 568 State: Not in Cache
Address: 568 State: Not in Cache
Address: 568 State: E

=====================Simulation Loop #186=====================
CPU0 Reads from Address: 98
Address: 98 State: S
Address: 98 State: S
Address: 98 State: M
Address: 98 State: Not in Cache
Address: 98 State: Not in Cache
CPU1 Writes to Address: 716
Address: 716 State: Not in Cache
Address: 716 State: M
Address: 716 State: Not in Cache
Address: 716 State: M
CPU2 Reads from Address: 949
Address: 949 State: E
Address: 949 State: Not in Cache
Address: 949 State: Not in Cache
Address: 949 State: E
Address: 949 State: Not in Cache
CPU3 Reads from Address: 653
Address: 653 State: S
Address: 653 State: M
Address: 653 State: M
Address: 653 State: Not in Cache
Address: 653 State: S

=====================Simulation Loop #187=====================
CPU0 Writes to Address: 309
Address: 309 State: M
Address: 309 State: Not in Cache
Address: 309 State: Not in Cache
Address: 309 State: Not in Cache
CPU1 Reads from Address: 494
Address: 494 State: E
Address: 494 State: Not in Cache
Address: 494 State: E
Address: 494 State: Not in Cache
Address: 494 State: Not in Cache
CPU2 Writes to Address: 258
Address: 258 State: Not in Cache
Address: 258 State: Not in Cache
Address: 258 State: M
Address: 258 State: Not in Cache
CPU3 Writes to Address: 9
Address: 9 State: M
Address: 9 State: Not in Cache
Address: 9 State: Not in Cache
Address: 9 State: M

=====================Simulation Loop #188=====================
CPU0 Reads from Address: 20
Address: 20 State: E
Address: 20 State: E
Address: 20 State: Not in Cache
Address: 20 State: Not in Cache
Address: 20 State: Not in Cache
CPU1 Reads from Address: 281
Address: 281 State: E
Address: 281 State: Not in Cache
Address: 281 State: E
Address: 281 State: Not in Cache
Address: 281 State: Not in Cache
CPU2 Reads from Address: 852
Address: 852 State: E
Address: 852 State: Not in Cache
Address: 852 State: Not in Cache
Address: 852 State: E
Address: 852 State: Not in Cache
CPU3 Reads from Address: 949
Address: 949 State: E
Address: 949 State: Not in Cache
Address: 949 State: Not in Cache
Address: 949 State: E
Address: 949 State: E

=====================Simulation Loop #189=====================
CPU0 Writes to Address: 640
Address: 640 State: M
Address: 640 State: Not in Cache
Address: 640 State: Not in Cache
Address: 640 State: Not in Cache
CPU1 Reads from Address: 35
Address: 35 State: S
Address: 35 State: M
Address: 35 State: S
Address: 35 State: Not in Cache
Address: 35 State: Not in Cache
CPU2 Writes to Address: 727
Address: 727 State: Not in Cache
Address: 727 State: M
Address: 727 State: M
Address: 727 State: Not in Cache
CPU3 Reads from Address: 757
Address: 757 State: S
Address: 757 State: Not in Cache
Address: 757 State: M
Address: 757 State: M
Address: 757 State: S

=====================Simulation Loop #190=====================
CPU0 Writes to Address: 509
Address: 509 State: M
Address: 509 State: Not in Cache
Address: 509 State: Not in Cache
Address: 509 State: Not in Cache
CPU1 Reads from Address: 925
Address: 925 State: E
Address: 925 State: Not in Cache
Address: 925 State: E
Address: 925 State: Not in Cache
Address: 925 State: Not in Cache
CPU2 Writes to Address: 650
Address: 650 State: Not in Cache
Address: 650 State: Not in Cache
Address: 650 State: M
Address: 650 State: Not in Cache
CPU3 Reads from Address: 704
Address: 704 State: S
Address: 704 State: M
Address: 704 State: M
Address: 704 State: Not in Cache
Address: 704 State: S

=====================Simulation Loop #191=====================
CPU0 Writes to Address: 207
Address: 207 State: M
Address: 207 State: Not in Cache
Address: 207 State: Not in Cache
Address: 207 State: Not in Cache
CPU1 Reads from Address: 772
Address: 772 State: E
Address: 772 State: Not in Cache
Address: 772 State: E
Address: 772 State: Not in Cache
Address: 772 State: Not in Cache
CPU2 Reads from Address: 984
Address: 984 State: E
Address: 984 State: Not in Cache
Address: 984 State: Not in Cache
Address: 984 State: E
Address: 984 State: Not in Cache
CPU3 Writes to Address: 236
Address: 236 State: Not in Cache
Address: 236 State: Not in Cache
Address: 236 State: Not in Cache
Address: 236 State: M

=====================Simulation Loop #192=====================
CPU0 Writes to Address: 836
Address: 836 State: M
Address: 836 State: Not in Cache
Address: 836 State: Not in Cache
Address: 836 State: Not in Cache
CPU1 Reads from Address: 647
Address: 647 State: Not in Cache
Address: 647 State: M
Address: 647 State: Not in Cache
Address: 647 State: Not in Cache
CPU2 Reads from Address: 67
Address: 67 State: E
Address: 67 State: Not in Cache
Address: 67 State: Not in Cache
Address: 67 State: E
Address: 67 State: Not in Cache
CPU3 Writes to Address: 155
Address: 155 State: Not in Cache
Address: 155 State: Not in Cache
Address: 155 State: Not in Cache
Address: 155 State: M

=====================Simulation Loop #193=====================
CPU0 Reads from Address: 739
Address: 739 State: S
Address: 739 State: S
Address: 739 State: M
Address: 739 State: Not in Cache
Address: 739 State: E
CPU1 Writes to Address: 564
Address: 564 State: Not in Cache
Address: 564 State: M
Address: 564 State: Not in Cache
Address: 564 State: Not in Cache
CPU2 Reads from Address: 198
Address: 198 State: Not in Cache
Address: 198 State: Not in Cache
Address: 198 State: E
Address: 198 State: Not in Cache
CPU3 Writes to Address: 764
Address: 764 State: M
Address: 764 State: Not in Cache
Address: 764 State: Not in Cache
Address: 764 State: M

=====================Simulation Loop #194=====================
CPU0 Writes to Address: 929
Address: 929 State: M
Address: 929 State: Not in Cache
Address: 929 State: Not in Cache
Address: 929 State: Not in Cache
CPU1 Writes to Address: 619
Address: 619 State: Not in Cache
Address: 619 State: M
Address: 619 State: Not in Cache
Address: 619 State: Not in Cache
CPU2 Writes to Address: 487
Address: 487 State: Not in Cache
Address: 487 State: Not in Cache
Address: 487 State: M
Address: 487 State: Not in Cache
CPU3 Writes to Address: 842
Address: 842 State: Not in Cache
Address: 842 State: E
Address: 842 State: Not in Cache
Address: 842 State: M

=====================Simulation Loop #195=====================
CPU0 Writes to Address: 131
Address: 131 State: M
Address: 131 State: E
Address: 131 State: Not in Cache
Address: 131 State: Not in Cache
CPU1 Writes to Address: 660
Address: 660 State: E
Address: 660 State: M
Address: 660 State: Not in Cache
Address: 660 State: Not in Cache
CPU2 Writes to Address: 389
Address: 389 State: E
Address: 389 State: Not in Cache
Address: 389 State: M
Address: 389 State: Not in Cache
CPU3 Reads from Address: 364
Address: 364 State: S
Address: 364 State: Not in Cache
Address: 364 State: M
Address: 364 State: Not in Cache
Address: 364 State: S

=====================Simulation Loop #196=====================
CPU0 Writes to Address: 865
Address: 865 State: M
Address: 865 State: Not in Cache
Address: 865 State: Not in Cache
Address: 865 State: Not in Cache
CPU1 Writes to Address: 697
Address: 697 State: Not in Cache
Address: 697 State: M
Address: 697 State: Not in Cache
Address: 697 State: Not in Cache
CPU2 Reads from Address: 809
Address: 809 State: E
Address: 809 State: Not in Cache
Address: 809 State: Not in Cache
Address: 809 State: E
Address: 809 State: Not in Cache
CPU3 Writes to Address: 817
Address: 817 State: Not in Cache
Address: 817 State: Not in Cache
Address: 817 State: E
Address: 817 State: M

=====================Simulation Loop #197=====================
CPU0 Reads from Address: 758
Address: 758 State: S
Address: 758 State: S
Address: 758 State: Not in Cache
Address: 758 State: Not in Cache
Address: 758 State: M
CPU1 Writes to Address: 334
Address: 334 State: Not in Cache
Address: 334 State: M
Address: 334 State: Not in Cache
Address: 334 State: Not in Cache
CPU2 Writes to Address: 302
Address: 302 State: Not in Cache
Address: 302 State: Not in Cache
Address: 302 State: M
Address: 302 State: Not in Cache
CPU3 Writes to Address: 148
Address: 148 State: Not in Cache
Address: 148 State: Not in Cache
Address: 148 State: Not in Cache
Address: 148 State: M

=====================Simulation Loop #198=====================
CPU0 Reads from Address: 797
Address: 797 State: E
Address: 797 State: E
Address: 797 State: Not in Cache
Address: 797 State: Not in Cache
Address: 797 State: E
CPU1 Writes to Address: 850
Address: 850 State: Not in Cache
Address: 850 State: M
Address: 850 State: Not in Cache
Address: 850 State: Not in Cache
CPU2 Reads from Address: 1013
Address: 1013 State: Not in Cache
Address: 1013 State: Not in Cache
Address: 1013 State: E
Address: 1013 State: Not in Cache
CPU3 Writes to Address: 467
Address: 467 State: Not in Cache
Address: 467 State: Not in Cache
Address: 467 State: Not in Cache
Address: 467 State: M

=====================Simulation Loop #199=====================
CPU0 Writes to Address: 1010
Address: 1010 State: M
Address: 1010 State: Not in Cache
Address: 1010 State: Not in Cache
Address: 1010 State: Not in Cache
CPU1 Writes to Address: 554
Address: 554 State: Not in Cache
Address: 554 State: M
Address: 554 State: Not in Cache
Address: 554 State: Not in Cache
CPU2 Writes to Address: 359
Address: 359 State: Not in Cache
Address: 359 State: M
Address: 359 State: M
Address: 359 State: Not in Cache
CPU3 Writes to Address: 237
Address: 237 State: Not in Cache
Address: 237 State: Not in Cache
Address: 237 State: M
Address: 237 State: M

=====================Simulation Loop #200=====================
CPU0 Reads from Address: 836
Address: 836 State: M
Address: 836 State: Not in Cache
Address: 836 State: Not in Cache
Address: 836 State: Not in Cache
CPU1 Writes to Address: 174
Address: 174 State: Not in Cache
Address: 174 State: M
Address: 174 State: Not in Cache
Address: 174 State: Not in Cache
CPU2 Writes to Address: 456
Address: 456 State: Not in Cache
Address: 456 State: Not in Cache
Address: 456 State: M
Address: 456 State: M
CPU3 Writes to Address: 372
Address: 372 State: Not in Cache
Address: 372 State: Not in Cache
Address: 372 State: Not in Cache
Address: 372 State: M

=====================Simulation Loop #201=====================
CPU0 Writes to Address: 487
Address: 487 State: M
Address: 487 State: Not in Cache
Address: 487 State: M
Address: 487 State: Not in Cache
CPU1 Reads from Address: 999
Address: 999 State: E
Address: 999 State: Not in Cache
Address: 999 State: E
Address: 999 State: Not in Cache
Address: 999 State: Not in Cache
CPU2 Reads from Address: 625
Address: 625 State: Not in Cache
Address: 625 State: Not in Cache
Address: 625 State: M
Address: 625 State: Not in Cache
CPU3 Writes to Address: 294
Address: 294 State: E
Address: 294 State: Not in Cache
Address: 294 State: M
Address: 294 State: M

=====================Simulation Loop #202=====================
CPU0 Reads from Address: 624
Address: 624 State: E
Address: 624 State: E
Address: 624 State: Not in Cache
Address: 624 State: Not in Cache
Address: 624 State: Not in Cache
CPU1 Reads from Address: 54
Address: 54 State: S
Address: 54 State: M
Address: 54 State: S
Address: 54 State: Not in Cache
Address: 54 State: Not in Cache
CPU2 Writes to Address: 452
Address: 452 State: Not in Cache
Address: 452 State: Not in Cache
Address: 452 State: M
Address: 452 State: Not in Cache
CPU3 Reads from Address: 924
Address: 924 State: E
Address: 924 State: Not in Cache
Address: 924 State: Not in Cache
Address: 924 State: Not in Cache
Address: 924 State: E

=====================Simulation Loop #203=====================
CPU0 Writes to Address: 82
Address: 82 State: M
Address: 82 State: Not in Cache
Address: 82 State: M
Address: 82 State: Not in Cache
CPU1 Reads from Address: 365
Address: 365 State: E
Address: 365 State: Not in Cache
Address: 365 State: E
Address: 365 State: Not in Cache
Address: 365 State: Not in Cache
CPU2 Writes to Address: 87
Address: 87 State: Not in Cache
Address: 87 State: Not in Cache
Address: 87 State: M
Address: 87 State: Not in Cache
CPU3 Writes to Address: 115
Address: 115 State: Not in Cache
Address: 115 State: M
Address: 115 State: M
Address: 115 State: M

=====================Simulation Loop #204=====================
CPU0 Reads from Address: 120
Address: 120 State: E
Address: 120 State: E
Address: 120 State: Not in Cache
Address: 120 State: Not in Cache
Address: 120 State: Not in Cache
CPU1 Reads from Address: 913
Address: 913 State: M
Address: 913 State: M
Address: 913 State: Not in Cache
Address: 913 State: Not in Cache
CPU2 Writes to Address: 238
Address: 238 State: Not in Cache
Address: 238 State: Not in Cache
Address: 238 State: M
Address: 238 State: E
CPU3 Writes to Address: 901
Address: 901 State: Not in Cache
Address: 901 State: M
Address: 901 State: Not in Cache
Address: 901 State: M

=====================Simulation Loop #205=====================
CPU0 Reads from Address: 165
Address: 165 State: S
Address: 165 State: S
Address: 165 State: Not in Cache
Address: 165 State: E
Address: 165 State: M
CPU1 Reads from Address: 380
Address: 380 State: S
Address: 380 State: M
Address: 380 State: S
Address: 380 State: Not in Cache
Address: 380 State: Not in Cache
CPU2 Reads from Address: 671
Address: 671 State: E
Address: 671 State: E
Address: 671 State: Not in Cache
Address: 671 State: E
Address: 671 State: Not in Cache
CPU3 Reads from Address: 810
Address: 810 State: E
Address: 810 State: Not in Cache
Address: 810 State: Not in Cache
Address: 810 State: Not in Cache
Address: 810 State: E

=====================Simulation Loop #206=====================
CPU0 Reads from Address: 624
Address: 624 State: E
Address: 624 State: Not in Cache
Address: 624 State: Not in Cache
Address: 624 State: Not in Cache
CPU1 Writes to Address: 102
Address: 102 State: Not in Cache
Address: 102 State: M
Address: 102 State: Not in Cache
Address: 102 State: Not in Cache
CPU2 Writes to Address: 735
Address: 735 State: Not in Cache
Address: 735 State: Not in Cache
Address: 735 State: M
Address: 735 State: Not in Cache
CPU3 Writes to Address: 463
Address: 463 State: Not in Cache
Address: 463 State: M
Address: 463 State: Not in Cache
Address: 463 State: M

=====================Simulation Loop #207=====================
CPU0 Writes to Address: 863
Address: 863 State: M
Address: 863 State: Not in Cache
Address: 863 State: Not in Cache
Address: 863 State: M
CPU1 Writes to Address: 247
Address: 247 State: M
Address: 247 State: M
Address: 247 State: Not in Cache
Address: 247 State: E
CPU2 Reads from Address: 900
Address: 900 State: E
Address: 900 State: Not in Cache
Address: 900 State: Not in Cache
Address: 900 State: E
Address: 900 State: Not in Cache
CPU3 Reads from Address: 587
Address: 587 State: E
Address: 587 State: Not in Cache
Address: 587 State: Not in Cache
Address: 587 State: Not in Cache
Address: 587 State: E

=====================Simulation Loop #208=====================
CPU0 Writes to Address: 506
Address: 506 State: M
Address: 506 State: Not in Cache
Address: 506 State: Not in Cache
Address: 506 State: M
CPU1 Reads from Address: 89
Address: 89 State: E
Address: 89 State: Not in Cache
Address: 89 State: E
Address: 89 State: Not in Cache
Address: 89 State: Not in Cache
CPU2 Reads from Address: 732
Address: 732 State: E
Address: 732 State: Not in Cache
Address: 732 State: Not in Cache
Address: 732 State: E
Address: 732 State: Not in Cache
CPU3 Writes to Address: 874
Address: 874 State: Not in Cache
Address: 874 State: Not in Cache
Address: 874 State: Not in Cache
Address: 874 State: M

=====================Simulation Loop #209=====================
CPU0 Reads from Address: 491
Address: 491 State: E
Address: 491 State: E
Address: 491 State: Not in Cache
Address: 491 State: Not in Cache
Address: 491 State: Not in Cache
CPU1 Writes to Address: 207
Address: 207 State: M
Address: 207 State: M
Address: 207 State: Not in Cache
Address: 207 State: Not in Cache
CPU2 Writes to Address: 318
Address: 318 State: Not in Cache
Address: 318 State: Not in Cache
Address: 318 State: M
Address: 318 State: Not in Cache
CPU3 Writes to Address: 422
Address: 422 State: Not in Cache
Address: 422 State: Not in Cache
Address: 422 State: Not in Cache
Address: 422 State: M

=====================Simulation Loop #210=====================
CPU0 Reads from Address: 575
Address: 575 State: E
Address: 575 State: E
Address: 575 State: Not in Cache
Address: 575 State: E
Address: 575 State: Not in Cache
CPU1 Writes to Address: 205
Address: 205 State: Not in Cache
Address: 205 State: M
Address: 205 State: Not in Cache
Address: 205 State: Not in Cache
CPU2 Writes to Address: 235
Address: 235 State: M
Address: 235 State: Not in Cache
Address: 235 State: M
Address: 235 State: Not in Cache
CPU3 Writes to Address: 748
Address: 748 State: Not in Cache
Address: 748 State: Not in Cache
Address: 748 State: Not in Cache
Address: 748 State: M

=====================Simulation Loop #211=====================
CPU0 Reads from Address: 61
Address: 61 State: E
Address: 61 State: E
Address: 61 State: E
Address: 61 State: Not in Cache
Address: 61 State: Not in Cache
CPU1 Reads from Address: 309
Address: 309 State: S
Address: 309 State: M
Address: 309 State: S
Address: 309 State: Not in Cache
Address: 309 State: Not in Cache
CPU2 Writes to Address: 584
Address: 584 State: E
Address: 584 State: E
Address: 584 State: M
Address: 584 State: Not in Cache
CPU3 Writes to Address: 1006
Address: 1006 State: Not in Cache
Address: 1006 State: Not in Cache
Address: 1006 State: Not in Cache
Address: 1006 State: M

=====================Simulation Loop #212=====================
CPU0 Reads from Address: 440
Address: 440 State: E
Address: 440 State: E
Address: 440 State: Not in Cache
Address: 440 State: Not in Cache
Address: 440 State: Not in Cache
CPU1 Reads from Address: 148
Address: 148 State: S
Address: 148 State: Not in Cache
Address: 148 State: S
Address: 148 State: Not in Cache
Address: 148 State: M
CPU2 Writes to Address: 8
Address: 8 State: E
Address: 8 State: Not in Cache
Address: 8 State: M
Address: 8 State: Not in Cache
CPU3 Reads from Address: 184
Address: 184 State: E
Address: 184 State: Not in Cache
Address: 184 State: Not in Cache
Address: 184 State: Not in Cache
Address: 184 State: E

=====================Simulation Loop #213=====================
CPU0 Writes to Address: 34
Address: 34 State: M
Address: 34 State: Not in Cache
Address: 34 State: M
Address: 34 State: Not in Cache
CPU1 Writes to Address: 229
Address: 229 State: Not in Cache
Address: 229 State: M
Address: 229 State: Not in Cache
Address: 229 State: Not in Cache
CPU2 Reads from Address: 554
Address: 554 State: S
Address: 554 State: Not in Cache
Address: 554 State: M
Address: 554 State: S
Address: 554 State: Not in Cache
CPU3 Writes to Address: 609
Address: 609 State: Not in Cache
Address: 609 State: Not in Cache
Address: 609 State: E
Address: 609 State: M

=====================Simulation Loop #214=====================
CPU0 Writes to Address: 497
Address: 497 State: M
Address: 497 State: Not in Cache
Address: 497 State: Not in Cache
Address: 497 State: E
CPU1 Reads from Address: 953
Address: 953 State: E
Address: 953 State: Not in Cache
Address: 953 State: E
Address: 953 State: Not in Cache
Address: 953 State: Not in Cache
CPU2 Writes to Address: 392
Address: 392 State: Not in Cache
Address: 392 State: Not in Cache
Address: 392 State: M
Address: 392 State: Not in Cache
CPU3 Writes to Address: 701
Address: 701 State: Not in Cache
Address: 701 State: Not in Cache
Address: 701 State: Not in Cache
Address: 701 State: M

=====================Simulation Loop #215=====================
CPU0 Reads from Address: 79
Address: 79 State: S
Address: 79 State: S
Address: 79 State: M
Address: 79 State: Not in Cache
Address: 79 State: Not in Cache
CPU1 Writes to Address: 451
Address: 451 State: Not in Cache
Address: 451 State: M
Address: 451 State: Not in Cache
Address: 451 State: E
CPU2 Reads from Address: 355
Address: 355 State: E
Address: 355 State: Not in Cache
Address: 355 State: Not in Cache
Address: 355 State: E
Address: 355 State: Not in Cache
CPU3 Writes to Address: 299
Address: 299 State: Not in Cache
Address: 299 State: Not in Cache
Address: 299 State: Not in Cache
Address: 299 State: M

=====================Simulation Loop #216=====================
CPU0 Writes to Address: 372
Address: 372 State: M
Address: 372 State: Not in Cache
Address: 372 State: Not in Cache
Address: 372 State: M
CPU1 Writes to Address: 283
Address: 283 State: Not in Cache
Address: 283 State: M
Address: 283 State: M
Address: 283 State: Not in Cache
CPU2 Reads from Address: 905
Address: 905 State: E
Address: 905 State: Not in Cache
Address: 905 State: Not in Cache
Address: 905 State: E
Address: 905 State: Not in Cache
CPU3 Writes to Address: 683
Address: 683 State: Not in Cache
Address: 683 State: Not in Cache
Address: 683 State: Not in Cache
Address: 683 State: M

=====================Simulation Loop #217=====================
CPU0 Writes to Address: 847
Address: 847 State: M
Address: 847 State: Not in Cache
Address: 847 State: Not in Cache
Address: 847 State: Not in Cache
CPU1 Reads from Address: 691
Address: 691 State: E
Address: 691 State: Not in Cache
Address: 691 State: E
Address: 691 State: Not in Cache
Address: 691 State: Not in Cache
CPU2 Writes to Address: 639
Address: 639 State: Not in Cache
Address: 639 State: Not in Cache
Address: 639 State: M
Address: 639 State: Not in Cache
CPU3 Reads from Address: 241
Address: 241 State: E
Address: 241 State: Not in Cache
Address: 241 State: Not in Cache
Address: 241 State: Not in Cache
Address: 241 State: E

=====================Simulation Loop #218=====================
CPU0 Writes to Address: 726
Address: 726 State: M
Address: 726 State: E
Address: 726 State: Not in Cache
Address: 726 State: Not in Cache
CPU1 Writes to Address: 282
Address: 282 State: Not in Cache
Address: 282 State: M
Address: 282 State: Not in Cache
Address: 282 State: Not in Cache
CPU2 Reads from Address: 681
Address: 681 State: S
Address: 681 State: M
Address: 681 State: Not in Cache
Address: 681 State: S
Address: 681 State: Not in Cache
CPU3 Writes to Address: 959
Address: 959 State: Not in Cache
Address: 959 State: Not in Cache
Address: 959 State: Not in Cache
Address: 959 State: M

=====================Simulation Loop #219=====================
CPU0 Reads from Address: 402
Address: 402 State: E
Address: 402 State: E
Address: 402 State: Not in Cache
Address: 402 State: Not in Cache
Address: 402 State: Not in Cache
CPU1 Reads from Address: 618
Address: 618 State: Not in Cache
Address: 618 State: E
Address: 618 State: Not in Cache
Address: 618 State: Not in Cache
CPU2 Writes to Address: 567
Address: 567 State: Not in Cache
Address: 567 State: Not in Cache
Address: 567 State: M
Address: 567 State: M
CPU3 Writes to Address: 688
Address: 688 State: Not in Cache
Address: 688 State: Not in Cache
Address: 688 State: E
Address: 688 State: M

=====================Simulation Loop #220=====================
CPU0 Writes to Address: 106
Address: 106 State: M
Address: 106 State: Not in Cache
Address: 106 State: Not in Cache
Address: 106 State: Not in Cache
CPU1 Reads from Address: 877
Address: 877 State: E
Address: 877 State: Not in Cache
Address: 877 State: E
Address: 877 State: Not in Cache
Address: 877 State: Not in Cache
CPU2 Reads from Address: 113
Address: 113 State: E
Address: 113 State: Not in Cache
Address: 113 State: Not in Cache
Address: 113 State: E
Address: 113 State: Not in Cache
CPU3 Writes to Address: 922
Address: 922 State: Not in Cache
Address: 922 State: Not in Cache
Address: 922 State: Not in Cache
Address: 922 State: M

=====================Simulation Loop #221=====================
CPU0 Reads from Address: 459
Address: 459 State: E
Address: 459 State: E
Address: 459 State: Not in Cache
Address: 459 State: Not in Cache
Address: 459 State: Not in Cache
CPU1 Reads from Address: 304
Address: 304 State: S
Address: 304 State: Not in Cache
Address: 304 State: S
Address: 304 State: S
Address: 304 State: M
CPU2 Reads from Address: 41
Address: 41 State: E
Address: 41 State: Not in Cache
Address: 41 State: Not in Cache
Address: 41 State: E
Address: 41 State: Not in Cache
CPU3 Reads from Address: 168
Address: 168 State: Not in Cache
Address: 168 State: M
Address: 168 State: Not in Cache
Address: 168 State: M

=====================Simulation Loop #222=====================
CPU0 Writes to Address: 614
Address: 614 State: M
Address: 614 State: Not in Cache
Address: 614 State: Not in Cache
Address: 614 State: Not in Cache
CPU1 Writes to Address: 749
Address: 749 State: Not in Cache
Address: 749 State: M
Address: 749 State: M
Address: 749 State: Not in Cache
CPU2 Writes to Address: 249
Address: 249 State: Not in Cache
Address: 249 State: Not in Cache
Address: 249 State: M
Address: 249 State: E
CPU3 Writes to Address: 218
Address: 218 State: Not in Cache
Address: 218 State: Not in Cache
Address: 218 State: Not in Cache
Address: 218 State: M

=====================Simulation Loop #223=====================
CPU0 Writes to Address: 83
Address: 83 State: M
Address: 83 State: Not in Cache
Address: 83 State: Not in Cache
Address: 83 State: Not in Cache
CPU1 Writes to Address: 199
Address: 199 State: Not in Cache
Address: 199 State: M
Address: 199 State: M
Address: 199 State: Not in Cache
CPU2 Writes to Address: 867
Address: 867 State: Not in Cache
Address: 867 State: Not in Cache
Address: 867 State: M
Address: 867 State: Not in Cache
CPU3 Writes to Address: 410
Address: 410 State: Not in Cache
Address: 410 State: M
Address: 410 State: Not in Cache
Address: 410 State: M

=====================Simulation Loop #224=====================
CPU0 Writes to Address: 135
Address: 135 State: M
Address: 135 State: Not in Cache
Address: 135 State: Not in Cache
Address: 135 State: M
CPU1 Reads from Address: 949
Address: 949 State: E
Address: 949 State: Not in Cache
Address: 949 State: E
Address: 949 State: E
Address: 949 State: E
CPU2 Writes to Address: 461
Address: 461 State: Not in Cache
Address: 461 State: Not in Cache
Address: 461 State: M
Address: 461 State: Not in Cache
CPU3 Writes to Address: 544
Address: 544 State: M
Address: 544 State: Not in Cache
Address: 544 State: Not in Cache
Address: 544 State: M

=====================Simulation Loop #225=====================
CPU0 Writes to Address: 864
Address: 864 State: M
Address: 864 State: M
Address: 864 State: Not in Cache
Address: 864 State: Not in Cache
CPU1 Writes to Address: 12
Address: 12 State: Not in Cache
Address: 12 State: M
Address: 12 State: Not in Cache
Address: 12 State: Not in Cache
CPU2 Reads from Address: 278
Address: 278 State: Not in Cache
Address: 278 State: Not in Cache
Address: 278 State: M
Address: 278 State: Not in Cache
CPU3 Reads from Address: 340
Address: 340 State: E
Address: 340 State: Not in Cache
Address: 340 State: Not in Cache
Address: 340 State: E
Address: 340 State: E

=====================Simulation Loop #226=====================
CPU0 Writes to Address: 481
Address: 481 State: M
Address: 481 State: Not in Cache
Address: 481 State: Not in Cache
Address: 481 State: Not in Cache
CPU1 Writes to Address: 357
Address: 357 State: Not in Cache
Address: 357 State: M
Address: 357 State: E
Address: 357 State: Not in Cache
CPU2 Writes to Address: 927
Address: 927 State: Not in Cache
Address: 927 State: M
Address: 927 State: M
Address: 927 State: Not in Cache
CPU3 Reads from Address: 546
Address: 546 State: Not in Cache
Address: 546 State: Not in Cache
Address: 546 State: Not in Cache
Address: 546 State: E

=====================Simulation Loop #227=====================
CPU0 Writes to Address: 856
Address: 856 State: M
Address: 856 State: M
Address: 856 State: Not in Cache
Address: 856 State: Not in Cache
CPU1 Reads from Address: 376
Address: 376 State: S
Address: 376 State: M
Address: 376 State: S
Address: 376 State: Not in Cache
Address: 376 State: Not in Cache
CPU2 Writes to Address: 818
Address: 818 State: Not in Cache
Address: 818 State: Not in Cache
Address: 818 State: M
Address: 818 State: E
CPU3 Reads from Address: 240
Address: 240 State: E
Address: 240 State: E
Address: 240 State: Not in Cache
Address: 240 State: Not in Cache
Address: 240 State: E

=====================Simulation Loop #228=====================
CPU0 Reads from Address: 543
Address: 543 State: E
Address: 543 State: E
Address: 543 State: Not in Cache
Address: 543 State: Not in Cache
Address: 543 State: Not in Cache
CPU1 Reads from Address: 817
Address: 817 State: S
Address: 817 State: Not in Cache
Address: 817 State: S
Address: 817 State: E
Address: 817 State: M
CPU2 Reads from Address: 959
Address: 959 State: S
Address: 959 State: Not in Cache
Address: 959 State: Not in Cache
Address: 959 State: S
Address: 959 State: M
CPU3 Writes to Address: 405
Address: 405 State: Not in Cache
Address: 405 State: M
Address: 405 State: Not in Cache
Address: 405 State: M

=====================Simulation Loop #229=====================
CPU0 Reads from Address: 483
Address: 483 State: E
Address: 483 State: E
Address: 483 State: E
Address: 483 State: E
Address: 483 State: Not in Cache
CPU1 Writes to Address: 210
Address: 210 State: Not in Cache
Address: 210 State: M
Address: 210 State: Not in Cache
Address: 210 State: Not in Cache
CPU2 Reads from Address: 778
Address: 778 State: Not in Cache
Address: 778 State: Not in Cache
Address: 778 State: M
Address: 778 State: E
CPU3 Writes to Address: 753
Address: 753 State: E
Address: 753 State: Not in Cache
Address: 753 State: Not in Cache
Address: 753 State: M

=====================Simulation Loop #230=====================
CPU0 Reads from Address: 885
Address: 885 State: E
Address: 885 State: E
Address: 885 State: Not in Cache
Address: 885 State: Not in Cache
Address: 885 State: Not in Cache
CPU1 Writes to Address: 399
Address: 399 State: Not in Cache
Address: 399 State: M
Address: 399 State: E
Address: 399 State: M
CPU2 Writes to Address: 536
Address: 536 State: Not in Cache
Address: 536 State: E
Address: 536 State: M
Address: 536 State: Not in Cache
CPU3 Writes to Address: 355
Address: 355 State: Not in Cache
Address: 355 State: Not in Cache
Address: 355 State: E
Address: 355 State: M

=====================Simulation Loop #231=====================
CPU0 Writes to Address: 57
Address: 57 State: M
Address: 57 State: Not in Cache
Address: 57 State: Not in Cache
Address: 57 State: M
CPU1 Writes to Address: 507
Address: 507 State: Not in Cache
Address: 507 State: M
Address: 507 State: Not in Cache
Address: 507 State: M
CPU2 Writes to Address: 69
Address: 69 State: Not in Cache
Address: 69 State: E
Address: 69 State: M
Address: 69 State: Not in Cache
CPU3 Writes to Address: 925
Address: 925 State: Not in Cache
Address: 925 State: E
Address: 925 State: Not in Cache
Address: 925 State: M

=====================Simulation Loop #232=====================
CPU0 Reads from Address: 952
Address: 952 State: S
Address: 952 State: S
Address: 952 State: Not in Cache
Address: 952 State: M
Address: 952 State: Not in Cache
CPU1 Writes to Address: 613
Address: 613 State: Not in Cache
Address: 613 State: M
Address: 613 State: Not in Cache
Address: 613 State: Not in Cache
CPU2 Reads from Address: 450
Address: 450 State: E
Address: 450 State: E
Address: 450 State: Not in Cache
Address: 450 State: E
Address: 450 State: Not in Cache
CPU3 Reads from Address: 305
Address: 305 State: S
Address: 305 State: M
Address: 305 State: Not in Cache
Address: 305 State: M
Address: 305 State: S

=====================Simulation Loop #233=====================
CPU0 Writes to Address: 189
Address: 189 State: M
Address: 189 State: Not in Cache
Address: 189 State: E
Address: 189 State: Not in Cache
CPU1 Writes to Address: 381
Address: 381 State: S
Address: 381 State: M
Address: 381 State: M
Address: 381 State: Not in Cache
CPU2 Reads from Address: 197
Address: 197 State: E
Address: 197 State: Not in Cache
Address: 197 State: Not in Cache
Address: 197 State: E
Address: 197 State: Not in Cache
CPU3 Reads from Address: 119
Address: 119 State: S
Address: 119 State: M
Address: 119 State: M
Address: 119 State: Not in Cache
Address: 119 State: S

=====================Simulation Loop #234=====================
CPU0 Writes to Address: 504
Address: 504 State: M
Address: 504 State: Not in Cache
Address: 504 State: Not in Cache
Address: 504 State: Not in Cache
CPU1 Writes to Address: 230
Address: 230 State: Not in Cache
Address: 230 State: M
Address: 230 State: Not in Cache
Address: 230 State: Not in Cache
CPU2 Writes to Address: 869
Address: 869 State: Not in Cache
Address: 869 State: Not in Cache
Address: 869 State: M
Address: 869 State: Not in Cache
CPU3 Writes to Address: 205
Address: 205 State: Not in Cache
Address: 205 State: M
Address: 205 State: Not in Cache
Address: 205 State: M

=====================Simulation Loop #235=====================
CPU0 Reads from Address: 663
Address: 663 State: E
Address: 663 State: E
Address: 663 State: Not in Cache
Address: 663 State: Not in Cache
Address: 663 State: Not in Cache
CPU1 Writes to Address: 1012
Address: 1012 State: Not in Cache
Address: 1012 State: M
Address: 1012 State: Not in Cache
Address: 1012 State: Not in Cache
CPU2 Writes to Address: 470
Address: 470 State: Not in Cache
Address: 470 State: Not in Cache
Address: 470 State: M
Address: 470 State: Not in Cache
CPU3 Writes to Address: 604
Address: 604 State: Not in Cache
Address: 604 State: Not in Cache
Address: 604 State: Not in Cache
Address: 604 State: M

=====================Simulation Loop #236=====================
CPU0 Writes to Address: 183
Address: 183 State: M
Address: 183 State: Not in Cache
Address: 183 State: Not in Cache
Address: 183 State: M
CPU1 Writes to Address: 166
Address: 166 State: Not in Cache
Address: 166 State: M
Address: 166 State: Not in Cache
Address: 166 State: Not in Cache
CPU2 Writes to Address: 958
Address: 958 State: Not in Cache
Address: 958 State: Not in Cache
Address: 958 State: M
Address: 958 State: Not in Cache
CPU3 Reads from Address: 994
Address: 994 State: E
Address: 994 State: Not in Cache
Address: 994 State: Not in Cache
Address: 994 State: Not in Cache
Address: 994 State: E

=====================Simulation Loop #237=====================
CPU0 Reads from Address: 484
Address: 484 State: E
Address: 484 State: E
Address: 484 State: Not in Cache
Address: 484 State: Not in Cache
Address: 484 State: Not in Cache
CPU1 Writes to Address: 206
Address: 206 State: Not in Cache
Address: 206 State: M
Address: 206 State: Not in Cache
Address: 206 State: Not in Cache
CPU2 Reads from Address: 914
Address: 914 State: E
Address: 914 State: Not in Cache
Address: 914 State: Not in Cache
Address: 914 State: E
Address: 914 State: Not in Cache
CPU3 Reads from Address: 420
Address: 420 State: Not in Cache
Address: 420 State: Not in Cache
Address: 420 State: Not in Cache
Address: 420 State: M

=====================Simulation Loop #238=====================
CPU0 Writes to Address: 149
Address: 149 State: M
Address: 149 State: S
Address: 149 State: M
Address: 149 State: M
CPU1 Writes to Address: 635
Address: 635 State: Not in Cache
Address: 635 State: M
Address: 635 State: Not in Cache
Address: 635 State: Not in Cache
CPU2 Reads from Address: 187
Address: 187 State: E
Address: 187 State: Not in Cache
Address: 187 State: Not in Cache
Address: 187 State: E
Address: 187 State: Not in Cache
CPU3 Writes to Address: 910
Address: 910 State: Not in Cache
Address: 910 State: Not in Cache
Address: 910 State: Not in Cache
Address: 910 State: M

=====================Simulation Loop #239=====================
CPU0 Writes to Address: 238
Address: 238 State: M
Address: 238 State: Not in Cache
Address: 238 State: M
Address: 238 State: E
CPU1 Writes to Address: 290
Address: 290 State: Not in Cache
Address: 290 State: M
Address: 290 State: Not in Cache
Address: 290 State: Not in Cache
CPU2 Writes to Address: 965
Address: 965 State: Not in Cache
Address: 965 State: Not in Cache
Address: 965 State: M
Address: 965 State: Not in Cache
CPU3 Writes to Address: 145
Address: 145 State: Not in Cache
Address: 145 State: E
Address: 145 State: Not in Cache
Address: 145 State: M

=====================Simulation Loop #240=====================
CPU0 Writes to Address: 491
Address: 491 State: M
Address: 491 State: Not in Cache
Address: 491 State: Not in Cache
Address: 491 State: Not in Cache
CPU1 Writes to Address: 404
Address: 404 State: Not in Cache
Address: 404 State: M
Address: 404 State: Not in Cache
Address: 404 State: Not in Cache
CPU2 Reads from Address: 191
Address: 191 State: E
Address: 191 State: Not in Cache
Address: 191 State: Not in Cache
Address: 191 State: E
Address: 191 State: Not in Cache
CPU3 Reads from Address: 39
Address: 39 State: E
Address: 39 State: Not in Cache
Address: 39 State: Not in Cache
Address: 39 State: Not in Cache
Address: 39 State: E

=====================Simulation Loop #241=====================
CPU0 Reads from Address: 331
Address: 331 State: M
Address: 331 State: Not in Cache
Address: 331 State: Not in Cache
Address: 331 State: Not in Cache
CPU1 Writes to Address: 239
Address: 239 State: Not in Cache
Address: 239 State: M
Address: 239 State: Not in Cache
Address: 239 State: Not in Cache
CPU2 Writes to Address: 907
Address: 907 State: E
Address: 907 State: Not in Cache
Address: 907 State: M
Address: 907 State: Not in Cache
CPU3 Reads from Address: 791
Address: 791 State: S
Address: 791 State: Not in Cache
Address: 791 State: Not in Cache
Address: 791 State: M
Address: 791 State: S

=====================Simulation Loop #242=====================
CPU0 Writes to Address: 121
Address: 121 State: M
Address: 121 State: Not in Cache
Address: 121 State: Not in Cache
Address: 121 State: Not in Cache
CPU1 Reads from Address: 792
Address: 792 State: E
Address: 792 State: Not in Cache
Address: 792 State: E
Address: 792 State: Not in Cache
Address: 792 State: Not in Cache
CPU2 Reads from Address: 960
Address: 960 State: E
Address: 960 State: Not in Cache
Address: 960 State: Not in Cache
Address: 960 State: E
Address: 960 State: Not in Cache
CPU3 Reads from Address: 264
Address: 264 State: Not in Cache
Address: 264 State: Not in Cache
Address: 264 State: Not in Cache
Address: 264 State: M

=====================Simulation Loop #243=====================
CPU0 Writes to Address: 742
Address: 742 State: M
Address: 742 State: Not in Cache
Address: 742 State: Not in Cache
Address: 742 State: Not in Cache
CPU1 Reads from Address: 815
Address: 815 State: S
Address: 815 State: Not in Cache
Address: 815 State: S
Address: 815 State: Not in Cache
Address: 815 State: M
CPU2 Writes to Address: 64
Address: 64 State: Not in Cache
Address: 64 State: Not in Cache
Address: 64 State: M
Address: 64 State: Not in Cache
CPU3 Reads from Address: 720
Address: 720 State: E
Address: 720 State: Not in Cache
Address: 720 State: Not in Cache
Address: 720 State: Not in Cache
Address: 720 State: E

=====================Simulation Loop #244=====================
CPU0 Reads from Address: 903
Address: 903 State: E
Address: 903 State: E
Address: 903 State: Not in Cache
Address: 903 State: E
Address: 903 State: Not in Cache
CPU1 Writes to Address: 546
Address: 546 State: Not in Cache
Address: 546 State: M
Address: 546 State: Not in Cache
Address: 546 State: E
CPU2 Reads from Address: 644
Address: 644 State: E
Address: 644 State: E
Address: 644 State: Not in Cache
Address: 644 State: E
Address: 644 State: Not in Cache
CPU3 Writes to Address: 657
Address: 657 State: Not in Cache
Address: 657 State: Not in Cache
Address: 657 State: Not in Cache
Address: 657 State: M

=====================Simulation Loop #245=====================
CPU0 Writes to Address: 793
Address: 793 State: M
Address: 793 State: S
Address: 793 State: Not in Cache
Address: 793 State: Not in Cache
CPU1 Reads from Address: 940
Address: 940 State: S
Address: 940 State: M
Address: 940 State: S
Address: 940 State: Not in Cache
Address: 940 State: Not in Cache
CPU2 Writes to Address: 496
Address: 496 State: M
Address: 496 State: M
Address: 496 State: M
Address: 496 State: S
CPU3 Reads from Address: 634
Address: 634 State: E
Address: 634 State: E
Address: 634 State: Not in Cache
Address: 634 State: Not in Cache
Address: 634 State: E

=====================Simulation Loop #246=====================
CPU0 Reads from Address: 964
Address: 964 State: E
Address: 964 State: E
Address: 964 State: Not in Cache
Address: 964 State: Not in Cache
Address: 964 State: Not in Cache
CPU1 Writes to Address: 651
Address: 651 State: Not in Cache
Address: 651 State: M
Address: 651 State: Not in Cache
Address: 651 State: Not in Cache
CPU2 Writes to Address: 605
Address: 605 State: Not in Cache
Address: 605 State: Not in Cache
Address: 605 State: M
Address: 605 State: E
CPU3 Reads from Address: 39
Address: 39 State: Not in Cache
Address: 39 State: Not in Cache
Address: 39 State: Not in Cache
Address: 39 State: E

=====================Simulation Loop #247=====================
CPU0 Reads from Address: 269
Address: 269 State: S
Address: 269 State: S
Address: 269 State: Not in Cache
Address: 269 State: M
Address: 269 State: Not in Cache
CPU1 Writes to Address: 211
Address: 211 State: M
Address: 211 State: M
Address: 211 State: Not in Cache
Address: 211 State: Not in Cache
CPU2 Writes to Address: 11
Address: 11 State: Not in Cache
Address: 11 State: Not in Cache
Address: 11 State: M
Address: 11 State: E
CPU3 Reads from Address: 160
Address: 160 State: S
Address: 160 State: Not in Cache
Address: 160 State: M
Address: 160 State: S
Address: 160 State: S

=====================Simulation Loop #248=====================
CPU0 Reads from Address: 38
Address: 38 State: E
Address: 38 State: E
Address: 38 State: Not in Cache
Address: 38 State: Not in Cache
Address: 38 State: Not in Cache
CPU1 Reads from Address: 861
Address: 861 State: S
Address: 861 State: Not in Cache
Address: 861 State: S
Address: 861 State: M
Address: 861 State: M
CPU2 Writes to Address: 620
Address: 620 State: S
Address: 620 State: M
Address: 620 State: M
Address: 620 State: Not in Cache
CPU3 Reads from Address: 670
Address: 670 State: E
Address: 670 State: Not in Cache
Address: 670 State: Not in Cache
Address: 670 State: Not in Cache
Address: 670 State: E

=====================Simulation Loop #249=====================
CPU0 Reads from Address: 226
Address: 226 State: S
Address: 226 State: S
Address: 226 State: M
Address: 226 State: Not in Cache
Address: 226 State: Not in Cache
CPU1 Reads from Address: 195
Address: 195 State: S
Address: 195 State: M
Address: 195 State: S
Address: 195 State: Not in Cache
Address: 195 State: Not in Cache
CPU2 Writes to Address: 344
Address: 344 State: M
Address: 344 State: Not in Cache
Address: 344 State: M
Address: 344 State: Not in Cache
CPU3 Writes to Address: 795
Address: 795 State: Not in Cache
Address: 795 State: Not in Cache
Address: 795 State: M
Address: 795 State: M

=====================Simulation Loop #250=====================
CPU0 Writes to Address: 291
Address: 291 State: M
Address: 291 State: Not in Cache
Address: 291 State: Not in Cache
Address: 291 State: Not in Cache
CPU1 Reads from Address: 816
Address: 816 State: E
Address: 816 State: Not in Cache
Address: 816 State: E
Address: 816 State: Not in Cache
Address: 816 State: Not in Cache
CPU2 Reads from Address: 588
Address: 588 State: E
Address: 588 State: Not in Cache
Address: 588 State: Not in Cache
Address: 588 State: E
Address: 588 State: Not in Cache
CPU3 Reads from Address: 347
Address: 347 State: E
Address: 347 State: Not in Cache
Address: 347 State: Not in Cache
Address: 347 State: Not in Cache
Address: 347 State: E

=====================Simulation Loop #251=====================
CPU0 Reads from Address: 910
Address: 910 State: S
Address: 910 State: S
Address: 910 State: Not in Cache
Address: 910 State: Not in Cache
Address: 910 State: M
CPU1 Reads from Address: 291
Address: 291 State: S
Address: 291 State: M
Address: 291 State: S
Address: 291 State: Not in Cache
Address: 291 State: Not in Cache
CPU2 Reads from Address: 236
Address: 236 State: S
Address: 236 State: Not in Cache
Address: 236 State: Not in Cache
Address: 236 State: S
Address: 236 State: M
CPU3 Writes to Address: 624
Address: 624 State: E
Address: 624 State: Not in Cache
Address: 624 State: Not in Cache
Address: 624 State: M

=====================Simulation Loop #252=====================
CPU0 Reads from Address: 976
Address: 976 State: S
Address: 976 State: S
Address: 976 State: Not in Cache
Address: 976 State: M
Address: 976 State: Not in Cache
CPU1 Writes to Address: 912
Address: 912 State: Not in Cache
Address: 912 State: M
Address: 912 State: Not in Cache
Address: 912 State: Not in Cache
CPU2 Reads from Address: 67
Address: 67 State: Not in Cache
Address: 67 State: Not in Cache
Address: 67 State: E
Address: 67 State: Not in Cache
CPU3 Writes to Address: 256
Address: 256 State: M
Address: 256 State: Not in Cache
Address: 256 State: Not in Cache
Address: 256 State: M

=====================Simulation Loop #253=====================
CPU0 Writes to Address: 373
Address: 373 State: M
Address: 373 State: Not in Cache
Address: 373 State: Not in Cache
Address: 373 State: Not in Cache
CPU1 Writes to Address: 914
Address: 914 State: Not in Cache
Address: 914 State: M
Address: 914 State: E
Address: 914 State: Not in Cache
CPU2 Reads from Address: 465
Address: 465 State: E
Address: 465 State: Not in Cache
Address: 465 State: E
Address: 465 State: E
Address: 465 State: Not in Cache
CPU3 Reads from Address: 1015
Address: 1015 State: E
Address: 1015 State: Not in Cache
Address: 1015 State: Not in Cache
Address: 1015 State: Not in Cache
Address: 1015 State: E

=====================Simulation Loop #254=====================
CPU0 Writes to Address: 142
Address: 142 State: M
Address: 142 State: M
Address: 142 State: Not in Cache
Address: 142 State: Not in Cache
CPU1 Reads from Address: 501
Address: 501 State: E
Address: 501 State: Not in Cache
Address: 501 State: E
Address: 501 State: Not in Cache
Address: 501 State: Not in Cache
CPU2 Reads from Address: 82
Address: 82 State: M
Address: 82 State: Not in Cache
Address: 82 State: M
Address: 82 State: Not in Cache
CPU3 Writes to Address: 178
Address: 178 State: Not in Cache
Address: 178 State: Not in Cache
Address: 178 State: Not in Cache
Address: 178 State: M

=====================Simulation Loop #255=====================
CPU0 Writes to Address: 1001
Address: 1001 State: M
Address: 1001 State: Not in Cache
Address: 1001 State: Not in Cache
Address: 1001 State: Not in Cache
CPU1 Reads from Address: 514
Address: 514 State: E
Address: 514 State: Not in Cache
Address: 514 State: E
Address: 514 State: Not in Cache
Address: 514 State: Not in Cache
CPU2 Reads from Address: 924
Address: 924 State: E
Address: 924 State: Not in Cache
Address: 924 State: Not in Cache
Address: 924 State: E
Address: 924 State: E
CPU3 Writes to Address: 222
Address: 222 State: Not in Cache
Address: 222 State: Not in Cache
Address: 222 State: Not in Cache
Address: 222 State: M

=====================Simulation Loop #256=====================
CPU0 Reads from Address: 293
Address: 293 State: S
Address: 293 State: S
Address: 293 State: Not in Cache
Address: 293 State: M
Address: 293 State: Not in Cache
CPU1 Writes to Address: 735
Address: 735 State: Not in Cache
Address: 735 State: M
Address: 735 State: M
Address: 735 State: Not in Cache
CPU2 Reads from Address: 169
Address: 169 State: E
Address: 169 State: Not in Cache
Address: 169 State: Not in Cache
Address: 169 State: E
Address: 169 State: Not in Cache
CPU3 Writes to Address: 870
Address: 870 State: E
Address: 870 State: Not in Cache
Address: 870 State: E
Address: 870 State: M

=====================Simulation Loop #257=====================
CPU0 Reads from Address: 985
Address: 985 State: E
Address: 985 State: E
Address: 985 State: E
Address: 985 State: E
Address: 985 State: Not in Cache
CPU1 Writes to Address: 860
Address: 860 State: Not in Cache
Address: 860 State: M
Address: 860 State: Not in Cache
Address: 860 State: E
CPU2 Reads from Address: 264
Address: 264 State: S
Address: 264 State: Not in Cache
Address: 264 State: Not in Cache
Address: 264 State: S
Address: 264 State: M
CPU3 Writes to Address: 514
Address: 514 State: Not in Cache
Address: 514 State: E
Address: 514 State: Not in Cache
Address: 514 State: M

=====================Simulation Loop #258=====================
CPU0 Reads from Address: 377
Address: 377 State: M
Address: 377 State: Not in Cache
Address: 377 State: Not in Cache
Address: 377 State: S
CPU1 Reads from Address: 441
Address: 441 State: E
Address: 441 State: Not in Cache
Address: 441 State: E
Address: 441 State: Not in Cache
Address: 441 State: E
CPU2 Writes to Address: 31
Address: 31 State: Not in Cache
Address: 31 State: Not in Cache
Address: 31 State: M
Address: 31 State: Not in Cache
CPU3 Reads from Address: 55
Address: 55 State: E
Address: 55 State: E
Address: 55 State: Not in Cache
Address: 55 State: Not in Cache
Address: 55 State: E

=====================Simulation Loop #259=====================
CPU0 Writes to Address: 806
Address: 806 State: M
Address: 806 State: Not in Cache
Address: 806 State: Not in Cache
Address: 806 State: Not in Cache
CPU1 Writes to Address: 472
Address: 472 State: Not in Cache
Address: 472 State: M
Address: 472 State: Not in Cache
Address: 472 State: Not in Cache
CPU2 Reads from Address: 701
Address: 701 State: S
Address: 701 State: Not in Cache
Address: 701 State: Not in Cache
Address: 701 State: S
Address: 701 State: M
CPU3 Writes to Address: 421
Address: 421 State: Not in Cache
Address: 421 State: Not in Cache
Address: 421 State: Not in Cache
Address: 421 State: M

=====================Simulation Loop #260=====================
CPU0 Writes to Address: 545
Address: 545 State: M
Address: 545 State: Not in Cache
Address: 545 State: Not in Cache
Address: 545 State: Not in Cache
CPU1 Reads from Address: 115
Address: 115 State: Not in Cache
Address: 115 State: M
Address: 115 State: M
Address: 115 State: M
CPU2 Writes to Address: 412
Address: 412 State: E
Address: 412 State: Not in Cache
Address: 412 State: M
Address: 412 State: Not in Cache
CPU3 Reads from Address: 785
Address: 785 State: S
Address: 785 State: Not in Cache
Address: 785 State: S
Address: 785 State: M
Address: 785 State: S

=====================Simulation Loop #261=====================
CPU0 Writes to Address: 102
Address: 102 State: M
Address: 102 State: M
Address: 102 State: Not in Cache
Address: 102 State: Not in Cache
CPU1 Writes to Address: 875
Address: 875 State: Not in Cache
Address: 875 State: M
Address: 875 State: Not in Cache
Address: 875 State: Not in Cache
CPU2 Writes to Address: 23
Address: 23 State: Not in Cache
Address: 23 State: M
Address: 23 State: M
Address: 23 State: Not in Cache
CPU3 Writes to Address: 762
Address: 762 State: Not in Cache
Address: 762 State: E
Address: 762 State: Not in Cache
Address: 762 State: M

=====================Simulation Loop #262=====================
CPU0 Reads from Address: 519
Address: 519 State: E
Address: 519 State: E
Address: 519 State: Not in Cache
Address: 519 State: Not in Cache
Address: 519 State: Not in Cache
CPU1 Reads from Address: 402
Address: 402 State: E
Address: 402 State: E
Address: 402 State: E
Address: 402 State: Not in Cache
Address: 402 State: Not in Cache
CPU2 Reads from Address: 588
Address: 588 State: Not in Cache
Address: 588 State: Not in Cache
Address: 588 State: E
Address: 588 State: Not in Cache
CPU3 Reads from Address: 31
Address: 31 State: S
Address: 31 State: Not in Cache
Address: 31 State: Not in Cache
Address: 31 State: M
Address: 31 State: S

=====================Simulation Loop #263=====================
CPU0 Writes to Address: 269
Address: 269 State: M
Address: 269 State: Not in Cache
Address: 269 State: M
Address: 269 State: Not in Cache
CPU1 Reads from Address: 178
Address: 178 State: S
Address: 178 State: Not in Cache
Address: 178 State: S
Address: 178 State: Not in Cache
Address: 178 State: M
CPU2 Writes to Address: 1004
Address: 1004 State: Not in Cache
Address: 1004 State: Not in Cache
Address: 1004 State: M
Address: 1004 State: M
CPU3 Writes to Address: 992
Address: 992 State: Not in Cache
Address: 992 State: Not in Cache
Address: 992 State: E
Address: 992 State: M

=====================Simulation Loop #264=====================
CPU0 Writes to Address: 878
Address: 878 State: M
Address: 878 State: Not in Cache
Address: 878 State: Not in Cache
Address: 878 State: Not in Cache
CPU1 Writes to Address: 831
Address: 831 State: Not in Cache
Address: 831 State: M
Address: 831 State: Not in Cache
Address: 831 State: E
CPU2 Writes to Address: 696
Address: 696 State: Not in Cache
Address: 696 State: Not in Cache
Address: 696 State: M
Address: 696 State: Not in Cache
CPU3 Writes to Address: 435
Address: 435 State: E
Address: 435 State: E
Address: 435 State: Not in Cache
Address: 435 State: M

=====================Simulation Loop #265=====================
CPU0 Writes to Address: 908
Address: 908 State: M
Address: 908 State: Not in Cache
Address: 908 State: Not in Cache
Address: 908 State: Not in Cache
CPU1 Writes to Address: 331
Address: 331 State: M
Address: 331 State: M
Address: 331 State: Not in Cache
Address: 331 State: Not in Cache
CPU2 Writes to Address: 243
Address: 243 State: Not in Cache
Address: 243 State: Not in Cache
Address: 243 State: M
Address: 243 State: Not in Cache
CPU3 Reads from Address: 1021
Address: 1021 State: E
Address: 1021 State: Not in Cache
Address: 1021 State: Not in Cache
Address: 1021 State: Not in Cache
Address: 1021 State: E

=====================Simulation Loop #266=====================
CPU0 Writes to Address: 33
Address: 33 State: M
Address: 33 State: Not in Cache
Address: 33 State: Not in Cache
Address: 33 State: Not in Cache
CPU1 Reads from Address: 384
Address: 384 State: S
Address: 384 State: Not in Cache
Address: 384 State: S
Address: 384 State: M
Address: 384 State: Not in Cache
CPU2 Reads from Address: 80
Address: 80 State: S
Address: 80 State: M
Address: 80 State: Not in Cache
Address: 80 State: S
Address: 80 State: M
CPU3 Reads from Address: 952
Address: 952 State: S
Address: 952 State: S
Address: 952 State: Not in Cache
Address: 952 State: M
Address: 952 State: S

=====================Simulation Loop #267=====================
CPU0 Writes to Address: 400
Address: 400 State: M
Address: 400 State: Not in Cache
Address: 400 State: Not in Cache
Address: 400 State: Not in Cache
CPU1 Reads from Address: 151
Address: 151 State: Not in Cache
Address: 151 State: M
Address: 151 State: Not in Cache
Address: 151 State: Not in Cache
CPU2 Writes to Address: 625
Address: 625 State: Not in Cache
Address: 625 State: Not in Cache
Address: 625 State: M
Address: 625 State: Not in Cache
CPU3 Reads from Address: 319
Address: 319 State: E
Address: 319 State: E
Address: 319 State: Not in Cache
Address: 319 State: E
Address: 319 State: E

=====================Simulation Loop #268=====================
CPU0 Reads from Address: 373
Address: 373 State: M
Address: 373 State: Not in Cache
Address: 373 State: Not in Cache
Address: 373 State: Not in Cache
CPU1 Writes to Address: 175
Address: 175 State: Not in Cache
Address: 175 State: M
Address: 175 State: Not in Cache
Address: 175 State: Not in Cache
CPU2 Reads from Address: 509
Address: 509 State: S
Address: 509 State: M
Address: 509 State: Not in Cache
Address: 509 State: S
Address: 509 State: Not in Cache
CPU3 Writes to Address: 455
Address: 455 State: Not in Cache
Address: 455 State: Not in Cache
Address: 455 State: Not in Cache
Address: 455 State: M

=====================Simulation Loop #269=====================
CPU0 Writes to Address: 886
Address: 886 State: M
Address: 886 State: Not in Cache
Address: 886 State: Not in Cache
Address: 886 State: Not in Cache
CPU1 Writes to Address: 803
Address: 803 State: Not in Cache
Address: 803 State: M
Address: 803 State: Not in Cache
Address: 803 State: Not in Cache
CPU2 Reads from Address: 968
Address: 968 State: Not in Cache
Address: 968 State: Not in Cache
Address: 968 State: M
Address: 968 State: Not in Cache
CPU3 Writes to Address: 875
Address: 875 State: Not in Cache
Address: 875 State: M
Address: 875 State: Not in Cache
Address: 875 State: M

=====================Simulation Loop #270=====================
CPU0 Writes to Address: 928
Address: 928 State: M
Address: 928 State: M
Address: 928 State: Not in Cache
Address: 928 State: Not in Cache
CPU1 Writes to Address: 689
Address: 689 State: Not in Cache
Address: 689 State: M
Address: 689 State: Not in Cache
Address: 689 State: Not in Cache
CPU2 Reads from Address: 191
Address: 191 State: Not in Cache
Address: 191 State: Not in Cache
Address: 191 State: E
Address: 191 State: Not in Cache
CPU3 Writes to Address: 725
Address: 725 State: Not in Cache
Address: 725 State: Not in Cache
Address: 725 State: Not in Cache
Address: 725 State: M

=====================Simulation Loop #271=====================
CPU0 Writes to Address: 423
Address: 423 State: M
Address: 423 State: Not in Cache
Address: 423 State: Not in Cache
Address: 423 State: Not in Cache
CPU1 Writes to Address: 287
Address: 287 State: S
Address: 287 State: M
Address: 287 State: Not in Cache
Address: 287 State: M
CPU2 Reads from Address: 287
Address: 287 State: S
Address: 287 State: S
Address: 287 State: M
Address: 287 State: S
Address: 287 State: M
CPU3 Reads from Address: 277
Address: 277 State: S
Address: 277 State: M
Address: 277 State: M
Address: 277 State: M
Address: 277 State: S

=====================Simulation Loop #272=====================
CPU0 Writes to Address: 64
Address: 64 State: M
Address: 64 State: Not in Cache
Address: 64 State: M
Address: 64 State: Not in Cache
CPU1 Writes to Address: 344
Address: 344 State: M
Address: 344 State: M
Address: 344 State: M
Address: 344 State: Not in Cache
CPU2 Reads from Address: 528
Address: 528 State: Not in Cache
Address: 528 State: Not in Cache
Address: 528 State: M
Address: 528 State: Not in Cache
CPU3 Reads from Address: 500
Address: 500 State: E
Address: 500 State: Not in Cache
Address: 500 State: Not in Cache
Address: 500 State: Not in Cache
Address: 500 State: E

=====================Simulation Loop #273=====================
CPU0 Reads from Address: 592
Address: 592 State: E
Address: 592 State: E
Address: 592 State: Not in Cache
Address: 592 State: Not in Cache
Address: 592 State: Not in Cache
CPU1 Writes to Address: 22
Address: 22 State: Not in Cache
Address: 22 State: M
Address: 22 State: Not in Cache
Address: 22 State: Not in Cache
CPU2 Writes to Address: 837
Address: 837 State: E
Address: 837 State: Not in Cache
Address: 837 State: M
Address: 837 State: Not in Cache
CPU3 Reads from Address: 1021
Address: 1021 State: Not in Cache
Address: 1021 State: Not in Cache
Address: 1021 State: Not in Cache
Address: 1021 State: E

=====================Simulation Loop #274=====================
CPU0 Writes to Address: 958
Address: 958 State: M
Address: 958 State: Not in Cache
Address: 958 State: M
Address: 958 State: Not in Cache
CPU1 Reads from Address: 729
Address: 729 State: E
Address: 729 State: Not in Cache
Address: 729 State: E
Address: 729 State: E
Address: 729 State: Not in Cache
CPU2 Reads from Address: 262
Address: 262 State: E
Address: 262 State: Not in Cache
Address: 262 State: Not in Cache
Address: 262 State: E
Address: 262 State: Not in Cache
CPU3 Writes to Address: 980
Address: 980 State: Not in Cache
Address: 980 State: Not in Cache
Address: 980 State: Not in Cache
Address: 980 State: M

=====================Simulation Loop #275=====================
CPU0 Writes to Address: 988
Address: 988 State: M
Address: 988 State: Not in Cache
Address: 988 State: Not in Cache
Address: 988 State: Not in Cache
CPU1 Writes to Address: 909
Address: 909 State: Not in Cache
Address: 909 State: M
Address: 909 State: M
Address: 909 State: Not in Cache
CPU2 Reads from Address: 40
Address: 40 State: E
Address: 40 State: Not in Cache
Address: 40 State: Not in Cache
Address: 40 State: E
Address: 40 State: Not in Cache
CPU3 Writes to Address: 802
Address: 802 State: Not in Cache
Address: 802 State: Not in Cache
Address: 802 State: Not in Cache
Address: 802 State: M

=====================Simulation Loop #276=====================
CPU0 Writes to Address: 298
Address: 298 State: M
Address: 298 State: Not in Cache
Address: 298 State: E
Address: 298 State: Not in Cache
CPU1 Reads from Address: 62
Address: 62 State: E
Address: 62 State: Not in Cache
Address: 62 State: E
Address: 62 State: Not in Cache
Address: 62 State: Not in Cache
CPU2 Reads from Address: 548
Address: 548 State: E
Address: 548 State: Not in Cache
Address: 548 State: Not in Cache
Address: 548 State: E
Address: 548 State: Not in Cache
CPU3 Reads from Address: 595
Address: 595 State: E
Address: 595 State: Not in Cache
Address: 595 State: Not in Cache
Address: 595 State: Not in Cache
Address: 595 State: E

=====================Simulation Loop #277=====================
CPU0 Reads from Address: 1006
Address: 1006 State: S
Address: 1006 State: S
Address: 1006 State: Not in Cache
Address: 1006 State: Not in Cache
Address: 1006 State: M
CPU1 Reads from Address: 702
Address: 702 State: Not in Cache
Address: 702 State: M
Address: 702 State: Not in Cache
Address: 702 State: Not in Cache
CPU2 Reads from Address: 558
Address: 558 State: Not in Cache
Address: 558 State: Not in Cache
Address: 558 State: E
Address: 558 State: Not in Cache
CPU3 Writes to Address: 478
Address: 478 State: Not in Cache
Address: 478 State: Not in Cache
Address: 478 State: Not in Cache
Address: 478 State: M

=====================Simulation Loop #278=====================
CPU0 Writes to Address: 128
Address: 128 State: M
Address: 128 State: E
Address: 128 State: Not in Cache
Address: 128 State: Not in Cache
CPU1 Reads from Address: 722
Address: 722 State: Not in Cache
Address: 722 State: M
Address: 722 State: Not in Cache
Address: 722 State: Not in Cache
CPU2 Reads from Address: 938
Address: 938 State: S
Address: 938 State: Not in Cache
Address: 938 State: M
Address: 938 State: S
Address: 938 State: Not in Cache
CPU3 Writes to Address: 175
Address: 175 State: Not in Cache
Address: 175 State: M
Address: 175 State: Not in Cache
Address: 175 State: M

=====================Simulation Loop #279=====================
CPU0 Writes to Address: 768
Address: 768 State: M
Address: 768 State: Not in Cache
Address: 768 State: Not in Cache
Address: 768 State: Not in Cache
CPU1 Reads from Address: 958
Address: 958 State: S
Address: 958 State: M
Address: 958 State: S
Address: 958 State: M
Address: 958 State: Not in Cache
CPU2 Reads from Address: 1021
Address: 1021 State: E
Address: 1021 State: Not in Cache
Address: 1021 State: Not in Cache
Address: 1021 State: E
Address: 1021 State: E
CPU3 Reads from Address: 1022
Address: 1022 State: E
Address: 1022 State: Not in Cache
Address: 1022 State: Not in Cache
Address: 1022 State: Not in Cache
Address: 1022 State: E

=====================Simulation Loop #280=====================
CPU0 Reads from Address: 281
Address: 281 State: E
Address: 281 State: E
Address: 281 State: E
Address: 281 State: Not in Cache
Address: 281 State: Not in Cache
CPU1 Writes to Address: 352
Address: 352 State: Not in Cache
Address: 352 State: M
Address: 352 State: Not in Cache
Address: 352 State: Not in Cache
CPU2 Writes to Address: 710
Address: 710 State: Not in Cache
Address: 710 State: Not in Cache
Address: 710 State: M
Address: 710 State: E
CPU3 Writes to Address: 923
Address: 923 State: Not in Cache
Address: 923 State: E
Address: 923 State: E
Address: 923 State: M

=====================Simulation Loop #281=====================
CPU0 Reads from Address: 1015
Address: 1015 State: E
Address: 1015 State: E
Address: 1015 State: Not in Cache
Address: 1015 State: Not in Cache
Address: 1015 State: E
CPU1 Reads from Address: 797
Address: 797 State: E
Address: 797 State: E
Address: 797 State: E
Address: 797 State: Not in Cache
Address: 797 State: E
CPU2 Writes to Address: 268
Address: 268 State: Not in Cache
Address: 268 State: M
Address: 268 State: M
Address: 268 State: Not in Cache
CPU3 Writes to Address: 385
Address: 385 State: Not in Cache
Address: 385 State: M
Address: 385 State: Not in Cache
Address: 385 State: M

=====================Simulation Loop #282=====================
CPU0 Writes to Address: 854
Address: 854 State: M
Address: 854 State: Not in Cache
Address: 854 State: M
Address: 854 State: Not in Cache
CPU1 Reads from Address: 913
Address: 913 State: M
Address: 913 State: M
Address: 913 State: Not in Cache
Address: 913 State: Not in Cache
CPU2 Reads from Address: 518
Address: 518 State: E
Address: 518 State: Not in Cache
Address: 518 State: Not in Cache
Address: 518 State: E
Address: 518 State: Not in Cache
CPU3 Reads from Address: 658
Address: 658 State: S
Address: 658 State: Not in Cache
Address: 658 State: Not in Cache
Address: 658 State: M
Address: 658 State: S

=====================Simulation Loop #283=====================
CPU0 Reads from Address: 194
Address: 194 State: E
Address: 194 State: E
Address: 194 State: Not in Cache
Address: 194 State: E
Address: 194 State: Not in Cache
CPU1 Writes to Address: 191
Address: 191 State: Not in Cache
Address: 191 State: M
Address: 191 State: E
Address: 191 State: Not in Cache
CPU2 Writes to Address: 426
Address: 426 State: Not in Cache
Address: 426 State: Not in Cache
Address: 426 State: M
Address: 426 State: Not in Cache
CPU3 Reads from Address: 175
Address: 175 State: Not in Cache
Address: 175 State: M
Address: 175 State: Not in Cache
Address: 175 State: M

=====================Simulation Loop #284=====================
CPU0 Writes to Address: 524
Address: 524 State: M
Address: 524 State: Not in Cache
Address: 524 State: Not in Cache
Address: 524 State: Not in Cache
CPU1 Writes to Address: 996
Address: 996 State: Not in Cache
Address: 996 State: M
Address: 996 State: Not in Cache
Address: 996 State: Not in Cache
CPU2 Writes to Address: 138
Address: 138 State: Not in Cache
Address: 138 State: Not in Cache
Address: 138 State: M
Address: 138 State: Not in Cache
CPU3 Reads from Address: 1006
Address: 1006 State: S
Address: 1006 State: Not in Cache
Address: 1006 State: Not in Cache
Address: 1006 State: M

=====================Simulation Loop #285=====================
CPU0 Writes to Address: 205
Address: 205 State: M
Address: 205 State: M
Address: 205 State: Not in Cache
Address: 205 State: M
CPU1 Reads from Address: 342
Address: 342 State: S
Address: 342 State: M
Address: 342 State: S
Address: 342 State: Not in Cache
Address: 342 State: M
CPU2 Reads from Address: 871
Address: 871 State: E
Address: 871 State: Not in Cache
Address: 871 State: Not in Cache
Address: 871 State: E
Address: 871 State: Not in Cache
CPU3 Writes to Address: 897
Address: 897 State: Not in Cache
Address: 897 State: Not in Cache
Address: 897 State: E
Address: 897 State: M

=====================Simulation Loop #286=====================
CPU0 Writes to Address: 118
Address: 118 State: M
Address: 118 State: Not in Cache
Address: 118 State: Not in Cache
Address: 118 State: Not in Cache
CPU1 Reads from Address: 495
Address: 495 State: E
Address: 495 State: Not in Cache
Address: 495 State: E
Address: 495 State: Not in Cache
Address: 495 State: Not in Cache
CPU2 Reads from Address: 155
Address: 155 State: S
Address: 155 State: Not in Cache
Address: 155 State: Not in Cache
Address: 155 State: S
Address: 155 State: M
CPU3 Writes to Address: 892
Address: 892 State: Not in Cache
Address: 892 State: Not in Cache
Address: 892 State: Not in Cache
Address: 892 State: M

=====================Simulation Loop #287=====================
CPU0 Reads from Address: 590
Address: 590 State: E
Address: 590 State: E
Address: 590 State: E
Address: 590 State: Not in Cache
Address: 590 State: Not in Cache
CPU1 Reads from Address: 272
Address: 272 State: Not in Cache
Address: 272 State: M
Address: 272 State: E
Address: 272 State: Not in Cache
CPU2 Reads from Address: 958
Address: 958 State: M
Address: 958 State: S
Address: 958 State: M
Address: 958 State: Not in Cache
CPU3 Writes to Address: 883
Address: 883 State: Not in Cache
Address: 883 State: Not in Cache
Address: 883 State: Not in Cache
Address: 883 State: M

=====================Simulation Loop #288=====================
CPU0 Writes to Address: 399
Address: 399 State: M
Address: 399 State: M
Address: 399 State: E
Address: 399 State: M
CPU1 Writes to Address: 215
Address: 215 State: Not in Cache
Address: 215 State: M
Address: 215 State: Not in Cache
Address: 215 State: Not in Cache
CPU2 Reads from Address: 231
Address: 231 State: E
Address: 231 State: Not in Cache
Address: 231 State: Not in Cache
Address: 231 State: E
Address: 231 State: Not in Cache
CPU3 Writes to Address: 438
Address: 438 State: Not in Cache
Address: 438 State: Not in Cache
Address: 438 State: Not in Cache
Address: 438 State: M

=====================Simulation Loop #289=====================
CPU0 Reads from Address: 609
Address: 609 State: S
Address: 609 State: S
Address: 609 State: Not in Cache
Address: 609 State: E
Address: 609 State: M
CPU1 Writes to Address: 1013
Address: 1013 State: Not in Cache
Address: 1013 State: M
Address: 1013 State: E
Address: 1013 State: Not in Cache
CPU2 Reads from Address: 1011
Address: 1011 State: E
Address: 1011 State: Not in Cache
Address: 1011 State: E
Address: 1011 State: E
Address: 1011 State: E
CPU3 Reads from Address: 432
Address: 432 State: Not in Cache
Address: 432 State: E
Address: 432 State: Not in Cache
Address: 432 State: M

=====================Simulation Loop #290=====================
CPU0 Writes to Address: 189
Address: 189 State: M
Address: 189 State: Not in Cache
Address: 189 State: E
Address: 189 State: Not in Cache
CPU1 Reads from Address: 802
Address: 802 State: S
Address: 802 State: Not in Cache
Address: 802 State: S
Address: 802 State: Not in Cache
Address: 802 State: M
CPU2 Reads from Address: 880
Address: 880 State: Not in Cache
Address: 880 State: Not in Cache
Address: 880 State: M
Address: 880 State: Not in Cache
CPU3 Reads from Address: 618
Address: 618 State: E
Address: 618 State: Not in Cache
Address: 618 State: E
Address: 618 State: Not in Cache
Address: 618 State: E

=====================Simulation Loop #291=====================
CPU0 Reads from Address: 207
Address: 207 State: M
Address: 207 State: M
Address: 207 State: Not in Cache
Address: 207 State: Not in Cache
CPU1 Writes to Address: 73
Address: 73 State: E
Address: 73 State: M
Address: 73 State: Not in Cache
Address: 73 State: Not in Cache
CPU2 Reads from Address: 393
Address: 393 State: E
Address: 393 State: Not in Cache
Address: 393 State: Not in Cache
Address: 393 State: E
Address: 393 State: E
CPU3 Reads from Address: 665
Address: 665 State: Not in Cache
Address: 665 State: Not in Cache
Address: 665 State: Not in Cache
Address: 665 State: E

=====================Simulation Loop #292=====================
CPU0 Reads from Address: 863
Address: 863 State: M
Address: 863 State: Not in Cache
Address: 863 State: Not in Cache
Address: 863 State: M
CPU1 Reads from Address: 100
Address: 100 State: Not in Cache
Address: 100 State: E
Address: 100 State: M
Address: 100 State: S
CPU2 Writes to Address: 406
Address: 406 State: Not in Cache
Address: 406 State: E
Address: 406 State: M
Address: 406 State: Not in Cache
CPU3 Reads from Address: 963
Address: 963 State: Not in Cache
Address: 963 State: Not in Cache
Address: 963 State: Not in Cache
Address: 963 State: M

=====================Simulation Loop #293=====================
CPU0 Reads from Address: 65
Address: 65 State: E
Address: 65 State: E
Address: 65 State: Not in Cache
Address: 65 State: Not in Cache
Address: 65 State: Not in Cache
CPU1 Reads from Address: 630
Address: 630 State: E
Address: 630 State: Not in Cache
Address: 630 State: E
Address: 630 State: Not in Cache
Address: 630 State: Not in Cache
CPU2 Reads from Address: 485
Address: 485 State: S
Address: 485 State: M
Address: 485 State: M
Address: 485 State: Not in Cache
CPU3 Reads from Address: 772
Address: 772 State: E
Address: 772 State: Not in Cache
Address: 772 State: E
Address: 772 State: Not in Cache
Address: 772 State: E

=====================Simulation Loop #294=====================
CPU0 Writes to Address: 961
Address: 961 State: M
Address: 961 State: Not in Cache
Address: 961 State: Not in Cache
Address: 961 State: E
CPU1 Reads from Address: 184
Address: 184 State: E
Address: 184 State: Not in Cache
Address: 184 State: E
Address: 184 State: Not in Cache
Address: 184 State: E
CPU2 Writes to Address: 357
Address: 357 State: Not in Cache
Address: 357 State: M
Address: 357 State: M
Address: 357 State: Not in Cache
CPU3 Reads from Address: 22
Address: 22 State: S
Address: 22 State: Not in Cache
Address: 22 State: M
Address: 22 State: Not in Cache
Address: 22 State: S

=====================Simulation Loop #295=====================
CPU0 Reads from Address: 476
Address: 476 State: S
Address: 476 State: S
Address: 476 State: Not in Cache
Address: 476 State: Not in Cache
Address: 476 State: M
CPU1 Writes to Address: 629
Address: 629 State: E
Address: 629 State: M
Address: 629 State: Not in Cache
Address: 629 State: Not in Cache
CPU2 Reads from Address: 341
Address: 341 State: E
Address: 341 State: Not in Cache
Address: 341 State: Not in Cache
Address: 341 State: E
Address: 341 State: Not in Cache
CPU3 Writes to Address: 10
Address: 10 State: M
Address: 10 State: Not in Cache
Address: 10 State: Not in Cache
Address: 10 State: M

=====================Simulation Loop #296=====================
CPU0 Reads from Address: 875
Address: 875 State: S
Address: 875 State: S
Address: 875 State: M
Address: 875 State: Not in Cache
Address: 875 State: M
CPU1 Reads from Address: 96
Address: 96 State: E
Address: 96 State: Not in Cache
Address: 96 State: E
Address: 96 State: Not in Cache
Address: 96 State: Not in Cache
CPU2 Writes to Address: 159
Address: 159 State: Not in Cache
Address: 159 State: Not in Cache
Address: 159 State: M
Address: 159 State: E
CPU3 Reads from Address: 648
Address: 648 State: E
Address: 648 State: Not in Cache
Address: 648 State: Not in Cache
Address: 648 State: Not in Cache
Address: 648 State: E

=====================Simulation Loop #297=====================
CPU0 Reads from Address: 530
Address: 530 State: E
Address: 530 State: E
Address: 530 State: Not in Cache
Address: 530 State: Not in Cache
Address: 530 State: Not in Cache
CPU1 Writes to Address: 816
Address: 816 State: Not in Cache
Address: 816 State: M
Address: 816 State: Not in Cache
Address: 816 State: Not in Cache
CPU2 Reads from Address: 913
Address: 913 State: S
Address: 913 State: M
Address: 913 State: M
Address: 913 State: S
Address: 913 State: Not in Cache
CPU3 Writes to Address: 1011
Address: 1011 State: Not in Cache
Address: 1011 State: E
Address: 1011 State: E
Address: 1011 State: M

=====================Simulation Loop #298=====================
CPU0 Reads from Address: 888
Address: 888 State: E
Address: 888 State: E
Address: 888 State: Not in Cache
Address: 888 State: Not in Cache
Address: 888 State: Not in Cache
CPU1 Reads from Address: 400
Address: 400 State: S
Address: 400 State: M
Address: 400 State: S
Address: 400 State: Not in Cache
Address: 400 State: Not in Cache
CPU2 Writes to Address: 165
Address: 165 State: S
Address: 165 State: Not in Cache
Address: 165 State: M
Address: 165 State: M
CPU3 Writes to Address: 390
Address: 390 State: Not in Cache
Address: 390 State: Not in Cache
Address: 390 State: Not in Cache
Address: 390 State: M

=====================Simulation Loop #299=====================
CPU0 Writes to Address: 124
Address: 124 State: M
Address: 124 State: Not in Cache
Address: 124 State: Not in Cache
Address: 124 State: E
CPU1 Reads from Address: 785
Address: 785 State: Not in Cache
Address: 785 State: S
Address: 785 State: M
Address: 785 State: S
CPU2 Writes to Address: 990
Address: 990 State: Not in Cache
Address: 990 State: Not in Cache
Address: 990 State: M
Address: 990 State: Not in Cache
CPU3 Writes to Address: 578
Address: 578 State: Not in Cache
Address: 578 State: Not in Cache
Address: 578 State: Not in Cache
Address: 578 State: M

=====================Simulation Loop #300=====================
CPU0 Writes to Address: 673
Address: 673 State: M
Address: 673 State: Not in Cache
Address: 673 State: Not in Cache
Address: 673 State: Not in Cache
CPU1 Reads from Address: 658
Address: 658 State: S
Address: 658 State: Not in Cache
Address: 658 State: S
Address: 658 State: M
Address: 658 State: S
CPU2 Writes to Address: 471
Address: 471 State: Not in Cache
Address: 471 State: Not in Cache
Address: 471 State: M
Address: 471 State: Not in Cache
CPU3 Reads from Address: 179
Address: 179 State: S
Address: 179 State: Not in Cache
Address: 179 State: M
Address: 179 State: Not in Cache
Address: 179 State: S

=====================Simulation Loop #301=====================
CPU0 Reads from Address: 411
Address: 411 State: S
Address: 411 State: S
Address: 411 State: M
Address: 411 State: Not in Cache
Address: 411 State: Not in Cache
CPU1 Writes to Address: 629
Address: 629 State: E
Address: 629 State: M
Address: 629 State: Not in Cache
Address: 629 State: Not in Cache
CPU2 Reads from Address: 581
Address: 581 State: Not in Cache
Address: 581 State: E
Address: 581 State: M
Address: 581 State: Not in Cache
CPU3 Writes to Address: 204
Address: 204 State: E
Address: 204 State: Not in Cache
Address: 204 State: E
Address: 204 State: M

=====================Simulation Loop #302=====================
CPU0 Reads from Address: 706
Address: 706 State: E
Address: 706 State: E
Address: 706 State: Not in Cache
Address: 706 State: Not in Cache
Address: 706 State: E
CPU1 Writes to Address: 396
Address: 396 State: Not in Cache
Address: 396 State: M
Address: 396 State: Not in Cache
Address: 396 State: Not in Cache
CPU2 Writes to Address: 320
Address: 320 State: Not in Cache
Address: 320 State: Not in Cache
Address: 320 State: M
Address: 320 State: M
CPU3 Writes to Address: 956
Address: 956 State: Not in Cache
Address: 956 State: Not in Cache
Address: 956 State: Not in Cache
Address: 956 State: M

=====================Simulation Loop #303=====================
CPU0 Writes to Address: 884
Address: 884 State: M
Address: 884 State: Not in Cache
Address: 884 State: Not in Cache
Address: 884 State: Not in Cache
CPU1 Reads from Address: 445
Address: 445 State: S
Address: 445 State: Not in Cache
Address: 445 State: S
Address: 445 State: M
Address: 445 State: Not in Cache
CPU2 Reads from Address: 674
Address: 674 State: E
Address: 674 State: Not in Cache
Address: 674 State: Not in Cache
Address: 674 State: E
Address: 674 State: Not in Cache
CPU3 Reads from Address: 398
Address: 398 State: E
Address: 398 State: Not in Cache
Address: 398 State: Not in Cache
Address: 398 State: Not in Cache
Address: 398 State: E

=====================Simulation Loop #304=====================
CPU0 Writes to Address: 738
Address: 738 State: M
Address: 738 State: Not in Cache
Address: 738 State: S
Address: 738 State: Not in Cache
CPU1 Reads from Address: 828
Address: 828 State: E
Address: 828 State: Not in Cache
Address: 828 State: E
Address: 828 State: Not in Cache
Address: 828 State: Not in Cache
CPU2 Reads from Address: 293
Address: 293 State: S
Address: 293 State: Not in Cache
Address: 293 State: M
Address: 293 State: Not in Cache
CPU3 Writes to Address: 687
Address: 687 State: Not in Cache
Address: 687 State: Not in Cache
Address: 687 State: Not in Cache
Address: 687 State: M

=====================Simulation Loop #305=====================
CPU0 Writes to Address: 779
Address: 779 State: M
Address: 779 State: Not in Cache
Address: 779 State: Not in Cache
Address: 779 State: Not in Cache
CPU1 Reads from Address: 458
Address: 458 State: Not in Cache
Address: 458 State: M
Address: 458 State: Not in Cache
Address: 458 State: Not in Cache
CPU2 Writes to Address: 734
Address: 734 State: M
Address: 734 State: Not in Cache
Address: 734 State: M
Address: 734 State: Not in Cache
CPU3 Writes to Address: 447
Address: 447 State: Not in Cache
Address: 447 State: Not in Cache
Address: 447 State: Not in Cache
Address: 447 State: M

=====================Simulation Loop #306=====================
CPU0 Writes to Address: 1022
Address: 1022 State: M
Address: 1022 State: Not in Cache
Address: 1022 State: Not in Cache
Address: 1022 State: E
CPU1 Writes to Address: 576
Address: 576 State: Not in Cache
Address: 576 State: M
Address: 576 State: Not in Cache
Address: 576 State: E
CPU2 Writes to Address: 522
Address: 522 State: Not in Cache
Address: 522 State: Not in Cache
Address: 522 State: M
Address: 522 State: Not in Cache
CPU3 Writes to Address: 985
Address: 985 State: E
Address: 985 State: E
Address: 985 State: E
Address: 985 State: M

=====================Simulation Loop #307=====================
CPU0 Reads from Address: 702
Address: 702 State: S
Address: 702 State: S
Address: 702 State: M
Address: 702 State: Not in Cache
Address: 702 State: Not in Cache
CPU1 Reads from Address: 665
Address: 665 State: E
Address: 665 State: Not in Cache
Address: 665 State: E
Address: 665 State: Not in Cache
Address: 665 State: E
CPU2 Writes to Address: 427
Address: 427 State: Not in Cache
Address: 427 State: Not in Cache
Address: 427 State: M
Address: 427 State: E
CPU3 Reads from Address: 662
Address: 662 State: Not in Cache
Address: 662 State: Not in Cache
Address: 662 State: Not in Cache
Address: 662 State: M

=====================Simulation Loop #308=====================
CPU0 Writes to Address: 1004
Address: 1004 State: M
Address: 1004 State: Not in Cache
Address: 1004 State: M
Address: 1004 State: M
CPU1 Reads from Address: 900
Address: 900 State: E
Address: 900 State: Not in Cache
Address: 900 State: E
Address: 900 State: E
Address: 900 State: Not in Cache
CPU2 Reads from Address: 530
Address: 530 State: E
Address: 530 State: E
Address: 530 State: Not in Cache
Address: 530 State: E
Address: 530 State: Not in Cache
CPU3 Writes to Address: 305
Address: 305 State: M
Address: 305 State: Not in Cache
Address: 305 State: M
Address: 305 State: M

=====================Simulation Loop #309=====================
CPU0 Writes to Address: 853
Address: 853 State: M
Address: 853 State: S
Address: 853 State: Not in Cache
Address: 853 State: M
CPU1 Reads from Address: 707
Address: 707 State: E
Address: 707 State: Not in Cache
Address: 707 State: E
Address: 707 State: Not in Cache
Address: 707 State: Not in Cache
CPU2 Reads from Address: 72
Address: 72 State: E
Address: 72 State: Not in Cache
Address: 72 State: Not in Cache
Address: 72 State: E
Address: 72 State: Not in Cache
CPU3 Reads from Address: 678
Address: 678 State: E
Address: 678 State: Not in Cache
Address: 678 State: Not in Cache
Address: 678 State: Not in Cache
Address: 678 State: E

=====================Simulation Loop #310=====================
CPU0 Reads from Address: 872
Address: 872 State: E
Address: 872 State: E
Address: 872 State: Not in Cache
Address: 872 State: Not in Cache
Address: 872 State: Not in Cache
CPU1 Reads from Address: 975
Address: 975 State: E
Address: 975 State: Not in Cache
Address: 975 State: E
Address: 975 State: E
Address: 975 State: Not in Cache
CPU2 Writes to Address: 919
Address: 919 State: Not in Cache
Address: 919 State: Not in Cache
Address: 919 State: M
Address: 919 State: E
CPU3 Writes to Address: 564
Address: 564 State: Not in Cache
Address: 564 State: M
Address: 564 State: Not in Cache
Address: 564 State: M

=====================Simulation Loop #311=====================
CPU0 Reads from Address: 355
Address: 355 State: S
Address: 355 State: S
Address: 355 State: Not in Cache
Address: 355 State: E
Address: 355 State: M
CPU1 Writes to Address: 968
Address: 968 State: Not in Cache
Address: 968 State: M
Address: 968 State: M
Address: 968 State: Not in Cache
CPU2 Writes to Address: 752
Address: 752 State: Not in Cache
Address: 752 State: Not in Cache
Address: 752 State: M
Address: 752 State: Not in Cache
CPU3 Reads from Address: 445
Address: 445 State: S
Address: 445 State: Not in Cache
Address: 445 State: S
Address: 445 State: M
Address: 445 State: S

=====================Simulation Loop #312=====================
CPU0 Writes to Address: 876
Address: 876 State: M
Address: 876 State: Not in Cache
Address: 876 State: Not in Cache
Address: 876 State: Not in Cache
CPU1 Reads from Address: 290
Address: 290 State: Not in Cache
Address: 290 State: M
Address: 290 State: Not in Cache
Address: 290 State: Not in Cache
CPU2 Reads from Address: 397
Address: 397 State: S
Address: 397 State: M
Address: 397 State: Not in Cache
Address: 397 State: S
Address: 397 State: M
CPU3 Writes to Address: 954
Address: 954 State: M
Address: 954 State: Not in Cache
Address: 954 State: M
Address: 954 State: M

=====================Simulation Loop #313=====================
CPU0 Reads from Address: 371
Address: 371 State: E
Address: 371 State: E
Address: 371 State: Not in Cache
Address: 371 State: Not in Cache
Address: 371 State: Not in Cache
CPU1 Writes to Address: 405
Address: 405 State: Not in Cache
Address: 405 State: M
Address: 405 State: Not in Cache
Address: 405 State: M
CPU2 Reads from Address: 480
Address: 480 State: M
Address: 480 State: Not in Cache
Address: 480 State: E
Address: 480 State: Not in Cache
CPU3 Reads from Address: 594
Address: 594 State: S
Address: 594 State: Not in Cache
Address: 594 State: Not in Cache
Address: 594 State: M
Address: 594 State: S

=====================Simulation Loop #314=====================
CPU0 Writes to Address: 300
Address: 300 State: M
Address: 300 State: Not in Cache
Address: 300 State: Not in Cache
Address: 300 State: Not in Cache
CPU1 Writes to Address: 120
Address: 120 State: E
Address: 120 State: M
Address: 120 State: Not in Cache
Address: 120 State: Not in Cache
CPU2 Writes to Address: 14
Address: 14 State: E
Address: 14 State: Not in Cache
Address: 14 State: M
Address: 14 State: Not in Cache
CPU3 Writes to Address: 685
Address: 685 State: Not in Cache
Address: 685 State: Not in Cache
Address: 685 State: Not in Cache
Address: 685 State: M

=====================Simulation Loop #315=====================
CPU0 Writes to Address: 750
Address: 750 State: M
Address: 750 State: Not in Cache
Address: 750 State: Not in Cache
Address: 750 State: Not in Cache
CPU1 Writes to Address: 636
Address: 636 State: Not in Cache
Address: 636 State: M
Address: 636 State: Not in Cache
Address: 636 State: M
CPU2 Reads from Address: 1005
Address: 1005 State: S
Address: 1005 State: Not in Cache
Address: 1005 State: Not in Cache
Address: 1005 State: S
Address: 1005 State: M
CPU3 Reads from Address: 813
Address: 813 State: E
Address: 813 State: Not in Cache
Address: 813 State: Not in Cache
Address: 813 State: Not in Cache
Address: 813 State: E

=====================Simulation Loop #316=====================
CPU0 Reads from Address: 960
Address: 960 State: E
Address: 960 State: E
Address: 960 State: Not in Cache
Address: 960 State: E
Address: 960 State: Not in Cache
CPU1 Writes to Address: 954
Address: 954 State: M
Address: 954 State: M
Address: 954 State: M
Address: 954 State: M
CPU2 Writes to Address: 74
Address: 74 State: Not in Cache
Address: 74 State: Not in Cache
Address: 74 State: M
Address: 74 State: Not in Cache
CPU3 Reads from Address: 199
Address: 199 State: S
Address: 199 State: Not in Cache
Address: 199 State: M
Address: 199 State: M
Address: 199 State: S

=====================Simulation Loop #317=====================
CPU0 Writes to Address: 1011
Address: 1011 State: M
Address: 1011 State: E
Address: 1011 State: E
Address: 1011 State: M
CPU1 Writes to Address: 535
Address: 535 State: Not in Cache
Address: 535 State: M
Address: 535 State: Not in Cache
Address: 535 State: Not in Cache
CPU2 Reads from Address: 473
Address: 473 State: E
Address: 473 State: Not in Cache
Address: 473 State: Not in Cache
Address: 473 State: E
Address: 473 State: Not in Cache
CPU3 Writes to Address: 673
Address: 673 State: M
Address: 673 State: Not in Cache
Address: 673 State: Not in Cache
Address: 673 State: M

=====================Simulation Loop #318=====================
CPU0 Writes to Address: 62
Address: 62 State: M
Address: 62 State: E
Address: 62 State: Not in Cache
Address: 62 State: Not in Cache
CPU1 Writes to Address: 583
Address: 583 State: Not in Cache
Address: 583 State: M
Address: 583 State: Not in Cache
Address: 583 State: Not in Cache
CPU2 Writes to Address: 752
Address: 752 State: Not in Cache
Address: 752 State: Not in Cache
Address: 752 State: M
Address: 752 State: Not in Cache
CPU3 Reads from Address: 924
Address: 924 State: Not in Cache
Address: 924 State: Not in Cache
Address: 924 State: E
Address: 924 State: E

=====================Simulation Loop #319=====================
CPU0 Reads from Address: 20
Address: 20 State: E
Address: 20 State: Not in Cache
Address: 20 State: Not in Cache
Address: 20 State: Not in Cache
CPU1 Writes to Address: 840
Address: 840 State: Not in Cache
Address: 840 State: M
Address: 840 State: E
Address: 840 State: Not in Cache
CPU2 Writes to Address: 756
Address: 756 State: M
Address: 756 State: Not in Cache
Address: 756 State: M
Address: 756 State: Not in Cache
CPU3 Reads from Address: 646
Address: 646 State: S
Address: 646 State: Not in Cache
Address: 646 State: M
Address: 646 State: M
Address: 646 State: S

=====================Simulation Loop #320=====================
CPU0 Writes to Address: 800
Address: 800 State: M
Address: 800 State: Not in Cache
Address: 800 State: Not in Cache
Address: 800 State: Not in Cache
CPU1 Writes to Address: 590
Address: 590 State: E
Address: 590 State: M
Address: 590 State: Not in Cache
Address: 590 State: Not in Cache
CPU2 Reads from Address: 972
Address: 972 State: E
Address: 972 State: E
Address: 972 State: Not in Cache
Address: 972 State: E
Address: 972 State: Not in Cache
CPU3 Writes to Address: 269
Address: 269 State: M
Address: 269 State: Not in Cache
Address: 269 State: M
Address: 269 State: M

=====================Simulation Loop #321=====================
CPU0 Reads from Address: 933
Address: 933 State: M
Address: 933 State: Not in Cache
Address: 933 State: M
Address: 933 State: Not in Cache
CPU1 Reads from Address: 372
Address: 372 State: S
Address: 372 State: M
Address: 372 State: S
Address: 372 State: Not in Cache
Address: 372 State: M
CPU2 Reads from Address: 206
Address: 206 State: S
Address: 206 State: Not in Cache
Address: 206 State: M
Address: 206 State: S
Address: 206 State: Not in Cache
CPU3 Writes to Address: 734
Address: 734 State: M
Address: 734 State: Not in Cache
Address: 734 State: M
Address: 734 State: M

=====================Simulation Loop #322=====================
CPU0 Reads from Address: 28
Address: 28 State: E
Address: 28 State: E
Address: 28 State: Not in Cache
Address: 28 State: Not in Cache
Address: 28 State: Not in Cache
CPU1 Writes to Address: 151
Address: 151 State: Not in Cache
Address: 151 State: M
Address: 151 State: Not in Cache
Address: 151 State: Not in Cache
CPU2 Reads from Address: 764
Address: 764 State: S
Address: 764 State: M
Address: 764 State: Not in Cache
Address: 764 State: S
Address: 764 State: M
CPU3 Writes to Address: 568
Address: 568 State: Not in Cache
Address: 568 State: Not in Cache
Address: 568 State: Not in Cache
Address: 568 State: M

=====================Simulation Loop #323=====================
CPU0 Reads from Address: 199
Address: 199 State: S
Address: 199 State: S
Address: 199 State: M
Address: 199 State: M
Address: 199 State: S
CPU1 Reads from Address: 663
Address: 663 State: E
Address: 663 State: E
Address: 663 State: E
Address: 663 State: Not in Cache
Address: 663 State: Not in Cache
CPU2 Reads from Address: 725
Address: 725 State: S
Address: 725 State: Not in Cache
Address: 725 State: Not in Cache
Address: 725 State: S
Address: 725 State: M
CPU3 Writes to Address: 320
Address: 320 State: Not in Cache
Address: 320 State: Not in Cache
Address: 320 State: M
Address: 320 State: M

=====================Simulation Loop #324=====================
CPU0 Reads from Address: 404
Address: 404 State: S
Address: 404 State: S
Address: 404 State: M
Address: 404 State: Not in Cache
Address: 404 State: Not in Cache
CPU1 Writes to Address: 26
Address: 26 State: Not in Cache
Address: 26 State: M
Address: 26 State: Not in Cache
Address: 26 State: Not in Cache
CPU2 Writes to Address: 409
Address: 409 State: Not in Cache
Address: 409 State: Not in Cache
Address: 409 State: M
Address: 409 State: Not in Cache
CPU3 Writes to Address: 517
Address: 517 State: Not in Cache
Address: 517 State: Not in Cache
Address: 517 State: Not in Cache
Address: 517 State: M

=====================Simulation Loop #325=====================
CPU0 Writes to Address: 885
Address: 885 State: M
Address: 885 State: Not in Cache
Address: 885 State: Not in Cache
Address: 885 State: Not in Cache
CPU1 Reads from Address: 961
Address: 961 State: S
Address: 961 State: M
Address: 961 State: S
Address: 961 State: Not in Cache
Address: 961 State: E
CPU2 Writes to Address: 394
Address: 394 State: Not in Cache
Address: 394 State: Not in Cache
Address: 394 State: M
Address: 394 State: Not in Cache
CPU3 Reads from Address: 271
Address: 271 State: S
Address: 271 State: Not in Cache
Address: 271 State: M
Address: 271 State: Not in Cache
Address: 271 State: S

=====================Simulation Loop #326=====================
CPU0 Writes to Address: 151
Address: 151 State: M
Address: 151 State: M
Address: 151 State: Not in Cache
Address: 151 State: Not in Cache
CPU1 Reads from Address: 785
Address: 785 State: Not in Cache
Address: 785 State: S
Address: 785 State: M
Address: 785 State: S
CPU2 Reads from Address: 26
Address: 26 State: S
Address: 26 State: Not in Cache
Address: 26 State: M
Address: 26 State: S
Address: 26 State: Not in Cache
CPU3 Reads from Address: 966
Address: 966 State: E
Address: 966 State: Not in Cache
Address: 966 State: Not in Cache
Address: 966 State: Not in Cache
Address: 966 State: E

=====================Simulation Loop #327=====================
CPU0 Reads from Address: 350
Address: 350 State: E
Address: 350 State: E
Address: 350 State: Not in Cache
Address: 350 State: E
Address: 350 State: Not in Cache
CPU1 Writes to Address: 982
Address: 982 State: Not in Cache
Address: 982 State: M
Address: 982 State: Not in Cache
Address: 982 State: Not in Cache
CPU2 Writes to Address: 437
Address: 437 State: Not in Cache
Address: 437 State: Not in Cache
Address: 437 State: M
Address: 437 State: Not in Cache
CPU3 Writes to Address: 538
Address: 538 State: Not in Cache
Address: 538 State: Not in Cache
Address: 538 State: Not in Cache
Address: 538 State: M

=====================Simulation Loop #328=====================
CPU0 Writes to Address: 852
Address: 852 State: M
Address: 852 State: Not in Cache
Address: 852 State: E
Address: 852 State: Not in Cache
CPU1 Reads from Address: 303
Address: 303 State: Not in Cache
Address: 303 State: E
Address: 303 State: Not in Cache
Address: 303 State: Not in Cache
CPU2 Writes to Address: 185
Address: 185 State: E
Address: 185 State: Not in Cache
Address: 185 State: M
Address: 185 State: Not in Cache
CPU3 Writes to Address: 407
Address: 407 State: M
Address: 407 State: M
Address: 407 State: Not in Cache
Address: 407 State: M

=====================Simulation Loop #329=====================
CPU0 Reads from Address: 316
Address: 316 State: E
Address: 316 State: Not in Cache
Address: 316 State: E
Address: 316 State: Not in Cache
CPU1 Reads from Address: 120
Address: 120 State: E
Address: 120 State: M
Address: 120 State: Not in Cache
Address: 120 State: Not in Cache
CPU2 Writes to Address: 551
Address: 551 State: E
Address: 551 State: Not in Cache
Address: 551 State: M
Address: 551 State: Not in Cache
CPU3 Writes to Address: 615
Address: 615 State: Not in Cache
Address: 615 State: Not in Cache
Address: 615 State: Not in Cache
Address: 615 State: M

=====================Simulation Loop #330=====================
CPU0 Reads from Address: 463
Address: 463 State: S
Address: 463 State: S
Address: 463 State: M
Address: 463 State: Not in Cache
Address: 463 State: M
CPU1 Writes to Address: 859
Address: 859 State: Not in Cache
Address: 859 State: M
Address: 859 State: Not in Cache
Address: 859 State: Not in Cache
CPU2 Reads from Address: 323
Address: 323 State: E
Address: 323 State: Not in Cache
Address: 323 State: Not in Cache
Address: 323 State: E
Address: 323 State: Not in Cache
CPU3 Reads from Address: 79
Address: 79 State: S
Address: 79 State: S
Address: 79 State: M
Address: 79 State: Not in Cache
Address: 79 State: S

=====================Simulation Loop #331=====================
CPU0 Reads from Address: 789
Address: 789 State: E
Address: 789 State: E
Address: 789 State: Not in Cache
Address: 789 State: Not in Cache
Address: 789 State: Not in Cache
CPU1 Reads from Address: 108
Address: 108 State: S
Address: 108 State: M
Address: 108 State: S
Address: 108 State: S
Address: 108 State: Not in Cache
CPU2 Reads from Address: 403
Address: 403 State: S
Address: 403 State: Not in Cache
Address: 403 State: Not in Cache
Address: 403 State: S
Address: 403 State: M
CPU3 Writes to Address: 30
Address: 30 State: Not in Cache
Address: 30 State: Not in Cache
Address: 30 State: Not in Cache
Address: 30 State: M

=====================Simulation Loop #332=====================
CPU0 Writes to Address: 40
Address: 40 State: M
Address: 40 State: Not in Cache
Address: 40 State: E
Address: 40 State: Not in Cache
CPU1 Reads from Address: 842
Address: 842 State: Not in Cache
Address: 842 State: E
Address: 842 State: Not in Cache
Address: 842 State: M
CPU2 Writes to Address: 906
Address: 906 State: Not in Cache
Address: 906 State: Not in Cache
Address: 906 State: M
Address: 906 State: Not in Cache
CPU3 Writes to Address: 92
Address: 92 State: Not in Cache
Address: 92 State: Not in Cache
Address: 92 State: Not in Cache
Address: 92 State: M

=====================Simulation Loop #333=====================
CPU0 Writes to Address: 385
Address: 385 State: M
Address: 385 State: M
Address: 385 State: Not in Cache
Address: 385 State: M
CPU1 Writes to Address: 133
Address: 133 State: Not in Cache
Address: 133 State: M
Address: 133 State: Not in Cache
Address: 133 State: Not in Cache
CPU2 Reads from Address: 630
Address: 630 State: E
Address: 630 State: Not in Cache
Address: 630 State: E
Address: 630 State: E
Address: 630 State: Not in Cache
CPU3 Writes to Address: 1003
Address: 1003 State: Not in Cache
Address: 1003 State: Not in Cache
Address: 1003 State: Not in Cache
Address: 1003 State: M

=====================Simulation Loop #334=====================
CPU0 Writes to Address: 1014
Address: 1014 State: M
Address: 1014 State: Not in Cache
Address: 1014 State: Not in Cache
Address: 1014 State: Not in Cache
CPU1 Reads from Address: 689
Address: 689 State: Not in Cache
Address: 689 State: M
Address: 689 State: Not in Cache
Address: 689 State: Not in Cache
CPU2 Reads from Address: 993
Address: 993 State: E
Address: 993 State: Not in Cache
Address: 993 State: Not in Cache
Address: 993 State: E
Address: 993 State: Not in Cache
CPU3 Reads from Address: 230
Address: 230 State: S
Address: 230 State: Not in Cache
Address: 230 State: M
Address: 230 State: Not in Cache
Address: 230 State: S

=====================Simulation Loop #335=====================
CPU0 Reads from Address: 406
Address: 406 State: S
Address: 406 State: S
Address: 406 State: E
Address: 406 State: M
Address: 406 State: Not in Cache
CPU1 Writes to Address: 934
Address: 934 State: Not in Cache
Address: 934 State: M
Address: 934 State: Not in Cache
Address: 934 State: Not in Cache
CPU2 Writes to Address: 304
Address: 304 State: Not in Cache
Address: 304 State: S
Address: 304 State: M
Address: 304 State: M
CPU3 Writes to Address: 392
Address: 392 State: Not in Cache
Address: 392 State: Not in Cache
Address: 392 State: M
Address: 392 State: M

=====================Simulation Loop #336=====================
CPU0 Reads from Address: 478
Address: 478 State: S
Address: 478 State: S
Address: 478 State: Not in Cache
Address: 478 State: Not in Cache
Address: 478 State: M
CPU1 Writes to Address: 746
Address: 746 State: Not in Cache
Address: 746 State: M
Address: 746 State: Not in Cache
Address: 746 State: Not in Cache
CPU2 Writes to Address: 581
Address: 581 State: Not in Cache
Address: 581 State: E
Address: 581 State: M
Address: 581 State: Not in Cache
CPU3 Writes to Address: 298
Address: 298 State: M
Address: 298 State: Not in Cache
Address: 298 State: E
Address: 298 State: M

=====================Simulation Loop #337=====================
CPU0 Writes to Address: 17
Address: 17 State: M
Address: 17 State: Not in Cache
Address: 17 State: Not in Cache
Address: 17 State: Not in Cache
CPU1 Writes to Address: 291
Address: 291 State: M
Address: 291 State: M
Address: 291 State: Not in Cache
Address: 291 State: Not in Cache
CPU2 Reads from Address: 710
Address: 710 State: Not in Cache
Address: 710 State: Not in Cache
Address: 710 State: M
Address: 710 State: E
CPU3 Writes to Address: 714
Address: 714 State: Not in Cache
Address: 714 State: Not in Cache
Address: 714 State: Not in Cache
Address: 714 State: M

=====================Simulation Loop #338=====================
CPU0 Reads from Address: 138
Address: 138 State: S
Address: 138 State: S
Address: 138 State: Not in Cache
Address: 138 State: M
Address: 138 State: Not in Cache
CPU1 Writes to Address: 331
Address: 331 State: M
Address: 331 State: M
Address: 331 State: Not in Cache
Address: 331 State: Not in Cache
CPU2 Reads from Address: 346
Address: 346 State: E
Address: 346 State: Not in Cache
Address: 346 State: Not in Cache
Address: 346 State: E
Address: 346 State: Not in Cache
CPU3 Reads from Address: 974
Address: 974 State: E
Address: 974 State: Not in Cache
Address: 974 State: Not in Cache
Address: 974 State: Not in Cache
Address: 974 State: E

=====================Simulation Loop #339=====================
CPU0 Writes to Address: 275
Address: 275 State: M
Address: 275 State: Not in Cache
Address: 275 State: M
Address: 275 State: Not in Cache
CPU1 Reads from Address: 699
Address: 699 State: E
Address: 699 State: Not in Cache
Address: 699 State: E
Address: 699 State: Not in Cache
Address: 699 State: Not in Cache
CPU2 Writes to Address: 229
Address: 229 State: Not in Cache
Address: 229 State: M
Address: 229 State: M
Address: 229 State: Not in Cache
CPU3 Writes to Address: 953
Address: 953 State: Not in Cache
Address: 953 State: E
Address: 953 State: Not in Cache
Address: 953 State: M

=====================Simulation Loop #340=====================
CPU0 Writes to Address: 643
Address: 643 State: M
Address: 643 State: Not in Cache
Address: 643 State: Not in Cache
Address: 643 State: Not in Cache
CPU1 Reads from Address: 203
Address: 203 State: E
Address: 203 State: Not in Cache
Address: 203 State: E
Address: 203 State: Not in Cache
Address: 203 State: Not in Cache
CPU2 Reads from Address: 751
Address: 751 State: E
Address: 751 State: Not in Cache
Address: 751 State: Not in Cache
Address: 751 State: E
Address: 751 State: Not in Cache
CPU3 Reads from Address: 623
Address: 623 State: Not in Cache
Address: 623 State: Not in Cache
Address: 623 State: Not in Cache
Address: 623 State: E

=====================Simulation Loop #341=====================
CPU0 Reads from Address: 976
Address: 976 State: S
Address: 976 State: Not in Cache
Address: 976 State: M
Address: 976 State: Not in Cache
CPU1 Writes to Address: 393
Address: 393 State: Not in Cache
Address: 393 State: M
Address: 393 State: E
Address: 393 State: E
CPU2 Reads from Address: 901
Address: 901 State: S
Address: 901 State: Not in Cache
Address: 901 State: M
Address: 901 State: S
Address: 901 State: M
CPU3 Reads from Address: 443
Address: 443 State: E
Address: 443 State: Not in Cache
Address: 443 State: Not in Cache
Address: 443 State: Not in Cache
Address: 443 State: E

=====================Simulation Loop #342=====================
CPU0 Reads from Address: 731
Address: 731 State: E
Address: 731 State: E
Address: 731 State: Not in Cache
Address: 731 State: Not in Cache
Address: 731 State: Not in Cache
CPU1 Writes to Address: 711
Address: 711 State: Not in Cache
Address: 711 State: M
Address: 711 State: Not in Cache
Address: 711 State: M
CPU2 Reads from Address: 613
Address: 613 State: S
Address: 613 State: Not in Cache
Address: 613 State: M
Address: 613 State: S
Address: 613 State: Not in Cache
CPU3 Reads from Address: 845
Address: 845 State: E
Address: 845 State: Not in Cache
Address: 845 State: Not in Cache
Address: 845 State: Not in Cache
Address: 845 State: E

=====================Simulation Loop #343=====================
CPU0 Writes to Address: 292
Address: 292 State: M
Address: 292 State: Not in Cache
Address: 292 State: E
Address: 292 State: Not in Cache
CPU1 Reads from Address: 283
Address: 283 State: Not in Cache
Address: 283 State: M
Address: 283 State: M
Address: 283 State: Not in Cache
CPU2 Reads from Address: 186
Address: 186 State: E
Address: 186 State: Not in Cache
Address: 186 State: Not in Cache
Address: 186 State: E
Address: 186 State: Not in Cache
CPU3 Reads from Address: 480
Address: 480 State: S
Address: 480 State: M
Address: 480 State: Not in Cache
Address: 480 State: E
Address: 480 State: S

=====================Simulation Loop #344=====================
CPU0 Writes to Address: 887
Address: 887 State: M
Address: 887 State: E
Address: 887 State: Not in Cache
Address: 887 State: Not in Cache
CPU1 Writes to Address: 964
Address: 964 State: E
Address: 964 State: M
Address: 964 State: Not in Cache
Address: 964 State: Not in Cache
CPU2 Reads from Address: 1009
Address: 1009 State: S
Address: 1009 State: Not in Cache
Address: 1009 State: M
Address: 1009 State: S
Address: 1009 State: Not in Cache
CPU3 Reads from Address: 16
Address: 16 State: E
Address: 16 State: Not in Cache
Address: 16 State: E
Address: 16 State: E
Address: 16 State: E

=====================Simulation Loop #345=====================
CPU0 Reads from Address: 323
Address: 323 State: E
Address: 323 State: E
Address: 323 State: Not in Cache
Address: 323 State: E
Address: 323 State: Not in Cache
CPU1 Reads from Address: 592
Address: 592 State: E
Address: 592 State: E
Address: 592 State: E
Address: 592 State: Not in Cache
Address: 592 State: Not in Cache
CPU2 Reads from Address: 514
Address: 514 State: S
Address: 514 State: Not in Cache
Address: 514 State: E
Address: 514 State: S
Address: 514 State: M
CPU3 Writes to Address: 227
Address: 227 State: Not in Cache
Address: 227 State: Not in Cache
Address: 227 State: Not in Cache
Address: 227 State: M

=====================Simulation Loop #346=====================
CPU0 Writes to Address: 62
Address: 62 State: M
Address: 62 State: E
Address: 62 State: Not in Cache
Address: 62 State: Not in Cache
CPU1 Reads from Address: 366
Address: 366 State: E
Address: 366 State: Not in Cache
Address: 366 State: E
Address: 366 State: Not in Cache
Address: 366 State: Not in Cache
CPU2 Reads from Address: 64
Address: 64 State: M
Address: 64 State: Not in Cache
Address: 64 State: M
Address: 64 State: Not in Cache
CPU3 Writes to Address: 457
Address: 457 State: Not in Cache
Address: 457 State: Not in Cache
Address: 457 State: Not in Cache
Address: 457 State: M

=====================Simulation Loop #347=====================
CPU0 Reads from Address: 194
Address: 194 State: E
Address: 194 State: Not in Cache
Address: 194 State: E
Address: 194 State: Not in Cache
CPU1 Writes to Address: 530
Address: 530 State: E
Address: 530 State: M
Address: 530 State: E
Address: 530 State: Not in Cache
CPU2 Reads from Address: 369
Address: 369 State: S
Address: 369 State: M
Address: 369 State: Not in Cache
Address: 369 State: S
Address: 369 State: M
CPU3 Reads from Address: 354
Address: 354 State: E
Address: 354 State: Not in Cache
Address: 354 State: Not in Cache
Address: 354 State: Not in Cache
Address: 354 State: E

=====================Simulation Loop #348=====================
CPU0 Writes to Address: 690
Address: 690 State: M
Address: 690 State: Not in Cache
Address: 690 State: Not in Cache
Address: 690 State: Not in Cache
CPU1 Reads from Address: 78
Address: 78 State: E
Address: 78 State: Not in Cache
Address: 78 State: E
Address: 78 State: Not in Cache
Address: 78 State: Not in Cache
CPU2 Reads from Address: 167
Address: 167 State: E
Address: 167 State: Not in Cache
Address: 167 State: Not in Cache
Address: 167 State: E
Address: 167 State: E
CPU3 Reads from Address: 908
Address: 908 State: S
Address: 908 State: M
Address: 908 State: Not in Cache
Address: 908 State: Not in Cache
Address: 908 State: S

=====================Simulation Loop #349=====================
CPU0 Writes to Address: 647
Address: 647 State: M
Address: 647 State: M
Address: 647 State: Not in Cache
Address: 647 State: Not in Cache
CPU1 Reads from Address: 285
Address: 285 State: E
Address: 285 State: Not in Cache
Address: 285 State: E
Address: 285 State: Not in Cache
Address: 285 State: Not in Cache
CPU2 Writes to Address: 266
Address: 266 State: Not in Cache
Address: 266 State: Not in Cache
Address: 266 State: M
Address: 266 State: Not in Cache
CPU3 Writes to Address: 297
Address: 297 State: E
Address: 297 State: Not in Cache
Address: 297 State: Not in Cache
Address: 297 State: M

=====================Simulation Loop #350=====================
CPU0 Reads from Address: 64
Address: 64 State: M
Address: 64 State: Not in Cache
Address: 64 State: M
Address: 64 State: Not in Cache
CPU1 Writes to Address: 181
Address: 181 State: Not in Cache
Address: 181 State: M
Address: 181 State: Not in Cache
Address: 181 State: Not in Cache
CPU2 Writes to Address: 469
Address: 469 State: Not in Cache
Address: 469 State: Not in Cache
Address: 469 State: M
Address: 469 State: M
CPU3 Reads from Address: 196
Address: 196 State: E
Address: 196 State: Not in Cache
Address: 196 State: Not in Cache
Address: 196 State: Not in Cache
Address: 196 State: E

=====================Simulation Loop #351=====================
CPU0 Reads from Address: 669
Address: 669 State: M
Address: 669 State: Not in Cache
Address: 669 State: E
Address: 669 State: Not in Cache
CPU1 Reads from Address: 26
Address: 26 State: Not in Cache
Address: 26 State: M
Address: 26 State: S
Address: 26 State: Not in Cache
CPU2 Writes to Address: 797
Address: 797 State: E
Address: 797 State: E
Address: 797 State: M
Address: 797 State: E
CPU3 Reads from Address: 796
Address: 796 State: S
Address: 796 State: Not in Cache
Address: 796 State: Not in Cache
Address: 796 State: M
Address: 796 State: S

=====================Simulation Loop #352=====================
CPU0 Reads from Address: 988
Address: 988 State: M
Address: 988 State: Not in Cache
Address: 988 State: Not in Cache
Address: 988 State: Not in Cache
CPU1 Reads from Address: 334
Address: 334 State: Not in Cache
Address: 334 State: M
Address: 334 State: Not in Cache
Address: 334 State: Not in Cache
CPU2 Writes to Address: 899
Address: 899 State: M
Address: 899 State: Not in Cache
Address: 899 State: M
Address: 899 State: Not in Cache
CPU3 Reads from Address: 958
Address: 958 State: S
Address: 958 State: M
Address: 958 State: S
Address: 958 State: M
Address: 958 State: S

=====================Simulation Loop #353=====================
CPU0 Reads from Address: 78
Address: 78 State: E
Address: 78 State: E
Address: 78 State: E
Address: 78 State: Not in Cache
Address: 78 State: Not in Cache
CPU1 Reads from Address: 823
Address: 823 State: E
Address: 823 State: E
Address: 823 State: E
Address: 823 State: Not in Cache
Address: 823 State: Not in Cache
CPU2 Writes to Address: 348
Address: 348 State: Not in Cache
Address: 348 State: Not in Cache
Address: 348 State: M
Address: 348 State: Not in Cache
CPU3 Reads from Address: 764
Address: 764 State: M
Address: 764 State: Not in Cache
Address: 764 State: S
Address: 764 State: M

=====================Simulation Loop #354=====================
CPU0 Reads from Address: 388
Address: 388 State: E
Address: 388 State: E
Address: 388 State: Not in Cache
Address: 388 State: Not in Cache
Address: 388 State: Not in Cache
CPU1 Reads from Address: 309
Address: 309 State: M
Address: 309 State: S
Address: 309 State: Not in Cache
Address: 309 State: Not in Cache
CPU2 Reads from Address: 984
Address: 984 State: Not in Cache
Address: 984 State: Not in Cache
Address: 984 State: E
Address: 984 State: Not in Cache
CPU3 Writes to Address: 559
Address: 559 State: Not in Cache
Address: 559 State: Not in Cache
Address: 559 State: M
Address: 559 State: M

=====================Simulation Loop #355=====================
CPU0 Reads from Address: 589
Address: 589 State: S
Address: 589 State: S
Address: 589 State: Not in Cache
Address: 589 State: M
Address: 589 State: Not in Cache
CPU1 Reads from Address: 419
Address: 419 State: E
Address: 419 State: Not in Cache
Address: 419 State: E
Address: 419 State: Not in Cache
Address: 419 State: Not in Cache
CPU2 Reads from Address: 402
Address: 402 State: E
Address: 402 State: E
Address: 402 State: E
Address: 402 State: E
Address: 402 State: Not in Cache
CPU3 Reads from Address: 206
Address: 206 State: S
Address: 206 State: Not in Cache
Address: 206 State: M
Address: 206 State: S
Address: 206 State: S

=====================Simulation Loop #356=====================
CPU0 Writes to Address: 932
Address: 932 State: M
Address: 932 State: Not in Cache
Address: 932 State: Not in Cache
Address: 932 State: Not in Cache
CPU1 Reads from Address: 699
Address: 699 State: Not in Cache
Address: 699 State: E
Address: 699 State: Not in Cache
Address: 699 State: Not in Cache
CPU2 Writes to Address: 416
Address: 416 State: Not in Cache
Address: 416 State: Not in Cache
Address: 416 State: M
Address: 416 State: M
CPU3 Writes to Address: 730
Address: 730 State: Not in Cache
Address: 730 State: Not in Cache
Address: 730 State: Not in Cache
Address: 730 State: M

=====================Simulation Loop #357=====================
CPU0 Writes to Address: 901
Address: 901 State: M
Address: 901 State: M
Address: 901 State: S
Address: 901 State: M
CPU1 Writes to Address: 173
Address: 173 State: Not in Cache
Address: 173 State: M
Address: 173 State: Not in Cache
Address: 173 State: M
CPU2 Writes to Address: 891
Address: 891 State: Not in Cache
Address: 891 State: S
Address: 891 State: M
Address: 891 State: Not in Cache
CPU3 Writes to Address: 46
Address: 46 State: Not in Cache
Address: 46 State: Not in Cache
Address: 46 State: Not in Cache
Address: 46 State: M

=====================Simulation Loop #358=====================
CPU0 Writes to Address: 891
Address: 891 State: M
Address: 891 State: S
Address: 891 State: M
Address: 891 State: Not in Cache
CPU1 Reads from Address: 824
Address: 824 State: S
Address: 824 State: Not in Cache
Address: 824 State: S
Address: 824 State: M
Address: 824 State: M
CPU2 Reads from Address: 41
Address: 41 State: Not in Cache
Address: 41 State: Not in Cache
Address: 41 State: E
Address: 41 State: Not in Cache
CPU3 Reads from Address: 234
Address: 234 State: E
Address: 234 State: Not in Cache
Address: 234 State: Not in Cache
Address: 234 State: Not in Cache
Address: 234 State: E

=====================Simulation Loop #359=====================
CPU0 Writes to Address: 406
Address: 406 State: M
Address: 406 State: E
Address: 406 State: M
Address: 406 State: Not in Cache
CPU1 Writes to Address: 330
Address: 330 State: Not in Cache
Address: 330 State: M
Address: 330 State: Not in Cache
Address: 330 State: Not in Cache
CPU2 Writes to Address: 802
Address: 802 State: Not in Cache
Address: 802 State: S
Address: 802 State: M
Address: 802 State: M
CPU3 Reads from Address: 762
Address: 762 State: Not in Cache
Address: 762 State: E
Address: 762 State: Not in Cache
Address: 762 State: M

=====================Simulation Loop #360=====================
CPU0 Writes to Address: 544
Address: 544 State: M
Address: 544 State: Not in Cache
Address: 544 State: Not in Cache
Address: 544 State: M
CPU1 Reads from Address: 25
Address: 25 State: Not in Cache
Address: 25 State: E
Address: 25 State: Not in Cache
Address: 25 State: Not in Cache
CPU2 Writes to Address: 161
Address: 161 State: Not in Cache
Address: 161 State: E
Address: 161 State: M
Address: 161 State: Not in Cache
CPU3 Writes to Address: 8
Address: 8 State: E
Address: 8 State: Not in Cache
Address: 8 State: M
Address: 8 State: M

=====================Simulation Loop #361=====================
CPU0 Writes to Address: 389
Address: 389 State: M
Address: 389 State: Not in Cache
Address: 389 State: M
Address: 389 State: Not in Cache
CPU1 Writes to Address: 629
Address: 629 State: E
Address: 629 State: M
Address: 629 State: Not in Cache
Address: 629 State: Not in Cache
CPU2 Writes to Address: 467
Address: 467 State: Not in Cache
Address: 467 State: Not in Cache
Address: 467 State: M
Address: 467 State: M
CPU3 Writes to Address: 291
Address: 291 State: M
Address: 291 State: M
Address: 291 State: Not in Cache
Address: 291 State: M

=====================Simulation Loop #362=====================
CPU0 Writes to Address: 411
Address: 411 State: M
Address: 411 State: M
Address: 411 State: Not in Cache
Address: 411 State: Not in Cache
CPU1 Reads from Address: 787
Address: 787 State: E
Address: 787 State: Not in Cache
Address: 787 State: E
Address: 787 State: Not in Cache
Address: 787 State: Not in Cache
CPU2 Writes to Address: 953
Address: 953 State: Not in Cache
Address: 953 State: E
Address: 953 State: M
Address: 953 State: M
CPU3 Writes to Address: 476
Address: 476 State: S
Address: 476 State: Not in Cache
Address: 476 State: Not in Cache
Address: 476 State: M

=====================Simulation Loop #363=====================
CPU0 Writes to Address: 799
Address: 799 State: M
Address: 799 State: Not in Cache
Address: 799 State: Not in Cache
Address: 799 State: Not in Cache
CPU1 Writes to Address: 275
Address: 275 State: M
Address: 275 State: M
Address: 275 State: M
Address: 275 State: Not in Cache
CPU2 Writes to Address: 136
Address: 136 State: Not in Cache
Address: 136 State: Not in Cache
Address: 136 State: M
Address: 136 State: Not in Cache
CPU3 Reads from Address: 288
Address: 288 State: S
Address: 288 State: E
Address: 288 State: Not in Cache
Address: 288 State: M
Address: 288 State: S

=====================Simulation Loop #364=====================
CPU0 Writes to Address: 408
Address: 408 State: M
Address: 408 State: Not in Cache
Address: 408 State: Not in Cache
Address: 408 State: Not in Cache
CPU1 Reads from Address: 912
Address: 912 State: Not in Cache
Address: 912 State: M
Address: 912 State: Not in Cache
Address: 912 State: Not in Cache
CPU2 Writes to Address: 482
Address: 482 State: M
Address: 482 State: Not in Cache
Address: 482 State: M
Address: 482 State: Not in Cache
CPU3 Reads from Address: 20
Address: 20 State: E
Address: 20 State: E
Address: 20 State: Not in Cache
Address: 20 State: Not in Cache
Address: 20 State: E

=====================Simulation Loop #365=====================
CPU0 Writes to Address: 722
Address: 722 State: M
Address: 722 State: M
Address: 722 State: Not in Cache
Address: 722 State: Not in Cache
CPU1 Reads from Address: 409
Address: 409 State: S
Address: 409 State: Not in Cache
Address: 409 State: S
Address: 409 State: M
Address: 409 State: Not in Cache
CPU2 Writes to Address: 149
Address: 149 State: M
Address: 149 State: S
Address: 149 State: M
Address: 149 State: M
CPU3 Writes to Address: 835
Address: 835 State: Not in Cache
Address: 835 State: Not in Cache
Address: 835 State: Not in Cache
Address: 835 State: M

=====================Simulation Loop #366=====================
CPU0 Writes to Address: 219
Address: 219 State: M
Address: 219 State: Not in Cache
Address: 219 State: Not in Cache
Address: 219 State: Not in Cache
CPU1 Writes to Address: 390
Address: 390 State: Not in Cache
Address: 390 State: M
Address: 390 State: Not in Cache
Address: 390 State: M
CPU2 Reads from Address: 558
Address: 558 State: Not in Cache
Address: 558 State: Not in Cache
Address: 558 State: E
Address: 558 State: Not in Cache
CPU3 Reads from Address: 105
Address: 105 State: Not in Cache
Address: 105 State: Not in Cache
Address: 105 State: M
Address: 105 State: S

=====================Simulation Loop #367=====================
CPU0 Reads from Address: 385
Address: 385 State: M
Address: 385 State: M
Address: 385 State: Not in Cache
Address: 385 State: M
CPU1 Writes to Address: 152
Address: 152 State: Not in Cache
Address: 152 State: M
Address: 152 State: Not in Cache
Address: 152 State: Not in Cache
CPU2 Writes to Address: 168
Address: 168 State: Not in Cache
Address: 168 State: M
Address: 168 State: M
Address: 168 State: M
CPU3 Reads from Address: 978
Address: 978 State: E
Address: 978 State: Not in Cache
Address: 978 State: Not in Cache
Address: 978 State: Not in Cache
Address: 978 State: E

=====================Simulation Loop #368=====================
CPU0 Reads from Address: 558
Address: 558 State: E
Address: 558 State: E
Address: 558 State: Not in Cache
Address: 558 State: E
Address: 558 State: Not in Cache
CPU1 Writes to Address: 94
Address: 94 State: Not in Cache
Address: 94 State: M
Address: 94 State: Not in Cache
Address: 94 State: Not in Cache
CPU2 Reads from Address: 618
Address: 618 State: E
Address: 618 State: Not in Cache
Address: 618 State: E
Address: 618 State: E
Address: 618 State: E
CPU3 Reads from Address: 473
Address: 473 State: E
Address: 473 State: Not in Cache
Address: 473 State: Not in Cache
Address: 473 State: E
Address: 473 State: E

=====================Simulation Loop #369=====================
CPU0 Writes to Address: 286
Address: 286 State: M
Address: 286 State: Not in Cache
Address: 286 State: Not in Cache
Address: 286 State: Not in Cache
CPU1 Writes to Address: 526
Address: 526 State: Not in Cache
Address: 526 State: M
Address: 526 State: Not in Cache
Address: 526 State: Not in Cache
CPU2 Writes to Address: 459
Address: 459 State: E
Address: 459 State: Not in Cache
Address: 459 State: M
Address: 459 State: Not in Cache
CPU3 Writes to Address: 497
Address: 497 State: M
Address: 497 State: Not in Cache
Address: 497 State: Not in Cache
Address: 497 State: M

=====================Simulation Loop #370=====================
CPU0 Reads from Address: 403
Address: 403 State: S
Address: 403 State: S
Address: 403 State: Not in Cache
Address: 403 State: S
Address: 403 State: M
CPU1 Writes to Address: 106
Address: 106 State: M
Address: 106 State: M
Address: 106 State: Not in Cache
Address: 106 State: Not in Cache
CPU2 Writes to Address: 84
Address: 84 State: Not in Cache
Address: 84 State: Not in Cache
Address: 84 State: M
Address: 84 State: M
CPU3 Reads from Address: 110
Address: 110 State: E
Address: 110 State: Not in Cache
Address: 110 State: Not in Cache
Address: 110 State: Not in Cache
Address: 110 State: E

=====================Simulation Loop #371=====================
CPU0 Writes to Address: 461
Address: 461 State: M
Address: 461 State: Not in Cache
Address: 461 State: M
Address: 461 State: Not in Cache
CPU1 Reads from Address: 249
Address: 249 State: S
Address: 249 State: Not in Cache
Address: 249 State: S
Address: 249 State: M
Address: 249 State: E
CPU2 Writes to Address: 785
Address: 785 State: Not in Cache
Address: 785 State: S
Address: 785 State: M
Address: 785 State: S
CPU3 Reads from Address: 431
Address: 431 State: S
Address: 431 State: M
Address: 431 State: Not in Cache
Address: 431 State: Not in Cache
Address: 431 State: S

=====================Simulation Loop #372=====================
CPU0 Writes to Address: 99
Address: 99 State: M
Address: 99 State: Not in Cache
Address: 99 State: Not in Cache
Address: 99 State: Not in Cache
CPU1 Reads from Address: 272
Address: 272 State: Not in Cache
Address: 272 State: M
Address: 272 State: E
Address: 272 State: Not in Cache
CPU2 Writes to Address: 969
Address: 969 State: E
Address: 969 State: Not in Cache
Address: 969 State: M
Address: 969 State: Not in Cache
CPU3 Reads from Address: 865
Address: 865 State: S
Address: 865 State: M
Address: 865 State: Not in Cache
Address: 865 State: Not in Cache
Address: 865 State: S

=====================Simulation Loop #373=====================
CPU0 Reads from Address: 369
Address: 369 State: M
Address: 369 State: Not in Cache
Address: 369 State: S
Address: 369 State: M
CPU1 Writes to Address: 654
Address: 654 State: Not in Cache
Address: 654 State: M
Address: 654 State: Not in Cache
Address: 654 State: Not in Cache
CPU2 Writes to Address: 509
Address: 509 State: M
Address: 509 State: Not in Cache
Address: 509 State: M
Address: 509 State: Not in Cache
CPU3 Writes to Address: 152
Address: 152 State: Not in Cache
Address: 152 State: M
Address: 152 State: Not in Cache
Address: 152 State: M

=====================Simulation Loop #374=====================
CPU0 Reads from Address: 998
Address: 998 State: E
Address: 998 State: E
Address: 998 State: Not in Cache
Address: 998 State: Not in Cache
Address: 998 State: Not in Cache
CPU1 Writes to Address: 533
Address: 533 State: Not in Cache
Address: 533 State: M
Address: 533 State: Not in Cache
Address: 533 State: Not in Cache
CPU2 Writes to Address: 912
Address: 912 State: Not in Cache
Address: 912 State: M
Address: 912 State: M
Address: 912 State: Not in Cache
CPU3 Writes to Address: 471
Address: 471 State: Not in Cache
Address: 471 State: Not in Cache
Address: 471 State: M
Address: 471 State: M

=====================Simulation Loop #375=====================
CPU0 Writes to Address: 387
Address: 387 State: M
Address: 387 State: Not in Cache
Address: 387 State: Not in Cache
Address: 387 State: M
CPU1 Writes to Address: 828
Address: 828 State: Not in Cache
Address: 828 State: M
Address: 828 State: Not in Cache
Address: 828 State: Not in Cache
CPU2 Reads from Address: 725
Address: 725 State: Not in Cache
Address: 725 State: Not in Cache
Address: 725 State: S
Address: 725 State: M
CPU3 Writes to Address: 636
Address: 636 State: Not in Cache
Address: 636 State: M
Address: 636 State: Not in Cache
Address: 636 State: M

=====================Simulation Loop #376=====================
CPU0 Writes to Address: 654
Address: 654 State: M
Address: 654 State: M
Address: 654 State: Not in Cache
Address: 654 State: Not in Cache
CPU1 Reads from Address: 374
Address: 374 State: E
Address: 374 State: Not in Cache
Address: 374 State: E
Address: 374 State: Not in Cache
Address: 374 State: Not in Cache
CPU2 Reads from Address: 269
Address: 269 State: M
Address: 269 State: Not in Cache
Address: 269 State: M
Address: 269 State: M
CPU3 Writes to Address: 625
Address: 625 State: Not in Cache
Address: 625 State: Not in Cache
Address: 625 State: M
Address: 625 State: M

=====================Simulation Loop #377=====================
CPU0 Reads from Address: 945
Address: 945 State: S
Address: 945 State: S
Address: 945 State: M
Address: 945 State: Not in Cache
Address: 945 State: Not in Cache
CPU1 Writes to Address: 664
Address: 664 State: Not in Cache
Address: 664 State: M
Address: 664 State: Not in Cache
Address: 664 State: Not in Cache
CPU2 Writes to Address: 278
Address: 278 State: Not in Cache
Address: 278 State: Not in Cache
Address: 278 State: M
Address: 278 State: Not in Cache
CPU3 Writes to Address: 190
Address: 190 State: Not in Cache
Address: 190 State: Not in Cache
Address: 190 State: Not in Cache
Address: 190 State: M

=====================Simulation Loop #378=====================
CPU0 Writes to Address: 508
Address: 508 State: M
Address: 508 State: Not in Cache
Address: 508 State: Not in Cache
Address: 508 State: Not in Cache
CPU1 Writes to Address: 290
Address: 290 State: Not in Cache
Address: 290 State: M
Address: 290 State: Not in Cache
Address: 290 State: Not in Cache
CPU2 Writes to Address: 672
Address: 672 State: Not in Cache
Address: 672 State: Not in Cache
Address: 672 State: M
Address: 672 State: Not in Cache
CPU3 Reads from Address: 67
Address: 67 State: E
Address: 67 State: Not in Cache
Address: 67 State: Not in Cache
Address: 67 State: E
Address: 67 State: E

=====================Simulation Loop #379=====================
CPU0 Writes to Address: 772
Address: 772 State: M
Address: 772 State: E
Address: 772 State: Not in Cache
Address: 772 State: E
CPU1 Reads from Address: 501
Address: 501 State: Not in Cache
Address: 501 State: E
Address: 501 State: Not in Cache
Address: 501 State: Not in Cache
CPU2 Reads from Address: 708
Address: 708 State: E
Address: 708 State: Not in Cache
Address: 708 State: Not in Cache
Address: 708 State: E
Address: 708 State: Not in Cache
CPU3 Writes to Address: 470
Address: 470 State: Not in Cache
Address: 470 State: Not in Cache
Address: 470 State: M
Address: 470 State: M

=====================Simulation Loop #380=====================
CPU0 Reads from Address: 59
Address: 59 State: M
Address: 59 State: Not in Cache
Address: 59 State: Not in Cache
Address: 59 State: Not in Cache
CPU1 Writes to Address: 443
Address: 443 State: Not in Cache
Address: 443 State: M
Address: 443 State: Not in Cache
Address: 443 State: E
CPU2 Reads from Address: 439
Address: 439 State: E
Address: 439 State: Not in Cache
Address: 439 State: Not in Cache
Address: 439 State: E
Address: 439 State: Not in Cache
CPU3 Reads from Address: 417
Address: 417 State: E
Address: 417 State: E
Address: 417 State: Not in Cache
Address: 417 State: Not in Cache
Address: 417 State: E

=====================Simulation Loop #381=====================
CPU0 Writes to Address: 7
Address: 7 State: M
Address: 7 State: Not in Cache
Address: 7 State: Not in Cache
Address: 7 State: Not in Cache
CPU1 Writes to Address: 742
Address: 742 State: M
Address: 742 State: M
Address: 742 State: Not in Cache
Address: 742 State: Not in Cache
CPU2 Reads from Address: 726
Address: 726 State: S
Address: 726 State: M
Address: 726 State: E
Address: 726 State: S
Address: 726 State: Not in Cache
CPU3 Writes to Address: 957
Address: 957 State: Not in Cache
Address: 957 State: Not in Cache
Address: 957 State: Not in Cache
Address: 957 State: M

=====================Simulation Loop #382=====================
CPU0 Reads from Address: 945
Address: 945 State: S
Address: 945 State: M
Address: 945 State: Not in Cache
Address: 945 State: Not in Cache
CPU1 Writes to Address: 577
Address: 577 State: Not in Cache
Address: 577 State: M
Address: 577 State: Not in Cache
Address: 577 State: Not in Cache
CPU2 Writes to Address: 324
Address: 324 State: Not in Cache
Address: 324 State: M
Address: 324 State: M
Address: 324 State: M
CPU3 Reads from Address: 574
Address: 574 State: S
Address: 574 State: Not in Cache
Address: 574 State: M
Address: 574 State: Not in Cache
Address: 574 State: S

=====================Simulation Loop #383=====================
CPU0 Writes to Address: 107
Address: 107 State: M
Address: 107 State: Not in Cache
Address: 107 State: Not in Cache
Address: 107 State: Not in Cache
CPU1 Reads from Address: 673
Address: 673 State: S
Address: 673 State: M
Address: 673 State: S
Address: 673 State: Not in Cache
Address: 673 State: M
CPU2 Writes to Address: 859
Address: 859 State: Not in Cache
Address: 859 State: M
Address: 859 State: M
Address: 859 State: Not in Cache
CPU3 Writes to Address: 295
Address: 295 State: M
Address: 295 State: Not in Cache
Address: 295 State: Not in Cache
Address: 295 State: M

=====================Simulation Loop #384=====================
CPU0 Writes to Address: 380
Address: 380 State: M
Address: 380 State: S
Address: 380 State: Not in Cache
Address: 380 State: Not in Cache
CPU1 Writes to Address: 359
Address: 359 State: Not in Cache
Address: 359 State: M
Address: 359 State: M
Address: 359 State: Not in Cache
CPU2 Reads from Address: 856
Address: 856 State: S
Address: 856 State: M
Address: 856 State: M
Address: 856 State: S
Address: 856 State: Not in Cache
CPU3 Writes to Address: 770
Address: 770 State: Not in Cache
Address: 770 State: Not in Cache
Address: 770 State: Not in Cache
Address: 770 State: M

=====================Simulation Loop #385=====================
CPU0 Writes to Address: 765
Address: 765 State: M
Address: 765 State: Not in Cache
Address: 765 State: Not in Cache
Address: 765 State: Not in Cache
CPU1 Reads from Address: 94
Address: 94 State: Not in Cache
Address: 94 State: M
Address: 94 State: Not in Cache
Address: 94 State: Not in Cache
CPU2 Reads from Address: 996
Address: 996 State: S
Address: 996 State: Not in Cache
Address: 996 State: M
Address: 996 State: S
Address: 996 State: Not in Cache
CPU3 Reads from Address: 907
Address: 907 State: S
Address: 907 State: E
Address: 907 State: Not in Cache
Address: 907 State: M
Address: 907 State: S

=====================Simulation Loop #386=====================
CPU0 Writes to Address: 117
Address: 117 State: M
Address: 117 State: Not in Cache
Address: 117 State: Not in Cache
Address: 117 State: Not in Cache
CPU1 Writes to Address: 324
Address: 324 State: Not in Cache
Address: 324 State: M
Address: 324 State: M
Address: 324 State: M
CPU2 Reads from Address: 570
Address: 570 State: Not in Cache
Address: 570 State: S
Address: 570 State: M
Address: 570 State: S
CPU3 Reads from Address: 604
Address: 604 State: Not in Cache
Address: 604 State: Not in Cache
Address: 604 State: Not in Cache
Address: 604 State: M

=====================Simulation Loop #387=====================
CPU0 Writes to Address: 927
Address: 927 State: M
Address: 927 State: M
Address: 927 State: M
Address: 927 State: Not in Cache
CPU1 Writes to Address: 199
Address: 199 State: S
Address: 199 State: M
Address: 199 State: M
Address: 199 State: S
CPU2 Reads from Address: 940
Address: 940 State: S
Address: 940 State: M
Address: 940 State: S
Address: 940 State: S
Address: 940 State: Not in Cache
CPU3 Writes to Address: 135
Address: 135 State: M
Address: 135 State: Not in Cache
Address: 135 State: Not in Cache
Address: 135 State: M

=====================Simulation Loop #388=====================
CPU0 Writes to Address: 277
Address: 277 State: M
Address: 277 State: M
Address: 277 State: M
Address: 277 State: S
CPU1 Writes to Address: 780
Address: 780 State: E
Address: 780 State: M
Address: 780 State: E
Address: 780 State: Not in Cache
CPU2 Writes to Address: 14
Address: 14 State: E
Address: 14 State: Not in Cache
Address: 14 State: M
Address: 14 State: Not in Cache
CPU3 Writes to Address: 34
Address: 34 State: M
Address: 34 State: Not in Cache
Address: 34 State: M
Address: 34 State: M

=====================Simulation Loop #389=====================
CPU0 Reads from Address: 560
Address: 560 State: E
Address: 560 State: Not in Cache
Address: 560 State: Not in Cache
Address: 560 State: Not in Cache
CPU1 Writes to Address: 269
Address: 269 State: M
Address: 269 State: M
Address: 269 State: M
Address: 269 State: M
CPU2 Reads from Address: 119
Address: 119 State: S
Address: 119 State: M
Address: 119 State: M
Address: 119 State: S
Address: 119 State: S
CPU3 Writes to Address: 31
Address: 31 State: Not in Cache
Address: 31 State: Not in Cache
Address: 31 State: M
Address: 31 State: M

=====================Simulation Loop #390=====================
CPU0 Reads from Address: 582
Address: 582 State: E
Address: 582 State: E
Address: 582 State: Not in Cache
Address: 582 State: Not in Cache
Address: 582 State: Not in Cache
CPU1 Writes to Address: 48
Address: 48 State: Not in Cache
Address: 48 State: M
Address: 48 State: Not in Cache
Address: 48 State: E
CPU2 Writes to Address: 29
Address: 29 State: Not in Cache
Address: 29 State: Not in Cache
Address: 29 State: M
Address: 29 State: Not in Cache
CPU3 Reads from Address: 631
Address: 631 State: E
Address: 631 State: Not in Cache
Address: 631 State: Not in Cache
Address: 631 State: Not in Cache
Address: 631 State: E

=====================Simulation Loop #391=====================
CPU0 Writes to Address: 479
Address: 479 State: M
Address: 479 State: Not in Cache
Address: 479 State: Not in Cache
Address: 479 State: Not in Cache
CPU1 Reads from Address: 433
Address: 433 State: Not in Cache
Address: 433 State: M
Address: 433 State: Not in Cache
Address: 433 State: Not in Cache
CPU2 Writes to Address: 788
Address: 788 State: Not in Cache
Address: 788 State: Not in Cache
Address: 788 State: M
Address: 788 State: Not in Cache
CPU3 Reads from Address: 901
Address: 901 State: M
Address: 901 State: M
Address: 901 State: S
Address: 901 State: M

=====================Simulation Loop #392=====================
CPU0 Writes to Address: 106
Address: 106 State: M
Address: 106 State: M
Address: 106 State: Not in Cache
Address: 106 State: Not in Cache
CPU1 Writes to Address: 284
Address: 284 State: Not in Cache
Address: 284 State: M
Address: 284 State: Not in Cache
Address: 284 State: Not in Cache
CPU2 Writes to Address: 157
Address: 157 State: Not in Cache
Address: 157 State: M
Address: 157 State: M
Address: 157 State: E
CPU3 Reads from Address: 491
Address: 491 State: S
Address: 491 State: M
Address: 491 State: Not in Cache
Address: 491 State: Not in Cache
Address: 491 State: S

=====================Simulation Loop #393=====================
CPU0 Writes to Address: 356
Address: 356 State: M
Address: 356 State: Not in Cache
Address: 356 State: Not in Cache
Address: 356 State: Not in Cache
CPU1 Writes to Address: 747
Address: 747 State: Not in Cache
Address: 747 State: M
Address: 747 State: E
Address: 747 State: E
CPU2 Writes to Address: 523
Address: 523 State: Not in Cache
Address: 523 State: Not in Cache
Address: 523 State: M
Address: 523 State: Not in Cache
CPU3 Writes to Address: 827
Address: 827 State: M
Address: 827 State: Not in Cache
Address: 827 State: Not in Cache
Address: 827 State: M

=====================Simulation Loop #394=====================
CPU0 Reads from Address: 957
Address: 957 State: S
Address: 957 State: S
Address: 957 State: Not in Cache
Address: 957 State: Not in Cache
Address: 957 State: M
CPU1 Reads from Address: 461
Address: 461 State: S
Address: 461 State: M
Address: 461 State: S
Address: 461 State: M
Address: 461 State: Not in Cache
CPU2 Reads from Address: 965
Address: 965 State: Not in Cache
Address: 965 State: Not in Cache
Address: 965 State: M
Address: 965 State: Not in Cache
CPU3 Reads from Address: 326
Address: 326 State: E
Address: 326 State: Not in Cache
Address: 326 State: Not in Cache
Address: 326 State: M

=====================Simulation Loop #395=====================
CPU0 Reads from Address: 790
Address: 790 State: E
Address: 790 State: E
Address: 790 State: Not in Cache
Address: 790 State: Not in Cache
Address: 790 State: Not in Cache
CPU1 Writes to Address: 225
Address: 225 State: Not in Cache
Address: 225 State: M
Address: 225 State: Not in Cache
Address: 225 State: Not in Cache
CPU2 Writes to Address: 816
Address: 816 State: Not in Cache
Address: 816 State: M
Address: 816 State: M
Address: 816 State: Not in Cache
CPU3 Reads from Address: 790
Address: 790 State: E
Address: 790 State: E
Address: 790 State: Not in Cache
Address: 790 State: Not in Cache
Address: 790 State: E

=====================Simulation Loop #396=====================
CPU0 Reads from Address: 929
Address: 929 State: M
Address: 929 State: Not in Cache
Address: 929 State: Not in Cache
Address: 929 State: Not in Cache
CPU1 Reads from Address: 221
Address: 221 State: E
Address: 221 State: Not in Cache
Address: 221 State: E
Address: 221 State: Not in Cache
Address: 221 State: Not in Cache
CPU2 Writes to Address: 750
Address: 750 State: M
Address: 750 State: Not in Cache
Address: 750 State: M
Address: 750 State: Not in Cache
CPU3 Reads from Address: 4
Address: 4 State: S
Address: 4 State: Not in Cache
Address: 4 State: Not in Cache
Address: 4 State: M
Address: 4 State: S

=====================Simulation Loop #397=====================
CPU0 Writes to Address: 299
Address: 299 State: M
Address: 299 State: Not in Cache
Address: 299 State: Not in Cache
Address: 299 State: M
CPU1 Writes to Address: 730
Address: 730 State: Not in Cache
Address: 730 State: M
Address: 730 State: Not in Cache
Address: 730 State: M
CPU2 Reads from Address: 305
Address: 305 State: M
Address: 305 State: Not in Cache
Address: 305 State: M
Address: 305 State: M
CPU3 Reads from Address: 630
Address: 630 State: E
Address: 630 State: Not in Cache
Address: 630 State: E
Address: 630 State: E
Address: 630 State: E

=====================Simulation Loop #398=====================
CPU0 Writes to Address: 728
Address: 728 State: M
Address: 728 State: Not in Cache
Address: 728 State: Not in Cache
Address: 728 State: Not in Cache
CPU1 Writes to Address: 630
Address: 630 State: Not in Cache
Address: 630 State: M
Address: 630 State: E
Address: 630 State: E
CPU2 Writes to Address: 965
Address: 965 State: Not in Cache
Address: 965 State: Not in Cache
Address: 965 State: M
Address: 965 State: Not in Cache
CPU3 Writes to Address: 166
Address: 166 State: Not in Cache
Address: 166 State: M
Address: 166 State: Not in Cache
Address: 166 State: M

=====================Simulation Loop #399=====================
CPU0 Reads from Address: 714
Address: 714 State: S
Address: 714 State: S
Address: 714 State: Not in Cache
Address: 714 State: Not in Cache
Address: 714 State: M
CPU1 Writes to Address: 326
Address: 326 State: E
Address: 326 State: M
Address: 326 State: Not in Cache
Address: 326 State: M
CPU2 Reads from Address: 926
Address: 926 State: E
Address: 926 State: E
Address: 926 State: Not in Cache
Address: 926 State: E
Address: 926 State: Not in Cache
CPU3 Writes to Address: 572
Address: 572 State: Not in Cache
Address: 572 State: Not in Cache
Address: 572 State: Not in Cache
Address: 572 State: M

=====================Simulation Loop #400=====================
CPU0 Reads from Address: 573
Address: 573 State: E
Address: 573 State: Not in Cache
Address: 573 State: Not in Cache
Address: 573 State: Not in Cache
CPU1 Writes to Address: 62
Address: 62 State: M
Address: 62 State: M
Address: 62 State: Not in Cache
Address: 62 State: Not in Cache
CPU2 Reads from Address: 555
Address: 555 State: E
Address: 555 State: Not in Cache
Address: 555 State: Not in Cache
Address: 555 State: E
Address: 555 State: Not in Cache
CPU3 Reads from Address: 359
Address: 359 State: S
Address: 359 State: Not in Cache
Address: 359 State: M
Address: 359 State: M
Address: 359 State: S

=====================Simulation Loop #401=====================
CPU0 Writes to Address: 221
Address: 221 State: M
Address: 221 State: E
Address: 221 State: Not in Cache
Address: 221 State: Not in Cache
CPU1 Writes to Address: 666
Address: 666 State: Not in Cache
Address: 666 State: M
Address: 666 State: Not in Cache
Address: 666 State: M
CPU2 Writes to Address: 471
Address: 471 State: Not in Cache
Address: 471 State: Not in Cache
Address: 471 State: M
Address: 471 State: M
CPU3 Writes to Address: 595
Address: 595 State: Not in Cache
Address: 595 State: Not in Cache
Address: 595 State: Not in Cache
Address: 595 State: M

=====================Simulation Loop #402=====================
CPU0 Writes to Address: 475
Address: 475 State: M
Address: 475 State: Not in Cache
Address: 475 State: Not in Cache
Address: 475 State: Not in Cache
CPU1 Reads from Address: 51
Address: 51 State: S
Address: 51 State: Not in Cache
Address: 51 State: S
Address: 51 State: Not in Cache
Address: 51 State: M
CPU2 Writes to Address: 675
Address: 675 State: Not in Cache
Address: 675 State: Not in Cache
Address: 675 State: M
Address: 675 State: M
CPU3 Reads from Address: 63
Address: 63 State: E
Address: 63 State: Not in Cache
Address: 63 State: Not in Cache
Address: 63 State: Not in Cache
Address: 63 State: E

=====================Simulation Loop #403=====================
CPU0 Writes to Address: 490
Address: 490 State: M
Address: 490 State: Not in Cache
Address: 490 State: Not in Cache
Address: 490 State: E
CPU1 Writes to Address: 724
Address: 724 State: Not in Cache
Address: 724 State: M
Address: 724 State: Not in Cache
Address: 724 State: Not in Cache
CPU2 Reads from Address: 530
Address: 530 State: E
Address: 530 State: M
Address: 530 State: E
Address: 530 State: Not in Cache
CPU3 Writes to Address: 839
Address: 839 State: Not in Cache
Address: 839 State: Not in Cache
Address: 839 State: Not in Cache
Address: 839 State: M

=====================Simulation Loop #404=====================
CPU0 Writes to Address: 847
Address: 847 State: M
Address: 847 State: Not in Cache
Address: 847 State: Not in Cache
Address: 847 State: Not in Cache
CPU1 Writes to Address: 281
Address: 281 State: E
Address: 281 State: M
Address: 281 State: Not in Cache
Address: 281 State: Not in Cache
CPU2 Writes to Address: 169
Address: 169 State: Not in Cache
Address: 169 State: Not in Cache
Address: 169 State: M
Address: 169 State: Not in Cache
CPU3 Writes to Address: 810
Address: 810 State: Not in Cache
Address: 810 State: Not in Cache
Address: 810 State: Not in Cache
Address: 810 State: M

=====================Simulation Loop #405=====================
CPU0 Writes to Address: 886
Address: 886 State: M
Address: 886 State: Not in Cache
Address: 886 State: Not in Cache
Address: 886 State: Not in Cache
CPU1 Writes to Address: 704
Address: 704 State: M
Address: 704 State: M
Address: 704 State: Not in Cache
Address: 704 State: S
CPU2 Reads from Address: 892
Address: 892 State: S
Address: 892 State: Not in Cache
Address: 892 State: Not in Cache
Address: 892 State: S
Address: 892 State: M
CPU3 Writes to Address: 132
Address: 132 State: Not in Cache
Address: 132 State: Not in Cache
Address: 132 State: E
Address: 132 State: M

=====================Simulation Loop #406=====================
CPU0 Reads from Address: 78
Address: 78 State: E
Address: 78 State: E
Address: 78 State: Not in Cache
Address: 78 State: Not in Cache
CPU1 Reads from Address: 670
Address: 670 State: E
Address: 670 State: Not in Cache
Address: 670 State: E
Address: 670 State: Not in Cache
Address: 670 State: E
CPU2 Reads from Address: 28
Address: 28 State: E
Address: 28 State: E
Address: 28 State: Not in Cache
Address: 28 State: E
Address: 28 State: Not in Cache
CPU3 Writes to Address: 914
Address: 914 State: Not in Cache
Address: 914 State: M
Address: 914 State: E
Address: 914 State: M

=====================Simulation Loop #407=====================
CPU0 Reads from Address: 582
Address: 582 State: E
Address: 582 State: Not in Cache
Address: 582 State: Not in Cache
Address: 582 State: Not in Cache
CPU1 Reads from Address: 982
Address: 982 State: Not in Cache
Address: 982 State: M
Address: 982 State: Not in Cache
Address: 982 State: Not in Cache
CPU2 Reads from Address: 639
Address: 639 State: Not in Cache
Address: 639 State: Not in Cache
Address: 639 State: M
Address: 639 State: Not in Cache
CPU3 Reads from Address: 125
Address: 125 State: S
Address: 125 State: Not in Cache
Address: 125 State: M
Address: 125 State: Not in Cache
Address: 125 State: S

=====================Simulation Loop #408=====================
CPU0 Reads from Address: 528
Address: 528 State: S
Address: 528 State: S
Address: 528 State: Not in Cache
Address: 528 State: M
Address: 528 State: Not in Cache
CPU1 Writes to Address: 355
Address: 355 State: S
Address: 355 State: M
Address: 355 State: E
Address: 355 State: M
CPU2 Writes to Address: 988
Address: 988 State: M
Address: 988 State: Not in Cache
Address: 988 State: M
Address: 988 State: Not in Cache
CPU3 Reads from Address: 601
Address: 601 State: E
Address: 601 State: Not in Cache
Address: 601 State: Not in Cache
Address: 601 State: Not in Cache
Address: 601 State: E

=====================Simulation Loop #409=====================
CPU0 Reads from Address: 884
Address: 884 State: M
Address: 884 State: Not in Cache
Address: 884 State: Not in Cache
Address: 884 State: Not in Cache
CPU1 Writes to Address: 260
Address: 260 State: Not in Cache
Address: 260 State: M
Address: 260 State: Not in Cache
Address: 260 State: Not in Cache
CPU2 Writes to Address: 350
Address: 350 State: E
Address: 350 State: Not in Cache
Address: 350 State: M
Address: 350 State: Not in Cache
CPU3 Reads from Address: 603
Address: 603 State: E
Address: 603 State: Not in Cache
Address: 603 State: E
Address: 603 State: E

=====================Simulation Loop #410=====================
CPU0 Writes to Address: 48
Address: 48 State: M
Address: 48 State: M
Address: 48 State: Not in Cache
Address: 48 State: E
CPU1 Writes to Address: 384
Address: 384 State: Not in Cache
Address: 384 State: M
Address: 384 State: M
Address: 384 State: Not in Cache
CPU2 Reads from Address: 649
Address: 649 State: S
Address: 649 State: M
Address: 649 State: Not in Cache
Address: 649 State: S
Address: 649 State: Not in Cache
CPU3 Reads from Address: 311
Address: 311 State: M
Address: 311 State: E
Address: 311 State: M
Address: 311 State: M

=====================Simulation Loop #411=====================
CPU0 Writes to Address: 94
Address: 94 State: M
Address: 94 State: M
Address: 94 State: Not in Cache
Address: 94 State: Not in Cache
CPU1 Writes to Address: 527
Address: 527 State: Not in Cache
Address: 527 State: M
Address: 527 State: Not in Cache
Address: 527 State: Not in Cache
CPU2 Reads from Address: 403
Address: 403 State: S
Address: 403 State: Not in Cache
Address: 403 State: S
Address: 403 State: M
CPU3 Reads from Address: 567
Address: 567 State: Not in Cache
Address: 567 State: Not in Cache
Address: 567 State: M
Address: 567 State: M

=====================Simulation Loop #412=====================
CPU0 Reads from Address: 278
Address: 278 State: S
Address: 278 State: S
Address: 278 State: Not in Cache
Address: 278 State: M
Address: 278 State: Not in Cache
CPU1 Reads from Address: 727
Address: 727 State: Not in Cache
Address: 727 State: M
Address: 727 State: M
Address: 727 State: Not in Cache
CPU2 Writes to Address: 678
Address: 678 State: Not in Cache
Address: 678 State: Not in Cache
Address: 678 State: M
Address: 678 State: E
CPU3 Writes to Address: 1016
Address: 1016 State: Not in Cache
Address: 1016 State: Not in Cache
Address: 1016 State: E
Address: 1016 State: M

=====================Simulation Loop #413=====================
CPU0 Writes to Address: 397
Address: 397 State: M
Address: 397 State: Not in Cache
Address: 397 State: S
Address: 397 State: M
CPU1 Writes to Address: 739
Address: 739 State: S
Address: 739 State: M
Address: 739 State: Not in Cache
Address: 739 State: E
CPU2 Reads from Address: 125
Address: 125 State: S
Address: 125 State: Not in Cache
Address: 125 State: M
Address: 125 State: S
Address: 125 State: S
CPU3 Writes to Address: 681
Address: 681 State: M
Address: 681 State: Not in Cache
Address: 681 State: S
Address: 681 State: M

=====================Simulation Loop #414=====================
CPU0 Writes to Address: 7
Address: 7 State: M
Address: 7 State: Not in Cache
Address: 7 State: Not in Cache
Address: 7 State: Not in Cache
CPU1 Writes to Address: 178
Address: 178 State: Not in Cache
Address: 178 State: M
Address: 178 State: Not in Cache
Address: 178 State: M
CPU2 Writes to Address: 61
Address: 61 State: E
Address: 61 State: E
Address: 61 State: M
Address: 61 State: Not in Cache
CPU3 Reads from Address: 238
Address: 238 State: M
Address: 238 State: Not in Cache
Address: 238 State: M
Address: 238 State: E

=====================Simulation Loop #415=====================
CPU0 Reads from Address: 669
Address: 669 State: M
Address: 669 State: Not in Cache
Address: 669 State: E
Address: 669 State: Not in Cache
CPU1 Reads from Address: 967
Address: 967 State: E
Address: 967 State: E
Address: 967 State: E
Address: 967 State: Not in Cache
Address: 967 State: Not in Cache
CPU2 Writes to Address: 235
Address: 235 State: M
Address: 235 State: Not in Cache
Address: 235 State: M
Address: 235 State: Not in Cache
CPU3 Writes to Address: 25
Address: 25 State: Not in Cache
Address: 25 State: E
Address: 25 State: Not in Cache
Address: 25 State: M

=====================Simulation Loop #416=====================
CPU0 Reads from Address: 692
Address: 692 State: S
Address: 692 State: S
Address: 692 State: Not in Cache
Address: 692 State: Not in Cache
Address: 692 State: M
CPU1 Reads from Address: 152
Address: 152 State: Not in Cache
Address: 152 State: M
Address: 152 State: Not in Cache
Address: 152 State: M
CPU2 Writes to Address: 30
Address: 30 State: Not in Cache
Address: 30 State: Not in Cache
Address: 30 State: M
Address: 30 State: M
CPU3 Writes to Address: 186
Address: 186 State: Not in Cache
Address: 186 State: Not in Cache
Address: 186 State: E
Address: 186 State: M

=====================Simulation Loop #417=====================
CPU0 Reads from Address: 881
Address: 881 State: S
Address: 881 State: S
Address: 881 State: M
Address: 881 State: Not in Cache
Address: 881 State: Not in Cache
CPU1 Reads from Address: 416
Address: 416 State: S
Address: 416 State: Not in Cache
Address: 416 State: S
Address: 416 State: M
Address: 416 State: M
CPU2 Writes to Address: 419
Address: 419 State: Not in Cache
Address: 419 State: E
Address: 419 State: M
Address: 419 State: Not in Cache
CPU3 Reads from Address: 938
Address: 938 State: S
Address: 938 State: Not in Cache
Address: 938 State: M
Address: 938 State: S
Address: 938 State: S

=====================Simulation Loop #418=====================
CPU0 Writes to Address: 310
Address: 310 State: M
Address: 310 State: E
Address: 310 State: E
Address: 310 State: Not in Cache
CPU1 Writes to Address: 208
Address: 208 State: Not in Cache
Address: 208 State: M
Address: 208 State: Not in Cache
Address: 208 State: Not in Cache
CPU2 Writes to Address: 944
Address: 944 State: Not in Cache
Address: 944 State: Not in Cache
Address: 944 State: M
Address: 944 State: Not in Cache
CPU3 Writes to Address: 563
Address: 563 State: Not in Cache
Address: 563 State: Not in Cache
Address: 563 State: E
Address: 563 State: M

=====================Simulation Loop #419=====================
CPU0 Writes to Address: 617
Address: 617 State: M
Address: 617 State: Not in Cache
Address: 617 State: Not in Cache
Address: 617 State: Not in Cache
CPU1 Reads from Address: 485
Address: 485 State: S
Address: 485 State: M
Address: 485 State: M
Address: 485 State: Not in Cache
CPU2 Writes to Address: 734
Address: 734 State: M
Address: 734 State: Not in Cache
Address: 734 State: M
Address: 734 State: M
CPU3 Writes to Address: 619
Address: 619 State: Not in Cache
Address: 619 State: M
Address: 619 State: Not in Cache
Address: 619 State: M

=====================Simulation Loop #420=====================
CPU0 Reads from Address: 867
Address: 867 State: S
Address: 867 State: S
Address: 867 State: Not in Cache
Address: 867 State: M
Address: 867 State: Not in Cache
CPU1 Writes to Address: 108
Address: 108 State: M
Address: 108 State: M
Address: 108 State: S
Address: 108 State: Not in Cache
CPU2 Reads from Address: 382
Address: 382 State: E
Address: 382 State: E
Address: 382 State: Not in Cache
Address: 382 State: E
Address: 382 State: Not in Cache
CPU3 Writes to Address: 39
Address: 39 State: Not in Cache
Address: 39 State: Not in Cache
Address: 39 State: Not in Cache
Address: 39 State: M

=====================Simulation Loop #421=====================
CPU0 Writes to Address: 841
Address: 841 State: M
Address: 841 State: Not in Cache
Address: 841 State: Not in Cache
Address: 841 State: Not in Cache
CPU1 Writes to Address: 865
Address: 865 State: M
Address: 865 State: M
Address: 865 State: Not in Cache
Address: 865 State: S
CPU2 Reads from Address: 794
Address: 794 State: E
Address: 794 State: Not in Cache
Address: 794 State: Not in Cache
Address: 794 State: E
Address: 794 State: Not in Cache
CPU3 Reads from Address: 633
Address: 633 State: E
Address: 633 State: Not in Cache
Address: 633 State: Not in Cache
Address: 633 State: Not in Cache
Address: 633 State: E

=====================Simulation Loop #422=====================
CPU0 Reads from Address: 562
Address: 562 State: E
Address: 562 State: E
Address: 562 State: Not in Cache
Address: 562 State: Not in Cache
Address: 562 State: Not in Cache
CPU1 Writes to Address: 640
Address: 640 State: M
Address: 640 State: M
Address: 640 State: Not in Cache
Address: 640 State: Not in Cache
CPU2 Reads from Address: 83
Address: 83 State: S
Address: 83 State: M
Address: 83 State: Not in Cache
Address: 83 State: S
Address: 83 State: Not in Cache
CPU3 Reads from Address: 584
Address: 584 State: S
Address: 584 State: E
Address: 584 State: E
Address: 584 State: M
Address: 584 State: S

=====================Simulation Loop #423=====================
CPU0 Reads from Address: 37
Address: 37 State: E
Address: 37 State: E
Address: 37 State: Not in Cache
Address: 37 State: Not in Cache
Address: 37 State: Not in Cache
CPU1 Writes to Address: 727
Address: 727 State: Not in Cache
Address: 727 State: M
Address: 727 State: M
Address: 727 State: Not in Cache
CPU2 Writes to Address: 631
Address: 631 State: Not in Cache
Address: 631 State: Not in Cache
Address: 631 State: M
Address: 631 State: E
CPU3 Reads from Address: 442
Address: 442 State: E
Address: 442 State: E
Address: 442 State: Not in Cache
Address: 442 State: Not in Cache
Address: 442 State: E

=====================Simulation Loop #424=====================
CPU0 Writes to Address: 311
Address: 311 State: M
Address: 311 State: E
Address: 311 State: M
Address: 311 State: M
CPU1 Reads from Address: 270
Address: 270 State: S
Address: 270 State: Not in Cache
Address: 270 State: S
Address: 270 State: M
Address: 270 State: E
CPU2 Writes to Address: 505
Address: 505 State: Not in Cache
Address: 505 State: M
Address: 505 State: M
Address: 505 State: Not in Cache
CPU3 Reads from Address: 873
Address: 873 State: Not in Cache
Address: 873 State: Not in Cache
Address: 873 State: Not in Cache
Address: 873 State: E

=====================Simulation Loop #425=====================
CPU0 Reads from Address: 766
Address: 766 State: S
Address: 766 State: S
Address: 766 State: M
Address: 766 State: Not in Cache
Address: 766 State: Not in Cache
CPU1 Reads from Address: 603
Address: 603 State: E
Address: 603 State: E
Address: 603 State: E
Address: 603 State: E
Address: 603 State: E
CPU2 Writes to Address: 299
Address: 299 State: M
Address: 299 State: Not in Cache
Address: 299 State: M
Address: 299 State: M
CPU3 Reads from Address: 163
Address: 163 State: E
Address: 163 State: Not in Cache
Address: 163 State: Not in Cache
Address: 163 State: Not in Cache
Address: 163 State: E

=====================Simulation Loop #426=====================
CPU0 Reads from Address: 405
Address: 405 State: S
Address: 405 State: S
Address: 405 State: M
Address: 405 State: Not in Cache
Address: 405 State: M
CPU1 Writes to Address: 945
Address: 945 State: S
Address: 945 State: M
Address: 945 State: Not in Cache
Address: 945 State: Not in Cache
CPU2 Writes to Address: 297
Address: 297 State: E
Address: 297 State: Not in Cache
Address: 297 State: M
Address: 297 State: M
CPU3 Reads from Address: 102
Address: 102 State: S
Address: 102 State: M
Address: 102 State: M
Address: 102 State: Not in Cache
Address: 102 State: S

=====================Simulation Loop #427=====================
CPU0 Reads from Address: 846
Address: 846 State: E
Address: 846 State: E
Address: 846 State: Not in Cache
Address: 846 State: Not in Cache
Address: 846 State: Not in Cache
CPU1 Reads from Address: 191
Address: 191 State: Not in Cache
Address: 191 State: M
Address: 191 State: E
Address: 191 State: Not in Cache
CPU2 Reads from Address: 805
Address: 805 State: E
Address: 805 State: Not in Cache
Address: 805 State: Not in Cache
Address: 805 State: E
Address: 805 State: Not in Cache
CPU3 Reads from Address: 482
Address: 482 State: S
Address: 482 State: M
Address: 482 State: Not in Cache
Address: 482 State: M
Address: 482 State: S

=====================Simulation Loop #428=====================
CPU0 Reads from Address: 356
Address: 356 State: M
Address: 356 State: Not in Cache
Address: 356 State: Not in Cache
Address: 356 State: Not in Cache
CPU1 Reads from Address: 809
Address: 809 State: E
Address: 809 State: Not in Cache
Address: 809 State: E
Address: 809 State: E
Address: 809 State: Not in Cache
CPU2 Writes to Address: 856
Address: 856 State: M
Address: 856 State: M
Address: 856 State: M
Address: 856 State: Not in Cache
CPU3 Writes to Address: 314
Address: 314 State: Not in Cache
Address: 314 State: Not in Cache
Address: 314 State: Not in Cache
Address: 314 State: M

=====================Simulation Loop #429=====================
CPU0 Reads from Address: 49
Address: 49 State: E
Address: 49 State: E
Address: 49 State: Not in Cache
Address: 49 State: Not in Cache
Address: 49 State: Not in Cache
CPU1 Reads from Address: 854
Address: 854 State: S
Address: 854 State: M
Address: 854 State: S
Address: 854 State: M
Address: 854 State: Not in Cache
CPU2 Reads from Address: 291
Address: 291 State: S
Address: 291 State: M
Address: 291 State: M
Address: 291 State: S
Address: 291 State: M
CPU3 Reads from Address: 970
Address: 970 State: E
Address: 970 State: Not in Cache
Address: 970 State: Not in Cache
Address: 970 State: Not in Cache
Address: 970 State: E

=====================Simulation Loop #430=====================
CPU0 Reads from Address: 459
Address: 459 State: E
Address: 459 State: Not in Cache
Address: 459 State: M
Address: 459 State: Not in Cache
CPU1 Reads from Address: 891
Address: 891 State: M
Address: 891 State: S
Address: 891 State: M
Address: 891 State: Not in Cache
CPU2 Writes to Address: 800
Address: 800 State: M
Address: 800 State: Not in Cache
Address: 800 State: M
Address: 800 State: Not in Cache
CPU3 Reads from Address: 225
Address: 225 State: S
Address: 225 State: Not in Cache
Address: 225 State: M
Address: 225 State: Not in Cache
Address: 225 State: S

=====================Simulation Loop #431=====================
CPU0 Reads from Address: 917
Address: 917 State: E
Address: 917 State: E
Address: 917 State: Not in Cache
Address: 917 State: Not in Cache
Address: 917 State: Not in Cache
CPU1 Writes to Address: 436
Address: 436 State: Not in Cache
Address: 436 State: M
Address: 436 State: Not in Cache
Address: 436 State: Not in Cache
CPU2 Reads from Address: 247
Address: 247 State: S
Address: 247 State: M
Address: 247 State: M
Address: 247 State: S
Address: 247 State: E
CPU3 Writes to Address: 662
Address: 662 State: Not in Cache
Address: 662 State: Not in Cache
Address: 662 State: Not in Cache
Address: 662 State: M

=====================Simulation Loop #432=====================
CPU0 Writes to Address: 927
Address: 927 State: M
Address: 927 State: M
Address: 927 State: M
Address: 927 State: Not in Cache
CPU1 Reads from Address: 525
Address: 525 State: E
Address: 525 State: Not in Cache
Address: 525 State: E
Address: 525 State: Not in Cache
Address: 525 State: Not in Cache
CPU2 Reads from Address: 328
Address: 328 State: E
Address: 328 State: Not in Cache
Address: 328 State: E
Address: 328 State: E
Address: 328 State: Not in Cache
CPU3 Writes to Address: 79
Address: 79 State: S
Address: 79 State: M
Address: 79 State: Not in Cache
Address: 79 State: M

=====================Simulation Loop #433=====================
CPU0 Reads from Address: 381
Address: 381 State: S
Address: 381 State: M
Address: 381 State: M
Address: 381 State: Not in Cache
CPU1 Reads from Address: 510
Address: 510 State: E
Address: 510 State: Not in Cache
Address: 510 State: E
Address: 510 State: Not in Cache
Address: 510 State: Not in Cache
CPU2 Reads from Address: 629
Address: 629 State: S
Address: 629 State: E
Address: 629 State: M
Address: 629 State: S
Address: 629 State: Not in Cache
CPU3 Reads from Address: 120
Address: 120 State: S
Address: 120 State: E
Address: 120 State: M
Address: 120 State: Not in Cache
Address: 120 State: S

=====================Simulation Loop #434=====================
CPU0 Reads from Address: 951
Address: 951 State: E
Address: 951 State: E
Address: 951 State: E
Address: 951 State: Not in Cache
Address: 951 State: Not in Cache
CPU1 Reads from Address: 347
Address: 347 State: E
Address: 347 State: Not in Cache
Address: 347 State: E
Address: 347 State: Not in Cache
Address: 347 State: E
CPU2 Writes to Address: 460
Address: 460 State: M
Address: 460 State: Not in Cache
Address: 460 State: M
Address: 460 State: E
CPU3 Reads from Address: 87
Address: 87 State: S
Address: 87 State: Not in Cache
Address: 87 State: Not in Cache
Address: 87 State: M
Address: 87 State: S

=====================Simulation Loop #435=====================
CPU0 Reads from Address: 444
Address: 444 State: E
Address: 444 State: E
Address: 444 State: Not in Cache
Address: 444 State: Not in Cache
Address: 444 State: Not in Cache
CPU1 Reads from Address: 288
Address: 288 State: S
Address: 288 State: E
Address: 288 State: S
Address: 288 State: M
Address: 288 State: S
CPU2 Writes to Address: 101
Address: 101 State: Not in Cache
Address: 101 State: Not in Cache
Address: 101 State: M
Address: 101 State: Not in Cache
CPU3 Writes to Address: 241
Address: 241 State: Not in Cache
Address: 241 State: Not in Cache
Address: 241 State: Not in Cache
Address: 241 State: M

=====================Simulation Loop #436=====================
CPU0 Reads from Address: 492
Address: 492 State: E
Address: 492 State: E
Address: 492 State: Not in Cache
Address: 492 State: Not in Cache
Address: 492 State: Not in Cache
CPU1 Reads from Address: 687
Address: 687 State: S
Address: 687 State: Not in Cache
Address: 687 State: S
Address: 687 State: Not in Cache
Address: 687 State: M
CPU2 Writes to Address: 116
Address: 116 State: Not in Cache
Address: 116 State: Not in Cache
Address: 116 State: M
Address: 116 State: Not in Cache
CPU3 Reads from Address: 877
Address: 877 State: E
Address: 877 State: Not in Cache
Address: 877 State: E
Address: 877 State: Not in Cache
Address: 877 State: E

=====================Simulation Loop #437=====================
CPU0 Reads from Address: 752
Address: 752 State: S
Address: 752 State: S
Address: 752 State: Not in Cache
Address: 752 State: M
Address: 752 State: Not in Cache
CPU1 Writes to Address: 31
Address: 31 State: Not in Cache
Address: 31 State: M
Address: 31 State: M
Address: 31 State: M
CPU2 Writes to Address: 708
Address: 708 State: Not in Cache
Address: 708 State: Not in Cache
Address: 708 State: M
Address: 708 State: Not in Cache
CPU3 Writes to Address: 172
Address: 172 State: Not in Cache
Address: 172 State: Not in Cache
Address: 172 State: Not in Cache
Address: 172 State: M

=====================Simulation Loop #438=====================
CPU0 Reads from Address: 336
Address: 336 State: E
Address: 336 State: E
Address: 336 State: E
Address: 336 State: Not in Cache
Address: 336 State: Not in Cache
CPU1 Reads from Address: 978
Address: 978 State: E
Address: 978 State: Not in Cache
Address: 978 State: E
Address: 978 State: Not in Cache
Address: 978 State: E
CPU2 Writes to Address: 275
Address: 275 State: M
Address: 275 State: M
Address: 275 State: M
Address: 275 State: Not in Cache
CPU3 Reads from Address: 169
Address: 169 State: S
Address: 169 State: Not in Cache
Address: 169 State: Not in Cache
Address: 169 State: M
Address: 169 State: S

=====================Simulation Loop #439=====================
CPU0 Reads from Address: 71
Address: 71 State: E
Address: 71 State: E
Address: 71 State: Not in Cache
Address: 71 State: Not in Cache
Address: 71 State: Not in Cache
CPU1 Reads from Address: 228
Address: 228 State: M
Address: 228 State: E
Address: 228 State: Not in Cache
Address: 228 State: Not in Cache
CPU2 Writes to Address: 279
Address: 279 State: Not in Cache
Address: 279 State: Not in Cache
Address: 279 State: M
Address: 279 State: Not in Cache
CPU3 Reads from Address: 127
Address: 127 State: E
Address: 127 State: Not in Cache
Address: 127 State: Not in Cache
Address: 127 State: Not in Cache
Address: 127 State: E

=====================Simulation Loop #440=====================
CPU0 Reads from Address: 297
Address: 297 State: E
Address: 297 State: Not in Cache
Address: 297 State: M
Address: 297 State: M
CPU1 Reads from Address: 93
Address: 93 State: S
Address: 93 State: Not in Cache
Address: 93 State: S
Address: 93 State: M
Address: 93 State: Not in Cache
CPU2 Reads from Address: 618
Address: 618 State: Not in Cache
Address: 618 State: E
Address: 618 State: E
Address: 618 State: E
CPU3 Writes to Address: 206
Address: 206 State: Not in Cache
Address: 206 State: M
Address: 206 State: S
Address: 206 State: M

=====================Simulation Loop #441=====================
CPU0 Reads from Address: 390
Address: 390 State: S
Address: 390 State: S
Address: 390 State: M
Address: 390 State: Not in Cache
Address: 390 State: M
CPU1 Reads from Address: 777
Address: 777 State: E
Address: 777 State: Not in Cache
Address: 777 State: E
Address: 777 State: E
Address: 777 State: Not in Cache
CPU2 Reads from Address: 463
Address: 463 State: S
Address: 463 State: S
Address: 463 State: M
Address: 463 State: S
Address: 463 State: M
CPU3 Reads from Address: 398
Address: 398 State: Not in Cache
Address: 398 State: Not in Cache
Address: 398 State: Not in Cache
Address: 398 State: E

=====================Simulation Loop #442=====================
CPU0 Writes to Address: 930
Address: 930 State: M
Address: 930 State: Not in Cache
Address: 930 State: Not in Cache
Address: 930 State: Not in Cache
CPU1 Writes to Address: 471
Address: 471 State: Not in Cache
Address: 471 State: M
Address: 471 State: M
Address: 471 State: M
CPU2 Writes to Address: 132
Address: 132 State: Not in Cache
Address: 132 State: Not in Cache
Address: 132 State: M
Address: 132 State: M
CPU3 Reads from Address: 357
Address: 357 State: S
Address: 357 State: Not in Cache
Address: 357 State: M
Address: 357 State: M
Address: 357 State: S

=====================Simulation Loop #443=====================
CPU0 Writes to Address: 410
Address: 410 State: M
Address: 410 State: M
Address: 410 State: Not in Cache
Address: 410 State: M
CPU1 Writes to Address: 392
Address: 392 State: Not in Cache
Address: 392 State: M
Address: 392 State: M
Address: 392 State: M
CPU2 Writes to Address: 545
Address: 545 State: M
Address: 545 State: Not in Cache
Address: 545 State: M
Address: 545 State: Not in Cache
CPU3 Reads from Address: 337
Address: 337 State: Not in Cache
Address: 337 State: M
Address: 337 State: Not in Cache
Address: 337 State: M

=====================Simulation Loop #444=====================
CPU0 Writes to Address: 454
Address: 454 State: M
Address: 454 State: Not in Cache
Address: 454 State: Not in Cache
Address: 454 State: Not in Cache
CPU1 Reads from Address: 1013
Address: 1013 State: Not in Cache
Address: 1013 State: M
Address: 1013 State: E
Address: 1013 State: Not in Cache
CPU2 Reads from Address: 843
Address: 843 State: S
Address: 843 State: Not in Cache
Address: 843 State: M
Address: 843 State: S
CPU3 Reads from Address: 697
Address: 697 State: S
Address: 697 State: Not in Cache
Address: 697 State: M
Address: 697 State: Not in Cache
Address: 697 State: S

=====================Simulation Loop #445=====================
CPU0 Writes to Address: 606
Address: 606 State: M
Address: 606 State: Not in Cache
Address: 606 State: Not in Cache
Address: 606 State: Not in Cache
CPU1 Writes to Address: 253
Address: 253 State: Not in Cache
Address: 253 State: M
Address: 253 State: Not in Cache
Address: 253 State: Not in Cache
CPU2 Writes to Address: 836
Address: 836 State: M
Address: 836 State: Not in Cache
Address: 836 State: M
Address: 836 State: Not in Cache
CPU3 Reads from Address: 642
Address: 642 State: E
Address: 642 State: Not in Cache
Address: 642 State: Not in Cache
Address: 642 State: Not in Cache
Address: 642 State: E

=====================Simulation Loop #446=====================
CPU0 Reads from Address: 650
Address: 650 State: S
Address: 650 State: S
Address: 650 State: Not in Cache
Address: 650 State: M
Address: 650 State: Not in Cache
CPU1 Writes to Address: 111
Address: 111 State: M
Address: 111 State: M
Address: 111 State: Not in Cache
Address: 111 State: Not in Cache
CPU2 Reads from Address: 219
Address: 219 State: S
Address: 219 State: M
Address: 219 State: Not in Cache
Address: 219 State: S
Address: 219 State: Not in Cache
CPU3 Writes to Address: 21
Address: 21 State: Not in Cache
Address: 21 State: Not in Cache
Address: 21 State: Not in Cache
Address: 21 State: M

=====================Simulation Loop #447=====================
CPU0 Writes to Address: 768
Address: 768 State: M
Address: 768 State: Not in Cache
Address: 768 State: Not in Cache
Address: 768 State: Not in Cache
CPU1 Reads from Address: 693
Address: 693 State: Not in Cache
Address: 693 State: M
Address: 693 State: Not in Cache
Address: 693 State: M
CPU2 Writes to Address: 947
Address: 947 State: Not in Cache
Address: 947 State: Not in Cache
Address: 947 State: M
Address: 947 State: Not in Cache
CPU3 Writes to Address: 804
Address: 804 State: Not in Cache
Address: 804 State: E
Address: 804 State: E
Address: 804 State: M

=====================Simulation Loop #448=====================
CPU0 Writes to Address: 356
Address: 356 State: M
Address: 356 State: Not in Cache
Address: 356 State: Not in Cache
Address: 356 State: Not in Cache
CPU1 Reads from Address: 223
Address: 223 State: E
Address: 223 State: Not in Cache
Address: 223 State: E
Address: 223 State: Not in Cache
Address: 223 State: Not in Cache
CPU2 Reads from Address: 611
Address: 611 State: E
Address: 611 State: E
Address: 611 State: Not in Cache
Address: 611 State: E
Address: 611 State: Not in Cache
CPU3 Reads from Address: 885
Address: 885 State: S
Address: 885 State: M
Address: 885 State: Not in Cache
Address: 885 State: Not in Cache
Address: 885 State: S

=====================Simulation Loop #449=====================
CPU0 Reads from Address: 800
Address: 800 State: M
Address: 800 State: Not in Cache
Address: 800 State: M
Address: 800 State: Not in Cache
CPU1 Writes to Address: 819
Address: 819 State: Not in Cache
Address: 819 State: M
Address: 819 State: Not in Cache
Address: 819 State: Not in Cache
CPU2 Reads from Address: 315
Address: 315 State: E
Address: 315 State: Not in Cache
Address: 315 State: Not in Cache
Address: 315 State: E
Address: 315 State: Not in Cache
CPU3 Writes to Address: 218
Address: 218 State: Not in Cache
Address: 218 State: Not in Cache
Address: 218 State: Not in Cache
Address: 218 State: M

=====================Simulation Loop #450=====================
CPU0 Reads from Address: 1000
Address: 1000 State: E
Address: 1000 State: Not in Cache
Address: 1000 State: Not in Cache
Address: 1000 State: Not in Cache
CPU1 Reads from Address: 745
Address: 745 State: E
Address: 745 State: Not in Cache
Address: 745 State: E
Address: 745 State: Not in Cache
Address: 745 State: Not in Cache
CPU2 Reads from Address: 833
Address: 833 State: S
Address: 833 State: Not in Cache
Address: 833 State: S
Address: 833 State: S
Address: 833 State: M
CPU3 Reads from Address: 650
Address: 650 State: S
Address: 650 State: S
Address: 650 State: Not in Cache
Address: 650 State: M
Address: 650 State: S

=====================Simulation Loop #451=====================
CPU0 Reads from Address: 590
Address: 590 State: E
Address: 590 State: M
Address: 590 State: Not in Cache
Address: 590 State: Not in Cache
CPU1 Reads from Address: 173
Address: 173 State: Not in Cache
Address: 173 State: M
Address: 173 State: Not in Cache
Address: 173 State: M
CPU2 Reads from Address: 760
Address: 760 State: E
Address: 760 State: Not in Cache
Address: 760 State: Not in Cache
Address: 760 State: E
Address: 760 State: Not in Cache
CPU3 Writes to Address: 758
Address: 758 State: S
Address: 758 State: Not in Cache
Address: 758 State: Not in Cache
Address: 758 State: M

=====================Simulation Loop #452=====================
CPU0 Writes to Address: 156
Address: 156 State: M
Address: 156 State: Not in Cache
Address: 156 State: M
Address: 156 State: Not in Cache
CPU1 Writes to Address: 820
Address: 820 State: Not in Cache
Address: 820 State: M
Address: 820 State: Not in Cache
Address: 820 State: Not in Cache
CPU2 Writes to Address: 377
Address: 377 State: M
Address: 377 State: Not in Cache
Address: 377 State: M
Address: 377 State: S
CPU3 Writes to Address: 457
Address: 457 State: Not in Cache
Address: 457 State: Not in Cache
Address: 457 State: Not in Cache
Address: 457 State: M

=====================Simulation Loop #453=====================
CPU0 Reads from Address: 288
Address: 288 State: E
Address: 288 State: S
Address: 288 State: M
Address: 288 State: S
CPU1 Reads from Address: 708
Address: 708 State: S
Address: 708 State: Not in Cache
Address: 708 State: S
Address: 708 State: M
Address: 708 State: Not in Cache
CPU2 Reads from Address: 309
Address: 309 State: S
Address: 309 State: M
Address: 309 State: S
Address: 309 State: S
Address: 309 State: Not in Cache
CPU3 Reads from Address: 767
Address: 767 State: Not in Cache
Address: 767 State: Not in Cache
Address: 767 State: Not in Cache
Address: 767 State: E

=====================Simulation Loop #454=====================
CPU0 Reads from Address: 144
Address: 144 State: E
Address: 144 State: E
Address: 144 State: Not in Cache
Address: 144 State: Not in Cache
Address: 144 State: E
CPU1 Writes to Address: 708
Address: 708 State: Not in Cache
Address: 708 State: M
Address: 708 State: M
Address: 708 State: Not in Cache
CPU2 Reads from Address: 432
Address: 432 State: S
Address: 432 State: Not in Cache
Address: 432 State: E
Address: 432 State: S
Address: 432 State: M
CPU3 Writes to Address: 84
Address: 84 State: Not in Cache
Address: 84 State: Not in Cache
Address: 84 State: M
Address: 84 State: M

=====================Simulation Loop #455=====================
CPU0 Reads from Address: 359
Address: 359 State: S
Address: 359 State: S
Address: 359 State: M
Address: 359 State: M
Address: 359 State: S
CPU1 Writes to Address: 155
Address: 155 State: Not in Cache
Address: 155 State: M
Address: 155 State: S
Address: 155 State: M
CPU2 Reads from Address: 276
Address: 276 State: E
Address: 276 State: Not in Cache
Address: 276 State: E
Address: 276 State: E
Address: 276 State: Not in Cache
CPU3 Writes to Address: 56
Address: 56 State: Not in Cache
Address: 56 State: Not in Cache
Address: 56 State: Not in Cache
Address: 56 State: M

=====================Simulation Loop #456=====================
CPU0 Writes to Address: 741
Address: 741 State: M
Address: 741 State: Not in Cache
Address: 741 State: Not in Cache
Address: 741 State: Not in Cache
CPU1 Writes to Address: 894
Address: 894 State: Not in Cache
Address: 894 State: M
Address: 894 State: Not in Cache
Address: 894 State: Not in Cache
CPU2 Reads from Address: 378
Address: 378 State: S
Address: 378 State: Not in Cache
Address: 378 State: M
Address: 378 State: S
Address: 378 State: Not in Cache
CPU3 Reads from Address: 1016
Address: 1016 State: Not in Cache
Address: 1016 State: Not in Cache
Address: 1016 State: E
Address: 1016 State: M

=====================Simulation Loop #457=====================
CPU0 Reads from Address: 555
Address: 555 State: E
Address: 555 State: E
Address: 555 State: Not in Cache
Address: 555 State: E
Address: 555 State: Not in Cache
CPU1 Reads from Address: 335
Address: 335 State: E
Address: 335 State: Not in Cache
Address: 335 State: E
Address: 335 State: Not in Cache
Address: 335 State: Not in Cache
CPU2 Reads from Address: 574
Address: 574 State: S
Address: 574 State: Not in Cache
Address: 574 State: M
Address: 574 State: S
Address: 574 State: S
CPU3 Reads from Address: 225
Address: 225 State: Not in Cache
Address: 225 State: M
Address: 225 State: Not in Cache
Address: 225 State: S

=====================Simulation Loop #458=====================
CPU0 Writes to Address: 32
Address: 32 State: M
Address: 32 State: Not in Cache
Address: 32 State: Not in Cache
Address: 32 State: Not in Cache
CPU1 Writes to Address: 828
Address: 828 State: Not in Cache
Address: 828 State: M
Address: 828 State: Not in Cache
Address: 828 State: Not in Cache
CPU2 Reads from Address: 193
Address: 193 State: E
Address: 193 State: E
Address: 193 State: Not in Cache
Address: 193 State: E
Address: 193 State: Not in Cache
CPU3 Writes to Address: 763
Address: 763 State: Not in Cache
Address: 763 State: Not in Cache
Address: 763 State: Not in Cache
Address: 763 State: M

=====================Simulation Loop #459=====================
CPU0 Writes to Address: 665
Address: 665 State: M
Address: 665 State: E
Address: 665 State: Not in Cache
Address: 665 State: E
CPU1 Writes to Address: 658
Address: 658 State: Not in Cache
Address: 658 State: M
Address: 658 State: M
Address: 658 State: S
CPU2 Writes to Address: 477
Address: 477 State: Not in Cache
Address: 477 State: Not in Cache
Address: 477 State: M
Address: 477 State: Not in Cache
CPU3 Writes to Address: 278
Address: 278 State: S
Address: 278 State: Not in Cache
Address: 278 State: M
Address: 278 State: M

=====================Simulation Loop #460=====================
CPU0 Reads from Address: 881
Address: 881 State: S
Address: 881 State: M
Address: 881 State: Not in Cache
Address: 881 State: Not in Cache
CPU1 Writes to Address: 617
Address: 617 State: M
Address: 617 State: M
Address: 617 State: Not in Cache
Address: 617 State: Not in Cache
CPU2 Reads from Address: 965
Address: 965 State: Not in Cache
Address: 965 State: Not in Cache
Address: 965 State: M
Address: 965 State: Not in Cache
CPU3 Writes to Address: 167
Address: 167 State: Not in Cache
Address: 167 State: Not in Cache
Address: 167 State: E
Address: 167 State: M

=====================Simulation Loop #461=====================
CPU0 Reads from Address: 979
Address: 979 State: S
Address: 979 State: S
Address: 979 State: Not in Cache
Address: 979 State: M
Address: 979 State: Not in Cache
CPU1 Reads from Address: 637
Address: 637 State: E
Address: 637 State: Not in Cache
Address: 637 State: E
Address: 637 State: Not in Cache
Address: 637 State: E
CPU2 Reads from Address: 934
Address: 934 State: S
Address: 934 State: Not in Cache
Address: 934 State: M
Address: 934 State: S
Address: 934 State: Not in Cache
CPU3 Writes to Address: 988
Address: 988 State: M
Address: 988 State: Not in Cache
Address: 988 State: M
Address: 988 State: M

=====================Simulation Loop #462=====================
CPU0 Writes to Address: 485
Address: 485 State: M
Address: 485 State: M
Address: 485 State: M
Address: 485 State: Not in Cache
CPU1 Writes to Address: 879
Address: 879 State: Not in Cache
Address: 879 State: M
Address: 879 State: Not in Cache
Address: 879 State: Not in Cache
CPU2 Writes to Address: 208
Address: 208 State: Not in Cache
Address: 208 State: M
Address: 208 State: M
Address: 208 State: Not in Cache
CPU3 Writes to Address: 879
Address: 879 State: Not in Cache
Address: 879 State: M
Address: 879 State: Not in Cache
Address: 879 State: M

=====================Simulation Loop #463=====================
CPU0 Reads from Address: 998
Address: 998 State: E
Address: 998 State: Not in Cache
Address: 998 State: Not in Cache
Address: 998 State: Not in Cache
CPU1 Writes to Address: 842
Address: 842 State: Not in Cache
Address: 842 State: M
Address: 842 State: Not in Cache
Address: 842 State: M
CPU2 Reads from Address: 467
Address: 467 State: Not in Cache
Address: 467 State: Not in Cache
Address: 467 State: M
Address: 467 State: M
CPU3 Writes to Address: 614
Address: 614 State: M
Address: 614 State: Not in Cache
Address: 614 State: Not in Cache
Address: 614 State: M

=====================Simulation Loop #464=====================
CPU0 Writes to Address: 129
Address: 129 State: M
Address: 129 State: Not in Cache
Address: 129 State: Not in Cache
Address: 129 State: Not in Cache
CPU1 Reads from Address: 415
Address: 415 State: E
Address: 415 State: Not in Cache
Address: 415 State: E
Address: 415 State: Not in Cache
Address: 415 State: E
CPU2 Writes to Address: 440
Address: 440 State: E
Address: 440 State: Not in Cache
Address: 440 State: M
Address: 440 State: Not in Cache
CPU3 Writes to Address: 758
Address: 758 State: S
Address: 758 State: Not in Cache
Address: 758 State: Not in Cache
Address: 758 State: M

=====================Simulation Loop #465=====================
CPU0 Writes to Address: 682
Address: 682 State: M
Address: 682 State: Not in Cache
Address: 682 State: M
Address: 682 State: Not in Cache
CPU1 Reads from Address: 786
Address: 786 State: S
Address: 786 State: E
Address: 786 State: S
Address: 786 State: Not in Cache
Address: 786 State: M
CPU2 Writes to Address: 271
Address: 271 State: Not in Cache
Address: 271 State: M
Address: 271 State: M
Address: 271 State: S
CPU3 Writes to Address: 193
Address: 193 State: E
Address: 193 State: Not in Cache
Address: 193 State: E
Address: 193 State: M

=====================Simulation Loop #466=====================
CPU0 Reads from Address: 357
Address: 357 State: S
Address: 357 State: S
Address: 357 State: M
Address: 357 State: M
Address: 357 State: S
CPU1 Writes to Address: 955
Address: 955 State: Not in Cache
Address: 955 State: M
Address: 955 State: Not in Cache
Address: 955 State: Not in Cache
CPU2 Writes to Address: 703
Address: 703 State: Not in Cache
Address: 703 State: Not in Cache
Address: 703 State: M
Address: 703 State: Not in Cache
CPU3 Writes to Address: 266
Address: 266 State: Not in Cache
Address: 266 State: Not in Cache
Address: 266 State: M
Address: 266 State: M

=====================Simulation Loop #467=====================
CPU0 Writes to Address: 302
Address: 302 State: M
Address: 302 State: Not in Cache
Address: 302 State: M
Address: 302 State: Not in Cache
CPU1 Writes to Address: 264
Address: 264 State: Not in Cache
Address: 264 State: M
Address: 264 State: S
Address: 264 State: M
CPU2 Reads from Address: 430
Address: 430 State: Not in Cache
Address: 430 State: M
Address: 430 State: E
Address: 430 State: Not in Cache
CPU3 Writes to Address: 657
Address: 657 State: Not in Cache
Address: 657 State: Not in Cache
Address: 657 State: Not in Cache
Address: 657 State: M

=====================Simulation Loop #468=====================
CPU0 Reads from Address: 539
Address: 539 State: E
Address: 539 State: E
Address: 539 State: Not in Cache
Address: 539 State: Not in Cache
Address: 539 State: Not in Cache
CPU1 Reads from Address: 17
Address: 17 State: S
Address: 17 State: M
Address: 17 State: S
Address: 17 State: Not in Cache
Address: 17 State: Not in Cache
CPU2 Writes to Address: 283
Address: 283 State: Not in Cache
Address: 283 State: M
Address: 283 State: M
Address: 283 State: Not in Cache
CPU3 Reads from Address: 267
Address: 267 State: S
Address: 267 State: Not in Cache
Address: 267 State: M
Address: 267 State: Not in Cache
Address: 267 State: S

=====================Simulation Loop #469=====================
CPU0 Reads from Address: 607
Address: 607 State: E
Address: 607 State: E
Address: 607 State: Not in Cache
Address: 607 State: Not in Cache
Address: 607 State: Not in Cache
CPU1 Writes to Address: 189
Address: 189 State: M
Address: 189 State: M
Address: 189 State: E
Address: 189 State: Not in Cache
CPU2 Writes to Address: 1
Address: 1 State: Not in Cache
Address: 1 State: Not in Cache
Address: 1 State: M
Address: 1 State: Not in Cache
CPU3 Reads from Address: 529
Address: 529 State: Not in Cache
Address: 529 State: Not in Cache
Address: 529 State: Not in Cache
Address: 529 State: M

=====================Simulation Loop #470=====================
CPU0 Writes to Address: 604
Address: 604 State: M
Address: 604 State: Not in Cache
Address: 604 State: Not in Cache
Address: 604 State: M
CPU1 Reads from Address: 435
Address: 435 State: E
Address: 435 State: E
Address: 435 State: Not in Cache
Address: 435 State: M
CPU2 Reads from Address: 900
Address: 900 State: Not in Cache
Address: 900 State: E
Address: 900 State: E
Address: 900 State: Not in Cache
CPU3 Reads from Address: 949
Address: 949 State: Not in Cache
Address: 949 State: E
Address: 949 State: E
Address: 949 State: E

=====================Simulation Loop #471=====================
CPU0 Writes to Address: 401
Address: 401 State: M
Address: 401 State: Not in Cache
Address: 401 State: Not in Cache
Address: 401 State: Not in Cache
CPU1 Writes to Address: 747
Address: 747 State: Not in Cache
Address: 747 State: M
Address: 747 State: E
Address: 747 State: E
CPU2 Reads from Address: 552
Address: 552 State: E
Address: 552 State: Not in Cache
Address: 552 State: Not in Cache
Address: 552 State: E
Address: 552 State: Not in Cache
CPU3 Reads from Address: 970
Address: 970 State: Not in Cache
Address: 970 State: Not in Cache
Address: 970 State: Not in Cache
Address: 970 State: E

=====================Simulation Loop #472=====================
CPU0 Reads from Address: 368
Address: 368 State: M
Address: 368 State: Not in Cache
Address: 368 State: Not in Cache
Address: 368 State: Not in Cache
CPU1 Reads from Address: 211
Address: 211 State: M
Address: 211 State: M
Address: 211 State: Not in Cache
Address: 211 State: Not in Cache
CPU2 Reads from Address: 233
Address: 233 State: S
Address: 233 State: M
Address: 233 State: Not in Cache
Address: 233 State: S
Address: 233 State: Not in Cache
CPU3 Reads from Address: 93
Address: 93 State: S
Address: 93 State: Not in Cache
Address: 93 State: S
Address: 93 State: M
Address: 93 State: S

=====================Simulation Loop #473=====================
CPU0 Writes to Address: 576
Address: 576 State: M
Address: 576 State: M
Address: 576 State: Not in Cache
Address: 576 State: E
CPU1 Reads from Address: 931
Address: 931 State: E
Address: 931 State: E
Address: 931 State: E
Address: 931 State: Not in Cache
Address: 931 State: Not in Cache
CPU2 Writes to Address: 327
Address: 327 State: Not in Cache
Address: 327 State: E
Address: 327 State: M
Address: 327 State: E
CPU3 Reads from Address: 145
Address: 145 State: Not in Cache
Address: 145 State: E
Address: 145 State: Not in Cache
Address: 145 State: M

=====================Simulation Loop #474=====================
CPU0 Writes to Address: 316
Address: 316 State: M
Address: 316 State: Not in Cache
Address: 316 State: E
Address: 316 State: Not in Cache
CPU1 Reads from Address: 519
Address: 519 State: E
Address: 519 State: E
Address: 519 State: E
Address: 519 State: Not in Cache
Address: 519 State: Not in Cache
CPU2 Writes to Address: 1020
Address: 1020 State: M
Address: 1020 State: Not in Cache
Address: 1020 State: M
Address: 1020 State: S
CPU3 Writes to Address: 73
Address: 73 State: E
Address: 73 State: M
Address: 73 State: Not in Cache
Address: 73 State: M

=====================Simulation Loop #475=====================
CPU0 Reads from Address: 1014
Address: 1014 State: M
Address: 1014 State: Not in Cache
Address: 1014 State: Not in Cache
Address: 1014 State: Not in Cache
CPU1 Reads from Address: 177
Address: 177 State: Not in Cache
Address: 177 State: E
Address: 177 State: Not in Cache
Address: 177 State: Not in Cache
CPU2 Writes to Address: 268
Address: 268 State: Not in Cache
Address: 268 State: M
Address: 268 State: M
Address: 268 State: Not in Cache
CPU3 Reads from Address: 801
Address: 801 State: S
Address: 801 State: Not in Cache
Address: 801 State: Not in Cache
Address: 801 State: M
Address: 801 State: S

=====================Simulation Loop #476=====================
CPU0 Writes to Address: 771
Address: 771 State: M
Address: 771 State: Not in Cache
Address: 771 State: Not in Cache
Address: 771 State: E
CPU1 Writes to Address: 461
Address: 461 State: M
Address: 461 State: M
Address: 461 State: M
Address: 461 State: Not in Cache
CPU2 Reads from Address: 137
Address: 137 State: E
Address: 137 State: Not in Cache
Address: 137 State: Not in Cache
Address: 137 State: E
Address: 137 State: Not in Cache
CPU3 Writes to Address: 406
Address: 406 State: M
Address: 406 State: E
Address: 406 State: M
Address: 406 State: M

=====================Simulation Loop #477=====================
CPU0 Reads from Address: 434
Address: 434 State: E
Address: 434 State: E
Address: 434 State: Not in Cache
Address: 434 State: Not in Cache
Address: 434 State: Not in Cache
CPU1 Writes to Address: 222
Address: 222 State: Not in Cache
Address: 222 State: M
Address: 222 State: Not in Cache
Address: 222 State: M
CPU2 Reads from Address: 300
Address: 300 State: S
Address: 300 State: M
Address: 300 State: Not in Cache
Address: 300 State: S
Address: 300 State: Not in Cache
CPU3 Writes to Address: 247
Address: 247 State: M
Address: 247 State: M
Address: 247 State: S
Address: 247 State: M

=====================Simulation Loop #478=====================
CPU0 Reads from Address: 500
Address: 500 State: E
Address: 500 State: E
Address: 500 State: Not in Cache
Address: 500 State: Not in Cache
Address: 500 State: E
CPU1 Reads from Address: 933
Address: 933 State: S
Address: 933 State: M
Address: 933 State: S
Address: 933 State: M
Address: 933 State: Not in Cache
CPU2 Reads from Address: 449
Address: 449 State: E
Address: 449 State: Not in Cache
Address: 449 State: Not in Cache
Address: 449 State: E
Address: 449 State: Not in Cache
CPU3 Writes to Address: 473
Address: 473 State: Not in Cache
Address: 473 State: Not in Cache
Address: 473 State: E
Address: 473 State: M

=====================Simulation Loop #479=====================
CPU0 Writes to Address: 728
Address: 728 State: M
Address: 728 State: Not in Cache
Address: 728 State: Not in Cache
Address: 728 State: Not in Cache
CPU1 Reads from Address: 742
Address: 742 State: M
Address: 742 State: M
Address: 742 State: Not in Cache
Address: 742 State: Not in Cache
CPU2 Writes to Address: 461
Address: 461 State: M
Address: 461 State: M
Address: 461 State: M
Address: 461 State: Not in Cache
CPU3 Reads from Address: 254
Address: 254 State: Not in Cache
Address: 254 State: Not in Cache
Address: 254 State: Not in Cache
Address: 254 State: E

=====================Simulation Loop #480=====================
CPU0 Reads from Address: 331
Address: 331 State: M
Address: 331 State: M
Address: 331 State: Not in Cache
Address: 331 State: Not in Cache
CPU1 Writes to Address: 927
Address: 927 State: M
Address: 927 State: M
Address: 927 State: M
Address: 927 State: Not in Cache
CPU2 Reads from Address: 87
Address: 87 State: Not in Cache
Address: 87 State: Not in Cache
Address: 87 State: M
Address: 87 State: S
CPU3 Reads from Address: 434
Address: 434 State: E
Address: 434 State: E
Address: 434 State: Not in Cache
Address: 434 State: Not in Cache
Address: 434 State: E

=====================Simulation Loop #481=====================
CPU0 Reads from Address: 853
Address: 853 State: M
Address: 853 State: S
Address: 853 State: Not in Cache
Address: 853 State: M
CPU1 Reads from Address: 647
Address: 647 State: M
Address: 647 State: M
Address: 647 State: Not in Cache
Address: 647 State: Not in Cache
CPU2 Reads from Address: 986
Address: 986 State: E
Address: 986 State: Not in Cache
Address: 986 State: Not in Cache
Address: 986 State: E
Address: 986 State: Not in Cache
CPU3 Reads from Address: 137
Address: 137 State: E
Address: 137 State: Not in Cache
Address: 137 State: Not in Cache
Address: 137 State: E
Address: 137 State: E

=====================Simulation Loop #482=====================
CPU0 Reads from Address: 669
Address: 669 State: M
Address: 669 State: Not in Cache
Address: 669 State: E
Address: 669 State: Not in Cache
CPU1 Reads from Address: 530
Address: 530 State: E
Address: 530 State: M
Address: 530 State: E
Address: 530 State: Not in Cache
CPU2 Writes to Address: 818
Address: 818 State: Not in Cache
Address: 818 State: Not in Cache
Address: 818 State: M
Address: 818 State: E
CPU3 Reads from Address: 498
Address: 498 State: E
Address: 498 State: Not in Cache
Address: 498 State: Not in Cache
Address: 498 State: E
Address: 498 State: E

=====================Simulation Loop #483=====================
CPU0 Writes to Address: 773
Address: 773 State: M
Address: 773 State: Not in Cache
Address: 773 State: Not in Cache
Address: 773 State: M
CPU1 Writes to Address: 887
Address: 887 State: M
Address: 887 State: M
Address: 887 State: Not in Cache
Address: 887 State: Not in Cache
CPU2 Writes to Address: 616
Address: 616 State: Not in Cache
Address: 616 State: Not in Cache
Address: 616 State: M
Address: 616 State: Not in Cache
CPU3 Writes to Address: 733
Address: 733 State: Not in Cache
Address: 733 State: Not in Cache
Address: 733 State: Not in Cache
Address: 733 State: M

=====================Simulation Loop #484=====================
CPU0 Reads from Address: 675
Address: 675 State: S
Address: 675 State: S
Address: 675 State: Not in Cache
Address: 675 State: M
Address: 675 State: M
CPU1 Writes to Address: 578
Address: 578 State: Not in Cache
Address: 578 State: M
Address: 578 State: Not in Cache
Address: 578 State: M
CPU2 Writes to Address: 849
Address: 849 State: Not in Cache
Address: 849 State: Not in Cache
Address: 849 State: M
Address: 849 State: Not in Cache
CPU3 Writes to Address: 898
Address: 898 State: Not in Cache
Address: 898 State: Not in Cache
Address: 898 State: Not in Cache
Address: 898 State: M

=====================Simulation Loop #485=====================
CPU0 Reads from Address: 949
Address: 949 State: E
Address: 949 State: E
Address: 949 State: E
Address: 949 State: E
Address: 949 State: E
CPU1 Writes to Address: 276
Address: 276 State: Not in Cache
Address: 276 State: M
Address: 276 State: E
Address: 276 State: Not in Cache
CPU2 Reads from Address: 152
Address: 152 State: S
Address: 152 State: Not in Cache
Address: 152 State: M
Address: 152 State: S
Address: 152 State: M
CPU3 Writes to Address: 53
Address: 53 State: Not in Cache
Address: 53 State: Not in Cache
Address: 53 State: Not in Cache
Address: 53 State: M

=====================Simulation Loop #486=====================
CPU0 Writes to Address: 911
Address: 911 State: M
Address: 911 State: Not in Cache
Address: 911 State: Not in Cache
Address: 911 State: Not in Cache
CPU1 Writes to Address: 105
Address: 105 State: Not in Cache
Address: 105 State: M
Address: 105 State: M
Address: 105 State: S
CPU2 Reads from Address: 156
Address: 156 State: M
Address: 156 State: Not in Cache
Address: 156 State: M
Address: 156 State: Not in Cache
CPU3 Writes to Address: 769
Address: 769 State: Not in Cache
Address: 769 State: Not in Cache
Address: 769 State: Not in Cache
Address: 769 State: M

=====================Simulation Loop #487=====================
CPU0 Writes to Address: 637
Address: 637 State: M
Address: 637 State: E
Address: 637 State: Not in Cache
Address: 637 State: E
CPU1 Writes to Address: 223
Address: 223 State: Not in Cache
Address: 223 State: M
Address: 223 State: Not in Cache
Address: 223 State: Not in Cache
CPU2 Reads from Address: 805
Address: 805 State: Not in Cache
Address: 805 State: Not in Cache
Address: 805 State: E
Address: 805 State: Not in Cache
CPU3 Reads from Address: 665
Address: 665 State: M
Address: 665 State: E
Address: 665 State: Not in Cache
Address: 665 State: E

=====================Simulation Loop #488=====================
CPU0 Writes to Address: 732
Address: 732 State: M
Address: 732 State: Not in Cache
Address: 732 State: E
Address: 732 State: Not in Cache
CPU1 Reads from Address: 69
Address: 69 State: Not in Cache
Address: 69 State: E
Address: 69 State: M
Address: 69 State: Not in Cache
CPU2 Writes to Address: 133
Address: 133 State: Not in Cache
Address: 133 State: M
Address: 133 State: M
Address: 133 State: Not in Cache
CPU3 Writes to Address: 755
Address: 755 State: Not in Cache
Address: 755 State: Not in Cache
Address: 755 State: Not in Cache
Address: 755 State: M

=====================Simulation Loop #489=====================
CPU0 Writes to Address: 534
Address: 534 State: M
Address: 534 State: Not in Cache
Address: 534 State: Not in Cache
Address: 534 State: Not in Cache
CPU1 Writes to Address: 456
Address: 456 State: Not in Cache
Address: 456 State: M
Address: 456 State: M
Address: 456 State: M
CPU2 Reads from Address: 659
Address: 659 State: S
Address: 659 State: Not in Cache
Address: 659 State: Not in Cache
Address: 659 State: S
Address: 659 State: M
CPU3 Writes to Address: 787
Address: 787 State: Not in Cache
Address: 787 State: E
Address: 787 State: Not in Cache
Address: 787 State: M

=====================Simulation Loop #490=====================
CPU0 Writes to Address: 348
Address: 348 State: M
Address: 348 State: Not in Cache
Address: 348 State: M
Address: 348 State: Not in Cache
CPU1 Reads from Address: 160
Address: 160 State: Not in Cache
Address: 160 State: M
Address: 160 State: S
Address: 160 State: S
CPU2 Reads from Address: 720
Address: 720 State: E
Address: 720 State: Not in Cache
Address: 720 State: Not in Cache
Address: 720 State: E
Address: 720 State: E
CPU3 Reads from Address: 755
Address: 755 State: Not in Cache
Address: 755 State: Not in Cache
Address: 755 State: Not in Cache
Address: 755 State: M

=====================Simulation Loop #491=====================
CPU0 Writes to Address: 128
Address: 128 State: M
Address: 128 State: E
Address: 128 State: Not in Cache
Address: 128 State: Not in Cache
CPU1 Writes to Address: 478
Address: 478 State: S
Address: 478 State: M
Address: 478 State: Not in Cache
Address: 478 State: M
CPU2 Writes to Address: 492
Address: 492 State: E
Address: 492 State: Not in Cache
Address: 492 State: M
Address: 492 State: Not in Cache
CPU3 Reads from Address: 845
Address: 845 State: Not in Cache
Address: 845 State: Not in Cache
Address: 845 State: Not in Cache
Address: 845 State: E

=====================Simulation Loop #492=====================
CPU0 Writes to Address: 66
Address: 66 State: M
Address: 66 State: Not in Cache
Address: 66 State: Not in Cache
Address: 66 State: Not in Cache
CPU1 Reads from Address: 28
Address: 28 State: E
Address: 28 State: E
Address: 28 State: E
Address: 28 State: E
Address: 28 State: Not in Cache
CPU2 Writes to Address: 607
Address: 607 State: E
Address: 607 State: Not in Cache
Address: 607 State: M
Address: 607 State: Not in Cache
CPU3 Reads from Address: 702
Address: 702 State: S
Address: 702 State: S
Address: 702 State: M
Address: 702 State: Not in Cache
Address: 702 State: S

=====================Simulation Loop #493=====================
CPU0 Writes to Address: 591
Address: 591 State: M
Address: 591 State: Not in Cache
Address: 591 State: Not in Cache
Address: 591 State: Not in Cache
CPU1 Writes to Address: 426
Address: 426 State: Not in Cache
Address: 426 State: M
Address: 426 State: M
Address: 426 State: Not in Cache
CPU2 Writes to Address: 260
Address: 260 State: Not in Cache
Address: 260 State: M
Address: 260 State: M
Address: 260 State: Not in Cache
CPU3 Writes to Address: 1005
Address: 1005 State: Not in Cache
Address: 1005 State: Not in Cache
Address: 1005 State: S
Address: 1005 State: M

=====================Simulation Loop #494=====================
CPU0 Writes to Address: 717
Address: 717 State: M
Address: 717 State: Not in Cache
Address: 717 State: Not in Cache
Address: 717 State: Not in Cache
CPU1 Writes to Address: 578
Address: 578 State: Not in Cache
Address: 578 State: M
Address: 578 State: Not in Cache
Address: 578 State: M
CPU2 Writes to Address: 333
Address: 333 State: Not in Cache
Address: 333 State: Not in Cache
Address: 333 State: M
Address: 333 State: Not in Cache
CPU3 Writes to Address: 618
Address: 618 State: Not in Cache
Address: 618 State: E
Address: 618 State: E
Address: 618 State: M

=====================Simulation Loop #495=====================
CPU0 Reads from Address: 634
Address: 634 State: E
Address: 634 State: Not in Cache
Address: 634 State: Not in Cache
Address: 634 State: E
CPU1 Writes to Address: 162
Address: 162 State: M
Address: 162 State: M
Address: 162 State: M
Address: 162 State: Not in Cache
CPU2 Writes to Address: 890
Address: 890 State: Not in Cache
Address: 890 State: Not in Cache
Address: 890 State: M
Address: 890 State: Not in Cache
CPU3 Writes to Address: 480
Address: 480 State: M
Address: 480 State: Not in Cache
Address: 480 State: E
Address: 480 State: M

=====================Simulation Loop #496=====================
CPU0 Reads from Address: 25
Address: 25 State: S
Address: 25 State: S
Address: 25 State: E
Address: 25 State: Not in Cache
Address: 25 State: M
CPU1 Reads from Address: 681
Address: 681 State: S
Address: 681 State: M
Address: 681 State: S
Address: 681 State: S
Address: 681 State: M
CPU2 Reads from Address: 133
Address: 133 State: Not in Cache
Address: 133 State: M
Address: 133 State: M
Address: 133 State: Not in Cache
CPU3 Reads from Address: 963
Address: 963 State: Not in Cache
Address: 963 State: Not in Cache
Address: 963 State: Not in Cache
Address: 963 State: M

=====================Simulation Loop #497=====================
CPU0 Reads from Address: 556
Address: 556 State: S
Address: 556 State: S
Address: 556 State: Not in Cache
Address: 556 State: Not in Cache
Address: 556 State: M
CPU1 Writes to Address: 594
Address: 594 State: Not in Cache
Address: 594 State: M
Address: 594 State: M
Address: 594 State: S
CPU2 Writes to Address: 841
Address: 841 State: M
Address: 841 State: Not in Cache
Address: 841 State: M
Address: 841 State: Not in Cache
CPU3 Reads from Address: 621
Address: 621 State: E
Address: 621 State: Not in Cache
Address: 621 State: Not in Cache
Address: 621 State: Not in Cache
Address: 621 State: E

=====================Simulation Loop #498=====================
CPU0 Reads from Address: 95
Address: 95 State: E
Address: 95 State: E
Address: 95 State: Not in Cache
Address: 95 State: Not in Cache
Address: 95 State: Not in Cache
CPU1 Writes to Address: 1007
Address: 1007 State: Not in Cache
Address: 1007 State: M
Address: 1007 State: Not in Cache
Address: 1007 State: M
CPU2 Reads from Address: 17
Address: 17 State: S
Address: 17 State: M
Address: 17 State: S
Address: 17 State: S
Address: 17 State: Not in Cache
CPU3 Reads from Address: 324
Address: 324 State: Not in Cache
Address: 324 State: M
Address: 324 State: M
Address: 324 State: M

=====================Simulation Loop #499=====================
CPU0 Writes to Address: 359
Address: 359 State: M
Address: 359 State: M
Address: 359 State: M
Address: 359 State: S
CPU1 Reads from Address: 614
Address: 614 State: S
Address: 614 State: M
Address: 614 State: S
Address: 614 State: Not in Cache
Address: 614 State: M
CPU2 Writes to Address: 911
Address: 911 State: M
Address: 911 State: Not in Cache
Address: 911 State: M
Address: 911 State: Not in Cache
CPU3 Writes to Address: 292
Address: 292 State: M
Address: 292 State: Not in Cache
Address: 292 State: E
Address: 292 State: M

=====================Simulation Loop #500=====================
CPU0 Writes to Address: 832
Address: 832 State: M
Address: 832 State: Not in Cache
Address: 832 State: Not in Cache
Address: 832 State: Not in Cache
CPU1 Reads from Address: 68
Address: 68 State: E
Address: 68 State: Not in Cache
Address: 68 State: E
Address: 68 State: Not in Cache
Address: 68 State: Not in Cache
CPU2 Writes to Address: 749
Address: 749 State: Not in Cache
Address: 749 State: M
Address: 749 State: M
Address: 749 State: Not in Cache
CPU3 Writes to Address: 395
Address: 395 State: Not in Cache
Address: 395 State: Not in Cache
Address: 395 State: Not in Cache
Address: 395 State: M

=====================Simulation Loop #501=====================
CPU0 Writes to Address: 456
Address: 456 State: M
Address: 456 State: M
Address: 456 State: M
Address: 456 State: M
CPU1 Reads from Address: 170
Address: 170 State: S
Address: 170 State: M
Address: 170 State: S
Address: 170 State: Not in Cache
Address: 170 State: Not in Cache
CPU2 Reads from Address: 540
Address: 540 State: E
Address: 540 State: Not in Cache
Address: 540 State: Not in Cache
Address: 540 State: E
Address: 540 State: Not in Cache
CPU3 Reads from Address: 237
Address: 237 State: Not in Cache
Address: 237 State: Not in Cache
Address: 237 State: M
Address: 237 State: M

=====================Simulation Loop #502=====================
CPU0 Reads from Address: 863
Address: 863 State: M
Address: 863 State: Not in Cache
Address: 863 State: Not in Cache
Address: 863 State: M
CPU1 Writes to Address: 703
Address: 703 State: Not in Cache
Address: 703 State: M
Address: 703 State: M
Address: 703 State: Not in Cache
CPU2 Writes to Address: 376
Address: 376 State: M
Address: 376 State: S
Address: 376 State: M
Address: 376 State: Not in Cache
CPU3 Writes to Address: 515
Address: 515 State: Not in Cache
Address: 515 State: Not in Cache
Address: 515 State: Not in Cache
Address: 515 State: M

=====================Simulation Loop #503=====================
CPU0 Writes to Address: 260
Address: 260 State: M
Address: 260 State: M
Address: 260 State: M
Address: 260 State: Not in Cache
CPU1 Writes to Address: 500
Address: 500 State: E
Address: 500 State: M
Address: 500 State: Not in Cache
Address: 500 State: E
CPU2 Reads from Address: 692
Address: 692 State: S
Address: 692 State: S
Address: 692 State: Not in Cache
Address: 692 State: S
Address: 692 State: M
CPU3 Reads from Address: 861
Address: 861 State: Not in Cache
Address: 861 State: S
Address: 861 State: M
Address: 861 State: M

=====================Simulation Loop #504=====================
CPU0 Reads from Address: 664
Address: 664 State: S
Address: 664 State: S
Address: 664 State: M
Address: 664 State: Not in Cache
Address: 664 State: Not in Cache
CPU1 Writes to Address: 236
Address: 236 State: Not in Cache
Address: 236 State: M
Address: 236 State: S
Address: 236 State: M
CPU2 Reads from Address: 539
Address: 539 State: E
Address: 539 State: E
Address: 539 State: Not in Cache
Address: 539 State: E
Address: 539 State: Not in Cache
CPU3 Writes to Address: 81
Address: 81 State: Not in Cache
Address: 81 State: Not in Cache
Address: 81 State: Not in Cache
Address: 81 State: M

=====================Simulation Loop #505=====================
CPU0 Reads from Address: 481
Address: 481 State: M
Address: 481 State: Not in Cache
Address: 481 State: Not in Cache
Address: 481 State: Not in Cache
CPU1 Reads from Address: 532
Address: 532 State: Not in Cache
Address: 532 State: E
Address: 532 State: Not in Cache
Address: 532 State: Not in Cache
CPU2 Writes to Address: 854
Address: 854 State: M
Address: 854 State: S
Address: 854 State: M
Address: 854 State: Not in Cache
CPU3 Reads from Address: 520
Address: 520 State: S
Address: 520 State: M
Address: 520 State: Not in Cache
Address: 520 State: Not in Cache
Address: 520 State: S

=====================Simulation Loop #506=====================
CPU0 Writes to Address: 537
Address: 537 State: M
Address: 537 State: Not in Cache
Address: 537 State: Not in Cache
Address: 537 State: Not in Cache
CPU1 Writes to Address: 922
Address: 922 State: Not in Cache
Address: 922 State: M
Address: 922 State: Not in Cache
Address: 922 State: M
CPU2 Writes to Address: 975
Address: 975 State: Not in Cache
Address: 975 State: E
Address: 975 State: M
Address: 975 State: Not in Cache
CPU3 Reads from Address: 31
Address: 31 State: Not in Cache
Address: 31 State: M
Address: 31 State: M
Address: 31 State: M

=====================Simulation Loop #507=====================
CPU0 Reads from Address: 753
Address: 753 State: E
Address: 753 State: Not in Cache
Address: 753 State: Not in Cache
Address: 753 State: M
CPU1 Writes to Address: 979
Address: 979 State: S
Address: 979 State: M
Address: 979 State: M
Address: 979 State: Not in Cache
CPU2 Reads from Address: 1003
Address: 1003 State: S
Address: 1003 State: Not in Cache
Address: 1003 State: Not in Cache
Address: 1003 State: S
Address: 1003 State: M
CPU3 Writes to Address: 632
Address: 632 State: Not in Cache
Address: 632 State: M
Address: 632 State: Not in Cache
Address: 632 State: M

=====================Simulation Loop #508=====================
CPU0 Reads from Address: 958
Address: 958 State: M
Address: 958 State: S
Address: 958 State: M
Address: 958 State: S
CPU1 Reads from Address: 683
Address: 683 State: S
Address: 683 State: Not in Cache
Address: 683 State: S
Address: 683 State: Not in Cache
Address: 683 State: M
CPU2 Writes to Address: 202
Address: 202 State: Not in Cache
Address: 202 State: M
Address: 202 State: M
Address: 202 State: Not in Cache
CPU3 Writes to Address: 994
Address: 994 State: Not in Cache
Address: 994 State: Not in Cache
Address: 994 State: Not in Cache
Address: 994 State: M

=====================Simulation Loop #509=====================
CPU0 Writes to Address: 159
Address: 159 State: M
Address: 159 State: Not in Cache
Address: 159 State: M
Address: 159 State: E
CPU1 Writes to Address: 284
Address: 284 State: Not in Cache
Address: 284 State: M
Address: 284 State: Not in Cache
Address: 284 State: Not in Cache
CPU2 Writes to Address: 583
Address: 583 State: Not in Cache
Address: 583 State: M
Address: 583 State: M
Address: 583 State: Not in Cache
CPU3 Reads from Address: 895
Address: 895 State: E
Address: 895 State: Not in Cache
Address: 895 State: Not in Cache
Address: 895 State: Not in Cache
Address: 895 State: E

=====================Simulation Loop #510=====================
CPU0 Reads from Address: 901
Address: 901 State: M
Address: 901 State: M
Address: 901 State: S
Address: 901 State: M
CPU1 Reads from Address: 975
Address: 975 State: Not in Cache
Address: 975 State: E
Address: 975 State: M
Address: 975 State: Not in Cache
CPU2 Reads from Address: 610
Address: 610 State: E
Address: 610 State: Not in Cache
Address: 610 State: Not in Cache
Address: 610 State: E
Address: 610 State: Not in Cache
CPU3 Writes to Address: 66
Address: 66 State: M
Address: 66 State: Not in Cache
Address: 66 State: Not in Cache
Address: 66 State: M

=====================Simulation Loop #511=====================
CPU0 Reads from Address: 866
Address: 866 State: E
Address: 866 State: E
Address: 866 State: E
Address: 866 State: Not in Cache
Address: 866 State: Not in Cache
CPU1 Reads from Address: 630
Address: 630 State: Not in Cache
Address: 630 State: M
Address: 630 State: E
Address: 630 State: E
CPU2 Writes to Address: 220
Address: 220 State: Not in Cache
Address: 220 State: Not in Cache
Address: 220 State: M
Address: 220 State: Not in Cache
CPU3 Reads from Address: 300
Address: 300 State: S
Address: 300 State: M
Address: 300 State: Not in Cache
Address: 300 State: S
Address: 300 State: S

=====================Simulation Loop #512=====================
CPU0 Reads from Address: 82
Address: 82 State: M
Address: 82 State: Not in Cache
Address: 82 State: M
Address: 82 State: Not in Cache
CPU1 Writes to Address: 105
Address: 105 State: Not in Cache
Address: 105 State: M
Address: 105 State: M
Address: 105 State: S
CPU2 Writes to Address: 451
Address: 451 State: Not in Cache
Address: 451 State: M
Address: 451 State: M
Address: 451 State: E
CPU3 Writes to Address: 576
Address: 576 State: M
Address: 576 State: M
Address: 576 State: Not in Cache
Address: 576 State: M

=====================Simulation Loop #513=====================
CPU0 Reads from Address: 1014
Address: 1014 State: M
Address: 1014 State: Not in Cache
Address: 1014 State: Not in Cache
Address: 1014 State: Not in Cache
CPU1 Reads from Address: 570
Address: 570 State: Not in Cache
Address: 570 State: S
Address: 570 State: M
Address: 570 State: S
CPU2 Reads from Address: 789
Address: 789 State: E
Address: 789 State: E
Address: 789 State: Not in Cache
Address: 789 State: E
Address: 789 State: Not in Cache
CPU3 Writes to Address: 160
Address: 160 State: Not in Cache
Address: 160 State: M
Address: 160 State: S
Address: 160 State: M

=====================Simulation Loop #514=====================
CPU0 Writes to Address: 631
Address: 631 State: M
Address: 631 State: Not in Cache
Address: 631 State: M
Address: 631 State: E
CPU1 Reads from Address: 104
Address: 104 State: E
Address: 104 State: E
Address: 104 State: Not in Cache
Address: 104 State: Not in Cache
CPU2 Writes to Address: 659
Address: 659 State: Not in Cache
Address: 659 State: Not in Cache
Address: 659 State: M
Address: 659 State: M
CPU3 Writes to Address: 1001
Address: 1001 State: M
Address: 1001 State: Not in Cache
Address: 1001 State: Not in Cache
Address: 1001 State: M

=====================Simulation Loop #515=====================
CPU0 Writes to Address: 61
Address: 61 State: M
Address: 61 State: E
Address: 61 State: M
Address: 61 State: Not in Cache
CPU1 Writes to Address: 891
Address: 891 State: M
Address: 891 State: M
Address: 891 State: M
Address: 891 State: Not in Cache
CPU2 Writes to Address: 27
Address: 27 State: Not in Cache
Address: 27 State: Not in Cache
Address: 27 State: M
Address: 27 State: E
CPU3 Reads from Address: 474
Address: 474 State: E
Address: 474 State: Not in Cache
Address: 474 State: Not in Cache
Address: 474 State: Not in Cache
Address: 474 State: E

=====================Simulation Loop #516=====================
CPU0 Reads from Address: 869
Address: 869 State: S
Address: 869 State: S
Address: 869 State: Not in Cache
Address: 869 State: M
Address: 869 State: Not in Cache
CPU1 Writes to Address: 390
Address: 390 State: S
Address: 390 State: M
Address: 390 State: Not in Cache
Address: 390 State: M
CPU2 Reads from Address: 30
Address: 30 State: Not in Cache
Address: 30 State: Not in Cache
Address: 30 State: M
Address: 30 State: M
CPU3 Writes to Address: 974
Address: 974 State: Not in Cache
Address: 974 State: Not in Cache
Address: 974 State: Not in Cache
Address: 974 State: M

=====================Simulation Loop #517=====================
CPU0 Writes to Address: 432
Address: 432 State: M
Address: 432 State: E
Address: 432 State: S
Address: 432 State: M
CPU1 Reads from Address: 13
Address: 13 State: Not in Cache
Address: 13 State: M
Address: 13 State: Not in Cache
Address: 13 State: Not in Cache
CPU2 Reads from Address: 611
Address: 611 State: E
Address: 611 State: Not in Cache
Address: 611 State: E
Address: 611 State: Not in Cache
CPU3 Writes to Address: 55
Address: 55 State: E
Address: 55 State: Not in Cache
Address: 55 State: Not in Cache
Address: 55 State: M

=====================Simulation Loop #518=====================
CPU0 Reads from Address: 346
Address: 346 State: E
Address: 346 State: E
Address: 346 State: Not in Cache
Address: 346 State: E
Address: 346 State: Not in Cache
CPU1 Reads from Address: 45
Address: 45 State: E
Address: 45 State: Not in Cache
Address: 45 State: E
Address: 45 State: Not in Cache
Address: 45 State: E
CPU2 Writes to Address: 242
Address: 242 State: E
Address: 242 State: Not in Cache
Address: 242 State: M
Address: 242 State: M
CPU3 Reads from Address: 780
Address: 780 State: S
Address: 780 State: E
Address: 780 State: M
Address: 780 State: E
Address: 780 State: S

=====================Simulation Loop #519=====================
CPU0 Writes to Address: 241
Address: 241 State: M
Address: 241 State: Not in Cache
Address: 241 State: Not in Cache
Address: 241 State: M
CPU1 Writes to Address: 894
Address: 894 State: Not in Cache
Address: 894 State: M
Address: 894 State: Not in Cache
Address: 894 State: Not in Cache
CPU2 Writes to Address: 990
Address: 990 State: Not in Cache
Address: 990 State: Not in Cache
Address: 990 State: M
Address: 990 State: Not in Cache
CPU3 Reads from Address: 613
Address: 613 State: S
Address: 613 State: Not in Cache
Address: 613 State: M
Address: 613 State: S
Address: 613 State: S

=====================Simulation Loop #520=====================
CPU0 Reads from Address: 892
Address: 892 State: S
Address: 892 State: S
Address: 892 State: Not in Cache
Address: 892 State: S
Address: 892 State: M
CPU1 Writes to Address: 230
Address: 230 State: Not in Cache
Address: 230 State: M
Address: 230 State: Not in Cache
Address: 230 State: S
CPU2 Reads from Address: 228
Address: 228 State: S
Address: 228 State: M
Address: 228 State: E
Address: 228 State: S
Address: 228 State: Not in Cache
CPU3 Reads from Address: 875
Address: 875 State: S
Address: 875 State: M
Address: 875 State: Not in Cache
Address: 875 State: M

=====================Simulation Loop #521=====================
CPU0 Writes to Address: 693
Address: 693 State: M
Address: 693 State: M
Address: 693 State: Not in Cache
Address: 693 State: M
CPU1 Writes to Address: 472
Address: 472 State: Not in Cache
Address: 472 State: M
Address: 472 State: Not in Cache
Address: 472 State: Not in Cache
CPU2 Writes to Address: 372
Address: 372 State: M
Address: 372 State: S
Address: 372 State: M
Address: 372 State: M
CPU3 Writes to Address: 0
Address: 0 State: Not in Cache
Address: 0 State: Not in Cache
Address: 0 State: Not in Cache
Address: 0 State: M

=====================Simulation Loop #522=====================
CPU0 Reads from Address: 484
Address: 484 State: E
Address: 484 State: Not in Cache
Address: 484 State: Not in Cache
Address: 484 State: Not in Cache
CPU1 Writes to Address: 435
Address: 435 State: E
Address: 435 State: M
Address: 435 State: Not in Cache
Address: 435 State: M
CPU2 Writes to Address: 854
Address: 854 State: M
Address: 854 State: S
Address: 854 State: M
Address: 854 State: Not in Cache
CPU3 Reads from Address: 779
Address: 779 State: S
Address: 779 State: M
Address: 779 State: Not in Cache
Address: 779 State: Not in Cache
Address: 779 State: S

=====================Simulation Loop #523=====================
CPU0 Reads from Address: 76
Address: 76 State: E
Address: 76 State: E
Address: 76 State: Not in Cache
Address: 76 State: Not in Cache
Address: 76 State: Not in Cache
CPU1 Writes to Address: 822
Address: 822 State: Not in Cache
Address: 822 State: M
Address: 822 State: E
Address: 822 State: Not in Cache
CPU2 Reads from Address: 418
Address: 418 State: E
Address: 418 State: Not in Cache
Address: 418 State: Not in Cache
Address: 418 State: E
Address: 418 State: Not in Cache
CPU3 Reads from Address: 758
Address: 758 State: S
Address: 758 State: Not in Cache
Address: 758 State: Not in Cache
Address: 758 State: M

=====================Simulation Loop #524=====================
CPU0 Writes to Address: 184
Address: 184 State: M
Address: 184 State: E
Address: 184 State: Not in Cache
Address: 184 State: E
CPU1 Writes to Address: 774
Address: 774 State: Not in Cache
Address: 774 State: M
Address: 774 State: Not in Cache
Address: 774 State: Not in Cache
CPU2 Writes to Address: 431
Address: 431 State: M
Address: 431 State: Not in Cache
Address: 431 State: M
Address: 431 State: S
CPU3 Writes to Address: 611
Address: 611 State: E
Address: 611 State: Not in Cache
Address: 611 State: E
Address: 611 State: M

=====================Simulation Loop #525=====================
CPU0 Writes to Address: 303
Address: 303 State: M
Address: 303 State: E
Address: 303 State: Not in Cache
Address: 303 State: Not in Cache
CPU1 Reads from Address: 118
Address: 118 State: S
Address: 118 State: M
Address: 118 State: S
Address: 118 State: Not in Cache
Address: 118 State: Not in Cache
CPU2 Writes to Address: 112
Address: 112 State: Not in Cache
Address: 112 State: Not in Cache
Address: 112 State: M
Address: 112 State: Not in Cache
CPU3 Reads from Address: 630
Address: 630 State: Not in Cache
Address: 630 State: M
Address: 630 State: E
Address: 630 State: E

=====================Simulation Loop #526=====================
CPU0 Reads from Address: 693
Address: 693 State: M
Address: 693 State: M
Address: 693 State: Not in Cache
Address: 693 State: M
CPU1 Writes to Address: 545
Address: 545 State: M
Address: 545 State: M
Address: 545 State: M
Address: 545 State: Not in Cache
CPU2 Writes to Address: 965
Address: 965 State: Not in Cache
Address: 965 State: Not in Cache
Address: 965 State: M
Address: 965 State: Not in Cache
CPU3 Reads from Address: 147
Address: 147 State: E
Address: 147 State: Not in Cache
Address: 147 State: Not in Cache
Address: 147 State: Not in Cache
Address: 147 State: E

=====================Simulation Loop #527=====================
CPU0 Writes to Address: 9
Address: 9 State: M
Address: 9 State: Not in Cache
Address: 9 State: Not in Cache
Address: 9 State: M
CPU1 Reads from Address: 517
Address: 517 State: S
Address: 517 State: Not in Cache
Address: 517 State: S
Address: 517 State: Not in Cache
Address: 517 State: M
CPU2 Writes to Address: 238
Address: 238 State: M
Address: 238 State: Not in Cache
Address: 238 State: M
Address: 238 State: E
CPU3 Writes to Address: 63
Address: 63 State: Not in Cache
Address: 63 State: Not in Cache
Address: 63 State: Not in Cache
Address: 63 State: M

=====================Simulation Loop #528=====================
CPU0 Writes to Address: 223
Address: 223 State: M
Address: 223 State: M
Address: 223 State: Not in Cache
Address: 223 State: Not in Cache
CPU1 Reads from Address: 946
Address: 946 State: E
Address: 946 State: Not in Cache
Address: 946 State: E
Address: 946 State: Not in Cache
Address: 946 State: Not in Cache
CPU2 Writes to Address: 35
Address: 35 State: M
Address: 35 State: S
Address: 35 State: M
Address: 35 State: Not in Cache
CPU3 Reads from Address: 231
Address: 231 State: E
Address: 231 State: Not in Cache
Address: 231 State: Not in Cache
Address: 231 State: E
Address: 231 State: E

=====================Simulation Loop #529=====================
CPU0 Writes to Address: 984
Address: 984 State: M
Address: 984 State: Not in Cache
Address: 984 State: E
Address: 984 State: Not in Cache
CPU1 Reads from Address: 617
Address: 617 State: M
Address: 617 State: M
Address: 617 State: Not in Cache
Address: 617 State: Not in Cache
CPU2 Reads from Address: 155
Address: 155 State: Not in Cache
Address: 155 State: M
Address: 155 State: S
Address: 155 State: M
CPU3 Writes to Address: 82
Address: 82 State: M
Address: 82 State: Not in Cache
Address: 82 State: M
Address: 82 State: M

=====================Simulation Loop #530=====================
CPU0 Writes to Address: 835
Address: 835 State: M
Address: 835 State: Not in Cache
Address: 835 State: Not in Cache
Address: 835 State: M
CPU1 Writes to Address: 195
Address: 195 State: M
Address: 195 State: M
Address: 195 State: Not in Cache
Address: 195 State: Not in Cache
CPU2 Reads from Address: 989
Address: 989 State: Not in Cache
Address: 989 State: Not in Cache
Address: 989 State: E
Address: 989 State: Not in Cache
CPU3 Reads from Address: 223
Address: 223 State: S
Address: 223 State: M
Address: 223 State: M
Address: 223 State: Not in Cache
Address: 223 State: S

=====================Simulation Loop #531=====================
CPU0 Writes to Address: 765
Address: 765 State: M
Address: 765 State: Not in Cache
Address: 765 State: Not in Cache
Address: 765 State: Not in Cache
CPU1 Writes to Address: 987
Address: 987 State: Not in Cache
Address: 987 State: M
Address: 987 State: Not in Cache
Address: 987 State: Not in Cache
CPU2 Reads from Address: 621
Address: 621 State: E
Address: 621 State: Not in Cache
Address: 621 State: Not in Cache
Address: 621 State: E
Address: 621 State: E
CPU3 Reads from Address: 877
Address: 877 State: Not in Cache
Address: 877 State: E
Address: 877 State: Not in Cache
Address: 877 State: E

=====================Simulation Loop #532=====================
CPU0 Writes to Address: 480
Address: 480 State: M
Address: 480 State: Not in Cache
Address: 480 State: E
Address: 480 State: M
CPU1 Writes to Address: 886
Address: 886 State: M
Address: 886 State: M
Address: 886 State: Not in Cache
Address: 886 State: Not in Cache
CPU2 Reads from Address: 658
Address: 658 State: Not in Cache
Address: 658 State: M
Address: 658 State: M
Address: 658 State: S
CPU3 Reads from Address: 101
Address: 101 State: S
Address: 101 State: Not in Cache
Address: 101 State: Not in Cache
Address: 101 State: M
Address: 101 State: S

=====================Simulation Loop #533=====================
CPU0 Reads from Address: 356
Address: 356 State: M
Address: 356 State: Not in Cache
Address: 356 State: Not in Cache
Address: 356 State: Not in Cache
CPU1 Reads from Address: 511
Address: 511 State: E
Address: 511 State: Not in Cache
Address: 511 State: E
Address: 511 State: Not in Cache
Address: 511 State: Not in Cache
CPU2 Writes to Address: 173
Address: 173 State: Not in Cache
Address: 173 State: M
Address: 173 State: M
Address: 173 State: M
CPU3 Reads from Address: 35
Address: 35 State: S
Address: 35 State: M
Address: 35 State: S
Address: 35 State: M
Address: 35 State: S

=====================Simulation Loop #534=====================
CPU0 Reads from Address: 642
Address: 642 State: E
Address: 642 State: E
Address: 642 State: Not in Cache
Address: 642 State: Not in Cache
Address: 642 State: E
CPU1 Reads from Address: 911
Address: 911 State: S
Address: 911 State: M
Address: 911 State: S
Address: 911 State: M
Address: 911 State: Not in Cache
CPU2 Writes to Address: 989
Address: 989 State: Not in Cache
Address: 989 State: Not in Cache
Address: 989 State: M
Address: 989 State: Not in Cache
CPU3 Writes to Address: 885
Address: 885 State: M
Address: 885 State: Not in Cache
Address: 885 State: Not in Cache
Address: 885 State: M

=====================Simulation Loop #535=====================
CPU0 Writes to Address: 93
Address: 93 State: M
Address: 93 State: S
Address: 93 State: M
Address: 93 State: S
CPU1 Writes to Address: 898
Address: 898 State: Not in Cache
Address: 898 State: M
Address: 898 State: Not in Cache
Address: 898 State: M
CPU2 Writes to Address: 291
Address: 291 State: M
Address: 291 State: M
Address: 291 State: M
Address: 291 State: M
CPU3 Writes to Address: 544
Address: 544 State: M
Address: 544 State: Not in Cache
Address: 544 State: Not in Cache
Address: 544 State: M

=====================Simulation Loop #536=====================
CPU0 Reads from Address: 555
Address: 555 State: E
Address: 555 State: Not in Cache
Address: 555 State: E
Address: 555 State: Not in Cache
CPU1 Writes to Address: 358
Address: 358 State: Not in Cache
Address: 358 State: M
Address: 358 State: Not in Cache
Address: 358 State: Not in Cache
CPU2 Reads from Address: 185
Address: 185 State: E
Address: 185 State: Not in Cache
Address: 185 State: M
Address: 185 State: Not in Cache
CPU3 Writes to Address: 1020
Address: 1020 State: M
Address: 1020 State: Not in Cache
Address: 1020 State: M
Address: 1020 State: M

=====================Simulation Loop #537=====================
CPU0 Writes to Address: 408
Address: 408 State: M
Address: 408 State: Not in Cache
Address: 408 State: Not in Cache
Address: 408 State: Not in Cache
CPU1 Writes to Address: 552
Address: 552 State: Not in Cache
Address: 552 State: M
Address: 552 State: E
Address: 552 State: Not in Cache
CPU2 Writes to Address: 510
Address: 510 State: Not in Cache
Address: 510 State: E
Address: 510 State: M
Address: 510 State: Not in Cache
CPU3 Reads from Address: 94
Address: 94 State: S
Address: 94 State: M
Address: 94 State: M
Address: 94 State: Not in Cache
Address: 94 State: S

=====================Simulation Loop #538=====================
CPU0 Writes to Address: 523
Address: 523 State: M
Address: 523 State: Not in Cache
Address: 523 State: M
Address: 523 State: Not in Cache
CPU1 Writes to Address: 737
Address: 737 State: Not in Cache
Address: 737 State: M
Address: 737 State: Not in Cache
Address: 737 State: Not in Cache
CPU2 Reads from Address: 961
Address: 961 State: S
Address: 961 State: M
Address: 961 State: S
Address: 961 State: S
Address: 961 State: E
CPU3 Reads from Address: 935
Address: 935 State: S
Address: 935 State: Not in Cache
Address: 935 State: Not in Cache
Address: 935 State: M
Address: 935 State: S

=====================Simulation Loop #539=====================
CPU0 Reads from Address: 622
Address: 622 State: E
Address: 622 State: E
Address: 622 State: Not in Cache
Address: 622 State: Not in Cache
Address: 622 State: Not in Cache
CPU1 Writes to Address: 645
Address: 645 State: Not in Cache
Address: 645 State: M
Address: 645 State: Not in Cache
Address: 645 State: Not in Cache
CPU2 Writes to Address: 855
Address: 855 State: M
Address: 855 State: Not in Cache
Address: 855 State: M
Address: 855 State: Not in Cache
CPU3 Reads from Address: 710
Address: 710 State: Not in Cache
Address: 710 State: Not in Cache
Address: 710 State: M
Address: 710 State: E

=====================Simulation Loop #540=====================
CPU0 Writes to Address: 70
Address: 70 State: M
Address: 70 State: M
Address: 70 State: Not in Cache
Address: 70 State: Not in Cache
CPU1 Writes to Address: 619
Address: 619 State: Not in Cache
Address: 619 State: M
Address: 619 State: Not in Cache
Address: 619 State: M
CPU2 Writes to Address: 410
Address: 410 State: M
Address: 410 State: M
Address: 410 State: M
Address: 410 State: M
CPU3 Writes to Address: 822
Address: 822 State: Not in Cache
Address: 822 State: M
Address: 822 State: E
Address: 822 State: M

=====================Simulation Loop #541=====================
CPU0 Writes to Address: 319
Address: 319 State: M
Address: 319 State: Not in Cache
Address: 319 State: E
Address: 319 State: E
CPU1 Reads from Address: 98
Address: 98 State: S
Address: 98 State: M
Address: 98 State: Not in Cache
Address: 98 State: Not in Cache
CPU2 Writes to Address: 196
Address: 196 State: Not in Cache
Address: 196 State: Not in Cache
Address: 196 State: M
Address: 196 State: E
CPU3 Writes to Address: 230
Address: 230 State: Not in Cache
Address: 230 State: M
Address: 230 State: Not in Cache
Address: 230 State: M

=====================Simulation Loop #542=====================
CPU0 Writes to Address: 88
Address: 88 State: M
Address: 88 State: Not in Cache
Address: 88 State: Not in Cache
Address: 88 State: E
CPU1 Writes to Address: 759
Address: 759 State: Not in Cache
Address: 759 State: M
Address: 759 State: Not in Cache
Address: 759 State: E
CPU2 Writes to Address: 58
Address: 58 State: Not in Cache
Address: 58 State: Not in Cache
Address: 58 State: M
Address: 58 State: E
CPU3 Writes to Address: 124
Address: 124 State: M
Address: 124 State: Not in Cache
Address: 124 State: Not in Cache
Address: 124 State: M

=====================Simulation Loop #543=====================
CPU0 Reads from Address: 833
Address: 833 State: S
Address: 833 State: S
Address: 833 State: S
Address: 833 State: S
Address: 833 State: M
CPU1 Reads from Address: 427
Address: 427 State: S
Address: 427 State: Not in Cache
Address: 427 State: S
Address: 427 State: M
Address: 427 State: E
CPU2 Reads from Address: 475
Address: 475 State: S
Address: 475 State: M
Address: 475 State: Not in Cache
Address: 475 State: S
Address: 475 State: Not in Cache
CPU3 Reads from Address: 508
Address: 508 State: S
Address: 508 State: M
Address: 508 State: Not in Cache
Address: 508 State: Not in Cache
Address: 508 State: S

=====================Simulation Loop #544=====================
CPU0 Reads from Address: 884
Address: 884 State: M
Address: 884 State: Not in Cache
Address: 884 State: Not in Cache
Address: 884 State: Not in Cache
CPU1 Reads from Address: 764
Address: 764 State: S
Address: 764 State: M
Address: 764 State: S
Address: 764 State: S
Address: 764 State: M
CPU2 Writes to Address: 144
Address: 144 State: E
Address: 144 State: Not in Cache
Address: 144 State: M
Address: 144 State: E
CPU3 Writes to Address: 456
Address: 456 State: M
Address: 456 State: M
Address: 456 State: M
Address: 456 State: M

=====================Simulation Loop #545=====================
CPU0 Reads from Address: 204
Address: 204 State: E
Address: 204 State: Not in Cache
Address: 204 State: E
Address: 204 State: M
CPU1 Writes to Address: 922
Address: 922 State: Not in Cache
Address: 922 State: M
Address: 922 State: Not in Cache
Address: 922 State: M
CPU2 Writes to Address: 658
Address: 658 State: Not in Cache
Address: 658 State: M
Address: 658 State: M
Address: 658 State: S
CPU3 Reads from Address: 957
Address: 957 State: S
Address: 957 State: Not in Cache
Address: 957 State: Not in Cache
Address: 957 State: M

=====================Simulation Loop #546=====================
CPU0 Reads from Address: 510
Address: 510 State: S
Address: 510 State: S
Address: 510 State: E
Address: 510 State: M
Address: 510 State: Not in Cache
CPU1 Reads from Address: 278
Address: 278 State: S
Address: 278 State: S
Address: 278 State: S
Address: 278 State: M
Address: 278 State: M
CPU2 Reads from Address: 171
Address: 171 State: E
Address: 171 State: Not in Cache
Address: 171 State: E
Address: 171 State: E
Address: 171 State: Not in Cache
CPU3 Reads from Address: 812
Address: 812 State: M
Address: 812 State: Not in Cache
Address: 812 State: Not in Cache
Address: 812 State: M

=====================Simulation Loop #547=====================
CPU0 Reads from Address: 798
Address: 798 State: E
Address: 798 State: E
Address: 798 State: Not in Cache
Address: 798 State: Not in Cache
Address: 798 State: Not in Cache
CPU1 Reads from Address: 984
Address: 984 State: S
Address: 984 State: M
Address: 984 State: S
Address: 984 State: E
Address: 984 State: Not in Cache
CPU2 Writes to Address: 33
Address: 33 State: M
Address: 33 State: Not in Cache
Address: 33 State: M
Address: 33 State: Not in Cache
CPU3 Writes to Address: 63
Address: 63 State: Not in Cache
Address: 63 State: Not in Cache
Address: 63 State: Not in Cache
Address: 63 State: M

=====================Simulation Loop #548=====================
CPU0 Writes to Address: 670
Address: 670 State: M
Address: 670 State: E
Address: 670 State: Not in Cache
Address: 670 State: E
CPU1 Reads from Address: 215
Address: 215 State: Not in Cache
Address: 215 State: M
Address: 215 State: Not in Cache
Address: 215 State: Not in Cache
CPU2 Reads from Address: 544
Address: 544 State: S
Address: 544 State: M
Address: 544 State: Not in Cache
Address: 544 State: S
Address: 544 State: M
CPU3 Writes to Address: 953
Address: 953 State: Not in Cache
Address: 953 State: E
Address: 953 State: M
Address: 953 State: M

=====================Simulation Loop #549=====================
CPU0 Reads from Address: 516
Address: 516 State: E
Address: 516 State: E
Address: 516 State: Not in Cache
Address: 516 State: Not in Cache
Address: 516 State: Not in Cache
CPU1 Writes to Address: 453
Address: 453 State: E
Address: 453 State: M
Address: 453 State: Not in Cache
Address: 453 State: Not in Cache
CPU2 Reads from Address: 994
Address: 994 State: S
Address: 994 State: Not in Cache
Address: 994 State: Not in Cache
Address: 994 State: S
Address: 994 State: M
CPU3 Writes to Address: 179
Address: 179 State: Not in Cache
Address: 179 State: M
Address: 179 State: Not in Cache
Address: 179 State: M

=====================Simulation Loop #550=====================
CPU0 Reads from Address: 816
Address: 816 State: S
Address: 816 State: S
Address: 816 State: M
Address: 816 State: M
Address: 816 State: Not in Cache
CPU1 Writes to Address: 914
Address: 914 State: Not in Cache
Address: 914 State: M
Address: 914 State: E
Address: 914 State: M
CPU2 Reads from Address: 598
Address: 598 State: E
Address: 598 State: Not in Cache
Address: 598 State: Not in Cache
Address: 598 State: E
Address: 598 State: Not in Cache
CPU3 Reads from Address: 701
Address: 701 State: Not in Cache
Address: 701 State: Not in Cache
Address: 701 State: S
Address: 701 State: M

=====================Simulation Loop #551=====================
CPU0 Writes to Address: 626
Address: 626 State: M
Address: 626 State: E
Address: 626 State: Not in Cache
Address: 626 State: Not in Cache
CPU1 Reads from Address: 848
Address: 848 State: Not in Cache
Address: 848 State: E
Address: 848 State: Not in Cache
Address: 848 State: Not in Cache
CPU2 Reads from Address: 851
Address: 851 State: E
Address: 851 State: Not in Cache
Address: 851 State: Not in Cache
Address: 851 State: E
Address: 851 State: Not in Cache
CPU3 Reads from Address: 495
Address: 495 State: E
Address: 495 State: Not in Cache
Address: 495 State: E
Address: 495 State: Not in Cache
Address: 495 State: E

=====================Simulation Loop #552=====================
CPU0 Writes to Address: 544
Address: 544 State: M
Address: 544 State: Not in Cache
Address: 544 State: S
Address: 544 State: M
CPU1 Writes to Address: 118
Address: 118 State: M
Address: 118 State: M
Address: 118 State: Not in Cache
Address: 118 State: Not in Cache
CPU2 Reads from Address: 697
Address: 697 State: S
Address: 697 State: Not in Cache
Address: 697 State: M
Address: 697 State: S
Address: 697 State: S
CPU3 Writes to Address: 437
Address: 437 State: Not in Cache
Address: 437 State: Not in Cache
Address: 437 State: M
Address: 437 State: M

=====================Simulation Loop #553=====================
CPU0 Writes to Address: 260
Address: 260 State: M
Address: 260 State: M
Address: 260 State: M
Address: 260 State: Not in Cache
CPU1 Writes to Address: 825
Address: 825 State: Not in Cache
Address: 825 State: M
Address: 825 State: M
Address: 825 State: Not in Cache
CPU2 Reads from Address: 17
Address: 17 State: M
Address: 17 State: S
Address: 17 State: S
Address: 17 State: Not in Cache
CPU3 Writes to Address: 395
Address: 395 State: Not in Cache
Address: 395 State: Not in Cache
Address: 395 State: Not in Cache
Address: 395 State: M

=====================Simulation Loop #554=====================
CPU0 Reads from Address: 188
Address: 188 State: E
Address: 188 State: E
Address: 188 State: E
Address: 188 State: Not in Cache
Address: 188 State: Not in Cache
CPU1 Reads from Address: 591
Address: 591 State: S
Address: 591 State: M
Address: 591 State: S
Address: 591 State: Not in Cache
Address: 591 State: Not in Cache
CPU2 Writes to Address: 369
Address: 369 State: M
Address: 369 State: Not in Cache
Address: 369 State: M
Address: 369 State: M
CPU3 Reads from Address: 320
Address: 320 State: Not in Cache
Address: 320 State: Not in Cache
Address: 320 State: M
Address: 320 State: M

=====================Simulation Loop #555=====================
CPU0 Writes to Address: 403
Address: 403 State: M
Address: 403 State: Not in Cache
Address: 403 State: S
Address: 403 State: M
CPU1 Reads from Address: 653
Address: 653 State: M
Address: 653 State: M
Address: 653 State: Not in Cache
Address: 653 State: S
CPU2 Writes to Address: 109
Address: 109 State: Not in Cache
Address: 109 State: Not in Cache
Address: 109 State: M
Address: 109 State: E
CPU3 Reads from Address: 465
Address: 465 State: E
Address: 465 State: Not in Cache
Address: 465 State: E
Address: 465 State: E
Address: 465 State: E

=====================Simulation Loop #556=====================
CPU0 Reads from Address: 912
Address: 912 State: S
Address: 912 State: S
Address: 912 State: M
Address: 912 State: M
Address: 912 State: Not in Cache
CPU1 Reads from Address: 971
Address: 971 State: E
Address: 971 State: Not in Cache
Address: 971 State: E
Address: 971 State: Not in Cache
Address: 971 State: Not in Cache
CPU2 Reads from Address: 570
Address: 570 State: Not in Cache
Address: 570 State: S
Address: 570 State: M
Address: 570 State: S
CPU3 Writes to Address: 227
Address: 227 State: Not in Cache
Address: 227 State: Not in Cache
Address: 227 State: Not in Cache
Address: 227 State: M

=====================Simulation Loop #557=====================
CPU0 Writes to Address: 395
Address: 395 State: M
Address: 395 State: Not in Cache
Address: 395 State: Not in Cache
Address: 395 State: M
CPU1 Writes to Address: 21
Address: 21 State: Not in Cache
Address: 21 State: M
Address: 21 State: Not in Cache
Address: 21 State: M
CPU2 Writes to Address: 307
Address: 307 State: E
Address: 307 State: Not in Cache
Address: 307 State: M
Address: 307 State: Not in Cache
CPU3 Reads from Address: 23
Address: 23 State: S
Address: 23 State: Not in Cache
Address: 23 State: M
Address: 23 State: M
Address: 23 State: S

=====================Simulation Loop #558=====================
CPU0 Reads from Address: 81
Address: 81 State: S
Address: 81 State: S
Address: 81 State: Not in Cache
Address: 81 State: Not in Cache
Address: 81 State: M
CPU1 Writes to Address: 57
Address: 57 State: M
Address: 57 State: M
Address: 57 State: Not in Cache
Address: 57 State: M
CPU2 Writes to Address: 650
Address: 650 State: S
Address: 650 State: Not in Cache
Address: 650 State: M
Address: 650 State: S
CPU3 Reads from Address: 440
Address: 440 State: S
Address: 440 State: E
Address: 440 State: Not in Cache
Address: 440 State: M
Address: 440 State: S

=====================Simulation Loop #559=====================
CPU0 Writes to Address: 273
Address: 273 State: M
Address: 273 State: Not in Cache
Address: 273 State: Not in Cache
Address: 273 State: E
CPU1 Writes to Address: 1002
Address: 1002 State: Not in Cache
Address: 1002 State: M
Address: 1002 State: Not in Cache
Address: 1002 State: Not in Cache
CPU2 Writes to Address: 48
Address: 48 State: M
Address: 48 State: M
Address: 48 State: M
Address: 48 State: E
CPU3 Writes to Address: 5
Address: 5 State: Not in Cache
Address: 5 State: Not in Cache
Address: 5 State: Not in Cache
Address: 5 State: M

=====================Simulation Loop #560=====================
CPU0 Reads from Address: 989
Address: 989 State: S
Address: 989 State: S
Address: 989 State: Not in Cache
Address: 989 State: M
Address: 989 State: Not in Cache
CPU1 Writes to Address: 627
Address: 627 State: Not in Cache
Address: 627 State: M
Address: 627 State: Not in Cache
Address: 627 State: Not in Cache
CPU2 Reads from Address: 378
Address: 378 State: Not in Cache
Address: 378 State: M
Address: 378 State: S
Address: 378 State: Not in Cache
CPU3 Reads from Address: 504
Address: 504 State: S
Address: 504 State: M
Address: 504 State: Not in Cache
Address: 504 State: Not in Cache
Address: 504 State: S

=====================Simulation Loop #561=====================
CPU0 Writes to Address: 806
Address: 806 State: M
Address: 806 State: Not in Cache
Address: 806 State: Not in Cache
Address: 806 State: Not in Cache
CPU1 Writes to Address: 278
Address: 278 State: S
Address: 278 State: M
Address: 278 State: M
Address: 278 State: M
CPU2 Reads from Address: 338
Address: 338 State: E
Address: 338 State: Not in Cache
Address: 338 State: Not in Cache
Address: 338 State: E
Address: 338 State: E
CPU3 Reads from Address: 150
Address: 150 State: Not in Cache
Address: 150 State: Not in Cache
Address: 150 State: M
Address: 150 State: E

=====================Simulation Loop #562=====================
CPU0 Writes to Address: 307
Address: 307 State: M
Address: 307 State: Not in Cache
Address: 307 State: M
Address: 307 State: Not in Cache
CPU1 Writes to Address: 153
Address: 153 State: Not in Cache
Address: 153 State: M
Address: 153 State: Not in Cache
Address: 153 State: Not in Cache
CPU2 Writes to Address: 8
Address: 8 State: E
Address: 8 State: Not in Cache
Address: 8 State: M
Address: 8 State: M
CPU3 Reads from Address: 277
Address: 277 State: M
Address: 277 State: M
Address: 277 State: M
Address: 277 State: S

=====================Simulation Loop #563=====================
CPU0 Reads from Address: 588
Address: 588 State: E
Address: 588 State: E
Address: 588 State: Not in Cache
Address: 588 State: E
Address: 588 State: Not in Cache
CPU1 Writes to Address: 27
Address: 27 State: Not in Cache
Address: 27 State: M
Address: 27 State: M
Address: 27 State: E
CPU2 Reads from Address: 83
Address: 83 State: M
Address: 83 State: Not in Cache
Address: 83 State: S
Address: 83 State: Not in Cache
CPU3 Writes to Address: 646
Address: 646 State: Not in Cache
Address: 646 State: M
Address: 646 State: M
Address: 646 State: M

=====================Simulation Loop #564=====================
CPU0 Reads from Address: 637
Address: 637 State: M
Address: 637 State: E
Address: 637 State: Not in Cache
Address: 637 State: E
CPU1 Reads from Address: 628
Address: 628 State: E
Address: 628 State: Not in Cache
Address: 628 State: E
Address: 628 State: Not in Cache
Address: 628 State: Not in Cache
CPU2 Writes to Address: 846
Address: 846 State: E
Address: 846 State: Not in Cache
Address: 846 State: M
Address: 846 State: Not in Cache
CPU3 Reads from Address: 663
Address: 663 State: E
Address: 663 State: E
Address: 663 State: E
Address: 663 State: Not in Cache
Address: 663 State: E

=====================Simulation Loop #565=====================
CPU0 Reads from Address: 99
Address: 99 State: M
Address: 99 State: Not in Cache
Address: 99 State: Not in Cache
Address: 99 State: Not in Cache
CPU1 Writes to Address: 486
Address: 486 State: Not in Cache
Address: 486 State: M
Address: 486 State: Not in Cache
Address: 486 State: M
CPU2 Reads from Address: 823
Address: 823 State: E
Address: 823 State: E
Address: 823 State: E
Address: 823 State: E
Address: 823 State: Not in Cache
CPU3 Writes to Address: 167
Address: 167 State: Not in Cache
Address: 167 State: Not in Cache
Address: 167 State: E
Address: 167 State: M

=====================Simulation Loop #566=====================
CPU0 Reads from Address: 624
Address: 624 State: E
Address: 624 State: Not in Cache
Address: 624 State: Not in Cache
Address: 624 State: M
CPU1 Reads from Address: 796
Address: 796 State: S
Address: 796 State: Not in Cache
Address: 796 State: S
Address: 796 State: M
Address: 796 State: S
CPU2 Reads from Address: 99
Address: 99 State: S
Address: 99 State: M
Address: 99 State: Not in Cache
Address: 99 State: S
Address: 99 State: Not in Cache
CPU3 Reads from Address: 855
Address: 855 State: S
Address: 855 State: M
Address: 855 State: Not in Cache
Address: 855 State: M
Address: 855 State: S

=====================Simulation Loop #567=====================
CPU0 Writes to Address: 993
Address: 993 State: M
Address: 993 State: Not in Cache
Address: 993 State: E
Address: 993 State: Not in Cache
CPU1 Reads from Address: 562
Address: 562 State: E
Address: 562 State: E
Address: 562 State: E
Address: 562 State: Not in Cache
Address: 562 State: Not in Cache
CPU2 Writes to Address: 591
Address: 591 State: M
Address: 591 State: S
Address: 591 State: M
Address: 591 State: Not in Cache
CPU3 Reads from Address: 21
Address: 21 State: Not in Cache
Address: 21 State: M
Address: 21 State: Not in Cache
Address: 21 State: M

=====================Simulation Loop #568=====================
CPU0 Reads from Address: 504
Address: 504 State: M
Address: 504 State: Not in Cache
Address: 504 State: Not in Cache
Address: 504 State: S
CPU1 Reads from Address: 370
Address: 370 State: E
Address: 370 State: Not in Cache
Address: 370 State: E
Address: 370 State: Not in Cache
Address: 370 State: Not in Cache
CPU2 Writes to Address: 124
Address: 124 State: M
Address: 124 State: Not in Cache
Address: 124 State: M
Address: 124 State: M
CPU3 Writes to Address: 571
Address: 571 State: Not in Cache
Address: 571 State: Not in Cache
Address: 571 State: Not in Cache
Address: 571 State: M

=====================Simulation Loop #569=====================
CPU0 Reads from Address: 967
Address: 967 State: E
Address: 967 State: E
Address: 967 State: Not in Cache
Address: 967 State: Not in Cache
CPU1 Reads from Address: 624
Address: 624 State: S
Address: 624 State: E
Address: 624 State: S
Address: 624 State: Not in Cache
Address: 624 State: M
CPU2 Reads from Address: 718
Address: 718 State: E
Address: 718 State: Not in Cache
Address: 718 State: Not in Cache
Address: 718 State: E
Address: 718 State: E
CPU3 Writes to Address: 532
Address: 532 State: Not in Cache
Address: 532 State: E
Address: 532 State: Not in Cache
Address: 532 State: M

=====================Simulation Loop #570=====================
CPU0 Writes to Address: 218
Address: 218 State: M
Address: 218 State: Not in Cache
Address: 218 State: Not in Cache
Address: 218 State: M
CPU1 Reads from Address: 809
Address: 809 State: Not in Cache
Address: 809 State: E
Address: 809 State: E
Address: 809 State: Not in Cache
CPU2 Writes to Address: 534
Address: 534 State: M
Address: 534 State: Not in Cache
Address: 534 State: M
Address: 534 State: Not in Cache
CPU3 Writes to Address: 1005
Address: 1005 State: Not in Cache
Address: 1005 State: Not in Cache
Address: 1005 State: S
Address: 1005 State: M

=====================Simulation Loop #571=====================
CPU0 Writes to Address: 201
Address: 201 State: M
Address: 201 State: M
Address: 201 State: Not in Cache
Address: 201 State: Not in Cache
CPU1 Writes to Address: 253
Address: 253 State: Not in Cache
Address: 253 State: M
Address: 253 State: Not in Cache
Address: 253 State: Not in Cache
CPU2 Writes to Address: 784
Address: 784 State: Not in Cache
Address: 784 State: Not in Cache
Address: 784 State: M
Address: 784 State: Not in Cache
CPU3 Writes to Address: 383
Address: 383 State: M
Address: 383 State: Not in Cache
Address: 383 State: M
Address: 383 State: M

=====================Simulation Loop #572=====================
CPU0 Reads from Address: 703
Address: 703 State: S
Address: 703 State: S
Address: 703 State: M
Address: 703 State: M
Address: 703 State: Not in Cache
CPU1 Reads from Address: 541
Address: 541 State: E
Address: 541 State: Not in Cache
Address: 541 State: E
Address: 541 State: Not in Cache
Address: 541 State: Not in Cache
CPU2 Reads from Address: 562
Address: 562 State: E
Address: 562 State: E
Address: 562 State: E
Address: 562 State: E
Address: 562 State: Not in Cache
CPU3 Writes to Address: 863
Address: 863 State: M
Address: 863 State: Not in Cache
Address: 863 State: Not in Cache
Address: 863 State: M

=====================Simulation Loop #573=====================
CPU0 Reads from Address: 908
Address: 908 State: M
Address: 908 State: Not in Cache
Address: 908 State: Not in Cache
Address: 908 State: S
CPU1 Writes to Address: 494
Address: 494 State: Not in Cache
Address: 494 State: M
Address: 494 State: Not in Cache
Address: 494 State: Not in Cache
CPU2 Reads from Address: 814
Address: 814 State: E
Address: 814 State: Not in Cache
Address: 814 State: Not in Cache
Address: 814 State: E
Address: 814 State: Not in Cache
CPU3 Reads from Address: 444
Address: 444 State: E
Address: 444 State: E
Address: 444 State: Not in Cache
Address: 444 State: Not in Cache
Address: 444 State: E

=====================Simulation Loop #574=====================
CPU0 Writes to Address: 181
Address: 181 State: M
Address: 181 State: M
Address: 181 State: Not in Cache
Address: 181 State: Not in Cache
CPU1 Writes to Address: 123
Address: 123 State: Not in Cache
Address: 123 State: M
Address: 123 State: Not in Cache
Address: 123 State: Not in Cache
CPU2 Writes to Address: 103
Address: 103 State: M
Address: 103 State: Not in Cache
Address: 103 State: M
Address: 103 State: Not in Cache
CPU3 Reads from Address: 88
Address: 88 State: M
Address: 88 State: Not in Cache
Address: 88 State: Not in Cache
Address: 88 State: E

=====================Simulation Loop #575=====================
CPU0 Writes to Address: 642
Address: 642 State: M
Address: 642 State: Not in Cache
Address: 642 State: Not in Cache
Address: 642 State: E
CPU1 Reads from Address: 306
Address: 306 State: S
Address: 306 State: Not in Cache
Address: 306 State: S
Address: 306 State: Not in Cache
Address: 306 State: M
CPU2 Reads from Address: 127
Address: 127 State: E
Address: 127 State: Not in Cache
Address: 127 State: Not in Cache
Address: 127 State: E
Address: 127 State: E
CPU3 Reads from Address: 609
Address: 609 State: S
Address: 609 State: Not in Cache
Address: 609 State: E
Address: 609 State: M

=====================Simulation Loop #576=====================
CPU0 Writes to Address: 75
Address: 75 State: M
Address: 75 State: E
Address: 75 State: Not in Cache
Address: 75 State: M
CPU1 Writes to Address: 696
Address: 696 State: Not in Cache
Address: 696 State: M
Address: 696 State: M
Address: 696 State: Not in Cache
CPU2 Writes to Address: 996
Address: 996 State: Not in Cache
Address: 996 State: M
Address: 996 State: M
Address: 996 State: Not in Cache
CPU3 Writes to Address: 918
Address: 918 State: Not in Cache
Address: 918 State: Not in Cache
Address: 918 State: Not in Cache
Address: 918 State: M

=====================Simulation Loop #577=====================
CPU0 Reads from Address: 62
Address: 62 State: M
Address: 62 State: M
Address: 62 State: Not in Cache
Address: 62 State: Not in Cache
CPU1 Writes to Address: 172
Address: 172 State: Not in Cache
Address: 172 State: M
Address: 172 State: Not in Cache
Address: 172 State: M
CPU2 Writes to Address: 754
Address: 754 State: M
Address: 754 State: Not in Cache
Address: 754 State: M
Address: 754 State: E
CPU3 Writes to Address: 1004
Address: 1004 State: M
Address: 1004 State: Not in Cache
Address: 1004 State: M
Address: 1004 State: M

=====================Simulation Loop #578=====================
CPU0 Reads from Address: 705
Address: 705 State: S
Address: 705 State: M
Address: 705 State: Not in Cache
Address: 705 State: Not in Cache
CPU1 Reads from Address: 393
Address: 393 State: Not in Cache
Address: 393 State: M
Address: 393 State: E
Address: 393 State: E
CPU2 Reads from Address: 47
Address: 47 State: Not in Cache
Address: 47 State: Not in Cache
Address: 47 State: E
Address: 47 State: E
CPU3 Reads from Address: 894
Address: 894 State: S
Address: 894 State: Not in Cache
Address: 894 State: M
Address: 894 State: Not in Cache
Address: 894 State: S

=====================Simulation Loop #579=====================
CPU0 Writes to Address: 114
Address: 114 State: M
Address: 114 State: Not in Cache
Address: 114 State: Not in Cache
Address: 114 State: Not in Cache
CPU1 Writes to Address: 540
Address: 540 State: Not in Cache
Address: 540 State: M
Address: 540 State: E
Address: 540 State: Not in Cache
CPU2 Writes to Address: 507
Address: 507 State: Not in Cache
Address: 507 State: M
Address: 507 State: M
Address: 507 State: M
CPU3 Writes to Address: 719
Address: 719 State: M
Address: 719 State: Not in Cache
Address: 719 State: Not in Cache
Address: 719 State: M

=====================Simulation Loop #580=====================
CPU0 Reads from Address: 693
Address: 693 State: M
Address: 693 State: M
Address: 693 State: Not in Cache
Address: 693 State: M
CPU1 Writes to Address: 991
Address: 991 State: Not in Cache
Address: 991 State: M
Address: 991 State: M
Address: 991 State: Not in Cache
CPU2 Writes to Address: 429
Address: 429 State: Not in Cache
Address: 429 State: Not in Cache
Address: 429 State: M
Address: 429 State: Not in Cache
CPU3 Reads from Address: 938
Address: 938 State: Not in Cache
Address: 938 State: M
Address: 938 State: S
Address: 938 State: S

=====================Simulation Loop #581=====================
CPU0 Reads from Address: 965
Address: 965 State: S
Address: 965 State: S
Address: 965 State: Not in Cache
Address: 965 State: M
Address: 965 State: Not in Cache
CPU1 Reads from Address: 300
Address: 300 State: S
Address: 300 State: M
Address: 300 State: S
Address: 300 State: S
Address: 300 State: S
CPU2 Writes to Address: 413
Address: 413 State: Not in Cache
Address: 413 State: Not in Cache
Address: 413 State: M
Address: 413 State: Not in Cache
CPU3 Writes to Address: 459
Address: 459 State: E
Address: 459 State: Not in Cache
Address: 459 State: M
Address: 459 State: M

=====================Simulation Loop #582=====================
CPU0 Reads from Address: 563
Address: 563 State: S
Address: 563 State: S
Address: 563 State: Not in Cache
Address: 563 State: E
Address: 563 State: M
CPU1 Reads from Address: 828
Address: 828 State: Not in Cache
Address: 828 State: M
Address: 828 State: Not in Cache
Address: 828 State: Not in Cache
CPU2 Reads from Address: 317
Address: 317 State: Not in Cache
Address: 317 State: E
Address: 317 State: E
Address: 317 State: Not in Cache
CPU3 Writes to Address: 698
Address: 698 State: Not in Cache
Address: 698 State: Not in Cache
Address: 698 State: Not in Cache
Address: 698 State: M

=====================Simulation Loop #583=====================
CPU0 Writes to Address: 228
Address: 228 State: M
Address: 228 State: E
Address: 228 State: S
Address: 228 State: Not in Cache
CPU1 Writes to Address: 59
Address: 59 State: M
Address: 59 State: M
Address: 59 State: Not in Cache
Address: 59 State: Not in Cache
CPU2 Reads from Address: 800
Address: 800 State: M
Address: 800 State: Not in Cache
Address: 800 State: M
Address: 800 State: Not in Cache
CPU3 Writes to Address: 479
Address: 479 State: M
Address: 479 State: Not in Cache
Address: 479 State: Not in Cache
Address: 479 State: M

=====================Simulation Loop #584=====================
CPU0 Writes to Address: 816
Address: 816 State: M
Address: 816 State: M
Address: 816 State: M
Address: 816 State: Not in Cache
CPU1 Reads from Address: 758
Address: 758 State: S
Address: 758 State: S
Address: 758 State: S
Address: 758 State: Not in Cache
Address: 758 State: M
CPU2 Reads from Address: 199
Address: 199 State: S
Address: 199 State: M
Address: 199 State: M
Address: 199 State: S
CPU3 Reads from Address: 227
Address: 227 State: Not in Cache
Address: 227 State: Not in Cache
Address: 227 State: Not in Cache
Address: 227 State: M

=====================Simulation Loop #585=====================
CPU0 Reads from Address: 1012
Address: 1012 State: S
Address: 1012 State: S
Address: 1012 State: M
Address: 1012 State: Not in Cache
Address: 1012 State: Not in Cache
CPU1 Writes to Address: 238
Address: 238 State: M
Address: 238 State: M
Address: 238 State: M
Address: 238 State: E
CPU2 Writes to Address: 957
Address: 957 State: S
Address: 957 State: Not in Cache
Address: 957 State: M
Address: 957 State: M
CPU3 Writes to Address: 801
Address: 801 State: Not in Cache
Address: 801 State: Not in Cache
Address: 801 State: M
Address: 801 State: M

=====================Simulation Loop #586=====================
CPU0 Reads from Address: 165
Address: 165 State: S
Address: 165 State: Not in Cache
Address: 165 State: M
Address: 165 State: M
CPU1 Writes to Address: 119
Address: 119 State: M
Address: 119 State: M
Address: 119 State: S
Address: 119 State: S
CPU2 Reads from Address: 533
Address: 533 State: S
Address: 533 State: Not in Cache
Address: 533 State: M
Address: 533 State: S
Address: 533 State: Not in Cache
CPU3 Reads from Address: 498
Address: 498 State: Not in Cache
Address: 498 State: Not in Cache
Address: 498 State: E
Address: 498 State: E

=====================Simulation Loop #587=====================
CPU0 Writes to Address: 554
Address: 554 State: M
Address: 554 State: M
Address: 554 State: S
Address: 554 State: Not in Cache
CPU1 Reads from Address: 183
Address: 183 State: S
Address: 183 State: M
Address: 183 State: S
Address: 183 State: Not in Cache
Address: 183 State: M
CPU2 Writes to Address: 106
Address: 106 State: M
Address: 106 State: M
Address: 106 State: M
Address: 106 State: Not in Cache
CPU3 Reads from Address: 1016
Address: 1016 State: Not in Cache
Address: 1016 State: Not in Cache
Address: 1016 State: E
Address: 1016 State: M

=====================Simulation Loop #588=====================
CPU0 Reads from Address: 833
Address: 833 State: S
Address: 833 State: S
Address: 833 State: S
Address: 833 State: M
CPU1 Writes to Address: 1009
Address: 1009 State: Not in Cache
Address: 1009 State: M
Address: 1009 State: S
Address: 1009 State: Not in Cache
CPU2 Reads from Address: 434
Address: 434 State: E
Address: 434 State: E
Address: 434 State: Not in Cache
Address: 434 State: E
Address: 434 State: E
CPU3 Reads from Address: 74
Address: 74 State: S
Address: 74 State: Not in Cache
Address: 74 State: Not in Cache
Address: 74 State: M
Address: 74 State: S

=====================Simulation Loop #589=====================
CPU0 Reads from Address: 229
Address: 229 State: S
Address: 229 State: S
Address: 229 State: M
Address: 229 State: M
Address: 229 State: Not in Cache
CPU1 Writes to Address: 288
Address: 288 State: E
Address: 288 State: M
Address: 288 State: M
Address: 288 State: S
CPU2 Writes to Address: 711
Address: 711 State: Not in Cache
Address: 711 State: M
Address: 711 State: M
Address: 711 State: M
CPU3 Reads from Address: 12
Address: 12 State: S
Address: 12 State: Not in Cache
Address: 12 State: M
Address: 12 State: Not in Cache
Address: 12 State: S

=====================Simulation Loop #590=====================
CPU0 Reads from Address: 45
Address: 45 State: E
Address: 45 State: E
Address: 45 State: E
Address: 45 State: Not in Cache
Address: 45 State: E
CPU1 Reads from Address: 102
Address: 102 State: M
Address: 102 State: M
Address: 102 State: Not in Cache
Address: 102 State: S
CPU2 Writes to Address: 881
Address: 881 State: S
Address: 881 State: M
Address: 881 State: M
Address: 881 State: Not in Cache
CPU3 Writes to Address: 563
Address: 563 State: S
Address: 563 State: Not in Cache
Address: 563 State: E
Address: 563 State: M

=====================Simulation Loop #591=====================
CPU0 Writes to Address: 231
Address: 231 State: M
Address: 231 State: Not in Cache
Address: 231 State: E
Address: 231 State: E
CPU1 Writes to Address: 684
Address: 684 State: Not in Cache
Address: 684 State: M
Address: 684 State: Not in Cache
Address: 684 State: Not in Cache
CPU2 Writes to Address: 355
Address: 355 State: S
Address: 355 State: M
Address: 355 State: M
Address: 355 State: M
CPU3 Reads from Address: 60
Address: 60 State: E
Address: 60 State: Not in Cache
Address: 60 State: Not in Cache
Address: 60 State: Not in Cache
Address: 60 State: E

=====================Simulation Loop #592=====================
CPU0 Writes to Address: 556
Address: 556 State: M
Address: 556 State: Not in Cache
Address: 556 State: Not in Cache
Address: 556 State: M
CPU1 Writes to Address: 1019
Address: 1019 State: E
Address: 1019 State: M
Address: 1019 State: Not in Cache
Address: 1019 State: Not in Cache
CPU2 Reads from Address: 652
Address: 652 State: E
Address: 652 State: Not in Cache
Address: 652 State: Not in Cache
Address: 652 State: E
Address: 652 State: Not in Cache
CPU3 Writes to Address: 467
Address: 467 State: Not in Cache
Address: 467 State: Not in Cache
Address: 467 State: M
Address: 467 State: M

=====================Simulation Loop #593=====================
CPU0 Writes to Address: 704
Address: 704 State: M
Address: 704 State: M
Address: 704 State: Not in Cache
Address: 704 State: S
CPU1 Reads from Address: 270
Address: 270 State: Not in Cache
Address: 270 State: S
Address: 270 State: M
Address: 270 State: E
CPU2 Reads from Address: 992
Address: 992 State: Not in Cache
Address: 992 State: Not in Cache
Address: 992 State: E
Address: 992 State: M
CPU3 Writes to Address: 987
Address: 987 State: Not in Cache
Address: 987 State: M
Address: 987 State: Not in Cache
Address: 987 State: M

=====================Simulation Loop #594=====================
CPU0 Reads from Address: 373
Address: 373 State: M
Address: 373 State: Not in Cache
Address: 373 State: Not in Cache
Address: 373 State: Not in Cache
CPU1 Reads from Address: 708
Address: 708 State: Not in Cache
Address: 708 State: M
Address: 708 State: M
Address: 708 State: Not in Cache
CPU2 Writes to Address: 442
Address: 442 State: E
Address: 442 State: Not in Cache
Address: 442 State: M
Address: 442 State: E
CPU3 Writes to Address: 130
Address: 130 State: E
Address: 130 State: Not in Cache
Address: 130 State: Not in Cache
Address: 130 State: M

=====================Simulation Loop #595=====================
CPU0 Reads from Address: 979
Address: 979 State: S
Address: 979 State: M
Address: 979 State: M
Address: 979 State: Not in Cache
CPU1 Writes to Address: 24
Address: 24 State: Not in Cache
Address: 24 State: M
Address: 24 State: Not in Cache
Address: 24 State: Not in Cache
CPU2 Writes to Address: 328
Address: 328 State: Not in Cache
Address: 328 State: E
Address: 328 State: M
Address: 328 State: Not in Cache
CPU3 Reads from Address: 678
Address: 678 State: Not in Cache
Address: 678 State: Not in Cache
Address: 678 State: M
Address: 678 State: E

=====================Simulation Loop #596=====================
CPU0 Reads from Address: 33
Address: 33 State: M
Address: 33 State: Not in Cache
Address: 33 State: M
Address: 33 State: Not in Cache
CPU1 Reads from Address: 877
Address: 877 State: Not in Cache
Address: 877 State: E
Address: 877 State: Not in Cache
Address: 877 State: E
CPU2 Reads from Address: 212
Address: 212 State: S
Address: 212 State: M
Address: 212 State: Not in Cache
Address: 212 State: S
Address: 212 State: Not in Cache
CPU3 Writes to Address: 316
Address: 316 State: M
Address: 316 State: Not in Cache
Address: 316 State: E
Address: 316 State: M

=====================Simulation Loop #597=====================
CPU0 Writes to Address: 452
Address: 452 State: M
Address: 452 State: Not in Cache
Address: 452 State: M
Address: 452 State: Not in Cache
CPU1 Reads from Address: 309
Address: 309 State: M
Address: 309 State: S
Address: 309 State: S
Address: 309 State: Not in Cache
CPU2 Writes to Address: 922
Address: 922 State: Not in Cache
Address: 922 State: M
Address: 922 State: M
Address: 922 State: M
CPU3 Writes to Address: 288
Address: 288 State: E
Address: 288 State: M
Address: 288 State: M
Address: 288 State: M

=====================Simulation Loop #598=====================
CPU0 Writes to Address: 558
Address: 558 State: M
Address: 558 State: Not in Cache
Address: 558 State: E
Address: 558 State: Not in Cache
CPU1 Writes to Address: 565
Address: 565 State: Not in Cache
Address: 565 State: M
Address: 565 State: E
Address: 565 State: Not in Cache
CPU2 Reads from Address: 873
Address: 873 State: E
Address: 873 State: Not in Cache
Address: 873 State: Not in Cache
Address: 873 State: E
Address: 873 State: E
CPU3 Writes to Address: 688
Address: 688 State: Not in Cache
Address: 688 State: Not in Cache
Address: 688 State: E
Address: 688 State: M

=====================Simulation Loop #599=====================
CPU0 Writes to Address: 695
Address: 695 State: M
Address: 695 State: Not in Cache
Address: 695 State: M
Address: 695 State: Not in Cache
CPU1 Reads from Address: 225
Address: 225 State: Not in Cache
Address: 225 State: M
Address: 225 State: Not in Cache
Address: 225 State: S
CPU2 Writes to Address: 363
Address: 363 State: Not in Cache
Address: 363 State: Not in Cache
Address: 363 State: M
Address: 363 State: Not in Cache
CPU3 Reads from Address: 641
Address: 641 State: E
Address: 641 State: Not in Cache
Address: 641 State: Not in Cache
Address: 641 State: E
Address: 641 State: E

=====================Simulation Loop #600=====================
CPU0 Reads from Address: 29
Address: 29 State: S
Address: 29 State: S
Address: 29 State: Not in Cache
Address: 29 State: M
Address: 29 State: Not in Cache
CPU1 Reads from Address: 203
Address: 203 State: Not in Cache
Address: 203 State: E
Address: 203 State: Not in Cache
Address: 203 State: Not in Cache
CPU2 Writes to Address: 608
Address: 608 State: Not in Cache
Address: 608 State: Not in Cache
Address: 608 State: M
Address: 608 State: Not in Cache
CPU3 Writes to Address: 922
Address: 922 State: Not in Cache
Address: 922 State: M
Address: 922 State: M
Address: 922 State: M

=====================Simulation Loop #601=====================
CPU0 Writes to Address: 393
Address: 393 State: M
Address: 393 State: M
Address: 393 State: E
Address: 393 State: E
CPU1 Writes to Address: 13
Address: 13 State: Not in Cache
Address: 13 State: M
Address: 13 State: Not in Cache
Address: 13 State: Not in Cache
CPU2 Reads from Address: 769
Address: 769 State: S
Address: 769 State: Not in Cache
Address: 769 State: Not in Cache
Address: 769 State: S
Address: 769 State: M
CPU3 Writes to Address: 986
Address: 986 State: Not in Cache
Address: 986 State: Not in Cache
Address: 986 State: E
Address: 986 State: M

=====================Simulation Loop #602=====================
CPU0 Writes to Address: 348
Address: 348 State: M
Address: 348 State: Not in Cache
Address: 348 State: M
Address: 348 State: Not in Cache
CPU1 Writes to Address: 322
Address: 322 State: Not in Cache
Address: 322 State: M
Address: 322 State: Not in Cache
Address: 322 State: Not in Cache
CPU2 Reads from Address: 13
Address: 13 State: S
Address: 13 State: Not in Cache
Address: 13 State: M
Address: 13 State: S
Address: 13 State: Not in Cache
CPU3 Writes to Address: 402
Address: 402 State: E
Address: 402 State: E
Address: 402 State: E
Address: 402 State: M

=====================Simulation Loop #603=====================
CPU0 Reads from Address: 489
Address: 489 State: E
Address: 489 State: Not in Cache
Address: 489 State: Not in Cache
Address: 489 State: Not in Cache
CPU1 Reads from Address: 601
Address: 601 State: E
Address: 601 State: Not in Cache
Address: 601 State: E
Address: 601 State: Not in Cache
Address: 601 State: E
CPU2 Reads from Address: 394
Address: 394 State: Not in Cache
Address: 394 State: Not in Cache
Address: 394 State: M
Address: 394 State: Not in Cache
CPU3 Reads from Address: 924
Address: 924 State: Not in Cache
Address: 924 State: Not in Cache
Address: 924 State: E
Address: 924 State: E

=====================Simulation Loop #604=====================
CPU0 Writes to Address: 1021
Address: 1021 State: M
Address: 1021 State: Not in Cache
Address: 1021 State: E
Address: 1021 State: E
CPU1 Reads from Address: 897
Address: 897 State: S
Address: 897 State: Not in Cache
Address: 897 State: S
Address: 897 State: E
Address: 897 State: M
CPU2 Writes to Address: 869
Address: 869 State: S
Address: 869 State: Not in Cache
Address: 869 State: M
Address: 869 State: Not in Cache
CPU3 Reads from Address: 365
Address: 365 State: E
Address: 365 State: Not in Cache
Address: 365 State: E
Address: 365 State: Not in Cache
Address: 365 State: E

=====================Simulation Loop #605=====================
CPU0 Writes to Address: 718
Address: 718 State: M
Address: 718 State: Not in Cache
Address: 718 State: E
Address: 718 State: E
CPU1 Reads from Address: 802
Address: 802 State: Not in Cache
Address: 802 State: S
Address: 802 State: M
Address: 802 State: M
CPU2 Reads from Address: 906
Address: 906 State: Not in Cache
Address: 906 State: Not in Cache
Address: 906 State: M
Address: 906 State: Not in Cache
CPU3 Reads from Address: 563
Address: 563 State: S
Address: 563 State: Not in Cache
Address: 563 State: E
Address: 563 State: M

=====================Simulation Loop #606=====================
CPU0 Reads from Address: 340
Address: 340 State: E
Address: 340 State: E
Address: 340 State: Not in Cache
Address: 340 State: E
Address: 340 State: E
CPU1 Reads from Address: 86
Address: 86 State: E
Address: 86 State: Not in Cache
Address: 86 State: E
Address: 86 State: Not in Cache
Address: 86 State: Not in Cache
CPU2 Reads from Address: 488
Address: 488 State: E
Address: 488 State: Not in Cache
Address: 488 State: Not in Cache
Address: 488 State: E
Address: 488 State: E
CPU3 Writes to Address: 193
Address: 193 State: E
Address: 193 State: Not in Cache
Address: 193 State: E
Address: 193 State: M

=====================Simulation Loop #607=====================
CPU0 Reads from Address: 452
Address: 452 State: M
Address: 452 State: Not in Cache
Address: 452 State: M
Address: 452 State: Not in Cache
CPU1 Reads from Address: 603
Address: 603 State: E
Address: 603 State: E
Address: 603 State: E
Address: 603 State: E
CPU2 Reads from Address: 263
Address: 263 State: S
Address: 263 State: Not in Cache
Address: 263 State: M
Address: 263 State: S
Address: 263 State: Not in Cache
CPU3 Reads from Address: 486
Address: 486 State: Not in Cache
Address: 486 State: M
Address: 486 State: Not in Cache
Address: 486 State: M

=====================Simulation Loop #608=====================
CPU0 Reads from Address: 451
Address: 451 State: S
Address: 451 State: S
Address: 451 State: M
Address: 451 State: M
Address: 451 State: E
CPU1 Writes to Address: 766
Address: 766 State: S
Address: 766 State: M
Address: 766 State: Not in Cache
Address: 766 State: Not in Cache
CPU2 Writes to Address: 306
Address: 306 State: Not in Cache
Address: 306 State: S
Address: 306 State: M
Address: 306 State: M
CPU3 Reads from Address: 487
Address: 487 State: S
Address: 487 State: M
Address: 487 State: Not in Cache
Address: 487 State: M
Address: 487 State: S

=====================Simulation Loop #609=====================
CPU0 Reads from Address: 300
Address: 300 State: M
Address: 300 State: S
Address: 300 State: S
Address: 300 State: S
CPU1 Reads from Address: 514
Address: 514 State: Not in Cache
Address: 514 State: E
Address: 514 State: S
Address: 514 State: M
CPU2 Writes to Address: 68
Address: 68 State: Not in Cache
Address: 68 State: E
Address: 68 State: M
Address: 68 State: Not in Cache
CPU3 Writes to Address: 333
Address: 333 State: Not in Cache
Address: 333 State: Not in Cache
Address: 333 State: M
Address: 333 State: M

=====================Simulation Loop #610=====================
CPU0 Writes to Address: 609
Address: 609 State: M
Address: 609 State: Not in Cache
Address: 609 State: E
Address: 609 State: M
CPU1 Reads from Address: 908
Address: 908 State: S
Address: 908 State: M
Address: 908 State: S
Address: 908 State: Not in Cache
Address: 908 State: S
CPU2 Writes to Address: 609
Address: 609 State: M
Address: 609 State: Not in Cache
Address: 609 State: M
Address: 609 State: M
CPU3 Reads from Address: 201
Address: 201 State: S
Address: 201 State: M
Address: 201 State: M
Address: 201 State: Not in Cache
Address: 201 State: S

=====================Simulation Loop #611=====================
CPU0 Reads from Address: 285
Address: 285 State: E
Address: 285 State: E
Address: 285 State: E
Address: 285 State: Not in Cache
Address: 285 State: Not in Cache
CPU1 Writes to Address: 232
Address: 232 State: Not in Cache
Address: 232 State: M
Address: 232 State: Not in Cache
Address: 232 State: Not in Cache
CPU2 Reads from Address: 966
Address: 966 State: E
Address: 966 State: Not in Cache
Address: 966 State: Not in Cache
Address: 966 State: E
Address: 966 State: E
CPU3 Writes to Address: 435
Address: 435 State: E
Address: 435 State: M
Address: 435 State: Not in Cache
Address: 435 State: M

=====================Simulation Loop #612=====================
CPU0 Reads from Address: 561
Address: 561 State: E
Address: 561 State: E
Address: 561 State: Not in Cache
Address: 561 State: E
Address: 561 State: E
CPU1 Reads from Address: 165
Address: 165 State: S
Address: 165 State: S
Address: 165 State: S
Address: 165 State: M
Address: 165 State: M
CPU2 Reads from Address: 638
Address: 638 State: E
Address: 638 State: Not in Cache
Address: 638 State: Not in Cache
Address: 638 State: E
Address: 638 State: Not in Cache
CPU3 Writes to Address: 649
Address: 649 State: M
Address: 649 State: Not in Cache
Address: 649 State: S
Address: 649 State: M

=====================Simulation Loop #613=====================
CPU0 Reads from Address: 1001
Address: 1001 State: M
Address: 1001 State: Not in Cache
Address: 1001 State: Not in Cache
Address: 1001 State: M
CPU1 Writes to Address: 552
Address: 552 State: Not in Cache
Address: 552 State: M
Address: 552 State: E
Address: 552 State: Not in Cache
CPU2 Writes to Address: 889
Address: 889 State: Not in Cache
Address: 889 State: Not in Cache
Address: 889 State: M
Address: 889 State: Not in Cache
CPU3 Reads from Address: 306
Address: 306 State: Not in Cache
Address: 306 State: S
Address: 306 State: M
Address: 306 State: M

=====================Simulation Loop #614=====================
CPU0 Writes to Address: 935
Address: 935 State: M
Address: 935 State: Not in Cache
Address: 935 State: M
Address: 935 State: S
CPU1 Writes to Address: 194
Address: 194 State: E
Address: 194 State: M
Address: 194 State: E
Address: 194 State: Not in Cache
CPU2 Writes to Address: 323
Address: 323 State: E
Address: 323 State: Not in Cache
Address: 323 State: M
Address: 323 State: Not in Cache
CPU3 Writes to Address: 750
Address: 750 State: M
Address: 750 State: Not in Cache
Address: 750 State: M
Address: 750 State: M

=====================Simulation Loop #615=====================
CPU0 Reads from Address: 31
Address: 31 State: S
Address: 31 State: S
Address: 31 State: M
Address: 31 State: M
Address: 31 State: M
CPU1 Writes to Address: 477
Address: 477 State: Not in Cache
Address: 477 State: M
Address: 477 State: M
Address: 477 State: Not in Cache
CPU2 Writes to Address: 527
Address: 527 State: Not in Cache
Address: 527 State: M
Address: 527 State: M
Address: 527 State: Not in Cache
CPU3 Writes to Address: 631
Address: 631 State: M
Address: 631 State: Not in Cache
Address: 631 State: M
Address: 631 State: M

=====================Simulation Loop #616=====================
CPU0 Writes to Address: 533
Address: 533 State: M
Address: 533 State: M
Address: 533 State: S
Address: 533 State: Not in Cache
CPU1 Writes to Address: 539
Address: 539 State: E
Address: 539 State: M
Address: 539 State: E
Address: 539 State: Not in Cache
CPU2 Reads from Address: 111
Address: 111 State: S
Address: 111 State: M
Address: 111 State: M
Address: 111 State: S
Address: 111 State: Not in Cache
CPU3 Reads from Address: 575
Address: 575 State: E
Address: 575 State: E
Address: 575 State: Not in Cache
Address: 575 State: E
Address: 575 State: E

=====================Simulation Loop #617=====================
CPU0 Reads from Address: 397
Address: 397 State: M
Address: 397 State: Not in Cache
Address: 397 State: S
Address: 397 State: M
CPU1 Reads from Address: 669
Address: 669 State: S
Address: 669 State: M
Address: 669 State: S
Address: 669 State: E
Address: 669 State: Not in Cache
CPU2 Reads from Address: 701
Address: 701 State: Not in Cache
Address: 701 State: Not in Cache
Address: 701 State: S
Address: 701 State: M
CPU3 Reads from Address: 77
Address: 77 State: S
Address: 77 State: M
Address: 77 State: Not in Cache
Address: 77 State: Not in Cache
Address: 77 State: S

=====================Simulation Loop #618=====================
CPU0 Writes to Address: 729
Address: 729 State: M
Address: 729 State: E
Address: 729 State: E
Address: 729 State: Not in Cache
CPU1 Writes to Address: 195
Address: 195 State: M
Address: 195 State: M
Address: 195 State: Not in Cache
Address: 195 State: Not in Cache
CPU2 Writes to Address: 724
Address: 724 State: Not in Cache
Address: 724 State: M
Address: 724 State: M
Address: 724 State: Not in Cache
CPU3 Writes to Address: 552
Address: 552 State: Not in Cache
Address: 552 State: M
Address: 552 State: E
Address: 552 State: M

=====================Simulation Loop #619=====================
CPU0 Reads from Address: 937
Address: 937 State: E
Address: 937 State: E
Address: 937 State: Not in Cache
Address: 937 State: Not in Cache
Address: 937 State: Not in Cache
CPU1 Writes to Address: 797
Address: 797 State: E
Address: 797 State: M
Address: 797 State: M
Address: 797 State: E
CPU2 Reads from Address: 566
Address: 566 State: E
Address: 566 State: Not in Cache
Address: 566 State: Not in Cache
Address: 566 State: E
Address: 566 State: Not in Cache
CPU3 Reads from Address: 805
Address: 805 State: E
Address: 805 State: Not in Cache
Address: 805 State: Not in Cache
Address: 805 State: E
Address: 805 State: E

=====================Simulation Loop #620=====================
CPU0 Writes to Address: 657
Address: 657 State: M
Address: 657 State: Not in Cache
Address: 657 State: Not in Cache
Address: 657 State: M
CPU1 Writes to Address: 758
Address: 758 State: S
Address: 758 State: M
Address: 758 State: Not in Cache
Address: 758 State: M
CPU2 Reads from Address: 735
Address: 735 State: Not in Cache
Address: 735 State: M
Address: 735 State: M
Address: 735 State: Not in Cache
CPU3 Writes to Address: 563
Address: 563 State: S
Address: 563 State: Not in Cache
Address: 563 State: E
Address: 563 State: M

=====================Simulation Loop #621=====================
CPU0 Writes to Address: 796
Address: 796 State: M
Address: 796 State: S
Address: 796 State: M
Address: 796 State: S
CPU1 Reads from Address: 274
Address: 274 State: E
Address: 274 State: Not in Cache
Address: 274 State: E
Address: 274 State: Not in Cache
Address: 274 State: Not in Cache
CPU2 Writes to Address: 327
Address: 327 State: Not in Cache
Address: 327 State: E
Address: 327 State: M
Address: 327 State: E
CPU3 Writes to Address: 868
Address: 868 State: Not in Cache
Address: 868 State: E
Address: 868 State: Not in Cache
Address: 868 State: M

=====================Simulation Loop #622=====================
CPU0 Reads from Address: 41
Address: 41 State: E
Address: 41 State: E
Address: 41 State: Not in Cache
Address: 41 State: E
Address: 41 State: Not in Cache
CPU1 Writes to Address: 219
Address: 219 State: M
Address: 219 State: M
Address: 219 State: S
Address: 219 State: Not in Cache
CPU2 Reads from Address: 103
Address: 103 State: M
Address: 103 State: Not in Cache
Address: 103 State: M
Address: 103 State: Not in Cache
CPU3 Writes to Address: 749
Address: 749 State: Not in Cache
Address: 749 State: M
Address: 749 State: M
Address: 749 State: M

=====================Simulation Loop #623=====================
CPU0 Reads from Address: 586
Address: 586 State: E
Address: 586 State: E
Address: 586 State: Not in Cache
Address: 586 State: Not in Cache
Address: 586 State: Not in Cache
CPU1 Reads from Address: 142
Address: 142 State: M
Address: 142 State: M
Address: 142 State: Not in Cache
Address: 142 State: Not in Cache
CPU2 Writes to Address: 48
Address: 48 State: M
Address: 48 State: M
Address: 48 State: M
Address: 48 State: E
CPU3 Writes to Address: 838
Address: 838 State: M
Address: 838 State: Not in Cache
Address: 838 State: M
Address: 838 State: M

=====================Simulation Loop #624=====================
CPU0 Writes to Address: 1002
Address: 1002 State: M
Address: 1002 State: M
Address: 1002 State: Not in Cache
Address: 1002 State: Not in Cache
CPU1 Reads from Address: 652
Address: 652 State: E
Address: 652 State: Not in Cache
Address: 652 State: E
Address: 652 State: E
Address: 652 State: Not in Cache
CPU2 Writes to Address: 363
Address: 363 State: Not in Cache
Address: 363 State: Not in Cache
Address: 363 State: M
Address: 363 State: Not in Cache
CPU3 Writes to Address: 534
Address: 534 State: M
Address: 534 State: Not in Cache
Address: 534 State: M
Address: 534 State: M

=====================Simulation Loop #625=====================
CPU0 Writes to Address: 809
Address: 809 State: M
Address: 809 State: E
Address: 809 State: E
Address: 809 State: Not in Cache
CPU1 Reads from Address: 865
Address: 865 State: M
Address: 865 State: M
Address: 865 State: Not in Cache
Address: 865 State: S
CPU2 Reads from Address: 780
Address: 780 State: E
Address: 780 State: M
Address: 780 State: E
Address: 780 State: S
CPU3 Reads from Address: 259
Address: 259 State: S
Address: 259 State: M
Address: 259 State: Not in Cache
Address: 259 State: Not in Cache
Address: 259 State: S

=====================Simulation Loop #626=====================
CPU0 Reads from Address: 522
Address: 522 State: S
Address: 522 State: S
Address: 522 State: Not in Cache
Address: 522 State: M
Address: 522 State: Not in Cache
CPU1 Reads from Address: 244
Address: 244 State: E
Address: 244 State: Not in Cache
Address: 244 State: E
Address: 244 State: Not in Cache
Address: 244 State: Not in Cache
CPU2 Reads from Address: 1002
Address: 1002 State: S
Address: 1002 State: M
Address: 1002 State: M
Address: 1002 State: S
Address: 1002 State: Not in Cache
CPU3 Reads from Address: 661
Address: 661 State: S
Address: 661 State: Not in Cache
Address: 661 State: M
Address: 661 State: Not in Cache
Address: 661 State: S

=====================Simulation Loop #627=====================
CPU0 Writes to Address: 19
Address: 19 State: M
Address: 19 State: Not in Cache
Address: 19 State: Not in Cache
Address: 19 State: Not in Cache
CPU1 Reads from Address: 666
Address: 666 State: Not in Cache
Address: 666 State: M
Address: 666 State: Not in Cache
Address: 666 State: M
CPU2 Reads from Address: 334
Address: 334 State: S
Address: 334 State: Not in Cache
Address: 334 State: M
Address: 334 State: S
Address: 334 State: Not in Cache
CPU3 Writes to Address: 706
Address: 706 State: E
Address: 706 State: Not in Cache
Address: 706 State: Not in Cache
Address: 706 State: M

=====================Simulation Loop #628=====================
CPU0 Writes to Address: 491
Address: 491 State: M
Address: 491 State: Not in Cache
Address: 491 State: Not in Cache
Address: 491 State: S
CPU1 Reads from Address: 424
Address: 424 State: E
Address: 424 State: Not in Cache
Address: 424 State: E
Address: 424 State: Not in Cache
Address: 424 State: E
CPU2 Writes to Address: 46
Address: 46 State: Not in Cache
Address: 46 State: Not in Cache
Address: 46 State: M
Address: 46 State: M
CPU3 Reads from Address: 151
Address: 151 State: S
Address: 151 State: M
Address: 151 State: M
Address: 151 State: Not in Cache
Address: 151 State: S

=====================Simulation Loop #629=====================
CPU0 Reads from Address: 1015
Address: 1015 State: E
Address: 1015 State: Not in Cache
Address: 1015 State: Not in Cache
Address: 1015 State: E
CPU1 Writes to Address: 916
Address: 916 State: Not in Cache
Address: 916 State: M
Address: 916 State: Not in Cache
Address: 916 State: Not in Cache
CPU2 Writes to Address: 722
Address: 722 State: M
Address: 722 State: M
Address: 722 State: M
Address: 722 State: Not in Cache
CPU3 Reads from Address: 476
Address: 476 State: S
Address: 476 State: Not in Cache
Address: 476 State: Not in Cache
Address: 476 State: M

=====================Simulation Loop #630=====================
CPU0 Writes to Address: 395
Address: 395 State: M
Address: 395 State: Not in Cache
Address: 395 State: Not in Cache
Address: 395 State: M
CPU1 Writes to Address: 584
Address: 584 State: E
Address: 584 State: M
Address: 584 State: M
Address: 584 State: S
CPU2 Reads from Address: 766
Address: 766 State: S
Address: 766 State: S
Address: 766 State: M
Address: 766 State: S
Address: 766 State: Not in Cache
CPU3 Reads from Address: 505
Address: 505 State: S
Address: 505 State: Not in Cache
Address: 505 State: M
Address: 505 State: M
Address: 505 State: S

=====================Simulation Loop #631=====================
CPU0 Reads from Address: 967
Address: 967 State: E
Address: 967 State: E
Address: 967 State: Not in Cache
Address: 967 State: Not in Cache
CPU1 Writes to Address: 153
Address: 153 State: Not in Cache
Address: 153 State: M
Address: 153 State: Not in Cache
Address: 153 State: Not in Cache
CPU2 Writes to Address: 948
Address: 948 State: Not in Cache
Address: 948 State: Not in Cache
Address: 948 State: M
Address: 948 State: Not in Cache
CPU3 Reads from Address: 258
Address: 258 State: S
Address: 258 State: Not in Cache
Address: 258 State: Not in Cache
Address: 258 State: M
Address: 258 State: S

=====================Simulation Loop #632=====================
CPU0 Writes to Address: 784
Address: 784 State: M
Address: 784 State: Not in Cache
Address: 784 State: M
Address: 784 State: Not in Cache
CPU1 Reads from Address: 841
Address: 841 State: S
Address: 841 State: M
Address: 841 State: S
Address: 841 State: M
Address: 841 State: Not in Cache
CPU2 Reads from Address: 963
Address: 963 State: S
Address: 963 State: Not in Cache
Address: 963 State: Not in Cache
Address: 963 State: S
Address: 963 State: M
CPU3 Writes to Address: 935
Address: 935 State: M
Address: 935 State: Not in Cache
Address: 935 State: M
Address: 935 State: M

=====================Simulation Loop #633=====================
CPU0 Reads from Address: 599
Address: 599 State: E
Address: 599 State: E
Address: 599 State: Not in Cache
Address: 599 State: Not in Cache
Address: 599 State: Not in Cache
CPU1 Reads from Address: 734
Address: 734 State: S
Address: 734 State: M
Address: 734 State: S
Address: 734 State: M
Address: 734 State: M
CPU2 Writes to Address: 577
Address: 577 State: Not in Cache
Address: 577 State: M
Address: 577 State: M
Address: 577 State: Not in Cache
CPU3 Writes to Address: 650
Address: 650 State: S
Address: 650 State: Not in Cache
Address: 650 State: M
Address: 650 State: M

=====================Simulation Loop #634=====================
CPU0 Writes to Address: 172
Address: 172 State: M
Address: 172 State: M
Address: 172 State: Not in Cache
Address: 172 State: M
CPU1 Reads from Address: 145
Address: 145 State: Not in Cache
Address: 145 State: E
Address: 145 State: Not in Cache
Address: 145 State: M
CPU2 Writes to Address: 208
Address: 208 State: Not in Cache
Address: 208 State: M
Address: 208 State: M
Address: 208 State: Not in Cache
CPU3 Writes to Address: 379
Address: 379 State: M
Address: 379 State: Not in Cache
Address: 379 State: Not in Cache
Address: 379 State: M

=====================Simulation Loop #635=====================
CPU0 Reads from Address: 300
Address: 300 State: M
Address: 300 State: S
Address: 300 State: S
Address: 300 State: S
CPU1 Writes to Address: 307
Address: 307 State: M
Address: 307 State: M
Address: 307 State: M
Address: 307 State: Not in Cache
CPU2 Reads from Address: 80
Address: 80 State: M
Address: 80 State: Not in Cache
Address: 80 State: S
Address: 80 State: M
CPU3 Reads from Address: 112
Address: 112 State: S
Address: 112 State: Not in Cache
Address: 112 State: Not in Cache
Address: 112 State: M
Address: 112 State: S

=====================Simulation Loop #636=====================
CPU0 Writes to Address: 826
Address: 826 State: M
Address: 826 State: Not in Cache
Address: 826 State: Not in Cache
Address: 826 State: M
CPU1 Writes to Address: 220
Address: 220 State: Not in Cache
Address: 220 State: M
Address: 220 State: M
Address: 220 State: Not in Cache
CPU2 Writes to Address: 495
Address: 495 State: Not in Cache
Address: 495 State: E
Address: 495 State: M
Address: 495 State: E
CPU3 Reads from Address: 616
Address: 616 State: S
Address: 616 State: Not in Cache
Address: 616 State: Not in Cache
Address: 616 State: M
Address: 616 State: S

=====================Simulation Loop #637=====================
CPU0 Reads from Address: 477
Address: 477 State: S
Address: 477 State: S
Address: 477 State: M
Address: 477 State: M
Address: 477 State: Not in Cache
CPU1 Writes to Address: 799
Address: 799 State: M
Address: 799 State: M
Address: 799 State: Not in Cache
Address: 799 State: Not in Cache
CPU2 Writes to Address: 10
Address: 10 State: M
Address: 10 State: Not in Cache
Address: 10 State: M
Address: 10 State: M
CPU3 Reads from Address: 555
Address: 555 State: E
Address: 555 State: E
Address: 555 State: Not in Cache
Address: 555 State: E
Address: 555 State: E

=====================Simulation Loop #638=====================
CPU0 Writes to Address: 968
Address: 968 State: M
Address: 968 State: M
Address: 968 State: M
Address: 968 State: Not in Cache
CPU1 Writes to Address: 993
Address: 993 State: M
Address: 993 State: M
Address: 993 State: E
Address: 993 State: Not in Cache
CPU2 Reads from Address: 111
Address: 111 State: M
Address: 111 State: M
Address: 111 State: S
Address: 111 State: Not in Cache
CPU3 Reads from Address: 314
Address: 314 State: Not in Cache
Address: 314 State: Not in Cache
Address: 314 State: Not in Cache
Address: 314 State: M

=====================Simulation Loop #639=====================
CPU0 Reads from Address: 730
Address: 730 State: S
Address: 730 State: S
Address: 730 State: M
Address: 730 State: Not in Cache
Address: 730 State: M
CPU1 Reads from Address: 259
Address: 259 State: S
Address: 259 State: M
Address: 259 State: S
Address: 259 State: Not in Cache
Address: 259 State: S
CPU2 Writes to Address: 185
Address: 185 State: E
Address: 185 State: Not in Cache
Address: 185 State: M
Address: 185 State: Not in Cache
CPU3 Writes to Address: 267
Address: 267 State: Not in Cache
Address: 267 State: M
Address: 267 State: Not in Cache
Address: 267 State: M

=====================Simulation Loop #640=====================
CPU0 Writes to Address: 323
Address: 323 State: M
Address: 323 State: Not in Cache
Address: 323 State: M
Address: 323 State: Not in Cache
CPU1 Reads from Address: 292
Address: 292 State: S
Address: 292 State: M
Address: 292 State: S
Address: 292 State: E
Address: 292 State: M
CPU2 Reads from Address: 87
Address: 87 State: Not in Cache
Address: 87 State: Not in Cache
Address: 87 State: M
Address: 87 State: S
CPU3 Writes to Address: 305
Address: 305 State: M
Address: 305 State: Not in Cache
Address: 305 State: M
Address: 305 State: M

=====================Simulation Loop #641=====================
CPU0 Writes to Address: 658
Address: 658 State: M
Address: 658 State: M
Address: 658 State: M
Address: 658 State: S
CPU1 Reads from Address: 699
Address: 699 State: Not in Cache
Address: 699 State: E
Address: 699 State: Not in Cache
Address: 699 State: Not in Cache
CPU2 Writes to Address: 54
Address: 54 State: M
Address: 54 State: S
Address: 54 State: M
Address: 54 State: Not in Cache
CPU3 Writes to Address: 943
Address: 943 State: Not in Cache
Address: 943 State: Not in Cache
Address: 943 State: Not in Cache
Address: 943 State: M

=====================Simulation Loop #642=====================
CPU0 Writes to Address: 440
Address: 440 State: M
Address: 440 State: Not in Cache
Address: 440 State: M
Address: 440 State: S
CPU1 Writes to Address: 800
Address: 800 State: M
Address: 800 State: M
Address: 800 State: M
Address: 800 State: Not in Cache
CPU2 Writes to Address: 354
Address: 354 State: Not in Cache
Address: 354 State: Not in Cache
Address: 354 State: M
Address: 354 State: E
CPU3 Reads from Address: 428
Address: 428 State: E
Address: 428 State: Not in Cache
Address: 428 State: E
Address: 428 State: Not in Cache
Address: 428 State: E

=====================Simulation Loop #643=====================
CPU0 Reads from Address: 303
Address: 303 State: M
Address: 303 State: E
Address: 303 State: Not in Cache
Address: 303 State: Not in Cache
CPU1 Writes to Address: 61
Address: 61 State: M
Address: 61 State: M
Address: 61 State: M
Address: 61 State: Not in Cache
CPU2 Writes to Address: 838
Address: 838 State: M
Address: 838 State: Not in Cache
Address: 838 State: M
Address: 838 State: M
CPU3 Reads from Address: 387
Address: 387 State: M
Address: 387 State: Not in Cache
Address: 387 State: Not in Cache
Address: 387 State: M

=====================Simulation Loop #644=====================
CPU0 Reads from Address: 977
Address: 977 State: E
Address: 977 State: E
Address: 977 State: Not in Cache
Address: 977 State: Not in Cache
Address: 977 State: Not in Cache
CPU1 Writes to Address: 31
Address: 31 State: S
Address: 31 State: M
Address: 31 State: M
Address: 31 State: M
CPU2 Reads from Address: 213
Address: 213 State: E
Address: 213 State: Not in Cache
Address: 213 State: Not in Cache
Address: 213 State: E
Address: 213 State: Not in Cache
CPU3 Reads from Address: 977
Address: 977 State: E
Address: 977 State: E
Address: 977 State: Not in Cache
Address: 977 State: Not in Cache
Address: 977 State: E

=====================Simulation Loop #645=====================
CPU0 Writes to Address: 50
Address: 50 State: M
Address: 50 State: Not in Cache
Address: 50 State: Not in Cache
Address: 50 State: Not in Cache
CPU1 Writes to Address: 513
Address: 513 State: Not in Cache
Address: 513 State: M
Address: 513 State: Not in Cache
Address: 513 State: Not in Cache
CPU2 Reads from Address: 875
Address: 875 State: S
Address: 875 State: S
Address: 875 State: M
Address: 875 State: S
Address: 875 State: M
CPU3 Writes to Address: 55
Address: 55 State: E
Address: 55 State: Not in Cache
Address: 55 State: Not in Cache
Address: 55 State: M

=====================Simulation Loop #646=====================
CPU0 Reads from Address: 71
Address: 71 State: E
Address: 71 State: Not in Cache
Address: 71 State: Not in Cache
Address: 71 State: Not in Cache
CPU1 Reads from Address: 10
Address: 10 State: S
Address: 10 State: M
Address: 10 State: S
Address: 10 State: M
Address: 10 State: M
CPU2 Writes to Address: 187
Address: 187 State: Not in Cache
Address: 187 State: Not in Cache
Address: 187 State: M
Address: 187 State: Not in Cache
CPU3 Reads from Address: 308
Address: 308 State: S
Address: 308 State: Not in Cache
Address: 308 State: Not in Cache
Address: 308 State: M
Address: 308 State: S

=====================Simulation Loop #647=====================
CPU0 Writes to Address: 631
Address: 631 State: M
Address: 631 State: Not in Cache
Address: 631 State: M
Address: 631 State: M
CPU1 Reads from Address: 319
Address: 319 State: S
Address: 319 State: M
Address: 319 State: S
Address: 319 State: E
Address: 319 State: E
CPU2 Writes to Address: 661
Address: 661 State: Not in Cache
Address: 661 State: M
Address: 661 State: M
Address: 661 State: S
CPU3 Writes to Address: 958
Address: 958 State: M
Address: 958 State: S
Address: 958 State: M
Address: 958 State: M

=====================Simulation Loop #648=====================
CPU0 Reads from Address: 477
Address: 477 State: S
Address: 477 State: M
Address: 477 State: M
Address: 477 State: Not in Cache
CPU1 Writes to Address: 329
Address: 329 State: M
Address: 329 State: M
Address: 329 State: Not in Cache
Address: 329 State: Not in Cache
CPU2 Reads from Address: 821
Address: 821 State: E
Address: 821 State: Not in Cache
Address: 821 State: Not in Cache
Address: 821 State: E
Address: 821 State: Not in Cache
CPU3 Reads from Address: 562
Address: 562 State: E
Address: 562 State: E
Address: 562 State: E
Address: 562 State: E
Address: 562 State: E

=====================Simulation Loop #649=====================
CPU0 Reads from Address: 252
Address: 252 State: E
Address: 252 State: E
Address: 252 State: Not in Cache
Address: 252 State: Not in Cache
Address: 252 State: Not in Cache
CPU1 Reads from Address: 969
Address: 969 State: S
Address: 969 State: E
Address: 969 State: S
Address: 969 State: M
Address: 969 State: Not in Cache
CPU2 Reads from Address: 586
Address: 586 State: E
Address: 586 State: E
Address: 586 State: Not in Cache
Address: 586 State: E
Address: 586 State: Not in Cache
CPU3 Writes to Address: 565
Address: 565 State: Not in Cache
Address: 565 State: M
Address: 565 State: E
Address: 565 State: M

=====================Simulation Loop #650=====================
CPU0 Writes to Address: 684
Address: 684 State: M
Address: 684 State: M
Address: 684 State: Not in Cache
Address: 684 State: Not in Cache
CPU1 Reads from Address: 272
Address: 272 State: Not in Cache
Address: 272 State: M
Address: 272 State: E
Address: 272 State: Not in Cache
CPU2 Reads from Address: 781
Address: 781 State: E
Address: 781 State: Not in Cache
Address: 781 State: Not in Cache
Address: 781 State: E
Address: 781 State: Not in Cache
CPU3 Writes to Address: 468
Address: 468 State: Not in Cache
Address: 468 State: Not in Cache
Address: 468 State: Not in Cache
Address: 468 State: M

=====================Simulation Loop #651=====================
CPU0 Writes to Address: 417
Address: 417 State: M
Address: 417 State: Not in Cache
Address: 417 State: Not in Cache
Address: 417 State: E
CPU1 Reads from Address: 442
Address: 442 State: S
Address: 442 State: E
Address: 442 State: S
Address: 442 State: M
Address: 442 State: E
CPU2 Writes to Address: 931
Address: 931 State: E
Address: 931 State: E
Address: 931 State: M
Address: 931 State: Not in Cache
CPU3 Reads from Address: 813
Address: 813 State: Not in Cache
Address: 813 State: Not in Cache
Address: 813 State: Not in Cache
Address: 813 State: E

=====================Simulation Loop #652=====================
CPU0 Writes to Address: 118
Address: 118 State: M
Address: 118 State: M
Address: 118 State: Not in Cache
Address: 118 State: Not in Cache
CPU1 Reads from Address: 84
Address: 84 State: S
Address: 84 State: Not in Cache
Address: 84 State: S
Address: 84 State: M
Address: 84 State: M
CPU2 Writes to Address: 664
Address: 664 State: S
Address: 664 State: M
Address: 664 State: M
Address: 664 State: Not in Cache
CPU3 Reads from Address: 885
Address: 885 State: M
Address: 885 State: Not in Cache
Address: 885 State: Not in Cache
Address: 885 State: M

=====================Simulation Loop #653=====================
CPU0 Writes to Address: 236
Address: 236 State: M
Address: 236 State: M
Address: 236 State: S
Address: 236 State: M
CPU1 Writes to Address: 616
Address: 616 State: Not in Cache
Address: 616 State: M
Address: 616 State: M
Address: 616 State: S
CPU2 Writes to Address: 32
Address: 32 State: M
Address: 32 State: Not in Cache
Address: 32 State: M
Address: 32 State: Not in Cache
CPU3 Writes to Address: 603
Address: 603 State: E
Address: 603 State: E
Address: 603 State: E
Address: 603 State: M

=====================Simulation Loop #654=====================
CPU0 Reads from Address: 292
Address: 292 State: M
Address: 292 State: S
Address: 292 State: E
Address: 292 State: M
CPU1 Reads from Address: 309
Address: 309 State: M
Address: 309 State: S
Address: 309 State: S
Address: 309 State: Not in Cache
CPU2 Reads from Address: 964
Address: 964 State: S
Address: 964 State: E
Address: 964 State: M
Address: 964 State: S
Address: 964 State: Not in Cache
CPU3 Reads from Address: 839
Address: 839 State: Not in Cache
Address: 839 State: Not in Cache
Address: 839 State: Not in Cache
Address: 839 State: M

=====================Simulation Loop #655=====================
CPU0 Reads from Address: 253
Address: 253 State: S
Address: 253 State: S
Address: 253 State: M
Address: 253 State: Not in Cache
Address: 253 State: Not in Cache
CPU1 Writes to Address: 893
Address: 893 State: Not in Cache
Address: 893 State: M
Address: 893 State: Not in Cache
Address: 893 State: Not in Cache
CPU2 Writes to Address: 643
Address: 643 State: M
Address: 643 State: Not in Cache
Address: 643 State: M
Address: 643 State: Not in Cache
CPU3 Reads from Address: 1006
Address: 1006 State: S
Address: 1006 State: Not in Cache
Address: 1006 State: Not in Cache
Address: 1006 State: M

=====================Simulation Loop #656=====================
CPU0 Writes to Address: 262
Address: 262 State: M
Address: 262 State: Not in Cache
Address: 262 State: E
Address: 262 State: Not in Cache
CPU1 Writes to Address: 256
Address: 256 State: M
Address: 256 State: M
Address: 256 State: Not in Cache
Address: 256 State: M
CPU2 Writes to Address: 527
Address: 527 State: Not in Cache
Address: 527 State: M
Address: 527 State: M
Address: 527 State: Not in Cache
CPU3 Writes to Address: 303
Address: 303 State: M
Address: 303 State: E
Address: 303 State: Not in Cache
Address: 303 State: M

=====================Simulation Loop #657=====================
CPU0 Reads from Address: 552
Address: 552 State: S
Address: 552 State: S
Address: 552 State: M
Address: 552 State: E
Address: 552 State: M
CPU1 Writes to Address: 838
Address: 838 State: M
Address: 838 State: M
Address: 838 State: M
Address: 838 State: M
CPU2 Reads from Address: 701
Address: 701 State: Not in Cache
Address: 701 State: Not in Cache
Address: 701 State: S
Address: 701 State: M
CPU3 Reads from Address: 825
Address: 825 State: S
Address: 825 State: Not in Cache
Address: 825 State: M
Address: 825 State: M
Address: 825 State: S

=====================Simulation Loop #658=====================
CPU0 Writes to Address: 459
Address: 459 State: M
Address: 459 State: Not in Cache
Address: 459 State: M
Address: 459 State: M
CPU1 Reads from Address: 384
Address: 384 State: Not in Cache
Address: 384 State: M
Address: 384 State: M
Address: 384 State: Not in Cache
CPU2 Reads from Address: 44
Address: 44 State: E
Address: 44 State: Not in Cache
Address: 44 State: Not in Cache
Address: 44 State: E
Address: 44 State: E
CPU3 Writes to Address: 880
Address: 880 State: Not in Cache
Address: 880 State: Not in Cache
Address: 880 State: M
Address: 880 State: M

=====================Simulation Loop #659=====================
CPU0 Writes to Address: 263
Address: 263 State: M
Address: 263 State: M
Address: 263 State: S
Address: 263 State: Not in Cache
CPU1 Writes to Address: 147
Address: 147 State: Not in Cache
Address: 147 State: M
Address: 147 State: Not in Cache
Address: 147 State: E
CPU2 Reads from Address: 323
Address: 323 State: M
Address: 323 State: Not in Cache
Address: 323 State: M
Address: 323 State: Not in Cache
CPU3 Reads from Address: 907
Address: 907 State: E
Address: 907 State: Not in Cache
Address: 907 State: M
Address: 907 State: S

=====================Simulation Loop #660=====================
CPU0 Reads from Address: 961
Address: 961 State: M
Address: 961 State: S
Address: 961 State: S
Address: 961 State: E
CPU1 Reads from Address: 124
Address: 124 State: S
Address: 124 State: M
Address: 124 State: S
Address: 124 State: M
Address: 124 State: M
CPU2 Writes to Address: 306
Address: 306 State: Not in Cache
Address: 306 State: S
Address: 306 State: M
Address: 306 State: M
CPU3 Reads from Address: 719
Address: 719 State: M
Address: 719 State: Not in Cache
Address: 719 State: Not in Cache
Address: 719 State: M

=====================Simulation Loop #661=====================
CPU0 Reads from Address: 957
Address: 957 State: S
Address: 957 State: Not in Cache
Address: 957 State: M
Address: 957 State: M
CPU1 Writes to Address: 27
Address: 27 State: Not in Cache
Address: 27 State: M
Address: 27 State: M
Address: 27 State: E
CPU2 Reads from Address: 581
Address: 581 State: Not in Cache
Address: 581 State: E
Address: 581 State: M
Address: 581 State: Not in Cache
CPU3 Reads from Address: 863
Address: 863 State: M
Address: 863 State: Not in Cache
Address: 863 State: Not in Cache
Address: 863 State: M

=====================Simulation Loop #662=====================
CPU0 Reads from Address: 158
Address: 158 State: E
Address: 158 State: E
Address: 158 State: Not in Cache
Address: 158 State: Not in Cache
Address: 158 State: Not in Cache
CPU1 Reads from Address: 455
Address: 455 State: S
Address: 455 State: Not in Cache
Address: 455 State: S
Address: 455 State: Not in Cache
Address: 455 State: M
CPU2 Reads from Address: 545
Address: 545 State: M
Address: 545 State: M
Address: 545 State: M
Address: 545 State: Not in Cache
CPU3 Writes to Address: 680
Address: 680 State: E
Address: 680 State: E
Address: 680 State: Not in Cache
Address: 680 State: M

=====================Simulation Loop #663=====================
CPU0 Writes to Address: 731
Address: 731 State: M
Address: 731 State: Not in Cache
Address: 731 State: Not in Cache
Address: 731 State: Not in Cache
CPU1 Writes to Address: 316
Address: 316 State: M
Address: 316 State: M
Address: 316 State: E
Address: 316 State: M
CPU2 Reads from Address: 441
Address: 441 State: E
Address: 441 State: Not in Cache
Address: 441 State: E
Address: 441 State: E
Address: 441 State: E
CPU3 Writes to Address: 345
Address: 345 State: Not in Cache
Address: 345 State: Not in Cache
Address: 345 State: M
Address: 345 State: M

=====================Simulation Loop #664=====================
CPU0 Reads from Address: 284
Address: 284 State: S
Address: 284 State: S
Address: 284 State: M
Address: 284 State: Not in Cache
Address: 284 State: Not in Cache
CPU1 Writes to Address: 786
Address: 786 State: E
Address: 786 State: M
Address: 786 State: Not in Cache
Address: 786 State: M
CPU2 Writes to Address: 105
Address: 105 State: Not in Cache
Address: 105 State: M
Address: 105 State: M
Address: 105 State: S
CPU3 Reads from Address: 842
Address: 842 State: Not in Cache
Address: 842 State: M
Address: 842 State: Not in Cache
Address: 842 State: M

=====================Simulation Loop #665=====================
CPU0 Reads from Address: 763
Address: 763 State: S
Address: 763 State: S
Address: 763 State: Not in Cache
Address: 763 State: Not in Cache
Address: 763 State: M
CPU1 Reads from Address: 569
Address: 569 State: S
Address: 569 State: Not in Cache
Address: 569 State: S
Address: 569 State: Not in Cache
Address: 569 State: M
CPU2 Writes to Address: 61
Address: 61 State: M
Address: 61 State: M
Address: 61 State: M
Address: 61 State: Not in Cache
CPU3 Writes to Address: 724
Address: 724 State: Not in Cache
Address: 724 State: M
Address: 724 State: M
Address: 724 State: M

=====================Simulation Loop #666=====================
CPU0 Reads from Address: 893
Address: 893 State: S
Address: 893 State: S
Address: 893 State: M
Address: 893 State: Not in Cache
Address: 893 State: Not in Cache
CPU1 Reads from Address: 613
Address: 613 State: Not in Cache
Address: 613 State: M
Address: 613 State: S
Address: 613 State: S
CPU2 Writes to Address: 764
Address: 764 State: M
Address: 764 State: S
Address: 764 State: M
Address: 764 State: M
CPU3 Writes to Address: 586
Address: 586 State: E
Address: 586 State: Not in Cache
Address: 586 State: E
Address: 586 State: M

=====================Simulation Loop #667=====================
CPU0 Reads from Address: 226
Address: 226 State: S
Address: 226 State: M
Address: 226 State: Not in Cache
Address: 226 State: Not in Cache
CPU1 Writes to Address: 7
Address: 7 State: M
Address: 7 State: M
Address: 7 State: Not in Cache
Address: 7 State: Not in Cache
CPU2 Reads from Address: 837
Address: 837 State: E
Address: 837 State: Not in Cache
Address: 837 State: M
Address: 837 State: Not in Cache
CPU3 Reads from Address: 604
Address: 604 State: M
Address: 604 State: Not in Cache
Address: 604 State: Not in Cache
Address: 604 State: M

=====================Simulation Loop #668=====================
CPU0 Writes to Address: 456
Address: 456 State: M
Address: 456 State: M
Address: 456 State: M
Address: 456 State: M
CPU1 Reads from Address: 700
Address: 700 State: E
Address: 700 State: Not in Cache
Address: 700 State: E
Address: 700 State: Not in Cache
Address: 700 State: Not in Cache
CPU2 Reads from Address: 7
Address: 7 State: S
Address: 7 State: M
Address: 7 State: M
Address: 7 State: S
Address: 7 State: Not in Cache
CPU3 Writes to Address: 358
Address: 358 State: Not in Cache
Address: 358 State: M
Address: 358 State: Not in Cache
Address: 358 State: M

=====================Simulation Loop #669=====================
CPU0 Writes to Address: 756
Address: 756 State: M
Address: 756 State: Not in Cache
Address: 756 State: M
Address: 756 State: Not in Cache
CPU1 Reads from Address: 758
Address: 758 State: S
Address: 758 State: M
Address: 758 State: Not in Cache
Address: 758 State: M
CPU2 Writes to Address: 203
Address: 203 State: Not in Cache
Address: 203 State: E
Address: 203 State: M
Address: 203 State: Not in Cache
CPU3 Writes to Address: 274
Address: 274 State: Not in Cache
Address: 274 State: E
Address: 274 State: Not in Cache
Address: 274 State: M

=====================Simulation Loop #670=====================
CPU0 Writes to Address: 401
Address: 401 State: M
Address: 401 State: Not in Cache
Address: 401 State: Not in Cache
Address: 401 State: Not in Cache
CPU1 Reads from Address: 107
Address: 107 State: S
Address: 107 State: M
Address: 107 State: S
Address: 107 State: Not in Cache
Address: 107 State: Not in Cache
CPU2 Reads from Address: 71
Address: 71 State: E
Address: 71 State: E
Address: 71 State: Not in Cache
Address: 71 State: E
Address: 71 State: Not in Cache
CPU3 Reads from Address: 0
Address: 0 State: Not in Cache
Address: 0 State: Not in Cache
Address: 0 State: Not in Cache
Address: 0 State: M

=====================Simulation Loop #671=====================
CPU0 Writes to Address: 211
Address: 211 State: M
Address: 211 State: M
Address: 211 State: Not in Cache
Address: 211 State: Not in Cache
CPU1 Reads from Address: 121
Address: 121 State: S
Address: 121 State: M
Address: 121 State: S
Address: 121 State: Not in Cache
Address: 121 State: Not in Cache
CPU2 Writes to Address: 76
Address: 76 State: E
Address: 76 State: Not in Cache
Address: 76 State: M
Address: 76 State: Not in Cache
CPU3 Writes to Address: 359
Address: 359 State: M
Address: 359 State: M
Address: 359 State: M
Address: 359 State: M

=====================Simulation Loop #672=====================
CPU0 Reads from Address: 734
Address: 734 State: M
Address: 734 State: S
Address: 734 State: M
Address: 734 State: M
CPU1 Writes to Address: 280
Address: 280 State: Not in Cache
Address: 280 State: M
Address: 280 State: Not in Cache
Address: 280 State: E
CPU2 Writes to Address: 865
Address: 865 State: M
Address: 865 State: M
Address: 865 State: M
Address: 865 State: S
CPU3 Writes to Address: 178
Address: 178 State: Not in Cache
Address: 178 State: M
Address: 178 State: Not in Cache
Address: 178 State: M

=====================Simulation Loop #673=====================
CPU0 Reads from Address: 838
Address: 838 State: M
Address: 838 State: M
Address: 838 State: M
Address: 838 State: M
CPU1 Reads from Address: 857
Address: 857 State: E
Address: 857 State: Not in Cache
Address: 857 State: E
Address: 857 State: Not in Cache
Address: 857 State: Not in Cache
CPU2 Writes to Address: 959
Address: 959 State: Not in Cache
Address: 959 State: Not in Cache
Address: 959 State: M
Address: 959 State: M
CPU3 Writes to Address: 1014
Address: 1014 State: M
Address: 1014 State: Not in Cache
Address: 1014 State: Not in Cache
Address: 1014 State: M

=====================Simulation Loop #674=====================
CPU0 Writes to Address: 611
Address: 611 State: M
Address: 611 State: Not in Cache
Address: 611 State: E
Address: 611 State: M
CPU1 Reads from Address: 513
Address: 513 State: Not in Cache
Address: 513 State: M
Address: 513 State: Not in Cache
Address: 513 State: Not in Cache
CPU2 Reads from Address: 284
Address: 284 State: S
Address: 284 State: S
Address: 284 State: M
Address: 284 State: S
Address: 284 State: Not in Cache
CPU3 Writes to Address: 150
Address: 150 State: Not in Cache
Address: 150 State: Not in Cache
Address: 150 State: M
Address: 150 State: M

=====================Simulation Loop #675=====================
CPU0 Reads from Address: 119
Address: 119 State: M
Address: 119 State: M
Address: 119 State: S
Address: 119 State: S
CPU1 Reads from Address: 3
Address: 3 State: S
Address: 3 State: M
Address: 3 State: S
Address: 3 State: Not in Cache
Address: 3 State: Not in Cache
CPU2 Reads from Address: 406
Address: 406 State: M
Address: 406 State: E
Address: 406 State: M
Address: 406 State: M
CPU3 Reads from Address: 762
Address: 762 State: Not in Cache
Address: 762 State: E
Address: 762 State: Not in Cache
Address: 762 State: M

=====================Simulation Loop #676=====================
CPU0 Writes to Address: 746
Address: 746 State: M
Address: 746 State: M
Address: 746 State: Not in Cache
Address: 746 State: Not in Cache
CPU1 Reads from Address: 366
Address: 366 State: Not in Cache
Address: 366 State: E
Address: 366 State: Not in Cache
Address: 366 State: Not in Cache
CPU2 Reads from Address: 1004
Address: 1004 State: M
Address: 1004 State: Not in Cache
Address: 1004 State: M
Address: 1004 State: M
CPU3 Reads from Address: 346
Address: 346 State: E
Address: 346 State: E
Address: 346 State: Not in Cache
Address: 346 State: E
Address: 346 State: E

=====================Simulation Loop #677=====================
CPU0 Writes to Address: 173
Address: 173 State: M
Address: 173 State: M
Address: 173 State: M
Address: 173 State: M
CPU1 Writes to Address: 689
Address: 689 State: Not in Cache
Address: 689 State: M
Address: 689 State: Not in Cache
Address: 689 State: Not in Cache
CPU2 Writes to Address: 120
Address: 120 State: E
Address: 120 State: M
Address: 120 State: M
Address: 120 State: S
CPU3 Reads from Address: 915
Address: 915 State: E
Address: 915 State: Not in Cache
Address: 915 State: Not in Cache
Address: 915 State: Not in Cache
Address: 915 State: E

=====================Simulation Loop #678=====================
CPU0 Writes to Address: 110
Address: 110 State: M
Address: 110 State: Not in Cache
Address: 110 State: Not in Cache
Address: 110 State: E
CPU1 Writes to Address: 848
Address: 848 State: Not in Cache
Address: 848 State: M
Address: 848 State: Not in Cache
Address: 848 State: Not in Cache
CPU2 Writes to Address: 56
Address: 56 State: Not in Cache
Address: 56 State: Not in Cache
Address: 56 State: M
Address: 56 State: M
CPU3 Writes to Address: 1019
Address: 1019 State: E
Address: 1019 State: M
Address: 1019 State: Not in Cache
Address: 1019 State: M

=====================Simulation Loop #679=====================
CPU0 Reads from Address: 786
Address: 786 State: E
Address: 786 State: M
Address: 786 State: Not in Cache
Address: 786 State: M
CPU1 Writes to Address: 457
Address: 457 State: Not in Cache
Address: 457 State: M
Address: 457 State: Not in Cache
Address: 457 State: M
CPU2 Reads from Address: 392
Address: 392 State: Not in Cache
Address: 392 State: M
Address: 392 State: M
Address: 392 State: M
CPU3 Reads from Address: 300
Address: 300 State: M
Address: 300 State: S
Address: 300 State: S
Address: 300 State: S

=====================Simulation Loop #680=====================
CPU0 Reads from Address: 462
Address: 462 State: E
Address: 462 State: E
Address: 462 State: Not in Cache
Address: 462 State: Not in Cache
Address: 462 State: Not in Cache
CPU1 Writes to Address: 719
Address: 719 State: M
Address: 719 State: M
Address: 719 State: Not in Cache
Address: 719 State: M
CPU2 Writes to Address: 225
Address: 225 State: Not in Cache
Address: 225 State: M
Address: 225 State: M
Address: 225 State: S
CPU3 Writes to Address: 843
Address: 843 State: S
Address: 843 State: Not in Cache
Address: 843 State: M
Address: 843 State: M

=====================Simulation Loop #681=====================
CPU0 Reads from Address: 358
Address: 358 State: S
Address: 358 State: S
Address: 358 State: M
Address: 358 State: Not in Cache
Address: 358 State: M
CPU1 Reads from Address: 752
Address: 752 State: S
Address: 752 State: S
Address: 752 State: S
Address: 752 State: M
Address: 752 State: Not in Cache
CPU2 Writes to Address: 993
Address: 993 State: M
Address: 993 State: M
Address: 993 State: M
Address: 993 State: Not in Cache
CPU3 Reads from Address: 668
Address: 668 State: E
Address: 668 State: Not in Cache
Address: 668 State: Not in Cache
Address: 668 State: Not in Cache
Address: 668 State: E

=====================Simulation Loop #682=====================
CPU0 Writes to Address: 289
Address: 289 State: M
Address: 289 State: Not in Cache
Address: 289 State: Not in Cache
Address: 289 State: Not in Cache
CPU1 Writes to Address: 142
Address: 142 State: M
Address: 142 State: M
Address: 142 State: Not in Cache
Address: 142 State: Not in Cache
CPU2 Reads from Address: 377
Address: 377 State: M
Address: 377 State: Not in Cache
Address: 377 State: M
Address: 377 State: S
CPU3 Writes to Address: 89
Address: 89 State: Not in Cache
Address: 89 State: E
Address: 89 State: Not in Cache
Address: 89 State: M

=====================Simulation Loop #683=====================
CPU0 Writes to Address: 305
Address: 305 State: M
Address: 305 State: Not in Cache
Address: 305 State: M
Address: 305 State: M
CPU1 Reads from Address: 408
Address: 408 State: S
Address: 408 State: M
Address: 408 State: S
Address: 408 State: Not in Cache
Address: 408 State: Not in Cache
CPU2 Writes to Address: 135
Address: 135 State: M
Address: 135 State: Not in Cache
Address: 135 State: M
Address: 135 State: M
CPU3 Writes to Address: 232
Address: 232 State: Not in Cache
Address: 232 State: M
Address: 232 State: Not in Cache
Address: 232 State: M

=====================Simulation Loop #684=====================
CPU0 Reads from Address: 42
Address: 42 State: E
Address: 42 State: E
Address: 42 State: Not in Cache
Address: 42 State: Not in Cache
Address: 42 State: Not in Cache
CPU1 Writes to Address: 569
Address: 569 State: Not in Cache
Address: 569 State: M
Address: 569 State: Not in Cache
Address: 569 State: M
CPU2 Reads from Address: 111
Address: 111 State: M
Address: 111 State: M
Address: 111 State: S
Address: 111 State: Not in Cache
CPU3 Writes to Address: 889
Address: 889 State: Not in Cache
Address: 889 State: Not in Cache
Address: 889 State: M
Address: 889 State: M

=====================Simulation Loop #685=====================
CPU0 Reads from Address: 520
Address: 520 State: M
Address: 520 State: Not in Cache
Address: 520 State: Not in Cache
Address: 520 State: S
CPU1 Writes to Address: 148
Address: 148 State: Not in Cache
Address: 148 State: M
Address: 148 State: Not in Cache
Address: 148 State: M
CPU2 Writes to Address: 689
Address: 689 State: Not in Cache
Address: 689 State: M
Address: 689 State: M
Address: 689 State: Not in Cache
CPU3 Writes to Address: 204
Address: 204 State: E
Address: 204 State: Not in Cache
Address: 204 State: E
Address: 204 State: M

=====================Simulation Loop #686=====================
CPU0 Reads from Address: 567
Address: 567 State: S
Address: 567 State: S
Address: 567 State: Not in Cache
Address: 567 State: M
Address: 567 State: M
CPU1 Writes to Address: 809
Address: 809 State: M
Address: 809 State: M
Address: 809 State: E
Address: 809 State: Not in Cache
CPU2 Reads from Address: 926
Address: 926 State: E
Address: 926 State: Not in Cache
Address: 926 State: E
Address: 926 State: Not in Cache
CPU3 Writes to Address: 680
Address: 680 State: E
Address: 680 State: E
Address: 680 State: Not in Cache
Address: 680 State: M

=====================Simulation Loop #687=====================
CPU0 Reads from Address: 530
Address: 530 State: E
Address: 530 State: M
Address: 530 State: E
Address: 530 State: Not in Cache
CPU1 Writes to Address: 866
Address: 866 State: E
Address: 866 State: M
Address: 866 State: Not in Cache
Address: 866 State: Not in Cache
CPU2 Reads from Address: 966
Address: 966 State: Not in Cache
Address: 966 State: Not in Cache
Address: 966 State: E
Address: 966 State: E
CPU3 Reads from Address: 266
Address: 266 State: Not in Cache
Address: 266 State: Not in Cache
Address: 266 State: M
Address: 266 State: M

=====================Simulation Loop #688=====================
CPU0 Reads from Address: 511
Address: 511 State: E
Address: 511 State: E
Address: 511 State: E
Address: 511 State: Not in Cache
Address: 511 State: Not in Cache
CPU1 Reads from Address: 901
Address: 901 State: M
Address: 901 State: M
Address: 901 State: S
Address: 901 State: M
CPU2 Writes to Address: 232
Address: 232 State: Not in Cache
Address: 232 State: M
Address: 232 State: M
Address: 232 State: M
CPU3 Reads from Address: 910
Address: 910 State: S
Address: 910 State: Not in Cache
Address: 910 State: Not in Cache
Address: 910 State: M

=====================Simulation Loop #689=====================
CPU0 Writes to Address: 615
Address: 615 State: M
Address: 615 State: Not in Cache
Address: 615 State: Not in Cache
Address: 615 State: M
CPU1 Reads from Address: 342
Address: 342 State: M
Address: 342 State: S
Address: 342 State: Not in Cache
Address: 342 State: M
CPU2 Writes to Address: 757
Address: 757 State: Not in Cache
Address: 757 State: M
Address: 757 State: M
Address: 757 State: S
CPU3 Reads from Address: 103
Address: 103 State: S
Address: 103 State: M
Address: 103 State: Not in Cache
Address: 103 State: M
Address: 103 State: S

=====================Simulation Loop #690=====================
CPU0 Reads from Address: 570
Address: 570 State: S
Address: 570 State: S
Address: 570 State: S
Address: 570 State: M
Address: 570 State: S
CPU1 Reads from Address: 488
Address: 488 State: E
Address: 488 State: Not in Cache
Address: 488 State: E
Address: 488 State: E
Address: 488 State: E
CPU2 Writes to Address: 969
Address: 969 State: E
Address: 969 State: S
Address: 969 State: M
Address: 969 State: Not in Cache
CPU3 Writes to Address: 272
Address: 272 State: Not in Cache
Address: 272 State: M
Address: 272 State: E
Address: 272 State: M

=====================Simulation Loop #691=====================
CPU0 Reads from Address: 853
Address: 853 State: M
Address: 853 State: S
Address: 853 State: Not in Cache
Address: 853 State: M
CPU1 Writes to Address: 798
Address: 798 State: E
Address: 798 State: M
Address: 798 State: Not in Cache
Address: 798 State: Not in Cache
CPU2 Reads from Address: 340
Address: 340 State: E
Address: 340 State: Not in Cache
Address: 340 State: E
Address: 340 State: E
CPU3 Reads from Address: 545
Address: 545 State: S
Address: 545 State: M
Address: 545 State: M
Address: 545 State: M
Address: 545 State: S

=====================Simulation Loop #692=====================
CPU0 Writes to Address: 960
Address: 960 State: M
Address: 960 State: Not in Cache
Address: 960 State: E
Address: 960 State: Not in Cache
CPU1 Reads from Address: 671
Address: 671 State: E
Address: 671 State: E
Address: 671 State: E
Address: 671 State: E
Address: 671 State: Not in Cache
CPU2 Reads from Address: 568
Address: 568 State: S
Address: 568 State: Not in Cache
Address: 568 State: Not in Cache
Address: 568 State: S
Address: 568 State: M
CPU3 Writes to Address: 147
Address: 147 State: Not in Cache
Address: 147 State: M
Address: 147 State: Not in Cache
Address: 147 State: M

=====================Simulation Loop #693=====================
CPU0 Writes to Address: 582
Address: 582 State: M
Address: 582 State: Not in Cache
Address: 582 State: Not in Cache
Address: 582 State: Not in Cache
CPU1 Reads from Address: 512
Address: 512 State: Not in Cache
Address: 512 State: M
Address: 512 State: Not in Cache
Address: 512 State: M
CPU2 Reads from Address: 143
Address: 143 State: S
Address: 143 State: Not in Cache
Address: 143 State: Not in Cache
Address: 143 State: S
Address: 143 State: M
CPU3 Reads from Address: 42
Address: 42 State: E
Address: 42 State: E
Address: 42 State: Not in Cache
Address: 42 State: Not in Cache
Address: 42 State: E

=====================Simulation Loop #694=====================
CPU0 Reads from Address: 1017
Address: 1017 State: S
Address: 1017 State: S
Address: 1017 State: Not in Cache
Address: 1017 State: Not in Cache
Address: 1017 State: M
CPU1 Reads from Address: 922
Address: 922 State: Not in Cache
Address: 922 State: M
Address: 922 State: M
Address: 922 State: M
CPU2 Writes to Address: 439
Address: 439 State: Not in Cache
Address: 439 State: Not in Cache
Address: 439 State: M
Address: 439 State: Not in Cache
CPU3 Reads from Address: 96
Address: 96 State: E
Address: 96 State: Not in Cache
Address: 96 State: E
Address: 96 State: Not in Cache
Address: 96 State: E

=====================Simulation Loop #695=====================
CPU0 Writes to Address: 761
Address: 761 State: M
Address: 761 State: Not in Cache
Address: 761 State: Not in Cache
Address: 761 State: Not in Cache
CPU1 Reads from Address: 328
Address: 328 State: Not in Cache
Address: 328 State: E
Address: 328 State: M
Address: 328 State: Not in Cache
CPU2 Writes to Address: 86
Address: 86 State: Not in Cache
Address: 86 State: E
Address: 86 State: M
Address: 86 State: Not in Cache
CPU3 Writes to Address: 548
Address: 548 State: Not in Cache
Address: 548 State: Not in Cache
Address: 548 State: E
Address: 548 State: M

=====================Simulation Loop #696=====================
CPU0 Reads from Address: 565
Address: 565 State: S
Address: 565 State: S
Address: 565 State: M
Address: 565 State: E
Address: 565 State: M
CPU1 Reads from Address: 371
Address: 371 State: E
Address: 371 State: E
Address: 371 State: E
Address: 371 State: Not in Cache
Address: 371 State: Not in Cache
CPU2 Reads from Address: 874
Address: 874 State: S
Address: 874 State: Not in Cache
Address: 874 State: Not in Cache
Address: 874 State: S
Address: 874 State: M
CPU3 Reads from Address: 643
Address: 643 State: S
Address: 643 State: M
Address: 643 State: Not in Cache
Address: 643 State: M
Address: 643 State: S

=====================Simulation Loop #697=====================
CPU0 Reads from Address: 20
Address: 20 State: E
Address: 20 State: Not in Cache
Address: 20 State: Not in Cache
Address: 20 State: E
CPU1 Writes to Address: 785
Address: 785 State: Not in Cache
Address: 785 State: M
Address: 785 State: M
Address: 785 State: S
CPU2 Reads from Address: 995
Address: 995 State: E
Address: 995 State: Not in Cache
Address: 995 State: Not in Cache
Address: 995 State: E
Address: 995 State: Not in Cache
CPU3 Reads from Address: 196
Address: 196 State: Not in Cache
Address: 196 State: Not in Cache
Address: 196 State: M
Address: 196 State: E

=====================Simulation Loop #698=====================
CPU0 Reads from Address: 924
Address: 924 State: E
Address: 924 State: E
Address: 924 State: Not in Cache
Address: 924 State: E
Address: 924 State: E
CPU1 Reads from Address: 53
Address: 53 State: S
Address: 53 State: Not in Cache
Address: 53 State: S
Address: 53 State: Not in Cache
Address: 53 State: M
CPU2 Writes to Address: 926
Address: 926 State: E
Address: 926 State: Not in Cache
Address: 926 State: M
Address: 926 State: Not in Cache
CPU3 Writes to Address: 302
Address: 302 State: M
Address: 302 State: Not in Cache
Address: 302 State: M
Address: 302 State: M

=====================Simulation Loop #699=====================
CPU0 Writes to Address: 1
Address: 1 State: M
Address: 1 State: Not in Cache
Address: 1 State: M
Address: 1 State: Not in Cache
CPU1 Reads from Address: 365
Address: 365 State: Not in Cache
Address: 365 State: E
Address: 365 State: Not in Cache
Address: 365 State: E
CPU2 Writes to Address: 914
Address: 914 State: Not in Cache
Address: 914 State: M
Address: 914 State: M
Address: 914 State: M
CPU3 Reads from Address: 560
Address: 560 State: E
Address: 560 State: E
Address: 560 State: Not in Cache
Address: 560 State: Not in Cache
Address: 560 State: E

=====================Simulation Loop #700=====================
CPU0 Writes to Address: 999
Address: 999 State: M
Address: 999 State: E
Address: 999 State: Not in Cache
Address: 999 State: Not in Cache
CPU1 Writes to Address: 751
Address: 751 State: Not in Cache
Address: 751 State: M
Address: 751 State: E
Address: 751 State: Not in Cache
CPU2 Reads from Address: 986
Address: 986 State: Not in Cache
Address: 986 State: Not in Cache
Address: 986 State: E
Address: 986 State: M
CPU3 Writes to Address: 240
Address: 240 State: E
Address: 240 State: Not in Cache
Address: 240 State: Not in Cache
Address: 240 State: M

=====================Simulation Loop #701=====================
CPU0 Reads from Address: 48
Address: 48 State: M
Address: 48 State: M
Address: 48 State: M
Address: 48 State: E
CPU1 Reads from Address: 554
Address: 554 State: M
Address: 554 State: M
Address: 554 State: S
Address: 554 State: Not in Cache
CPU2 Reads from Address: 776
Address: 776 State: S
Address: 776 State: M
Address: 776 State: Not in Cache
Address: 776 State: S
Address: 776 State: Not in Cache
CPU3 Reads from Address: 707
Address: 707 State: E
Address: 707 State: Not in Cache
Address: 707 State: E
Address: 707 State: Not in Cache
Address: 707 State: E

=====================Simulation Loop #702=====================
CPU0 Writes to Address: 245
Address: 245 State: M
Address: 245 State: Not in Cache
Address: 245 State: Not in Cache
Address: 245 State: M
CPU1 Writes to Address: 854
Address: 854 State: M
Address: 854 State: M
Address: 854 State: M
Address: 854 State: Not in Cache
CPU2 Reads from Address: 582
Address: 582 State: S
Address: 582 State: M
Address: 582 State: Not in Cache
Address: 582 State: S
Address: 582 State: Not in Cache
CPU3 Reads from Address: 191
Address: 191 State: S
Address: 191 State: Not in Cache
Address: 191 State: M
Address: 191 State: E
Address: 191 State: S

=====================Simulation Loop #703=====================
CPU0 Writes to Address: 8
Address: 8 State: M
Address: 8 State: Not in Cache
Address: 8 State: M
Address: 8 State: M
CPU1 Writes to Address: 120
Address: 120 State: E
Address: 120 State: M
Address: 120 State: M
Address: 120 State: S
CPU2 Writes to Address: 51
Address: 51 State: Not in Cache
Address: 51 State: S
Address: 51 State: M
Address: 51 State: M
CPU3 Reads from Address: 366
Address: 366 State: E
Address: 366 State: Not in Cache
Address: 366 State: E
Address: 366 State: Not in Cache
Address: 366 State: E

=====================Simulation Loop #704=====================
CPU0 Writes to Address: 413
Address: 413 State: M
Address: 413 State: Not in Cache
Address: 413 State: M
Address: 413 State: Not in Cache
CPU1 Reads from Address: 42
Address: 42 State: E
Address: 42 State: E
Address: 42 State: E
Address: 42 State: Not in Cache
Address: 42 State: E
CPU2 Writes to Address: 921
Address: 921 State: Not in Cache
Address: 921 State: Not in Cache
Address: 921 State: M
Address: 921 State: Not in Cache
CPU3 Writes to Address: 1021
Address: 1021 State: M
Address: 1021 State: Not in Cache
Address: 1021 State: E
Address: 1021 State: M

=====================Simulation Loop #705=====================
CPU0 Writes to Address: 104
Address: 104 State: M
Address: 104 State: E
Address: 104 State: Not in Cache
Address: 104 State: Not in Cache
CPU1 Reads from Address: 189
Address: 189 State: M
Address: 189 State: M
Address: 189 State: E
Address: 189 State: Not in Cache
CPU2 Writes to Address: 450
Address: 450 State: E
Address: 450 State: Not in Cache
Address: 450 State: M
Address: 450 State: Not in Cache
CPU3 Reads from Address: 786
Address: 786 State: E
Address: 786 State: M
Address: 786 State: Not in Cache
Address: 786 State: M

=====================Simulation Loop #706=====================
CPU0 Writes to Address: 226
Address: 226 State: M
Address: 226 State: M
Address: 226 State: Not in Cache
Address: 226 State: Not in Cache
CPU1 Reads from Address: 722
Address: 722 State: M
Address: 722 State: M
Address: 722 State: M
Address: 722 State: Not in Cache
CPU2 Writes to Address: 526
Address: 526 State: Not in Cache
Address: 526 State: M
Address: 526 State: M
Address: 526 State: Not in Cache
CPU3 Reads from Address: 665
Address: 665 State: M
Address: 665 State: E
Address: 665 State: Not in Cache
Address: 665 State: E

=====================Simulation Loop #707=====================
CPU0 Reads from Address: 480
Address: 480 State: M
Address: 480 State: Not in Cache
Address: 480 State: E
Address: 480 State: M
CPU1 Writes to Address: 884
Address: 884 State: M
Address: 884 State: M
Address: 884 State: Not in Cache
Address: 884 State: Not in Cache
CPU2 Writes to Address: 390
Address: 390 State: S
Address: 390 State: M
Address: 390 State: M
Address: 390 State: M
CPU3 Reads from Address: 1021
Address: 1021 State: M
Address: 1021 State: Not in Cache
Address: 1021 State: E
Address: 1021 State: M

=====================Simulation Loop #708=====================
CPU0 Writes to Address: 457
Address: 457 State: M
Address: 457 State: M
Address: 457 State: Not in Cache
Address: 457 State: M
CPU1 Writes to Address: 708
Address: 708 State: Not in Cache
Address: 708 State: M
Address: 708 State: M
Address: 708 State: Not in Cache
CPU2 Reads from Address: 990
Address: 990 State: Not in Cache
Address: 990 State: Not in Cache
Address: 990 State: M
Address: 990 State: Not in Cache
CPU3 Writes to Address: 327
Address: 327 State: Not in Cache
Address: 327 State: E
Address: 327 State: M
Address: 327 State: M

=====================Simulation Loop #709=====================
CPU0 Reads from Address: 297
Address: 297 State: E
Address: 297 State: Not in Cache
Address: 297 State: M
Address: 297 State: M
CPU1 Reads from Address: 652
Address: 652 State: Not in Cache
Address: 652 State: E
Address: 652 State: E
Address: 652 State: Not in Cache
CPU2 Writes to Address: 51
Address: 51 State: Not in Cache
Address: 51 State: S
Address: 51 State: M
Address: 51 State: M
CPU3 Writes to Address: 788
Address: 788 State: Not in Cache
Address: 788 State: Not in Cache
Address: 788 State: M
Address: 788 State: M

=====================Simulation Loop #710=====================
CPU0 Reads from Address: 644
Address: 644 State: E
Address: 644 State: Not in Cache
Address: 644 State: E
Address: 644 State: Not in Cache
CPU1 Writes to Address: 203
Address: 203 State: Not in Cache
Address: 203 State: M
Address: 203 State: M
Address: 203 State: Not in Cache
CPU2 Reads from Address: 680
Address: 680 State: S
Address: 680 State: E
Address: 680 State: E
Address: 680 State: S
Address: 680 State: M
CPU3 Reads from Address: 34
Address: 34 State: M
Address: 34 State: Not in Cache
Address: 34 State: M
Address: 34 State: M

=====================Simulation Loop #711=====================
CPU0 Writes to Address: 433
Address: 433 State: M
Address: 433 State: M
Address: 433 State: Not in Cache
Address: 433 State: Not in Cache
CPU1 Reads from Address: 905
Address: 905 State: E
Address: 905 State: Not in Cache
Address: 905 State: E
Address: 905 State: E
Address: 905 State: Not in Cache
CPU2 Writes to Address: 792
Address: 792 State: Not in Cache
Address: 792 State: E
Address: 792 State: M
Address: 792 State: Not in Cache
CPU3 Reads from Address: 508
Address: 508 State: M
Address: 508 State: Not in Cache
Address: 508 State: Not in Cache
Address: 508 State: S

=====================Simulation Loop #712=====================
CPU0 Writes to Address: 94
Address: 94 State: M
Address: 94 State: M
Address: 94 State: Not in Cache
Address: 94 State: S
CPU1 Reads from Address: 473
Address: 473 State: S
Address: 473 State: Not in Cache
Address: 473 State: S
Address: 473 State: E
Address: 473 State: M
CPU2 Writes to Address: 616
Address: 616 State: Not in Cache
Address: 616 State: M
Address: 616 State: M
Address: 616 State: S
CPU3 Reads from Address: 629
Address: 629 State: S
Address: 629 State: E
Address: 629 State: M
Address: 629 State: S
Address: 629 State: S

=====================Simulation Loop #713=====================
CPU0 Writes to Address: 700
Address: 700 State: M
Address: 700 State: E
Address: 700 State: Not in Cache
Address: 700 State: Not in Cache
CPU1 Writes to Address: 255
Address: 255 State: Not in Cache
Address: 255 State: M
Address: 255 State: Not in Cache
Address: 255 State: Not in Cache
CPU2 Writes to Address: 81
Address: 81 State: S
Address: 81 State: Not in Cache
Address: 81 State: M
Address: 81 State: M
CPU3 Reads from Address: 404
Address: 404 State: S
Address: 404 State: S
Address: 404 State: M
Address: 404 State: Not in Cache
Address: 404 State: S

=====================Simulation Loop #714=====================
CPU0 Writes to Address: 922
Address: 922 State: M
Address: 922 State: M
Address: 922 State: M
Address: 922 State: M
CPU1 Writes to Address: 114
Address: 114 State: M
Address: 114 State: M
Address: 114 State: Not in Cache
Address: 114 State: Not in Cache
CPU2 Writes to Address: 692
Address: 692 State: S
Address: 692 State: Not in Cache
Address: 692 State: M
Address: 692 State: M
CPU3 Writes to Address: 66
Address: 66 State: M
Address: 66 State: Not in Cache
Address: 66 State: Not in Cache
Address: 66 State: M

=====================Simulation Loop #715=====================
CPU0 Writes to Address: 142
Address: 142 State: M
Address: 142 State: M
Address: 142 State: Not in Cache
Address: 142 State: Not in Cache
CPU1 Reads from Address: 288
Address: 288 State: E
Address: 288 State: M
Address: 288 State: M
Address: 288 State: M
CPU2 Reads from Address: 500
Address: 500 State: S
Address: 500 State: E
Address: 500 State: M
Address: 500 State: S
Address: 500 State: E
CPU3 Reads from Address: 212
Address: 212 State: S
Address: 212 State: M
Address: 212 State: Not in Cache
Address: 212 State: S
Address: 212 State: S

=====================Simulation Loop #716=====================
CPU0 Reads from Address: 132
Address: 132 State: S
Address: 132 State: S
Address: 132 State: Not in Cache
Address: 132 State: M
Address: 132 State: M
CPU1 Writes to Address: 228
Address: 228 State: M
Address: 228 State: M
Address: 228 State: S
Address: 228 State: Not in Cache
CPU2 Reads from Address: 826
Address: 826 State: S
Address: 826 State: M
Address: 826 State: Not in Cache
Address: 826 State: S
Address: 826 State: M
CPU3 Reads from Address: 176
Address: 176 State: E
Address: 176 State: E
Address: 176 State: Not in Cache
Address: 176 State: Not in Cache
Address: 176 State: E

=====================Simulation Loop #717=====================
CPU0 Writes to Address: 978
Address: 978 State: M
Address: 978 State: E
Address: 978 State: Not in Cache
Address: 978 State: E
CPU1 Writes to Address: 213
Address: 213 State: Not in Cache
Address: 213 State: M
Address: 213 State: E
Address: 213 State: Not in Cache
CPU2 Reads from Address: 715
Address: 715 State: S
Address: 715 State: M
Address: 715 State: Not in Cache
Address: 715 State: S
Address: 715 State: Not in Cache
CPU3 Reads from Address: 58
Address: 58 State: Not in Cache
Address: 58 State: Not in Cache
Address: 58 State: M
Address: 58 State: E

=====================Simulation Loop #718=====================
CPU0 Reads from Address: 493
Address: 493 State: S
Address: 493 State: S
Address: 493 State: M
Address: 493 State: Not in Cache
Address: 493 State: Not in Cache
CPU1 Writes to Address: 652
Address: 652 State: Not in Cache
Address: 652 State: M
Address: 652 State: E
Address: 652 State: Not in Cache
CPU2 Writes to Address: 569
Address: 569 State: Not in Cache
Address: 569 State: M
Address: 569 State: M
Address: 569 State: M
CPU3 Reads from Address: 678
Address: 678 State: Not in Cache
Address: 678 State: Not in Cache
Address: 678 State: M
Address: 678 State: E

=====================Simulation Loop #719=====================
CPU0 Reads from Address: 859
Address: 859 State: S
Address: 859 State: S
Address: 859 State: M
Address: 859 State: M
Address: 859 State: Not in Cache
CPU1 Writes to Address: 882
Address: 882 State: Not in Cache
Address: 882 State: M
Address: 882 State: E
Address: 882 State: Not in Cache
CPU2 Writes to Address: 231
Address: 231 State: M
Address: 231 State: Not in Cache
Address: 231 State: M
Address: 231 State: E
CPU3 Reads from Address: 23
Address: 23 State: Not in Cache
Address: 23 State: M
Address: 23 State: M
Address: 23 State: S

=====================Simulation Loop #720=====================
CPU0 Writes to Address: 733
Address: 733 State: M
Address: 733 State: Not in Cache
Address: 733 State: Not in Cache
Address: 733 State: M
CPU1 Writes to Address: 928
Address: 928 State: M
Address: 928 State: M
Address: 928 State: Not in Cache
Address: 928 State: Not in Cache
CPU2 Reads from Address: 213
Address: 213 State: Not in Cache
Address: 213 State: M
Address: 213 State: E
Address: 213 State: Not in Cache
CPU3 Reads from Address: 313
Address: 313 State: E
Address: 313 State: Not in Cache
Address: 313 State: Not in Cache
Address: 313 State: Not in Cache
Address: 313 State: E

=====================Simulation Loop #721=====================
CPU0 Writes to Address: 459
Address: 459 State: M
Address: 459 State: Not in Cache
Address: 459 State: M
Address: 459 State: M
CPU1 Writes to Address: 733
Address: 733 State: M
Address: 733 State: M
Address: 733 State: Not in Cache
Address: 733 State: M
CPU2 Writes to Address: 514
Address: 514 State: Not in Cache
Address: 514 State: E
Address: 514 State: M
Address: 514 State: M
CPU3 Writes to Address: 726
Address: 726 State: M
Address: 726 State: E
Address: 726 State: S
Address: 726 State: M

=====================Simulation Loop #722=====================
CPU0 Writes to Address: 459
Address: 459 State: M
Address: 459 State: Not in Cache
Address: 459 State: M
Address: 459 State: M
CPU1 Reads from Address: 404
Address: 404 State: S
Address: 404 State: M
Address: 404 State: Not in Cache
Address: 404 State: S
CPU2 Writes to Address: 629
Address: 629 State: E
Address: 629 State: M
Address: 629 State: M
Address: 629 State: S
CPU3 Reads from Address: 251
Address: 251 State: E
Address: 251 State: E
Address: 251 State: Not in Cache
Address: 251 State: Not in Cache
Address: 251 State: E

=====================Simulation Loop #723=====================
CPU0 Reads from Address: 582
Address: 582 State: M
Address: 582 State: Not in Cache
Address: 582 State: S
Address: 582 State: Not in Cache
CPU1 Writes to Address: 75
Address: 75 State: M
Address: 75 State: M
Address: 75 State: Not in Cache
Address: 75 State: M
CPU2 Reads from Address: 990
Address: 990 State: Not in Cache
Address: 990 State: Not in Cache
Address: 990 State: M
Address: 990 State: Not in Cache
CPU3 Writes to Address: 386
Address: 386 State: Not in Cache
Address: 386 State: Not in Cache
Address: 386 State: M
Address: 386 State: M

=====================Simulation Loop #724=====================
CPU0 Reads from Address: 541
Address: 541 State: E
Address: 541 State: E
Address: 541 State: E
Address: 541 State: Not in Cache
Address: 541 State: Not in Cache
CPU1 Writes to Address: 231
Address: 231 State: M
Address: 231 State: M
Address: 231 State: M
Address: 231 State: E
CPU2 Reads from Address: 658
Address: 658 State: M
Address: 658 State: M
Address: 658 State: M
Address: 658 State: S
CPU3 Reads from Address: 751
Address: 751 State: S
Address: 751 State: Not in Cache
Address: 751 State: M
Address: 751 State: E
Address: 751 State: S

=====================Simulation Loop #725=====================
CPU0 Writes to Address: 723
Address: 723 State: M
Address: 723 State: Not in Cache
Address: 723 State: Not in Cache
Address: 723 State: Not in Cache
CPU1 Reads from Address: 267
Address: 267 State: Not in Cache
Address: 267 State: M
Address: 267 State: Not in Cache
Address: 267 State: M
CPU2 Reads from Address: 464
Address: 464 State: E
Address: 464 State: Not in Cache
Address: 464 State: Not in Cache
Address: 464 State: E
Address: 464 State: Not in Cache
CPU3 Reads from Address: 784
Address: 784 State: S
Address: 784 State: M
Address: 784 State: Not in Cache
Address: 784 State: M
Address: 784 State: S

=====================Simulation Loop #726=====================
CPU0 Reads from Address: 855
Address: 855 State: M
Address: 855 State: Not in Cache
Address: 855 State: M
Address: 855 State: S
CPU1 Writes to Address: 224
Address: 224 State: Not in Cache
Address: 224 State: M
Address: 224 State: Not in Cache
Address: 224 State: M
CPU2 Writes to Address: 591
Address: 591 State: M
Address: 591 State: S
Address: 591 State: M
Address: 591 State: Not in Cache
CPU3 Writes to Address: 769
Address: 769 State: Not in Cache
Address: 769 State: Not in Cache
Address: 769 State: S
Address: 769 State: M

=====================Simulation Loop #727=====================
CPU0 Reads from Address: 616
Address: 616 State: S
Address: 616 State: S
Address: 616 State: M
Address: 616 State: M
Address: 616 State: S
CPU1 Reads from Address: 363
Address: 363 State: S
Address: 363 State: Not in Cache
Address: 363 State: S
Address: 363 State: M
Address: 363 State: Not in Cache
CPU2 Writes to Address: 34
Address: 34 State: M
Address: 34 State: Not in Cache
Address: 34 State: M
Address: 34 State: M
CPU3 Reads from Address: 361
Address: 361 State: E
Address: 361 State: Not in Cache
Address: 361 State: Not in Cache
Address: 361 State: E
Address: 361 State: E

=====================Simulation Loop #728=====================
CPU0 Writes to Address: 224
Address: 224 State: M
Address: 224 State: M
Address: 224 State: Not in Cache
Address: 224 State: M
CPU1 Reads from Address: 862
Address: 862 State: S
Address: 862 State: Not in Cache
Address: 862 State: S
Address: 862 State: M
Address: 862 State: Not in Cache
CPU2 Reads from Address: 539
Address: 539 State: E
Address: 539 State: M
Address: 539 State: E
Address: 539 State: Not in Cache
CPU3 Writes to Address: 739
Address: 739 State: S
Address: 739 State: M
Address: 739 State: Not in Cache
Address: 739 State: M

=====================Simulation Loop #729=====================
CPU0 Reads from Address: 147
Address: 147 State: S
Address: 147 State: S
Address: 147 State: M
Address: 147 State: Not in Cache
Address: 147 State: M
CPU1 Reads from Address: 301
Address: 301 State: S
Address: 301 State: Not in Cache
Address: 301 State: S
Address: 301 State: M
Address: 301 State: Not in Cache
CPU2 Writes to Address: 905
Address: 905 State: Not in Cache
Address: 905 State: E
Address: 905 State: M
Address: 905 State: Not in Cache
CPU3 Writes to Address: 368
Address: 368 State: M
Address: 368 State: Not in Cache
Address: 368 State: Not in Cache
Address: 368 State: M

=====================Simulation Loop #730=====================
CPU0 Writes to Address: 120
Address: 120 State: M
Address: 120 State: M
Address: 120 State: M
Address: 120 State: S
CPU1 Writes to Address: 790
Address: 790 State: E
Address: 790 State: M
Address: 790 State: Not in Cache
Address: 790 State: E
CPU2 Reads from Address: 580
Address: 580 State: E
Address: 580 State: Not in Cache
Address: 580 State: Not in Cache
Address: 580 State: E
Address: 580 State: Not in Cache
CPU3 Writes to Address: 73
Address: 73 State: E
Address: 73 State: M
Address: 73 State: Not in Cache
Address: 73 State: M

=====================Simulation Loop #731=====================
CPU0 Reads from Address: 368
Address: 368 State: M
Address: 368 State: Not in Cache
Address: 368 State: Not in Cache
Address: 368 State: M
CPU1 Writes to Address: 408
Address: 408 State: M
Address: 408 State: M
Address: 408 State: Not in Cache
Address: 408 State: Not in Cache
CPU2 Writes to Address: 579
Address: 579 State: Not in Cache
Address: 579 State: Not in Cache
Address: 579 State: M
Address: 579 State: Not in Cache
CPU3 Writes to Address: 398
Address: 398 State: Not in Cache
Address: 398 State: Not in Cache
Address: 398 State: Not in Cache
Address: 398 State: M

=====================Simulation Loop #732=====================
CPU0 Writes to Address: 97
Address: 97 State: M
Address: 97 State: E
Address: 97 State: E
Address: 97 State: E
CPU1 Writes to Address: 333
Address: 333 State: Not in Cache
Address: 333 State: M
Address: 333 State: M
Address: 333 State: M
CPU2 Reads from Address: 833
Address: 833 State: S
Address: 833 State: S
Address: 833 State: S
Address: 833 State: M
CPU3 Reads from Address: 274
Address: 274 State: Not in Cache
Address: 274 State: E
Address: 274 State: Not in Cache
Address: 274 State: M

=====================Simulation Loop #733=====================
CPU0 Reads from Address: 969
Address: 969 State: E
Address: 969 State: S
Address: 969 State: M
Address: 969 State: Not in Cache
CPU1 Writes to Address: 312
Address: 312 State: Not in Cache
Address: 312 State: M
Address: 312 State: Not in Cache
Address: 312 State: M
CPU2 Reads from Address: 109
Address: 109 State: Not in Cache
Address: 109 State: Not in Cache
Address: 109 State: M
Address: 109 State: E
CPU3 Reads from Address: 193
Address: 193 State: E
Address: 193 State: Not in Cache
Address: 193 State: E
Address: 193 State: M

=====================Simulation Loop #734=====================
CPU0 Writes to Address: 788
Address: 788 State: M
Address: 788 State: Not in Cache
Address: 788 State: M
Address: 788 State: M
CPU1 Writes to Address: 436
Address: 436 State: Not in Cache
Address: 436 State: M
Address: 436 State: Not in Cache
Address: 436 State: Not in Cache
CPU2 Writes to Address: 932
Address: 932 State: M
Address: 932 State: Not in Cache
Address: 932 State: M
Address: 932 State: Not in Cache
CPU3 Writes to Address: 844
Address: 844 State: Not in Cache
Address: 844 State: Not in Cache
Address: 844 State: Not in Cache
Address: 844 State: M

=====================Simulation Loop #735=====================
CPU0 Reads from Address: 536
Address: 536 State: S
Address: 536 State: S
Address: 536 State: E
Address: 536 State: M
Address: 536 State: Not in Cache
CPU1 Reads from Address: 41
Address: 41 State: E
Address: 41 State: E
Address: 41 State: E
Address: 41 State: E
Address: 41 State: Not in Cache
CPU2 Writes to Address: 744
Address: 744 State: Not in Cache
Address: 744 State: Not in Cache
Address: 744 State: M
Address: 744 State: Not in Cache
CPU3 Writes to Address: 823
Address: 823 State: E
Address: 823 State: E
Address: 823 State: E
Address: 823 State: M

=====================Simulation Loop #736=====================
CPU0 Writes to Address: 114
Address: 114 State: M
Address: 114 State: M
Address: 114 State: Not in Cache
Address: 114 State: Not in Cache
CPU1 Reads from Address: 182
Address: 182 State: E
Address: 182 State: Not in Cache
Address: 182 State: E
Address: 182 State: Not in Cache
Address: 182 State: Not in Cache
CPU2 Reads from Address: 740
Address: 740 State: E
Address: 740 State: Not in Cache
Address: 740 State: Not in Cache
Address: 740 State: E
Address: 740 State: Not in Cache
CPU3 Writes to Address: 913
Address: 913 State: M
Address: 913 State: M
Address: 913 State: S
Address: 913 State: M

=====================Simulation Loop #737=====================
CPU0 Reads from Address: 1001
Address: 1001 State: M
Address: 1001 State: Not in Cache
Address: 1001 State: Not in Cache
Address: 1001 State: M
CPU1 Writes to Address: 885
Address: 885 State: M
Address: 885 State: M
Address: 885 State: Not in Cache
Address: 885 State: M
CPU2 Reads from Address: 935
Address: 935 State: M
Address: 935 State: Not in Cache
Address: 935 State: M
Address: 935 State: M
CPU3 Writes to Address: 246
Address: 246 State: Not in Cache
Address: 246 State: Not in Cache
Address: 246 State: Not in Cache
Address: 246 State: M

=====================Simulation Loop #738=====================
CPU0 Reads from Address: 632
Address: 632 State: S
Address: 632 State: S
Address: 632 State: M
Address: 632 State: Not in Cache
Address: 632 State: M
CPU1 Writes to Address: 626
Address: 626 State: M
Address: 626 State: M
Address: 626 State: Not in Cache
Address: 626 State: Not in Cache
CPU2 Writes to Address: 301
Address: 301 State: Not in Cache
Address: 301 State: S
Address: 301 State: M
Address: 301 State: Not in Cache
CPU3 Writes to Address: 24
Address: 24 State: Not in Cache
Address: 24 State: M
Address: 24 State: Not in Cache
Address: 24 State: M

=====================Simulation Loop #739=====================
CPU0 Writes to Address: 205
Address: 205 State: M
Address: 205 State: M
Address: 205 State: Not in Cache
Address: 205 State: M
CPU1 Reads from Address: 399
Address: 399 State: M
Address: 399 State: M
Address: 399 State: E
Address: 399 State: M
CPU2 Reads from Address: 1005
Address: 1005 State: Not in Cache
Address: 1005 State: Not in Cache
Address: 1005 State: S
Address: 1005 State: M
CPU3 Writes to Address: 71
Address: 71 State: E
Address: 71 State: Not in Cache
Address: 71 State: E
Address: 71 State: M

=====================Simulation Loop #740=====================
CPU0 Reads from Address: 1002
Address: 1002 State: M
Address: 1002 State: M
Address: 1002 State: S
Address: 1002 State: Not in Cache
CPU1 Writes to Address: 537
Address: 537 State: M
Address: 537 State: M
Address: 537 State: Not in Cache
Address: 537 State: Not in Cache
CPU2 Writes to Address: 996
Address: 996 State: Not in Cache
Address: 996 State: M
Address: 996 State: M
Address: 996 State: Not in Cache
CPU3 Writes to Address: 278
Address: 278 State: S
Address: 278 State: M
Address: 278 State: M
Address: 278 State: M

=====================Simulation Loop #741=====================
CPU0 Writes to Address: 743
Address: 743 State: M
Address: 743 State: Not in Cache
Address: 743 State: Not in Cache
Address: 743 State: Not in Cache
CPU1 Writes to Address: 451
Address: 451 State: S
Address: 451 State: M
Address: 451 State: M
Address: 451 State: E
CPU2 Writes to Address: 621
Address: 621 State: Not in Cache
Address: 621 State: Not in Cache
Address: 621 State: M
Address: 621 State: E
CPU3 Writes to Address: 1017
Address: 1017 State: S
Address: 1017 State: Not in Cache
Address: 1017 State: Not in Cache
Address: 1017 State: M

=====================Simulation Loop #742=====================
CPU0 Writes to Address: 26
Address: 26 State: M
Address: 26 State: M
Address: 26 State: S
Address: 26 State: Not in Cache
CPU1 Writes to Address: 630
Address: 630 State: Not in Cache
Address: 630 State: M
Address: 630 State: E
Address: 630 State: E
CPU2 Writes to Address: 601
Address: 601 State: Not in Cache
Address: 601 State: E
Address: 601 State: M
Address: 601 State: E
CPU3 Reads from Address: 475
Address: 475 State: S
Address: 475 State: M
Address: 475 State: Not in Cache
Address: 475 State: S
Address: 475 State: S

=====================Simulation Loop #743=====================
CPU0 Writes to Address: 293
Address: 293 State: M
Address: 293 State: Not in Cache
Address: 293 State: M
Address: 293 State: Not in Cache
CPU1 Writes to Address: 800
Address: 800 State: M
Address: 800 State: M
Address: 800 State: M
Address: 800 State: Not in Cache
CPU2 Writes to Address: 770
Address: 770 State: Not in Cache
Address: 770 State: Not in Cache
Address: 770 State: M
Address: 770 State: M
CPU3 Reads from Address: 318
Address: 318 State: S
Address: 318 State: Not in Cache
Address: 318 State: Not in Cache
Address: 318 State: M
Address: 318 State: S

=====================Simulation Loop #744=====================
CPU0 Writes to Address: 650
Address: 650 State: M
Address: 650 State: Not in Cache
Address: 650 State: M
Address: 650 State: M
CPU1 Reads from Address: 458
Address: 458 State: Not in Cache
Address: 458 State: M
Address: 458 State: Not in Cache
Address: 458 State: Not in Cache
CPU2 Writes to Address: 656
Address: 656 State: Not in Cache
Address: 656 State: Not in Cache
Address: 656 State: M
Address: 656 State: Not in Cache
CPU3 Reads from Address: 197
Address: 197 State: E
Address: 197 State: Not in Cache
Address: 197 State: Not in Cache
Address: 197 State: E
Address: 197 State: E

=====================Simulation Loop #745=====================
CPU0 Writes to Address: 989
Address: 989 State: M
Address: 989 State: Not in Cache
Address: 989 State: M
Address: 989 State: Not in Cache
CPU1 Reads from Address: 897
Address: 897 State: Not in Cache
Address: 897 State: S
Address: 897 State: E
Address: 897 State: M
CPU2 Reads from Address: 165
Address: 165 State: S
Address: 165 State: S
Address: 165 State: M
Address: 165 State: M
CPU3 Reads from Address: 451
Address: 451 State: S
Address: 451 State: M
Address: 451 State: M
Address: 451 State: E

=====================Simulation Loop #746=====================
CPU0 Writes to Address: 333
Address: 333 State: M
Address: 333 State: M
Address: 333 State: M
Address: 333 State: M
CPU1 Writes to Address: 112
Address: 112 State: Not in Cache
Address: 112 State: M
Address: 112 State: M
Address: 112 State: S
CPU2 Writes to Address: 837
Address: 837 State: E
Address: 837 State: Not in Cache
Address: 837 State: M
Address: 837 State: Not in Cache
CPU3 Reads from Address: 664
Address: 664 State: S
Address: 664 State: S
Address: 664 State: M
Address: 664 State: M
Address: 664 State: S

=====================Simulation Loop #747=====================
CPU0 Reads from Address: 1018
Address: 1018 State: M
Address: 1018 State: Not in Cache
Address: 1018 State: Not in Cache
Address: 1018 State: Not in Cache
CPU1 Reads from Address: 856
Address: 856 State: M
Address: 856 State: M
Address: 856 State: M
Address: 856 State: Not in Cache
CPU2 Writes to Address: 248
Address: 248 State: E
Address: 248 State: Not in Cache
Address: 248 State: M
Address: 248 State: Not in Cache
CPU3 Reads from Address: 197
Address: 197 State: Not in Cache
Address: 197 State: Not in Cache
Address: 197 State: E
Address: 197 State: E

=====================Simulation Loop #748=====================
CPU0 Reads from Address: 216
Address: 216 State: E
Address: 216 State: E
Address: 216 State: Not in Cache
Address: 216 State: Not in Cache
Address: 216 State: Not in Cache
CPU1 Writes to Address: 277
Address: 277 State: M
Address: 277 State: M
Address: 277 State: M
Address: 277 State: S
CPU2 Writes to Address: 660
Address: 660 State: E
Address: 660 State: M
Address: 660 State: M
Address: 660 State: Not in Cache
CPU3 Reads from Address: 58
Address: 58 State: Not in Cache
Address: 58 State: Not in Cache
Address: 58 State: M
Address: 58 State: E

=====================Simulation Loop #749=====================
CPU0 Reads from Address: 972
Address: 972 State: E
Address: 972 State: Not in Cache
Address: 972 State: E
Address: 972 State: Not in Cache
CPU1 Writes to Address: 951
Address: 951 State: E
Address: 951 State: M
Address: 951 State: Not in Cache
Address: 951 State: Not in Cache
CPU2 Writes to Address: 1012
Address: 1012 State: S
Address: 1012 State: M
Address: 1012 State: M
Address: 1012 State: Not in Cache
CPU3 Reads from Address: 158
Address: 158 State: E
Address: 158 State: E
Address: 158 State: Not in Cache
Address: 158 State: Not in Cache
Address: 158 State: E

=====================Simulation Loop #750=====================
CPU0 Writes to Address: 42
Address: 42 State: M
Address: 42 State: E
Address: 42 State: Not in Cache
Address: 42 State: E
CPU1 Reads from Address: 243
Address: 243 State: S
Address: 243 State: Not in Cache
Address: 243 State: S
Address: 243 State: M
Address: 243 State: Not in Cache
CPU2 Reads from Address: 212
Address: 212 State: M
Address: 212 State: Not in Cache
Address: 212 State: S
Address: 212 State: S
CPU3 Reads from Address: 243
Address: 243 State: S
Address: 243 State: Not in Cache
Address: 243 State: S
Address: 243 State: M
Address: 243 State: S

=====================Simulation Loop #751=====================
CPU0 Writes to Address: 111
Address: 111 State: M
Address: 111 State: M
Address: 111 State: S
Address: 111 State: Not in Cache
CPU1 Writes to Address: 586
Address: 586 State: E
Address: 586 State: M
Address: 586 State: E
Address: 586 State: M
CPU2 Reads from Address: 963
Address: 963 State: Not in Cache
Address: 963 State: Not in Cache
Address: 963 State: S
Address: 963 State: M
CPU3 Reads from Address: 868
Address: 868 State: Not in Cache
Address: 868 State: E
Address: 868 State: Not in Cache
Address: 868 State: M

=====================Simulation Loop #752=====================
CPU0 Writes to Address: 758
Address: 758 State: M
Address: 758 State: M
Address: 758 State: Not in Cache
Address: 758 State: M
CPU1 Reads from Address: 267
Address: 267 State: Not in Cache
Address: 267 State: M
Address: 267 State: Not in Cache
Address: 267 State: M
CPU2 Writes to Address: 616
Address: 616 State: S
Address: 616 State: M
Address: 616 State: M
Address: 616 State: S
CPU3 Reads from Address: 745
Address: 745 State: E
Address: 745 State: Not in Cache
Address: 745 State: E
Address: 745 State: Not in Cache
Address: 745 State: E

=====================Simulation Loop #753=====================
CPU0 Reads from Address: 529
Address: 529 State: S
Address: 529 State: S
Address: 529 State: Not in Cache
Address: 529 State: Not in Cache
Address: 529 State: M
CPU1 Reads from Address: 132
Address: 132 State: S
Address: 132 State: S
Address: 132 State: S
Address: 132 State: M
Address: 132 State: M
CPU2 Writes to Address: 6
Address: 6 State: M
Address: 6 State: E
Address: 6 State: M
Address: 6 State: M
CPU3 Writes to Address: 484
Address: 484 State: E
Address: 484 State: Not in Cache
Address: 484 State: Not in Cache
Address: 484 State: M

=====================Simulation Loop #754=====================
CPU0 Writes to Address: 656
Address: 656 State: M
Address: 656 State: Not in Cache
Address: 656 State: M
Address: 656 State: Not in Cache
CPU1 Writes to Address: 333
Address: 333 State: M
Address: 333 State: M
Address: 333 State: M
Address: 333 State: M
CPU2 Writes to Address: 181
Address: 181 State: M
Address: 181 State: M
Address: 181 State: M
Address: 181 State: Not in Cache
CPU3 Reads from Address: 194
Address: 194 State: S
Address: 194 State: E
Address: 194 State: M
Address: 194 State: E
Address: 194 State: S

=====================Simulation Loop #755=====================
CPU0 Reads from Address: 204
Address: 204 State: E
Address: 204 State: Not in Cache
Address: 204 State: E
Address: 204 State: M
CPU1 Writes to Address: 459
Address: 459 State: M
Address: 459 State: M
Address: 459 State: M
Address: 459 State: M
CPU2 Reads from Address: 132
Address: 132 State: S
Address: 132 State: S
Address: 132 State: M
Address: 132 State: M
CPU3 Writes to Address: 463
Address: 463 State: S
Address: 463 State: M
Address: 463 State: S
Address: 463 State: M

=====================Simulation Loop #756=====================
CPU0 Writes to Address: 706
Address: 706 State: M
Address: 706 State: Not in Cache
Address: 706 State: Not in Cache
Address: 706 State: M
CPU1 Reads from Address: 496
Address: 496 State: M
Address: 496 State: M
Address: 496 State: M
Address: 496 State: S
CPU2 Writes to Address: 916
Address: 916 State: Not in Cache
Address: 916 State: M
Address: 916 State: M
Address: 916 State: Not in Cache
CPU3 Reads from Address: 890
Address: 890 State: S
Address: 890 State: Not in Cache
Address: 890 State: Not in Cache
Address: 890 State: M
Address: 890 State: S

=====================Simulation Loop #757=====================
CPU0 Writes to Address: 347
Address: 347 State: M
Address: 347 State: E
Address: 347 State: Not in Cache
Address: 347 State: E
CPU1 Writes to Address: 298
Address: 298 State: M
Address: 298 State: M
Address: 298 State: E
Address: 298 State: M
CPU2 Reads from Address: 901
Address: 901 State: M
Address: 901 State: M
Address: 901 State: S
Address: 901 State: M
CPU3 Writes to Address: 152
Address: 152 State: Not in Cache
Address: 152 State: M
Address: 152 State: S
Address: 152 State: M

=====================Simulation Loop #758=====================
CPU0 Writes to Address: 341
Address: 341 State: M
Address: 341 State: Not in Cache
Address: 341 State: E
Address: 341 State: Not in Cache
CPU1 Writes to Address: 657
Address: 657 State: M
Address: 657 State: M
Address: 657 State: Not in Cache
Address: 657 State: M
CPU2 Reads from Address: 319
Address: 319 State: M
Address: 319 State: S
Address: 319 State: E
Address: 319 State: E
CPU3 Reads from Address: 462
Address: 462 State: E
Address: 462 State: E
Address: 462 State: Not in Cache
Address: 462 State: Not in Cache
Address: 462 State: E

=====================Simulation Loop #759=====================
CPU0 Reads from Address: 648
Address: 648 State: E
Address: 648 State: E
Address: 648 State: Not in Cache
Address: 648 State: Not in Cache
Address: 648 State: E
CPU1 Reads from Address: 818
Address: 818 State: S
Address: 818 State: Not in Cache
Address: 818 State: S
Address: 818 State: M
Address: 818 State: E
CPU2 Writes to Address: 814
Address: 814 State: Not in Cache
Address: 814 State: Not in Cache
Address: 814 State: M
Address: 814 State: Not in Cache
CPU3 Reads from Address: 372
Address: 372 State: M
Address: 372 State: S
Address: 372 State: M
Address: 372 State: M

=====================Simulation Loop #760=====================
CPU0 Reads from Address: 783
Address: 783 State: E
Address: 783 State: E
Address: 783 State: Not in Cache
Address: 783 State: Not in Cache
Address: 783 State: Not in Cache
CPU1 Reads from Address: 615
Address: 615 State: S
Address: 615 State: M
Address: 615 State: S
Address: 615 State: Not in Cache
Address: 615 State: M
CPU2 Writes to Address: 614
Address: 614 State: M
Address: 614 State: S
Address: 614 State: M
Address: 614 State: M
CPU3 Writes to Address: 284
Address: 284 State: S
Address: 284 State: M
Address: 284 State: S
Address: 284 State: M

=====================Simulation Loop #761=====================
CPU0 Writes to Address: 781
Address: 781 State: M
Address: 781 State: Not in Cache
Address: 781 State: E
Address: 781 State: Not in Cache
CPU1 Reads from Address: 64
Address: 64 State: S
Address: 64 State: M
Address: 64 State: S
Address: 64 State: M
Address: 64 State: Not in Cache
CPU2 Reads from Address: 665
Address: 665 State: S
Address: 665 State: M
Address: 665 State: E
Address: 665 State: S
Address: 665 State: E
CPU3 Writes to Address: 168
Address: 168 State: Not in Cache
Address: 168 State: M
Address: 168 State: M
Address: 168 State: M

=====================Simulation Loop #762=====================
CPU0 Writes to Address: 955
Address: 955 State: M
Address: 955 State: M
Address: 955 State: Not in Cache
Address: 955 State: Not in Cache
CPU1 Reads from Address: 134
Address: 134 State: Not in Cache
Address: 134 State: M
Address: 134 State: Not in Cache
Address: 134 State: Not in Cache
CPU2 Writes to Address: 973
Address: 973 State: E
Address: 973 State: Not in Cache
Address: 973 State: M
Address: 973 State: Not in Cache
CPU3 Reads from Address: 604
Address: 604 State: M
Address: 604 State: Not in Cache
Address: 604 State: Not in Cache
Address: 604 State: M

=====================Simulation Loop #763=====================
CPU0 Reads from Address: 511
Address: 511 State: E
Address: 511 State: E
Address: 511 State: Not in Cache
Address: 511 State: Not in Cache
CPU1 Reads from Address: 825
Address: 825 State: Not in Cache
Address: 825 State: M
Address: 825 State: M
Address: 825 State: S
CPU2 Reads from Address: 987
Address: 987 State: S
Address: 987 State: Not in Cache
Address: 987 State: M
Address: 987 State: S
Address: 987 State: M
CPU3 Reads from Address: 679
Address: 679 State: E
Address: 679 State: Not in Cache
Address: 679 State: Not in Cache
Address: 679 State: Not in Cache
Address: 679 State: E

=====================Simulation Loop #764=====================
CPU0 Writes to Address: 396
Address: 396 State: M
Address: 396 State: M
Address: 396 State: Not in Cache
Address: 396 State: Not in Cache
CPU1 Writes to Address: 30
Address: 30 State: Not in Cache
Address: 30 State: M
Address: 30 State: M
Address: 30 State: M
CPU2 Writes to Address: 473
Address: 473 State: Not in Cache
Address: 473 State: S
Address: 473 State: M
Address: 473 State: M
CPU3 Reads from Address: 22
Address: 22 State: Not in Cache
Address: 22 State: M
Address: 22 State: Not in Cache
Address: 22 State: S

=====================Simulation Loop #765=====================
CPU0 Writes to Address: 1
Address: 1 State: M
Address: 1 State: Not in Cache
Address: 1 State: M
Address: 1 State: Not in Cache
CPU1 Writes to Address: 286
Address: 286 State: M
Address: 286 State: M
Address: 286 State: Not in Cache
Address: 286 State: Not in Cache
CPU2 Writes to Address: 5
Address: 5 State: Not in Cache
Address: 5 State: Not in Cache
Address: 5 State: M
Address: 5 State: M
CPU3 Writes to Address: 524
Address: 524 State: M
Address: 524 State: Not in Cache
Address: 524 State: Not in Cache
Address: 524 State: M

=====================Simulation Loop #766=====================
CPU0 Writes to Address: 452
Address: 452 State: M
Address: 452 State: Not in Cache
Address: 452 State: M
Address: 452 State: Not in Cache
CPU1 Writes to Address: 107
Address: 107 State: M
Address: 107 State: M
Address: 107 State: Not in Cache
Address: 107 State: Not in Cache
CPU2 Writes to Address: 975
Address: 975 State: Not in Cache
Address: 975 State: E
Address: 975 State: M
Address: 975 State: Not in Cache
CPU3 Reads from Address: 634
Address: 634 State: E
Address: 634 State: Not in Cache
Address: 634 State: Not in Cache
Address: 634 State: E

=====================Simulation Loop #767=====================
CPU0 Reads from Address: 924
Address: 924 State: E
Address: 924 State: Not in Cache
Address: 924 State: E
Address: 924 State: E
CPU1 Writes to Address: 613
Address: 613 State: Not in Cache
Address: 613 State: M
Address: 613 State: S
Address: 613 State: S
CPU2 Writes to Address: 73
Address: 73 State: E
Address: 73 State: M
Address: 73 State: M
Address: 73 State: M
CPU3 Reads from Address: 88
Address: 88 State: M
Address: 88 State: Not in Cache
Address: 88 State: Not in Cache
Address: 88 State: E

=====================Simulation Loop #768=====================
CPU0 Writes to Address: 248
Address: 248 State: M
Address: 248 State: Not in Cache
Address: 248 State: M
Address: 248 State: Not in Cache
CPU1 Reads from Address: 145
Address: 145 State: Not in Cache
Address: 145 State: E
Address: 145 State: Not in Cache
Address: 145 State: M
CPU2 Reads from Address: 61
Address: 61 State: M
Address: 61 State: M
Address: 61 State: M
Address: 61 State: Not in Cache
CPU3 Writes to Address: 779
Address: 779 State: M
Address: 779 State: Not in Cache
Address: 779 State: Not in Cache
Address: 779 State: M

=====================Simulation Loop #769=====================
CPU0 Reads from Address: 315
Address: 315 State: E
Address: 315 State: E
Address: 315 State: Not in Cache
Address: 315 State: E
Address: 315 State: Not in Cache
CPU1 Reads from Address: 359
Address: 359 State: M
Address: 359 State: M
Address: 359 State: M
Address: 359 State: M
CPU2 Writes to Address: 54
Address: 54 State: M
Address: 54 State: S
Address: 54 State: M
Address: 54 State: Not in Cache
CPU3 Writes to Address: 357
Address: 357 State: S
Address: 357 State: M
Address: 357 State: M
Address: 357 State: M

=====================Simulation Loop #770=====================
CPU0 Reads from Address: 377
Address: 377 State: M
Address: 377 State: Not in Cache
Address: 377 State: M
Address: 377 State: S
CPU1 Writes to Address: 64
Address: 64 State: M
Address: 64 State: M
Address: 64 State: M
Address: 64 State: Not in Cache
CPU2 Writes to Address: 22
Address: 22 State: Not in Cache
Address: 22 State: M
Address: 22 State: M
Address: 22 State: S
CPU3 Reads from Address: 763
Address: 763 State: S
Address: 763 State: Not in Cache
Address: 763 State: Not in Cache
Address: 763 State: M

=====================Simulation Loop #771=====================
CPU0 Writes to Address: 40
Address: 40 State: M
Address: 40 State: Not in Cache
Address: 40 State: E
Address: 40 State: Not in Cache
CPU1 Writes to Address: 889
Address: 889 State: Not in Cache
Address: 889 State: M
Address: 889 State: M
Address: 889 State: M
CPU2 Writes to Address: 916
Address: 916 State: Not in Cache
Address: 916 State: M
Address: 916 State: M
Address: 916 State: Not in Cache
CPU3 Writes to Address: 517
Address: 517 State: Not in Cache
Address: 517 State: S
Address: 517 State: Not in Cache
Address: 517 State: M

=====================Simulation Loop #772=====================
CPU0 Writes to Address: 748
Address: 748 State: M
Address: 748 State: Not in Cache
Address: 748 State: Not in Cache
Address: 748 State: M
CPU1 Reads from Address: 32
Address: 32 State: S
Address: 32 State: M
Address: 32 State: S
Address: 32 State: M
Address: 32 State: Not in Cache
CPU2 Reads from Address: 441
Address: 441 State: Not in Cache
Address: 441 State: E
Address: 441 State: E
Address: 441 State: E
CPU3 Writes to Address: 952
Address: 952 State: S
Address: 952 State: Not in Cache
Address: 952 State: M
Address: 952 State: M

=====================Simulation Loop #773=====================
CPU0 Writes to Address: 826
Address: 826 State: M
Address: 826 State: Not in Cache
Address: 826 State: S
Address: 826 State: M
CPU1 Writes to Address: 69
Address: 69 State: Not in Cache
Address: 69 State: M
Address: 69 State: M
Address: 69 State: Not in Cache
CPU2 Reads from Address: 229
Address: 229 State: S
Address: 229 State: M
Address: 229 State: M
Address: 229 State: Not in Cache
CPU3 Reads from Address: 735
Address: 735 State: S
Address: 735 State: Not in Cache
Address: 735 State: M
Address: 735 State: M
Address: 735 State: S

=====================Simulation Loop #774=====================
CPU0 Reads from Address: 670
Address: 670 State: M
Address: 670 State: E
Address: 670 State: Not in Cache
Address: 670 State: E
CPU1 Reads from Address: 1008
Address: 1008 State: E
Address: 1008 State: Not in Cache
Address: 1008 State: E
Address: 1008 State: Not in Cache
Address: 1008 State: Not in Cache
CPU2 Reads from Address: 337
Address: 337 State: S
Address: 337 State: Not in Cache
Address: 337 State: M
Address: 337 State: S
Address: 337 State: M
CPU3 Writes to Address: 604
Address: 604 State: M
Address: 604 State: Not in Cache
Address: 604 State: Not in Cache
Address: 604 State: M

=====================Simulation Loop #775=====================
CPU0 Writes to Address: 375
Address: 375 State: M
Address: 375 State: Not in Cache
Address: 375 State: Not in Cache
Address: 375 State: Not in Cache
CPU1 Reads from Address: 747
Address: 747 State: Not in Cache
Address: 747 State: M
Address: 747 State: E
Address: 747 State: E
CPU2 Writes to Address: 785
Address: 785 State: Not in Cache
Address: 785 State: M
Address: 785 State: M
Address: 785 State: S
CPU3 Writes to Address: 737
Address: 737 State: Not in Cache
Address: 737 State: M
Address: 737 State: Not in Cache
Address: 737 State: M

=====================Simulation Loop #776=====================
CPU0 Reads from Address: 748
Address: 748 State: M
Address: 748 State: Not in Cache
Address: 748 State: Not in Cache
Address: 748 State: M
CPU1 Writes to Address: 880
Address: 880 State: Not in Cache
Address: 880 State: M
Address: 880 State: M
Address: 880 State: M
CPU2 Reads from Address: 887
Address: 887 State: S
Address: 887 State: M
Address: 887 State: M
Address: 887 State: S
Address: 887 State: Not in Cache
CPU3 Reads from Address: 62
Address: 62 State: S
Address: 62 State: M
Address: 62 State: M
Address: 62 State: Not in Cache
Address: 62 State: S

=====================Simulation Loop #777=====================
CPU0 Reads from Address: 812
Address: 812 State: M
Address: 812 State: Not in Cache
Address: 812 State: Not in Cache
Address: 812 State: M
CPU1 Reads from Address: 118
Address: 118 State: M
Address: 118 State: M
Address: 118 State: Not in Cache
Address: 118 State: Not in Cache
CPU2 Writes to Address: 387
Address: 387 State: M
Address: 387 State: Not in Cache
Address: 387 State: M
Address: 387 State: M
CPU3 Writes to Address: 970
Address: 970 State: Not in Cache
Address: 970 State: Not in Cache
Address: 970 State: Not in Cache
Address: 970 State: M

=====================Simulation Loop #778=====================
CPU0 Writes to Address: 909
Address: 909 State: M
Address: 909 State: M
Address: 909 State: M
Address: 909 State: Not in Cache
CPU1 Writes to Address: 225
Address: 225 State: Not in Cache
Address: 225 State: M
Address: 225 State: M
Address: 225 State: S
CPU2 Reads from Address: 706
Address: 706 State: S
Address: 706 State: M
Address: 706 State: Not in Cache
Address: 706 State: S
Address: 706 State: M
CPU3 Reads from Address: 344
Address: 344 State: S
Address: 344 State: M
Address: 344 State: M
Address: 344 State: M
Address: 344 State: S

=====================Simulation Loop #779=====================
CPU0 Reads from Address: 29
Address: 29 State: S
Address: 29 State: Not in Cache
Address: 29 State: M
Address: 29 State: Not in Cache
CPU1 Reads from Address: 677
Address: 677 State: S
Address: 677 State: Not in Cache
Address: 677 State: S
Address: 677 State: M
Address: 677 State: Not in Cache
CPU2 Writes to Address: 756
Address: 756 State: M
Address: 756 State: Not in Cache
Address: 756 State: M
Address: 756 State: Not in Cache
CPU3 Reads from Address: 1016
Address: 1016 State: Not in Cache
Address: 1016 State: Not in Cache
Address: 1016 State: E
Address: 1016 State: M

=====================Simulation Loop #780=====================
CPU0 Reads from Address: 464
Address: 464 State: E
Address: 464 State: E
Address: 464 State: Not in Cache
Address: 464 State: E
Address: 464 State: Not in Cache
CPU1 Reads from Address: 566
Address: 566 State: E
Address: 566 State: Not in Cache
Address: 566 State: E
Address: 566 State: E
Address: 566 State: Not in Cache
CPU2 Reads from Address: 226
Address: 226 State: S
Address: 226 State: M
Address: 226 State: M
Address: 226 State: S
Address: 226 State: Not in Cache
CPU3 Reads from Address: 270
Address: 270 State: Not in Cache
Address: 270 State: S
Address: 270 State: M
Address: 270 State: E

=====================Simulation Loop #781=====================
CPU0 Writes to Address: 767
Address: 767 State: M
Address: 767 State: Not in Cache
Address: 767 State: Not in Cache
Address: 767 State: E
CPU1 Reads from Address: 922
Address: 922 State: M
Address: 922 State: M
Address: 922 State: M
Address: 922 State: M
CPU2 Reads from Address: 448
Address: 448 State: E
Address: 448 State: Not in Cache
Address: 448 State: Not in Cache
Address: 448 State: E
Address: 448 State: Not in Cache
CPU3 Writes to Address: 13
Address: 13 State: Not in Cache
Address: 13 State: M
Address: 13 State: S
Address: 13 State: M

=====================Simulation Loop #782=====================
CPU0 Reads from Address: 627
Address: 627 State: S
Address: 627 State: S
Address: 627 State: M
Address: 627 State: Not in Cache
Address: 627 State: Not in Cache
CPU1 Reads from Address: 579
Address: 579 State: S
Address: 579 State: Not in Cache
Address: 579 State: S
Address: 579 State: M
Address: 579 State: Not in Cache
CPU2 Reads from Address: 472
Address: 472 State: S
Address: 472 State: Not in Cache
Address: 472 State: M
Address: 472 State: S
Address: 472 State: Not in Cache
CPU3 Writes to Address: 681
Address: 681 State: M
Address: 681 State: S
Address: 681 State: S
Address: 681 State: M

=====================Simulation Loop #783=====================
CPU0 Reads from Address: 931
Address: 931 State: E
Address: 931 State: E
Address: 931 State: M
Address: 931 State: Not in Cache
CPU1 Writes to Address: 982
Address: 982 State: Not in Cache
Address: 982 State: M
Address: 982 State: Not in Cache
Address: 982 State: Not in Cache
CPU2 Reads from Address: 548
Address: 548 State: Not in Cache
Address: 548 State: Not in Cache
Address: 548 State: E
Address: 548 State: M
CPU3 Reads from Address: 377
Address: 377 State: M
Address: 377 State: Not in Cache
Address: 377 State: M
Address: 377 State: S

=====================Simulation Loop #784=====================
CPU0 Reads from Address: 326
Address: 326 State: E
Address: 326 State: M
Address: 326 State: Not in Cache
Address: 326 State: M
CPU1 Writes to Address: 258
Address: 258 State: Not in Cache
Address: 258 State: M
Address: 258 State: M
Address: 258 State: S
CPU2 Reads from Address: 236
Address: 236 State: M
Address: 236 State: M
Address: 236 State: S
Address: 236 State: M
CPU3 Writes to Address: 47
Address: 47 State: Not in Cache
Address: 47 State: Not in Cache
Address: 47 State: E
Address: 47 State: M

=====================Simulation Loop #785=====================
CPU0 Reads from Address: 834
Address: 834 State: E
Address: 834 State: E
Address: 834 State: Not in Cache
Address: 834 State: Not in Cache
Address: 834 State: Not in Cache
CPU1 Writes to Address: 936
Address: 936 State: Not in Cache
Address: 936 State: M
Address: 936 State: M
Address: 936 State: M
CPU2 Reads from Address: 299
Address: 299 State: M
Address: 299 State: Not in Cache
Address: 299 State: M
Address: 299 State: M
CPU3 Writes to Address: 857
Address: 857 State: Not in Cache
Address: 857 State: E
Address: 857 State: Not in Cache
Address: 857 State: M

=====================Simulation Loop #786=====================
CPU0 Reads from Address: 787
Address: 787 State: S
Address: 787 State: S
Address: 787 State: E
Address: 787 State: Not in Cache
Address: 787 State: M
CPU1 Reads from Address: 794
Address: 794 State: E
Address: 794 State: Not in Cache
Address: 794 State: E
Address: 794 State: E
Address: 794 State: Not in Cache
CPU2 Reads from Address: 199
Address: 199 State: S
Address: 199 State: M
Address: 199 State: M
Address: 199 State: S
CPU3 Writes to Address: 55
Address: 55 State: E
Address: 55 State: Not in Cache
Address: 55 State: Not in Cache
Address: 55 State: M

=====================Simulation Loop #787=====================
CPU0 Writes to Address: 16
Address: 16 State: M
Address: 16 State: E
Address: 16 State: E
Address: 16 State: E
CPU1 Reads from Address: 838
Address: 838 State: M
Address: 838 State: M
Address: 838 State: M
Address: 838 State: M
CPU2 Writes to Address: 465
Address: 465 State: Not in Cache
Address: 465 State: E
Address: 465 State: M
Address: 465 State: E
CPU3 Writes to Address: 385
Address: 385 State: M
Address: 385 State: M
Address: 385 State: Not in Cache
Address: 385 State: M

=====================Simulation Loop #788=====================
CPU0 Writes to Address: 140
Address: 140 State: M
Address: 140 State: Not in Cache
Address: 140 State: Not in Cache
Address: 140 State: Not in Cache
CPU1 Reads from Address: 980
Address: 980 State: S
Address: 980 State: Not in Cache
Address: 980 State: S
Address: 980 State: Not in Cache
Address: 980 State: M
CPU2 Writes to Address: 103
Address: 103 State: M
Address: 103 State: Not in Cache
Address: 103 State: M
Address: 103 State: S
CPU3 Reads from Address: 324
Address: 324 State: Not in Cache
Address: 324 State: M
Address: 324 State: M
Address: 324 State: M

=====================Simulation Loop #789=====================
CPU0 Writes to Address: 518
Address: 518 State: M
Address: 518 State: Not in Cache
Address: 518 State: E
Address: 518 State: Not in Cache
CPU1 Reads from Address: 108
Address: 108 State: M
Address: 108 State: M
Address: 108 State: S
Address: 108 State: Not in Cache
CPU2 Writes to Address: 132
Address: 132 State: S
Address: 132 State: S
Address: 132 State: M
Address: 132 State: M
CPU3 Writes to Address: 193
Address: 193 State: E
Address: 193 State: Not in Cache
Address: 193 State: E
Address: 193 State: M

=====================Simulation Loop #790=====================
CPU0 Writes to Address: 871
Address: 871 State: M
Address: 871 State: Not in Cache
Address: 871 State: E
Address: 871 State: Not in Cache
CPU1 Reads from Address: 590
Address: 590 State: E
Address: 590 State: M
Address: 590 State: Not in Cache
Address: 590 State: Not in Cache
CPU2 Reads from Address: 30
Address: 30 State: Not in Cache
Address: 30 State: M
Address: 30 State: M
Address: 30 State: M
CPU3 Reads from Address: 124
Address: 124 State: M
Address: 124 State: S
Address: 124 State: M
Address: 124 State: M

=====================Simulation Loop #791=====================
CPU0 Reads from Address: 828
Address: 828 State: S
Address: 828 State: S
Address: 828 State: M
Address: 828 State: Not in Cache
Address: 828 State: Not in Cache
CPU1 Reads from Address: 644
Address: 644 State: E
Address: 644 State: E
Address: 644 State: E
Address: 644 State: E
Address: 644 State: Not in Cache
CPU2 Writes to Address: 972
Address: 972 State: E
Address: 972 State: Not in Cache
Address: 972 State: M
Address: 972 State: Not in Cache
CPU3 Reads from Address: 91
Address: 91 State: E
Address: 91 State: Not in Cache
Address: 91 State: Not in Cache
Address: 91 State: Not in Cache
Address: 91 State: E

=====================Simulation Loop #792=====================
CPU0 Writes to Address: 307
Address: 307 State: M
Address: 307 State: M
Address: 307 State: M
Address: 307 State: Not in Cache
CPU1 Writes to Address: 833
Address: 833 State: S
Address: 833 State: M
Address: 833 State: S
Address: 833 State: M
CPU2 Writes to Address: 692
Address: 692 State: S
Address: 692 State: Not in Cache
Address: 692 State: M
Address: 692 State: M
CPU3 Reads from Address: 717
Address: 717 State: S
Address: 717 State: M
Address: 717 State: Not in Cache
Address: 717 State: Not in Cache
Address: 717 State: S

=====================Simulation Loop #793=====================
CPU0 Writes to Address: 820
Address: 820 State: M
Address: 820 State: M
Address: 820 State: Not in Cache
Address: 820 State: Not in Cache
CPU1 Writes to Address: 278
Address: 278 State: S
Address: 278 State: M
Address: 278 State: M
Address: 278 State: M
CPU2 Writes to Address: 971
Address: 971 State: Not in Cache
Address: 971 State: E
Address: 971 State: M
Address: 971 State: Not in Cache
CPU3 Reads from Address: 614
Address: 614 State: M
Address: 614 State: S
Address: 614 State: M
Address: 614 State: M

=====================Simulation Loop #794=====================
CPU0 Reads from Address: 2
Address: 2 State: M
Address: 2 State: S
Address: 2 State: Not in Cache
Address: 2 State: Not in Cache
CPU1 Reads from Address: 358
Address: 358 State: S
Address: 358 State: M
Address: 358 State: Not in Cache
Address: 358 State: M
CPU2 Reads from Address: 712
Address: 712 State: E
Address: 712 State: Not in Cache
Address: 712 State: Not in Cache
Address: 712 State: E
Address: 712 State: Not in Cache
CPU3 Reads from Address: 58
Address: 58 State: Not in Cache
Address: 58 State: Not in Cache
Address: 58 State: M
Address: 58 State: E

=====================Simulation Loop #795=====================
CPU0 Reads from Address: 258
Address: 258 State: S
Address: 258 State: S
Address: 258 State: M
Address: 258 State: M
Address: 258 State: S
CPU1 Writes to Address: 754
Address: 754 State: M
Address: 754 State: M
Address: 754 State: M
Address: 754 State: E
CPU2 Reads from Address: 906
Address: 906 State: Not in Cache
Address: 906 State: Not in Cache
Address: 906 State: M
Address: 906 State: Not in Cache
CPU3 Writes to Address: 856
Address: 856 State: M
Address: 856 State: M
Address: 856 State: M
Address: 856 State: M

=====================Simulation Loop #796=====================
CPU0 Writes to Address: 560
Address: 560 State: M
Address: 560 State: Not in Cache
Address: 560 State: Not in Cache
Address: 560 State: E
CPU1 Writes to Address: 122
Address: 122 State: Not in Cache
Address: 122 State: M
Address: 122 State: Not in Cache
Address: 122 State: Not in Cache
CPU2 Writes to Address: 889
Address: 889 State: Not in Cache
Address: 889 State: M
Address: 889 State: M
Address: 889 State: M
CPU3 Writes to Address: 309
Address: 309 State: M
Address: 309 State: S
Address: 309 State: S
Address: 309 State: M

=====================Simulation Loop #797=====================
CPU0 Reads from Address: 536
Address: 536 State: S
Address: 536 State: E
Address: 536 State: M
Address: 536 State: Not in Cache
CPU1 Reads from Address: 680
Address: 680 State: E
Address: 680 State: E
Address: 680 State: S
Address: 680 State: M
CPU2 Reads from Address: 933
Address: 933 State: M
Address: 933 State: S
Address: 933 State: M
Address: 933 State: Not in Cache
CPU3 Reads from Address: 119
Address: 119 State: M
Address: 119 State: M
Address: 119 State: S
Address: 119 State: S

=====================Simulation Loop #798=====================
CPU0 Writes to Address: 876
Address: 876 State: M
Address: 876 State: Not in Cache
Address: 876 State: Not in Cache
Address: 876 State: Not in Cache
CPU1 Writes to Address: 162
Address: 162 State: M
Address: 162 State: M
Address: 162 State: M
Address: 162 State: Not in Cache
CPU2 Reads from Address: 150
Address: 150 State: Not in Cache
Address: 150 State: Not in Cache
Address: 150 State: M
Address: 150 State: M
CPU3 Writes to Address: 644
Address: 644 State: E
Address: 644 State: E
Address: 644 State: E
Address: 644 State: M

=====================Simulation Loop #799=====================
CPU0 Reads from Address: 240
Address: 240 State: E
Address: 240 State: Not in Cache
Address: 240 State: Not in Cache
Address: 240 State: M
CPU1 Writes to Address: 934
Address: 934 State: Not in Cache
Address: 934 State: M
Address: 934 State: S
Address: 934 State: Not in Cache
CPU2 Writes to Address: 769
Address: 769 State: Not in Cache
Address: 769 State: Not in Cache
Address: 769 State: M
Address: 769 State: M
CPU3 Writes to Address: 53
Address: 53 State: Not in Cache
Address: 53 State: S
Address: 53 State: Not in Cache
Address: 53 State: M

=====================Simulation Loop #800=====================
CPU0 Writes to Address: 642
Address: 642 State: M
Address: 642 State: Not in Cache
Address: 642 State: Not in Cache
Address: 642 State: E
CPU1 Reads from Address: 158
Address: 158 State: E
Address: 158 State: E
Address: 158 State: E
Address: 158 State: Not in Cache
Address: 158 State: E
CPU2 Writes to Address: 340
Address: 340 State: E
Address: 340 State: Not in Cache
Address: 340 State: M
Address: 340 State: E
CPU3 Writes to Address: 986
Address: 986 State: Not in Cache
Address: 986 State: Not in Cache
Address: 986 State: E
Address: 986 State: M

=====================Simulation Loop #801=====================
CPU0 Writes to Address: 326
Address: 326 State: M
Address: 326 State: M
Address: 326 State: Not in Cache
Address: 326 State: M
CPU1 Writes to Address: 354
Address: 354 State: Not in Cache
Address: 354 State: M
Address: 354 State: M
Address: 354 State: E
CPU2 Reads from Address: 661
Address: 661 State: Not in Cache
Address: 661 State: M
Address: 661 State: M
Address: 661 State: S
CPU3 Reads from Address: 225
Address: 225 State: Not in Cache
Address: 225 State: M
Address: 225 State: M
Address: 225 State: S

=====================Simulation Loop #802=====================
CPU0 Writes to Address: 429
Address: 429 State: M
Address: 429 State: Not in Cache
Address: 429 State: M
Address: 429 State: Not in Cache
CPU1 Reads from Address: 961
Address: 961 State: M
Address: 961 State: S
Address: 961 State: S
Address: 961 State: E
CPU2 Reads from Address: 856
Address: 856 State: M
Address: 856 State: M
Address: 856 State: M
Address: 856 State: M
CPU3 Reads from Address: 371
Address: 371 State: E
Address: 371 State: E
Address: 371 State: E
Address: 371 State: Not in Cache
Address: 371 State: E

=====================Simulation Loop #803=====================
CPU0 Reads from Address: 262
Address: 262 State: M
Address: 262 State: Not in Cache
Address: 262 State: E
Address: 262 State: Not in Cache
CPU1 Writes to Address: 410
Address: 410 State: M
Address: 410 State: M
Address: 410 State: M
Address: 410 State: M
CPU2 Writes to Address: 648
Address: 648 State: E
Address: 648 State: Not in Cache
Address: 648 State: M
Address: 648 State: E
CPU3 Reads from Address: 512
Address: 512 State: Not in Cache
Address: 512 State: M
Address: 512 State: Not in Cache
Address: 512 State: M

=====================Simulation Loop #804=====================
CPU0 Writes to Address: 125
Address: 125 State: M
Address: 125 State: M
Address: 125 State: S
Address: 125 State: S
CPU1 Reads from Address: 376
Address: 376 State: M
Address: 376 State: S
Address: 376 State: M
Address: 376 State: Not in Cache
CPU2 Reads from Address: 550
Address: 550 State: E
Address: 550 State: E
Address: 550 State: Not in Cache
Address: 550 State: E
Address: 550 State: Not in Cache
CPU3 Reads from Address: 160
Address: 160 State: Not in Cache
Address: 160 State: M
Address: 160 State: S
Address: 160 State: M

=====================Simulation Loop #805=====================
CPU0 Reads from Address: 909
Address: 909 State: M
Address: 909 State: M
Address: 909 State: M
Address: 909 State: Not in Cache
CPU1 Writes to Address: 658
Address: 658 State: M
Address: 658 State: M
Address: 658 State: M
Address: 658 State: S
CPU2 Reads from Address: 551
Address: 551 State: E
Address: 551 State: Not in Cache
Address: 551 State: M
Address: 551 State: Not in Cache
CPU3 Reads from Address: 440
Address: 440 State: M
Address: 440 State: Not in Cache
Address: 440 State: M
Address: 440 State: S

=====================Simulation Loop #806=====================
CPU0 Reads from Address: 486
Address: 486 State: S
Address: 486 State: S
Address: 486 State: M
Address: 486 State: Not in Cache
Address: 486 State: M
CPU1 Reads from Address: 841
Address: 841 State: M
Address: 841 State: S
Address: 841 State: M
Address: 841 State: Not in Cache
CPU2 Reads from Address: 101
Address: 101 State: Not in Cache
Address: 101 State: Not in Cache
Address: 101 State: M
Address: 101 State: S
CPU3 Writes to Address: 555
Address: 555 State: E
Address: 555 State: Not in Cache
Address: 555 State: E
Address: 555 State: M

=====================Simulation Loop #807=====================
CPU0 Writes to Address: 64
Address: 64 State: M
Address: 64 State: M
Address: 64 State: M
Address: 64 State: Not in Cache
CPU1 Writes to Address: 423
Address: 423 State: M
Address: 423 State: M
Address: 423 State: Not in Cache
Address: 423 State: Not in Cache
CPU2 Writes to Address: 661
Address: 661 State: Not in Cache
Address: 661 State: M
Address: 661 State: M
Address: 661 State: S
CPU3 Reads from Address: 395
Address: 395 State: M
Address: 395 State: Not in Cache
Address: 395 State: Not in Cache
Address: 395 State: M

=====================Simulation Loop #808=====================
CPU0 Writes to Address: 809
Address: 809 State: M
Address: 809 State: M
Address: 809 State: E
Address: 809 State: Not in Cache
CPU1 Reads from Address: 194
Address: 194 State: E
Address: 194 State: M
Address: 194 State: E
Address: 194 State: S
CPU2 Writes to Address: 561
Address: 561 State: E
Address: 561 State: Not in Cache
Address: 561 State: M
Address: 561 State: E
CPU3 Reads from Address: 188
Address: 188 State: E
Address: 188 State: E
Address: 188 State: E
Address: 188 State: Not in Cache
Address: 188 State: E

=====================Simulation Loop #809=====================
CPU0 Reads from Address: 453
Address: 453 State: E
Address: 453 State: M
Address: 453 State: Not in Cache
Address: 453 State: Not in Cache
CPU1 Writes to Address: 993
Address: 993 State: M
Address: 993 State: M
Address: 993 State: M
Address: 993 State: Not in Cache
CPU2 Reads from Address: 1009
Address: 1009 State: Not in Cache
Address: 1009 State: M
Address: 1009 State: S
Address: 1009 State: Not in Cache
CPU3 Reads from Address: 932
Address: 932 State: S
Address: 932 State: M
Address: 932 State: Not in Cache
Address: 932 State: M
Address: 932 State: S

=====================Simulation Loop #810=====================
CPU0 Reads from Address: 698
Address: 698 State: S
Address: 698 State: S
Address: 698 State: Not in Cache
Address: 698 State: Not in Cache
Address: 698 State: M
CPU1 Writes to Address: 139
Address: 139 State: Not in Cache
Address: 139 State: M
Address: 139 State: Not in Cache
Address: 139 State: Not in Cache
CPU2 Writes to Address: 652
Address: 652 State: Not in Cache
Address: 652 State: M
Address: 652 State: M
Address: 652 State: Not in Cache
CPU3 Reads from Address: 449
Address: 449 State: E
Address: 449 State: Not in Cache
Address: 449 State: Not in Cache
Address: 449 State: E
Address: 449 State: E

=====================Simulation Loop #811=====================
CPU0 Writes to Address: 966
Address: 966 State: M
Address: 966 State: Not in Cache
Address: 966 State: E
Address: 966 State: E
CPU1 Reads from Address: 801
Address: 801 State: S
Address: 801 State: Not in Cache
Address: 801 State: S
Address: 801 State: M
Address: 801 State: M
CPU2 Writes to Address: 468
Address: 468 State: Not in Cache
Address: 468 State: Not in Cache
Address: 468 State: M
Address: 468 State: M
CPU3 Reads from Address: 92
Address: 92 State: Not in Cache
Address: 92 State: Not in Cache
Address: 92 State: Not in Cache
Address: 92 State: M

=====================Simulation Loop #812=====================
CPU0 Writes to Address: 50
Address: 50 State: M
Address: 50 State: Not in Cache
Address: 50 State: Not in Cache
Address: 50 State: Not in Cache
CPU1 Writes to Address: 891
Address: 891 State: M
Address: 891 State: M
Address: 891 State: M
Address: 891 State: Not in Cache
CPU2 Writes to Address: 729
Address: 729 State: M
Address: 729 State: E
Address: 729 State: M
Address: 729 State: Not in Cache
CPU3 Writes to Address: 471
Address: 471 State: Not in Cache
Address: 471 State: M
Address: 471 State: M
Address: 471 State: M

=====================Simulation Loop #813=====================
CPU0 Writes to Address: 777
Address: 777 State: M
Address: 777 State: E
Address: 777 State: E
Address: 777 State: Not in Cache
CPU1 Reads from Address: 150
Address: 150 State: S
Address: 150 State: Not in Cache
Address: 150 State: S
Address: 150 State: M
Address: 150 State: M
CPU2 Writes to Address: 54
Address: 54 State: M
Address: 54 State: S
Address: 54 State: M
Address: 54 State: Not in Cache
CPU3 Writes to Address: 976
Address: 976 State: S
Address: 976 State: Not in Cache
Address: 976 State: M
Address: 976 State: M

=====================Simulation Loop #814=====================
CPU0 Writes to Address: 684
Address: 684 State: M
Address: 684 State: M
Address: 684 State: Not in Cache
Address: 684 State: Not in Cache
CPU1 Reads from Address: 305
Address: 305 State: S
Address: 305 State: M
Address: 305 State: S
Address: 305 State: M
Address: 305 State: M
CPU2 Reads from Address: 394
Address: 394 State: Not in Cache
Address: 394 State: Not in Cache
Address: 394 State: M
Address: 394 State: Not in Cache
CPU3 Reads from Address: 1014
Address: 1014 State: M
Address: 1014 State: Not in Cache
Address: 1014 State: Not in Cache
Address: 1014 State: M

=====================Simulation Loop #815=====================
CPU0 Writes to Address: 542
Address: 542 State: M
Address: 542 State: Not in Cache
Address: 542 State: Not in Cache
Address: 542 State: Not in Cache
CPU1 Writes to Address: 663
Address: 663 State: E
Address: 663 State: M
Address: 663 State: Not in Cache
Address: 663 State: E
CPU2 Reads from Address: 747
Address: 747 State: Not in Cache
Address: 747 State: M
Address: 747 State: E
Address: 747 State: E
CPU3 Writes to Address: 581
Address: 581 State: Not in Cache
Address: 581 State: E
Address: 581 State: M
Address: 581 State: M

=====================Simulation Loop #816=====================
CPU0 Writes to Address: 357
Address: 357 State: M
Address: 357 State: M
Address: 357 State: M
Address: 357 State: M
CPU1 Reads from Address: 638
Address: 638 State: E
Address: 638 State: Not in Cache
Address: 638 State: E
Address: 638 State: E
Address: 638 State: Not in Cache
CPU2 Reads from Address: 586
Address: 586 State: E
Address: 586 State: M
Address: 586 State: E
Address: 586 State: M
CPU3 Reads from Address: 656
Address: 656 State: S
Address: 656 State: M
Address: 656 State: Not in Cache
Address: 656 State: M
Address: 656 State: S

=====================Simulation Loop #817=====================
CPU0 Writes to Address: 815
Address: 815 State: M
Address: 815 State: S
Address: 815 State: Not in Cache
Address: 815 State: M
CPU1 Reads from Address: 26
Address: 26 State: M
Address: 26 State: M
Address: 26 State: S
Address: 26 State: Not in Cache
CPU2 Writes to Address: 245
Address: 245 State: M
Address: 245 State: Not in Cache
Address: 245 State: M
Address: 245 State: M
CPU3 Reads from Address: 121
Address: 121 State: S
Address: 121 State: M
Address: 121 State: S
Address: 121 State: Not in Cache
Address: 121 State: S

=====================Simulation Loop #818=====================
CPU0 Writes to Address: 818
Address: 818 State: M
Address: 818 State: S
Address: 818 State: M
Address: 818 State: E
CPU1 Reads from Address: 940
Address: 940 State: M
Address: 940 State: S
Address: 940 State: S
Address: 940 State: Not in Cache
CPU2 Writes to Address: 936
Address: 936 State: Not in Cache
Address: 936 State: M
Address: 936 State: M
Address: 936 State: M
CPU3 Reads from Address: 749
Address: 749 State: Not in Cache
Address: 749 State: M
Address: 749 State: M
Address: 749 State: M

=====================Simulation Loop #819=====================
CPU0 Reads from Address: 156
Address: 156 State: M
Address: 156 State: Not in Cache
Address: 156 State: M
Address: 156 State: Not in Cache
CPU1 Reads from Address: 650
Address: 650 State: S
Address: 650 State: M
Address: 650 State: S
Address: 650 State: M
Address: 650 State: M
CPU2 Writes to Address: 274
Address: 274 State: Not in Cache
Address: 274 State: E
Address: 274 State: M
Address: 274 State: M
CPU3 Writes to Address: 104
Address: 104 State: M
Address: 104 State: E
Address: 104 State: Not in Cache
Address: 104 State: M

=====================Simulation Loop #820=====================
CPU0 Writes to Address: 6
Address: 6 State: M
Address: 6 State: E
Address: 6 State: M
Address: 6 State: M
CPU1 Writes to Address: 709
Address: 709 State: Not in Cache
Address: 709 State: M
Address: 709 State: Not in Cache
Address: 709 State: Not in Cache
CPU2 Writes to Address: 638
Address: 638 State: Not in Cache
Address: 638 State: E
Address: 638 State: M
Address: 638 State: Not in Cache
CPU3 Reads from Address: 569
Address: 569 State: Not in Cache
Address: 569 State: M
Address: 569 State: M
Address: 569 State: M

=====================Simulation Loop #821=====================
CPU0 Reads from Address: 653
Address: 653 State: M
Address: 653 State: M
Address: 653 State: Not in Cache
Address: 653 State: S
CPU1 Writes to Address: 944
Address: 944 State: Not in Cache
Address: 944 State: M
Address: 944 State: M
Address: 944 State: Not in Cache
CPU2 Writes to Address: 371
Address: 371 State: E
Address: 371 State: E
Address: 371 State: M
Address: 371 State: E
CPU3 Writes to Address: 642
Address: 642 State: M
Address: 642 State: Not in Cache
Address: 642 State: Not in Cache
Address: 642 State: M

=====================Simulation Loop #822=====================
CPU0 Writes to Address: 15
Address: 15 State: M
Address: 15 State: Not in Cache
Address: 15 State: Not in Cache
Address: 15 State: Not in Cache
CPU1 Reads from Address: 931
Address: 931 State: E
Address: 931 State: E
Address: 931 State: M
Address: 931 State: Not in Cache
CPU2 Reads from Address: 309
Address: 309 State: M
Address: 309 State: S
Address: 309 State: S
Address: 309 State: M
CPU3 Writes to Address: 739
Address: 739 State: S
Address: 739 State: M
Address: 739 State: Not in Cache
Address: 739 State: M

=====================Simulation Loop #823=====================
CPU0 Writes to Address: 837
Address: 837 State: M
Address: 837 State: Not in Cache
Address: 837 State: M
Address: 837 State: Not in Cache
CPU1 Writes to Address: 326
Address: 326 State: M
Address: 326 State: M
Address: 326 State: Not in Cache
Address: 326 State: M
CPU2 Writes to Address: 811
Address: 811 State: Not in Cache
Address: 811 State: Not in Cache
Address: 811 State: M
Address: 811 State: Not in Cache
CPU3 Reads from Address: 602
Address: 602 State: E
Address: 602 State: Not in Cache
Address: 602 State: Not in Cache
Address: 602 State: Not in Cache
Address: 602 State: E

=====================Simulation Loop #824=====================
CPU0 Reads from Address: 336
Address: 336 State: E
Address: 336 State: E
Address: 336 State: Not in Cache
Address: 336 State: Not in Cache
CPU1 Reads from Address: 600
Address: 600 State: E
Address: 600 State: Not in Cache
Address: 600 State: E
Address: 600 State: Not in Cache
Address: 600 State: Not in Cache
CPU2 Writes to Address: 2
Address: 2 State: M
Address: 2 State: S
Address: 2 State: M
Address: 2 State: Not in Cache
CPU3 Reads from Address: 381
Address: 381 State: S
Address: 381 State: S
Address: 381 State: M
Address: 381 State: M
Address: 381 State: S

=====================Simulation Loop #825=====================
CPU0 Writes to Address: 741
Address: 741 State: M
Address: 741 State: Not in Cache
Address: 741 State: Not in Cache
Address: 741 State: Not in Cache
CPU1 Reads from Address: 301
Address: 301 State: Not in Cache
Address: 301 State: S
Address: 301 State: M
Address: 301 State: Not in Cache
CPU2 Reads from Address: 208
Address: 208 State: Not in Cache
Address: 208 State: M
Address: 208 State: M
Address: 208 State: Not in Cache
CPU3 Writes to Address: 254
Address: 254 State: Not in Cache
Address: 254 State: Not in Cache
Address: 254 State: Not in Cache
Address: 254 State: M

=====================Simulation Loop #826=====================
CPU0 Reads from Address: 357
Address: 357 State: M
Address: 357 State: M
Address: 357 State: M
Address: 357 State: M
CPU1 Writes to Address: 428
Address: 428 State: Not in Cache
Address: 428 State: M
Address: 428 State: Not in Cache
Address: 428 State: E
CPU2 Reads from Address: 193
Address: 193 State: E
Address: 193 State: Not in Cache
Address: 193 State: E
Address: 193 State: M
CPU3 Reads from Address: 832
Address: 832 State: S
Address: 832 State: M
Address: 832 State: Not in Cache
Address: 832 State: Not in Cache
Address: 832 State: S

=====================Simulation Loop #827=====================
CPU0 Writes to Address: 948
Address: 948 State: M
Address: 948 State: Not in Cache
Address: 948 State: M
Address: 948 State: Not in Cache
CPU1 Writes to Address: 815
Address: 815 State: M
Address: 815 State: M
Address: 815 State: Not in Cache
Address: 815 State: M
CPU2 Reads from Address: 537
Address: 537 State: S
Address: 537 State: M
Address: 537 State: M
Address: 537 State: S
Address: 537 State: Not in Cache
CPU3 Reads from Address: 120
Address: 120 State: M
Address: 120 State: M
Address: 120 State: M
Address: 120 State: S

=====================Simulation Loop #828=====================
CPU0 Reads from Address: 274
Address: 274 State: S
Address: 274 State: S
Address: 274 State: E
Address: 274 State: M
Address: 274 State: M
CPU1 Writes to Address: 612
Address: 612 State: Not in Cache
Address: 612 State: M
Address: 612 State: Not in Cache
Address: 612 State: Not in Cache
CPU2 Reads from Address: 679
Address: 679 State: E
Address: 679 State: Not in Cache
Address: 679 State: Not in Cache
Address: 679 State: E
Address: 679 State: E
CPU3 Writes to Address: 105
Address: 105 State: Not in Cache
Address: 105 State: M
Address: 105 State: M
Address: 105 State: M

=====================Simulation Loop #829=====================
CPU0 Reads from Address: 858
Address: 858 State: E
Address: 858 State: E
Address: 858 State: Not in Cache
Address: 858 State: Not in Cache
Address: 858 State: E
CPU1 Writes to Address: 238
Address: 238 State: M
Address: 238 State: M
Address: 238 State: M
Address: 238 State: E
CPU2 Reads from Address: 934
Address: 934 State: Not in Cache
Address: 934 State: M
Address: 934 State: S
Address: 934 State: Not in Cache
CPU3 Writes to Address: 915
Address: 915 State: Not in Cache
Address: 915 State: Not in Cache
Address: 915 State: Not in Cache
Address: 915 State: M

=====================Simulation Loop #830=====================
CPU0 Reads from Address: 86
Address: 86 State: S
Address: 86 State: S
Address: 86 State: E
Address: 86 State: M
Address: 86 State: Not in Cache
CPU1 Writes to Address: 806
Address: 806 State: M
Address: 806 State: M
Address: 806 State: Not in Cache
Address: 806 State: Not in Cache
CPU2 Reads from Address: 741
Address: 741 State: S
Address: 741 State: M
Address: 741 State: Not in Cache
Address: 741 State: S
Address: 741 State: Not in Cache
CPU3 Writes to Address: 729
Address: 729 State: M
Address: 729 State: E
Address: 729 State: M
Address: 729 State: M

=====================Simulation Loop #831=====================
CPU0 Writes to Address: 72
Address: 72 State: M
Address: 72 State: Not in Cache
Address: 72 State: E
Address: 72 State: Not in Cache
CPU1 Writes to Address: 607
Address: 607 State: E
Address: 607 State: M
Address: 607 State: M
Address: 607 State: Not in Cache
CPU2 Reads from Address: 886
Address: 886 State: S
Address: 886 State: M
Address: 886 State: M
Address: 886 State: S
Address: 886 State: Not in Cache
CPU3 Writes to Address: 223
Address: 223 State: M
Address: 223 State: M
Address: 223 State: Not in Cache
Address: 223 State: M

=====================Simulation Loop #832=====================
CPU0 Writes to Address: 240
Address: 240 State: M
Address: 240 State: Not in Cache
Address: 240 State: Not in Cache
Address: 240 State: M
CPU1 Reads from Address: 941
Address: 941 State: S
Address: 941 State: Not in Cache
Address: 941 State: S
Address: 941 State: M
Address: 941 State: Not in Cache
CPU2 Reads from Address: 658
Address: 658 State: M
Address: 658 State: M
Address: 658 State: M
Address: 658 State: S
CPU3 Writes to Address: 132
Address: 132 State: S
Address: 132 State: S
Address: 132 State: M
Address: 132 State: M

=====================Simulation Loop #833=====================
CPU0 Writes to Address: 690
Address: 690 State: M
Address: 690 State: Not in Cache
Address: 690 State: Not in Cache
Address: 690 State: Not in Cache
CPU1 Writes to Address: 490
Address: 490 State: M
Address: 490 State: M
Address: 490 State: Not in Cache
Address: 490 State: E
CPU2 Writes to Address: 812
Address: 812 State: M
Address: 812 State: Not in Cache
Address: 812 State: M
Address: 812 State: M
CPU3 Writes to Address: 989
Address: 989 State: M
Address: 989 State: Not in Cache
Address: 989 State: M
Address: 989 State: M

=====================Simulation Loop #834=====================
CPU0 Reads from Address: 424
Address: 424 State: E
Address: 424 State: E
Address: 424 State: E
Address: 424 State: Not in Cache
Address: 424 State: E
CPU1 Writes to Address: 334
Address: 334 State: Not in Cache
Address: 334 State: M
Address: 334 State: S
Address: 334 State: Not in Cache
CPU2 Writes to Address: 529
Address: 529 State: S
Address: 529 State: Not in Cache
Address: 529 State: M
Address: 529 State: M
CPU3 Writes to Address: 932
Address: 932 State: M
Address: 932 State: Not in Cache
Address: 932 State: M
Address: 932 State: M

=====================Simulation Loop #835=====================
CPU0 Reads from Address: 311
Address: 311 State: M
Address: 311 State: E
Address: 311 State: M
Address: 311 State: M
CPU1 Writes to Address: 227
Address: 227 State: Not in Cache
Address: 227 State: M
Address: 227 State: Not in Cache
Address: 227 State: M
CPU2 Writes to Address: 802
Address: 802 State: Not in Cache
Address: 802 State: S
Address: 802 State: M
Address: 802 State: M
CPU3 Writes to Address: 260
Address: 260 State: M
Address: 260 State: M
Address: 260 State: M
Address: 260 State: M

=====================Simulation Loop #836=====================
CPU0 Writes to Address: 239
Address: 239 State: M
Address: 239 State: M
Address: 239 State: Not in Cache
Address: 239 State: Not in Cache
CPU1 Writes to Address: 393
Address: 393 State: M
Address: 393 State: M
Address: 393 State: E
Address: 393 State: E
CPU2 Reads from Address: 828
Address: 828 State: S
Address: 828 State: S
Address: 828 State: M
Address: 828 State: S
Address: 828 State: Not in Cache
CPU3 Writes to Address: 354
Address: 354 State: Not in Cache
Address: 354 State: M
Address: 354 State: M
Address: 354 State: M

=====================Simulation Loop #837=====================
CPU0 Reads from Address: 234
Address: 234 State: E
Address: 234 State: E
Address: 234 State: Not in Cache
Address: 234 State: Not in Cache
Address: 234 State: E
CPU1 Writes to Address: 378
Address: 378 State: Not in Cache
Address: 378 State: M
Address: 378 State: S
Address: 378 State: Not in Cache
CPU2 Writes to Address: 677
Address: 677 State: Not in Cache
Address: 677 State: S
Address: 677 State: M
Address: 677 State: Not in Cache
CPU3 Writes to Address: 194
Address: 194 State: E
Address: 194 State: M
Address: 194 State: E
Address: 194 State: M

=====================Simulation Loop #838=====================
CPU0 Writes to Address: 758
Address: 758 State: M
Address: 758 State: M
Address: 758 State: Not in Cache
Address: 758 State: M
CPU1 Reads from Address: 38
Address: 38 State: E
Address: 38 State: E
Address: 38 State: E
Address: 38 State: Not in Cache
Address: 38 State: Not in Cache
CPU2 Writes to Address: 812
Address: 812 State: M
Address: 812 State: Not in Cache
Address: 812 State: M
Address: 812 State: M
CPU3 Reads from Address: 80
Address: 80 State: M
Address: 80 State: Not in Cache
Address: 80 State: S
Address: 80 State: M

=====================Simulation Loop #839=====================
CPU0 Writes to Address: 497
Address: 497 State: M
Address: 497 State: Not in Cache
Address: 497 State: Not in Cache
Address: 497 State: M
CPU1 Writes to Address: 902
Address: 902 State: Not in Cache
Address: 902 State: M
Address: 902 State: Not in Cache
Address: 902 State: Not in Cache
CPU2 Reads from Address: 493
Address: 493 State: S
Address: 493 State: S
Address: 493 State: M
Address: 493 State: S
Address: 493 State: Not in Cache
CPU3 Reads from Address: 535
Address: 535 State: S
Address: 535 State: Not in Cache
Address: 535 State: M
Address: 535 State: Not in Cache
Address: 535 State: S

=====================Simulation Loop #840=====================
CPU0 Reads from Address: 945
Address: 945 State: S
Address: 945 State: M
Address: 945 State: Not in Cache
Address: 945 State: Not in Cache
CPU1 Writes to Address: 333
Address: 333 State: M
Address: 333 State: M
Address: 333 State: M
Address: 333 State: M
CPU2 Reads from Address: 879
Address: 879 State: S
Address: 879 State: Not in Cache
Address: 879 State: M
Address: 879 State: S
Address: 879 State: M
CPU3 Reads from Address: 202
Address: 202 State: S
Address: 202 State: Not in Cache
Address: 202 State: M
Address: 202 State: M
Address: 202 State: S

=====================Simulation Loop #841=====================
CPU0 Writes to Address: 840
Address: 840 State: M
Address: 840 State: M
Address: 840 State: E
Address: 840 State: Not in Cache
CPU1 Writes to Address: 534
Address: 534 State: M
Address: 534 State: M
Address: 534 State: M
Address: 534 State: M
CPU2 Reads from Address: 272
Address: 272 State: Not in Cache
Address: 272 State: M
Address: 272 State: E
Address: 272 State: M
CPU3 Writes to Address: 478
Address: 478 State: S
Address: 478 State: M
Address: 478 State: Not in Cache
Address: 478 State: M

=====================Simulation Loop #842=====================
CPU0 Writes to Address: 464
Address: 464 State: M
Address: 464 State: Not in Cache
Address: 464 State: E
Address: 464 State: Not in Cache
CPU1 Writes to Address: 757
Address: 757 State: Not in Cache
Address: 757 State: M
Address: 757 State: M
Address: 757 State: S
CPU2 Writes to Address: 243
Address: 243 State: Not in Cache
Address: 243 State: S
Address: 243 State: M
Address: 243 State: S
CPU3 Writes to Address: 255
Address: 255 State: Not in Cache
Address: 255 State: M
Address: 255 State: Not in Cache
Address: 255 State: M

=====================Simulation Loop #843=====================
CPU0 Writes to Address: 1022
Address: 1022 State: M
Address: 1022 State: Not in Cache
Address: 1022 State: Not in Cache
Address: 1022 State: E
CPU1 Writes to Address: 274
Address: 274 State: S
Address: 274 State: M
Address: 274 State: M
Address: 274 State: M
CPU2 Reads from Address: 318
Address: 318 State: Not in Cache
Address: 318 State: Not in Cache
Address: 318 State: M
Address: 318 State: S
CPU3 Writes to Address: 371
Address: 371 State: E
Address: 371 State: E
Address: 371 State: M
Address: 371 State: M

=====================Simulation Loop #844=====================
CPU0 Reads from Address: 824
Address: 824 State: S
Address: 824 State: S
Address: 824 State: S
Address: 824 State: M
Address: 824 State: M
CPU1 Writes to Address: 459
Address: 459 State: M
Address: 459 State: M
Address: 459 State: M
Address: 459 State: M
CPU2 Reads from Address: 653
Address: 653 State: S
Address: 653 State: M
Address: 653 State: M
Address: 653 State: S
Address: 653 State: S
CPU3 Reads from Address: 617
Address: 617 State: S
Address: 617 State: M
Address: 617 State: M
Address: 617 State: Not in Cache
Address: 617 State: S

=====================Simulation Loop #845=====================
CPU0 Writes to Address: 729
Address: 729 State: M
Address: 729 State: E
Address: 729 State: M
Address: 729 State: M
CPU1 Writes to Address: 644
Address: 644 State: E
Address: 644 State: M
Address: 644 State: E
Address: 644 State: M
CPU2 Reads from Address: 554
Address: 554 State: M
Address: 554 State: M
Address: 554 State: S
Address: 554 State: Not in Cache
CPU3 Writes to Address: 195
Address: 195 State: M
Address: 195 State: M
Address: 195 State: Not in Cache
Address: 195 State: M

=====================Simulation Loop #846=====================
CPU0 Reads from Address: 628
Address: 628 State: E
Address: 628 State: E
Address: 628 State: E
Address: 628 State: Not in Cache
Address: 628 State: Not in Cache
CPU1 Writes to Address: 618
Address: 618 State: Not in Cache
Address: 618 State: M
Address: 618 State: E
Address: 618 State: M
CPU2 Writes to Address: 245
Address: 245 State: M
Address: 245 State: Not in Cache
Address: 245 State: M
Address: 245 State: M
CPU3 Reads from Address: 8
Address: 8 State: M
Address: 8 State: Not in Cache
Address: 8 State: M
Address: 8 State: M

=====================Simulation Loop #847=====================
CPU0 Reads from Address: 807
Address: 807 State: E
Address: 807 State: E
Address: 807 State: Not in Cache
Address: 807 State: Not in Cache
Address: 807 State: Not in Cache
CPU1 Reads from Address: 65
Address: 65 State: E
Address: 65 State: E
Address: 65 State: E
Address: 65 State: Not in Cache
Address: 65 State: Not in Cache
CPU2 Reads from Address: 363
Address: 363 State: Not in Cache
Address: 363 State: S
Address: 363 State: M
Address: 363 State: Not in Cache
CPU3 Reads from Address: 600
Address: 600 State: E
Address: 600 State: Not in Cache
Address: 600 State: E
Address: 600 State: Not in Cache
Address: 600 State: E

=====================Simulation Loop #848=====================
CPU0 Reads from Address: 83
Address: 83 State: M
Address: 83 State: Not in Cache
Address: 83 State: S
Address: 83 State: Not in Cache
CPU1 Writes to Address: 717
Address: 717 State: M
Address: 717 State: M
Address: 717 State: Not in Cache
Address: 717 State: S
CPU2 Writes to Address: 656
Address: 656 State: M
Address: 656 State: Not in Cache
Address: 656 State: M
Address: 656 State: S
CPU3 Reads from Address: 741
Address: 741 State: S
Address: 741 State: M
Address: 741 State: Not in Cache
Address: 741 State: S
Address: 741 State: S

=====================Simulation Loop #849=====================
CPU0 Reads from Address: 481
Address: 481 State: M
Address: 481 State: Not in Cache
Address: 481 State: Not in Cache
Address: 481 State: Not in Cache
CPU1 Writes to Address: 148
Address: 148 State: Not in Cache
Address: 148 State: M
Address: 148 State: Not in Cache
Address: 148 State: M
CPU2 Reads from Address: 222
Address: 222 State: S
Address: 222 State: Not in Cache
Address: 222 State: M
Address: 222 State: S
Address: 222 State: M
CPU3 Writes to Address: 141
Address: 141 State: Not in Cache
Address: 141 State: E
Address: 141 State: E
Address: 141 State: M

=====================Simulation Loop #850=====================
CPU0 Reads from Address: 664
Address: 664 State: S
Address: 664 State: M
Address: 664 State: M
Address: 664 State: S
CPU1 Writes to Address: 1010
Address: 1010 State: M
Address: 1010 State: M
Address: 1010 State: Not in Cache
Address: 1010 State: Not in Cache
CPU2 Reads from Address: 409
Address: 409 State: Not in Cache
Address: 409 State: S
Address: 409 State: M
Address: 409 State: Not in Cache
CPU3 Reads from Address: 909
Address: 909 State: S
Address: 909 State: M
Address: 909 State: M
Address: 909 State: M
Address: 909 State: S

=====================Simulation Loop #851=====================
CPU0 Reads from Address: 736
Address: 736 State: M
Address: 736 State: Not in Cache
Address: 736 State: Not in Cache
Address: 736 State: Not in Cache
CPU1 Writes to Address: 207
Address: 207 State: M
Address: 207 State: M
Address: 207 State: Not in Cache
Address: 207 State: Not in Cache
CPU2 Writes to Address: 719
Address: 719 State: M
Address: 719 State: M
Address: 719 State: M
Address: 719 State: M
CPU3 Writes to Address: 23
Address: 23 State: Not in Cache
Address: 23 State: M
Address: 23 State: M
Address: 23 State: M

=====================Simulation Loop #852=====================
CPU0 Writes to Address: 626
Address: 626 State: M
Address: 626 State: M
Address: 626 State: Not in Cache
Address: 626 State: Not in Cache
CPU1 Writes to Address: 110
Address: 110 State: M
Address: 110 State: M
Address: 110 State: Not in Cache
Address: 110 State: E
CPU2 Writes to Address: 116
Address: 116 State: Not in Cache
Address: 116 State: Not in Cache
Address: 116 State: M
Address: 116 State: Not in Cache
CPU3 Writes to Address: 348
Address: 348 State: M
Address: 348 State: Not in Cache
Address: 348 State: M
Address: 348 State: M

=====================Simulation Loop #853=====================
CPU0 Writes to Address: 428
Address: 428 State: M
Address: 428 State: M
Address: 428 State: Not in Cache
Address: 428 State: E
CPU1 Writes to Address: 909
Address: 909 State: M
Address: 909 State: M
Address: 909 State: M
Address: 909 State: S
CPU2 Reads from Address: 962
Address: 962 State: S
Address: 962 State: M
Address: 962 State: Not in Cache
Address: 962 State: S
Address: 962 State: Not in Cache
CPU3 Writes to Address: 192
Address: 192 State: M
Address: 192 State: Not in Cache
Address: 192 State: M
Address: 192 State: M

=====================Simulation Loop #854=====================
CPU0 Reads from Address: 241
Address: 241 State: M
Address: 241 State: Not in Cache
Address: 241 State: Not in Cache
Address: 241 State: M
CPU1 Writes to Address: 329
Address: 329 State: M
Address: 329 State: M
Address: 329 State: Not in Cache
Address: 329 State: Not in Cache
CPU2 Writes to Address: 466
Address: 466 State: Not in Cache
Address: 466 State: Not in Cache
Address: 466 State: M
Address: 466 State: M
CPU3 Writes to Address: 434
Address: 434 State: E
Address: 434 State: Not in Cache
Address: 434 State: E
Address: 434 State: M

=====================Simulation Loop #855=====================
CPU0 Writes to Address: 298
Address: 298 State: M
Address: 298 State: M
Address: 298 State: E
Address: 298 State: M
CPU1 Writes to Address: 423
Address: 423 State: M
Address: 423 State: M
Address: 423 State: Not in Cache
Address: 423 State: Not in Cache
CPU2 Writes to Address: 383
Address: 383 State: M
Address: 383 State: Not in Cache
Address: 383 State: M
Address: 383 State: M
CPU3 Reads from Address: 263
Address: 263 State: S
Address: 263 State: M
Address: 263 State: M
Address: 263 State: S
Address: 263 State: S

=====================Simulation Loop #856=====================
CPU0 Writes to Address: 780
Address: 780 State: M
Address: 780 State: M
Address: 780 State: E
Address: 780 State: S
CPU1 Reads from Address: 543
Address: 543 State: E
Address: 543 State: E
Address: 543 State: E
Address: 543 State: Not in Cache
Address: 543 State: Not in Cache
CPU2 Writes to Address: 292
Address: 292 State: M
Address: 292 State: S
Address: 292 State: M
Address: 292 State: M
CPU3 Reads from Address: 508
Address: 508 State: M
Address: 508 State: Not in Cache
Address: 508 State: Not in Cache
Address: 508 State: S

=====================Simulation Loop #857=====================
CPU0 Writes to Address: 317
Address: 317 State: M
Address: 317 State: E
Address: 317 State: E
Address: 317 State: Not in Cache
CPU1 Reads from Address: 963
Address: 963 State: S
Address: 963 State: Not in Cache
Address: 963 State: S
Address: 963 State: S
Address: 963 State: M
CPU2 Writes to Address: 541
Address: 541 State: E
Address: 541 State: E
Address: 541 State: M
Address: 541 State: Not in Cache
CPU3 Writes to Address: 739
Address: 739 State: S
Address: 739 State: M
Address: 739 State: Not in Cache
Address: 739 State: M

=====================Simulation Loop #858=====================
CPU0 Writes to Address: 519
Address: 519 State: M
Address: 519 State: E
Address: 519 State: Not in Cache
Address: 519 State: Not in Cache
CPU1 Writes to Address: 291
Address: 291 State: M
Address: 291 State: M
Address: 291 State: M
Address: 291 State: M
CPU2 Reads from Address: 963
Address: 963 State: Not in Cache
Address: 963 State: S
Address: 963 State: S
Address: 963 State: M
CPU3 Writes to Address: 201
Address: 201 State: M
Address: 201 State: M
Address: 201 State: Not in Cache
Address: 201 State: M

=====================Simulation Loop #859=====================
CPU0 Writes to Address: 259
Address: 259 State: M
Address: 259 State: S
Address: 259 State: Not in Cache
Address: 259 State: S
CPU1 Reads from Address: 832
Address: 832 State: S
Address: 832 State: M
Address: 832 State: S
Address: 832 State: Not in Cache
Address: 832 State: S
CPU2 Writes to Address: 920
Address: 920 State: Not in Cache
Address: 920 State: Not in Cache
Address: 920 State: M
Address: 920 State: Not in Cache
CPU3 Writes to Address: 125
Address: 125 State: M
Address: 125 State: M
Address: 125 State: S
Address: 125 State: M

=====================Simulation Loop #860=====================
CPU0 Reads from Address: 606
Address: 606 State: M
Address: 606 State: Not in Cache
Address: 606 State: Not in Cache
Address: 606 State: Not in Cache
CPU1 Writes to Address: 430
Address: 430 State: Not in Cache
Address: 430 State: M
Address: 430 State: E
Address: 430 State: Not in Cache
CPU2 Writes to Address: 970
Address: 970 State: Not in Cache
Address: 970 State: Not in Cache
Address: 970 State: M
Address: 970 State: M
CPU3 Reads from Address: 606
Address: 606 State: S
Address: 606 State: M
Address: 606 State: Not in Cache
Address: 606 State: Not in Cache
Address: 606 State: S

=====================Simulation Loop #861=====================
CPU0 Writes to Address: 247
Address: 247 State: M
Address: 247 State: M
Address: 247 State: S
Address: 247 State: M
CPU1 Writes to Address: 855
Address: 855 State: M
Address: 855 State: M
Address: 855 State: M
Address: 855 State: S
CPU2 Writes to Address: 576
Address: 576 State: M
Address: 576 State: M
Address: 576 State: M
Address: 576 State: M
CPU3 Reads from Address: 673
Address: 673 State: M
Address: 673 State: S
Address: 673 State: Not in Cache
Address: 673 State: M

=====================Simulation Loop #862=====================
CPU0 Writes to Address: 453
Address: 453 State: M
Address: 453 State: M
Address: 453 State: Not in Cache
Address: 453 State: Not in Cache
CPU1 Writes to Address: 382
Address: 382 State: E
Address: 382 State: M
Address: 382 State: E
Address: 382 State: Not in Cache
CPU2 Reads from Address: 893
Address: 893 State: S
Address: 893 State: S
Address: 893 State: M
Address: 893 State: S
Address: 893 State: Not in Cache
CPU3 Writes to Address: 237
Address: 237 State: Not in Cache
Address: 237 State: Not in Cache
Address: 237 State: M
Address: 237 State: M

=====================Simulation Loop #863=====================
CPU0 Reads from Address: 885
Address: 885 State: M
Address: 885 State: M
Address: 885 State: Not in Cache
Address: 885 State: M
CPU1 Reads from Address: 148
Address: 148 State: Not in Cache
Address: 148 State: M
Address: 148 State: Not in Cache
Address: 148 State: M
CPU2 Writes to Address: 339
Address: 339 State: S
Address: 339 State: Not in Cache
Address: 339 State: M
Address: 339 State: Not in Cache
CPU3 Writes to Address: 189
Address: 189 State: M
Address: 189 State: M
Address: 189 State: E
Address: 189 State: M

=====================Simulation Loop #864=====================
CPU0 Writes to Address: 241
Address: 241 State: M
Address: 241 State: Not in Cache
Address: 241 State: Not in Cache
Address: 241 State: M
CPU1 Writes to Address: 788
Address: 788 State: M
Address: 788 State: M
Address: 788 State: M
Address: 788 State: M
CPU2 Reads from Address: 290
Address: 290 State: S
Address: 290 State: Not in Cache
Address: 290 State: M
Address: 290 State: S
Address: 290 State: Not in Cache
CPU3 Reads from Address: 88
Address: 88 State: M
Address: 88 State: Not in Cache
Address: 88 State: Not in Cache
Address: 88 State: E

=====================Simulation Loop #865=====================
CPU0 Writes to Address: 122
Address: 122 State: M
Address: 122 State: M
Address: 122 State: Not in Cache
Address: 122 State: Not in Cache
CPU1 Reads from Address: 932
Address: 932 State: S
Address: 932 State: M
Address: 932 State: S
Address: 932 State: M
Address: 932 State: M
CPU2 Writes to Address: 187
Address: 187 State: Not in Cache
Address: 187 State: Not in Cache
Address: 187 State: M
Address: 187 State: Not in Cache
CPU3 Reads from Address: 454
Address: 454 State: S
Address: 454 State: M
Address: 454 State: Not in Cache
Address: 454 State: Not in Cache
Address: 454 State: S

=====================Simulation Loop #866=====================
CPU0 Writes to Address: 1000
Address: 1000 State: M
Address: 1000 State: Not in Cache
Address: 1000 State: Not in Cache
Address: 1000 State: Not in Cache
CPU1 Writes to Address: 741
Address: 741 State: M
Address: 741 State: M
Address: 741 State: S
Address: 741 State: S
CPU2 Reads from Address: 901
Address: 901 State: M
Address: 901 State: M
Address: 901 State: S
Address: 901 State: M
CPU3 Reads from Address: 715
Address: 715 State: S
Address: 715 State: M
Address: 715 State: Not in Cache
Address: 715 State: S
Address: 715 State: S

=====================Simulation Loop #867=====================
CPU0 Writes to Address: 1017
Address: 1017 State: M
Address: 1017 State: Not in Cache
Address: 1017 State: Not in Cache
Address: 1017 State: M
CPU1 Writes to Address: 678
Address: 678 State: Not in Cache
Address: 678 State: M
Address: 678 State: M
Address: 678 State: E
CPU2 Reads from Address: 848
Address: 848 State: S
Address: 848 State: Not in Cache
Address: 848 State: M
Address: 848 State: S
Address: 848 State: Not in Cache
CPU3 Writes to Address: 85
Address: 85 State: Not in Cache
Address: 85 State: Not in Cache
Address: 85 State: Not in Cache
Address: 85 State: M

=====================Simulation Loop #868=====================
CPU0 Reads from Address: 867
Address: 867 State: S
Address: 867 State: Not in Cache
Address: 867 State: M
Address: 867 State: Not in Cache
CPU1 Writes to Address: 68
Address: 68 State: Not in Cache
Address: 68 State: M
Address: 68 State: M
Address: 68 State: Not in Cache
CPU2 Writes to Address: 342
Address: 342 State: M
Address: 342 State: S
Address: 342 State: M
Address: 342 State: M
CPU3 Reads from Address: 912
Address: 912 State: S
Address: 912 State: S
Address: 912 State: M
Address: 912 State: M
Address: 912 State: S

=====================Simulation Loop #869=====================
CPU0 Reads from Address: 585
Address: 585 State: E
Address: 585 State: E
Address: 585 State: Not in Cache
Address: 585 State: Not in Cache
Address: 585 State: Not in Cache
CPU1 Reads from Address: 962
Address: 962 State: S
Address: 962 State: M
Address: 962 State: S
Address: 962 State: S
Address: 962 State: Not in Cache
CPU2 Reads from Address: 668
Address: 668 State: E
Address: 668 State: Not in Cache
Address: 668 State: Not in Cache
Address: 668 State: E
Address: 668 State: E
CPU3 Reads from Address: 157
Address: 157 State: Not in Cache
Address: 157 State: M
Address: 157 State: M
Address: 157 State: E

=====================Simulation Loop #870=====================
CPU0 Writes to Address: 834
Address: 834 State: M
Address: 834 State: Not in Cache
Address: 834 State: Not in Cache
Address: 834 State: Not in Cache
CPU1 Reads from Address: 520
Address: 520 State: S
Address: 520 State: M
Address: 520 State: S
Address: 520 State: Not in Cache
Address: 520 State: S
CPU2 Reads from Address: 477
Address: 477 State: S
Address: 477 State: M
Address: 477 State: M
Address: 477 State: Not in Cache
CPU3 Writes to Address: 566
Address: 566 State: Not in Cache
Address: 566 State: E
Address: 566 State: E
Address: 566 State: M

=====================Simulation Loop #871=====================
CPU0 Reads from Address: 934
Address: 934 State: S
Address: 934 State: S
Address: 934 State: M
Address: 934 State: S
Address: 934 State: Not in Cache
CPU1 Reads from Address: 898
Address: 898 State: Not in Cache
Address: 898 State: M
Address: 898 State: Not in Cache
Address: 898 State: M
CPU2 Writes to Address: 645
Address: 645 State: Not in Cache
Address: 645 State: M
Address: 645 State: M
Address: 645 State: Not in Cache
CPU3 Writes to Address: 418
Address: 418 State: Not in Cache
Address: 418 State: Not in Cache
Address: 418 State: E
Address: 418 State: M

=====================Simulation Loop #872=====================
CPU0 Writes to Address: 1005
Address: 1005 State: M
Address: 1005 State: Not in Cache
Address: 1005 State: S
Address: 1005 State: M
CPU1 Writes to Address: 649
Address: 649 State: M
Address: 649 State: M
Address: 649 State: S
Address: 649 State: M
CPU2 Reads from Address: 461
Address: 461 State: M
Address: 461 State: M
Address: 461 State: M
Address: 461 State: Not in Cache
CPU3 Reads from Address: 565
Address: 565 State: S
Address: 565 State: M
Address: 565 State: E
Address: 565 State: M

=====================Simulation Loop #873=====================
CPU0 Reads from Address: 868
Address: 868 State: S
Address: 868 State: S
Address: 868 State: E
Address: 868 State: Not in Cache
Address: 868 State: M
CPU1 Reads from Address: 534
Address: 534 State: M
Address: 534 State: M
Address: 534 State: M
Address: 534 State: M
CPU2 Writes to Address: 17
Address: 17 State: M
Address: 17 State: S
Address: 17 State: M
Address: 17 State: Not in Cache
CPU3 Writes to Address: 319
Address: 319 State: M
Address: 319 State: S
Address: 319 State: E
Address: 319 State: M

=====================Simulation Loop #874=====================
CPU0 Reads from Address: 131
Address: 131 State: M
Address: 131 State: E
Address: 131 State: Not in Cache
Address: 131 State: Not in Cache
CPU1 Reads from Address: 356
Address: 356 State: S
Address: 356 State: M
Address: 356 State: S
Address: 356 State: Not in Cache
Address: 356 State: Not in Cache
CPU2 Reads from Address: 684
Address: 684 State: S
Address: 684 State: M
Address: 684 State: M
Address: 684 State: S
Address: 684 State: Not in Cache
CPU3 Writes to Address: 84
Address: 84 State: Not in Cache
Address: 84 State: S
Address: 84 State: M
Address: 84 State: M

=====================Simulation Loop #875=====================
CPU0 Writes to Address: 259
Address: 259 State: M
Address: 259 State: S
Address: 259 State: Not in Cache
Address: 259 State: S
CPU1 Writes to Address: 9
Address: 9 State: M
Address: 9 State: M
Address: 9 State: Not in Cache
Address: 9 State: M
CPU2 Reads from Address: 442
Address: 442 State: E
Address: 442 State: S
Address: 442 State: M
Address: 442 State: E
CPU3 Reads from Address: 377
Address: 377 State: M
Address: 377 State: Not in Cache
Address: 377 State: M
Address: 377 State: S

=====================Simulation Loop #876=====================
CPU0 Reads from Address: 907
Address: 907 State: E
Address: 907 State: Not in Cache
Address: 907 State: M
Address: 907 State: S
CPU1 Reads from Address: 326
Address: 326 State: M
Address: 326 State: M
Address: 326 State: Not in Cache
Address: 326 State: M
CPU2 Writes to Address: 569
Address: 569 State: Not in Cache
Address: 569 State: M
Address: 569 State: M
Address: 569 State: M
CPU3 Writes to Address: 174
Address: 174 State: Not in Cache
Address: 174 State: M
Address: 174 State: Not in Cache
Address: 174 State: M

=====================Simulation Loop #877=====================
CPU0 Writes to Address: 103
Address: 103 State: M
Address: 103 State: Not in Cache
Address: 103 State: M
Address: 103 State: S
CPU1 Writes to Address: 2
Address: 2 State: M
Address: 2 State: M
Address: 2 State: M
Address: 2 State: Not in Cache
CPU2 Reads from Address: 26
Address: 26 State: M
Address: 26 State: M
Address: 26 State: S
Address: 26 State: Not in Cache
CPU3 Writes to Address: 1011
Address: 1011 State: M
Address: 1011 State: E
Address: 1011 State: E
Address: 1011 State: M

=====================Simulation Loop #878=====================
CPU0 Reads from Address: 404
Address: 404 State: S
Address: 404 State: M
Address: 404 State: Not in Cache
Address: 404 State: S
CPU1 Reads from Address: 731
Address: 731 State: S
Address: 731 State: M
Address: 731 State: S
Address: 731 State: Not in Cache
Address: 731 State: Not in Cache
CPU2 Writes to Address: 510
Address: 510 State: S
Address: 510 State: E
Address: 510 State: M
Address: 510 State: Not in Cache
CPU3 Reads from Address: 675
Address: 675 State: S
Address: 675 State: Not in Cache
Address: 675 State: M
Address: 675 State: M

=====================Simulation Loop #879=====================
CPU0 Reads from Address: 77
Address: 77 State: M
Address: 77 State: Not in Cache
Address: 77 State: Not in Cache
Address: 77 State: S
CPU1 Reads from Address: 385
Address: 385 State: M
Address: 385 State: M
Address: 385 State: Not in Cache
Address: 385 State: M
CPU2 Writes to Address: 994
Address: 994 State: Not in Cache
Address: 994 State: Not in Cache
Address: 994 State: M
Address: 994 State: M
CPU3 Writes to Address: 860
Address: 860 State: Not in Cache
Address: 860 State: M
Address: 860 State: Not in Cache
Address: 860 State: M

=====================Simulation Loop #880=====================
CPU0 Writes to Address: 634
Address: 634 State: M
Address: 634 State: Not in Cache
Address: 634 State: Not in Cache
Address: 634 State: E
CPU1 Reads from Address: 776
Address: 776 State: S
Address: 776 State: M
Address: 776 State: S
Address: 776 State: S
Address: 776 State: Not in Cache
CPU2 Writes to Address: 827
Address: 827 State: M
Address: 827 State: Not in Cache
Address: 827 State: M
Address: 827 State: M
CPU3 Writes to Address: 632
Address: 632 State: S
Address: 632 State: M
Address: 632 State: Not in Cache
Address: 632 State: M

=====================Simulation Loop #881=====================
CPU0 Writes to Address: 725
Address: 725 State: M
Address: 725 State: Not in Cache
Address: 725 State: S
Address: 725 State: M
CPU1 Writes to Address: 98
Address: 98 State: S
Address: 98 State: M
Address: 98 State: Not in Cache
Address: 98 State: Not in Cache
CPU2 Reads from Address: 96
Address: 96 State: E
Address: 96 State: Not in Cache
Address: 96 State: E
Address: 96 State: E
Address: 96 State: E
CPU3 Writes to Address: 849
Address: 849 State: Not in Cache
Address: 849 State: Not in Cache
Address: 849 State: M
Address: 849 State: M

=====================Simulation Loop #882=====================
CPU0 Writes to Address: 665
Address: 665 State: M
Address: 665 State: E
Address: 665 State: S
Address: 665 State: E
CPU1 Writes to Address: 229
Address: 229 State: S
Address: 229 State: M
Address: 229 State: M
Address: 229 State: Not in Cache
CPU2 Writes to Address: 649
Address: 649 State: M
Address: 649 State: M
Address: 649 State: M
Address: 649 State: M
CPU3 Reads from Address: 137
Address: 137 State: Not in Cache
Address: 137 State: Not in Cache
Address: 137 State: E
Address: 137 State: E

=====================Simulation Loop #883=====================
CPU0 Writes to Address: 749
Address: 749 State: M
Address: 749 State: M
Address: 749 State: M
Address: 749 State: M
CPU1 Writes to Address: 879
Address: 879 State: Not in Cache
Address: 879 State: M
Address: 879 State: S
Address: 879 State: M
CPU2 Writes to Address: 906
Address: 906 State: Not in Cache
Address: 906 State: Not in Cache
Address: 906 State: M
Address: 906 State: Not in Cache
CPU3 Reads from Address: 712
Address: 712 State: E
Address: 712 State: Not in Cache
Address: 712 State: Not in Cache
Address: 712 State: E
Address: 712 State: E

=====================Simulation Loop #884=====================
CPU0 Reads from Address: 623
Address: 623 State: E
Address: 623 State: E
Address: 623 State: Not in Cache
Address: 623 State: Not in Cache
Address: 623 State: E
CPU1 Writes to Address: 185
Address: 185 State: E
Address: 185 State: M
Address: 185 State: M
Address: 185 State: Not in Cache
CPU2 Reads from Address: 596
Address: 596 State: S
Address: 596 State: Not in Cache
Address: 596 State: M
Address: 596 State: S
Address: 596 State: E
CPU3 Writes to Address: 934
Address: 934 State: S
Address: 934 State: M
Address: 934 State: S
Address: 934 State: M

=====================Simulation Loop #885=====================
CPU0 Writes to Address: 179
Address: 179 State: M
Address: 179 State: M
Address: 179 State: Not in Cache
Address: 179 State: M
CPU1 Reads from Address: 404
Address: 404 State: S
Address: 404 State: M
Address: 404 State: Not in Cache
Address: 404 State: S
CPU2 Reads from Address: 572
Address: 572 State: S
Address: 572 State: Not in Cache
Address: 572 State: Not in Cache
Address: 572 State: S
Address: 572 State: M
CPU3 Writes to Address: 64
Address: 64 State: M
Address: 64 State: M
Address: 64 State: M
Address: 64 State: M

=====================Simulation Loop #886=====================
CPU0 Reads from Address: 635
Address: 635 State: S
Address: 635 State: S
Address: 635 State: M
Address: 635 State: Not in Cache
Address: 635 State: Not in Cache
CPU1 Writes to Address: 746
Address: 746 State: M
Address: 746 State: M
Address: 746 State: Not in Cache
Address: 746 State: Not in Cache
CPU2 Reads from Address: 49
Address: 49 State: E
Address: 49 State: E
Address: 49 State: Not in Cache
Address: 49 State: E
Address: 49 State: Not in Cache
CPU3 Writes to Address: 669
Address: 669 State: M
Address: 669 State: S
Address: 669 State: E
Address: 669 State: M

=====================Simulation Loop #887=====================
CPU0 Writes to Address: 945
Address: 945 State: M
Address: 945 State: M
Address: 945 State: Not in Cache
Address: 945 State: Not in Cache
CPU1 Reads from Address: 845
Address: 845 State: E
Address: 845 State: Not in Cache
Address: 845 State: E
Address: 845 State: Not in Cache
Address: 845 State: E
CPU2 Writes to Address: 207
Address: 207 State: M
Address: 207 State: M
Address: 207 State: M
Address: 207 State: Not in Cache
CPU3 Reads from Address: 689
Address: 689 State: S
Address: 689 State: Not in Cache
Address: 689 State: M
Address: 689 State: M
Address: 689 State: S

=====================Simulation Loop #888=====================
CPU0 Writes to Address: 1018
Address: 1018 State: M
Address: 1018 State: Not in Cache
Address: 1018 State: Not in Cache
Address: 1018 State: Not in Cache
CPU1 Reads from Address: 998
Address: 998 State: E
Address: 998 State: E
Address: 998 State: E
Address: 998 State: Not in Cache
Address: 998 State: Not in Cache
CPU2 Reads from Address: 237
Address: 237 State: Not in Cache
Address: 237 State: Not in Cache
Address: 237 State: M
Address: 237 State: M
CPU3 Reads from Address: 485
Address: 485 State: S
Address: 485 State: M
Address: 485 State: M
Address: 485 State: M
Address: 485 State: S

=====================Simulation Loop #889=====================
CPU0 Reads from Address: 816
Address: 816 State: M
Address: 816 State: M
Address: 816 State: M
Address: 816 State: Not in Cache
CPU1 Writes to Address: 302
Address: 302 State: M
Address: 302 State: M
Address: 302 State: M
Address: 302 State: M
CPU2 Reads from Address: 816
Address: 816 State: M
Address: 816 State: M
Address: 816 State: M
Address: 816 State: Not in Cache
CPU3 Writes to Address: 976
Address: 976 State: S
Address: 976 State: Not in Cache
Address: 976 State: M
Address: 976 State: M

=====================Simulation Loop #890=====================
CPU0 Writes to Address: 1010
Address: 1010 State: M
Address: 1010 State: M
Address: 1010 State: Not in Cache
Address: 1010 State: Not in Cache
CPU1 Writes to Address: 545
Address: 545 State: M
Address: 545 State: M
Address: 545 State: M
Address: 545 State: S
CPU2 Reads from Address: 742
Address: 742 State: S
Address: 742 State: M
Address: 742 State: M
Address: 742 State: S
Address: 742 State: Not in Cache
CPU3 Writes to Address: 301
Address: 301 State: Not in Cache
Address: 301 State: S
Address: 301 State: M
Address: 301 State: M

=====================Simulation Loop #891=====================
CPU0 Reads from Address: 102
Address: 102 State: M
Address: 102 State: M
Address: 102 State: Not in Cache
Address: 102 State: S
CPU1 Writes to Address: 27
Address: 27 State: Not in Cache
Address: 27 State: M
Address: 27 State: M
Address: 27 State: E
CPU2 Writes to Address: 788
Address: 788 State: M
Address: 788 State: M
Address: 788 State: M
Address: 788 State: M
CPU3 Writes to Address: 960
Address: 960 State: M
Address: 960 State: Not in Cache
Address: 960 State: E
Address: 960 State: M

=====================Simulation Loop #892=====================
CPU0 Reads from Address: 730
Address: 730 State: S
Address: 730 State: M
Address: 730 State: Not in Cache
Address: 730 State: M
CPU1 Reads from Address: 692
Address: 692 State: S
Address: 692 State: S
Address: 692 State: S
Address: 692 State: M
Address: 692 State: M
CPU2 Writes to Address: 758
Address: 758 State: M
Address: 758 State: M
Address: 758 State: M
Address: 758 State: M
CPU3 Reads from Address: 83
Address: 83 State: S
Address: 83 State: M
Address: 83 State: Not in Cache
Address: 83 State: S
Address: 83 State: S

=====================Simulation Loop #893=====================
CPU0 Reads from Address: 94
Address: 94 State: M
Address: 94 State: M
Address: 94 State: Not in Cache
Address: 94 State: S
CPU1 Reads from Address: 340
Address: 340 State: S
Address: 340 State: E
Address: 340 State: S
Address: 340 State: M
Address: 340 State: E
CPU2 Reads from Address: 885
Address: 885 State: S
Address: 885 State: M
Address: 885 State: M
Address: 885 State: S
Address: 885 State: M
CPU3 Reads from Address: 317
Address: 317 State: S
Address: 317 State: M
Address: 317 State: E
Address: 317 State: E
Address: 317 State: S

=====================Simulation Loop #894=====================
CPU0 Writes to Address: 406
Address: 406 State: M
Address: 406 State: E
Address: 406 State: M
Address: 406 State: M
CPU1 Reads from Address: 176
Address: 176 State: E
Address: 176 State: E
Address: 176 State: E
Address: 176 State: Not in Cache
Address: 176 State: E
CPU2 Reads from Address: 297
Address: 297 State: E
Address: 297 State: Not in Cache
Address: 297 State: M
Address: 297 State: M
CPU3 Writes to Address: 690
Address: 690 State: M
Address: 690 State: Not in Cache
Address: 690 State: Not in Cache
Address: 690 State: M

=====================Simulation Loop #895=====================
CPU0 Writes to Address: 152
Address: 152 State: M
Address: 152 State: M
Address: 152 State: S
Address: 152 State: M
CPU1 Reads from Address: 940
Address: 940 State: M
Address: 940 State: S
Address: 940 State: S
Address: 940 State: Not in Cache
CPU2 Writes to Address: 669
Address: 669 State: M
Address: 669 State: S
Address: 669 State: M
Address: 669 State: M
CPU3 Writes to Address: 359
Address: 359 State: M
Address: 359 State: M
Address: 359 State: M
Address: 359 State: M

=====================Simulation Loop #896=====================
CPU0 Writes to Address: 1006
Address: 1006 State: M
Address: 1006 State: Not in Cache
Address: 1006 State: Not in Cache
Address: 1006 State: M
CPU1 Reads from Address: 801
Address: 801 State: Not in Cache
Address: 801 State: S
Address: 801 State: M
Address: 801 State: M
CPU2 Writes to Address: 229
Address: 229 State: S
Address: 229 State: M
Address: 229 State: M
Address: 229 State: Not in Cache
CPU3 Writes to Address: 107
Address: 107 State: M
Address: 107 State: M
Address: 107 State: Not in Cache
Address: 107 State: M

=====================Simulation Loop #897=====================
CPU0 Reads from Address: 736
Address: 736 State: M
Address: 736 State: Not in Cache
Address: 736 State: Not in Cache
Address: 736 State: Not in Cache
CPU1 Writes to Address: 886
Address: 886 State: M
Address: 886 State: M
Address: 886 State: S
Address: 886 State: Not in Cache
CPU2 Writes to Address: 509
Address: 509 State: M
Address: 509 State: Not in Cache
Address: 509 State: M
Address: 509 State: Not in Cache
CPU3 Writes to Address: 614
Address: 614 State: M
Address: 614 State: S
Address: 614 State: M
Address: 614 State: M

=====================Simulation Loop #898=====================
CPU0 Reads from Address: 724
Address: 724 State: S
Address: 724 State: S
Address: 724 State: M
Address: 724 State: M
Address: 724 State: M
CPU1 Writes to Address: 557
Address: 557 State: Not in Cache
Address: 557 State: M
Address: 557 State: M
Address: 557 State: Not in Cache
CPU2 Reads from Address: 413
Address: 413 State: M
Address: 413 State: Not in Cache
Address: 413 State: M
Address: 413 State: Not in Cache
CPU3 Reads from Address: 394
Address: 394 State: S
Address: 394 State: Not in Cache
Address: 394 State: Not in Cache
Address: 394 State: M
Address: 394 State: S

=====================Simulation Loop #899=====================
CPU0 Reads from Address: 528
Address: 528 State: S
Address: 528 State: Not in Cache
Address: 528 State: M
Address: 528 State: Not in Cache
CPU1 Reads from Address: 579
Address: 579 State: Not in Cache
Address: 579 State: S
Address: 579 State: M
Address: 579 State: Not in Cache
CPU2 Reads from Address: 482
Address: 482 State: M
Address: 482 State: Not in Cache
Address: 482 State: M
Address: 482 State: S
CPU3 Writes to Address: 969
Address: 969 State: E
Address: 969 State: S
Address: 969 State: M
Address: 969 State: M

=====================Simulation Loop #900=====================
CPU0 Reads from Address: 683
Address: 683 State: S
Address: 683 State: S
Address: 683 State: S
Address: 683 State: Not in Cache
Address: 683 State: M
CPU1 Reads from Address: 383
Address: 383 State: S
Address: 383 State: M
Address: 383 State: S
Address: 383 State: M
Address: 383 State: M
CPU2 Writes to Address: 152
Address: 152 State: M
Address: 152 State: M
Address: 152 State: M
Address: 152 State: M
CPU3 Reads from Address: 84
Address: 84 State: Not in Cache
Address: 84 State: S
Address: 84 State: M
Address: 84 State: M

=====================Simulation Loop #901=====================
CPU0 Reads from Address: 519
Address: 519 State: M
Address: 519 State: E
Address: 519 State: Not in Cache
Address: 519 State: Not in Cache
CPU1 Writes to Address: 294
Address: 294 State: E
Address: 294 State: M
Address: 294 State: M
Address: 294 State: M
CPU2 Writes to Address: 752
Address: 752 State: S
Address: 752 State: S
Address: 752 State: M
Address: 752 State: Not in Cache
CPU3 Reads from Address: 249
Address: 249 State: Not in Cache
Address: 249 State: S
Address: 249 State: M
Address: 249 State: E

=====================Simulation Loop #902=====================
CPU0 Writes to Address: 1011
Address: 1011 State: M
Address: 1011 State: E
Address: 1011 State: E
Address: 1011 State: M
CPU1 Reads from Address: 261
Address: 261 State: M
Address: 261 State: S
Address: 261 State: Not in Cache
Address: 261 State: Not in Cache
CPU2 Writes to Address: 739
Address: 739 State: S
Address: 739 State: M
Address: 739 State: M
Address: 739 State: M
CPU3 Reads from Address: 548
Address: 548 State: Not in Cache
Address: 548 State: Not in Cache
Address: 548 State: E
Address: 548 State: M

=====================Simulation Loop #903=====================
CPU0 Writes to Address: 628
Address: 628 State: M
Address: 628 State: E
Address: 628 State: Not in Cache
Address: 628 State: Not in Cache
CPU1 Reads from Address: 626
Address: 626 State: M
Address: 626 State: M
Address: 626 State: Not in Cache
Address: 626 State: Not in Cache
CPU2 Writes to Address: 899
Address: 899 State: M
Address: 899 State: Not in Cache
Address: 899 State: M
Address: 899 State: Not in Cache
CPU3 Reads from Address: 407
Address: 407 State: M
Address: 407 State: M
Address: 407 State: Not in Cache
Address: 407 State: M

=====================Simulation Loop #904=====================
CPU0 Reads from Address: 975
Address: 975 State: S
Address: 975 State: S
Address: 975 State: E
Address: 975 State: M
Address: 975 State: Not in Cache
CPU1 Writes to Address: 785
Address: 785 State: Not in Cache
Address: 785 State: M
Address: 785 State: M
Address: 785 State: S
CPU2 Reads from Address: 967
Address: 967 State: E
Address: 967 State: E
Address: 967 State: E
Address: 967 State: E
Address: 967 State: Not in Cache
CPU3 Reads from Address: 210
Address: 210 State: S
Address: 210 State: Not in Cache
Address: 210 State: M
Address: 210 State: Not in Cache
Address: 210 State: S

=====================Simulation Loop #905=====================
CPU0 Writes to Address: 424
Address: 424 State: M
Address: 424 State: E
Address: 424 State: Not in Cache
Address: 424 State: E
CPU1 Writes to Address: 71
Address: 71 State: E
Address: 71 State: M
Address: 71 State: E
Address: 71 State: M
CPU2 Reads from Address: 789
Address: 789 State: E
Address: 789 State: Not in Cache
Address: 789 State: E
Address: 789 State: Not in Cache
CPU3 Writes to Address: 231
Address: 231 State: M
Address: 231 State: M
Address: 231 State: M
Address: 231 State: M

=====================Simulation Loop #906=====================
CPU0 Reads from Address: 1001
Address: 1001 State: M
Address: 1001 State: Not in Cache
Address: 1001 State: Not in Cache
Address: 1001 State: M
CPU1 Reads from Address: 440
Address: 440 State: S
Address: 440 State: M
Address: 440 State: S
Address: 440 State: M
Address: 440 State: S
CPU2 Writes to Address: 992
Address: 992 State: Not in Cache
Address: 992 State: Not in Cache
Address: 992 State: M
Address: 992 State: M
CPU3 Writes to Address: 112
Address: 112 State: Not in Cache
Address: 112 State: M
Address: 112 State: M
Address: 112 State: M

=====================Simulation Loop #907=====================
CPU0 Writes to Address: 427
Address: 427 State: M
Address: 427 State: S
Address: 427 State: M
Address: 427 State: E
CPU1 Reads from Address: 373
Address: 373 State: S
Address: 373 State: M
Address: 373 State: S
Address: 373 State: Not in Cache
Address: 373 State: Not in Cache
CPU2 Writes to Address: 917
Address: 917 State: E
Address: 917 State: Not in Cache
Address: 917 State: M
Address: 917 State: Not in Cache
CPU3 Reads from Address: 696
Address: 696 State: S
Address: 696 State: Not in Cache
Address: 696 State: M
Address: 696 State: M
Address: 696 State: S

=====================Simulation Loop #908=====================
CPU0 Reads from Address: 91
Address: 91 State: E
Address: 91 State: E
Address: 91 State: Not in Cache
Address: 91 State: Not in Cache
Address: 91 State: E
CPU1 Reads from Address: 280
Address: 280 State: Not in Cache
Address: 280 State: M
Address: 280 State: Not in Cache
Address: 280 State: E
CPU2 Reads from Address: 321
Address: 321 State: E
Address: 321 State: Not in Cache
Address: 321 State: Not in Cache
Address: 321 State: E
Address: 321 State: Not in Cache
CPU3 Writes to Address: 735
Address: 735 State: Not in Cache
Address: 735 State: M
Address: 735 State: M
Address: 735 State: M

=====================Simulation Loop #909=====================
CPU0 Reads from Address: 791
Address: 791 State: S
Address: 791 State: S
Address: 791 State: Not in Cache
Address: 791 State: M
Address: 791 State: S
CPU1 Writes to Address: 217
Address: 217 State: E
Address: 217 State: M
Address: 217 State: Not in Cache
Address: 217 State: Not in Cache
CPU2 Reads from Address: 288
Address: 288 State: E
Address: 288 State: M
Address: 288 State: M
Address: 288 State: M
CPU3 Writes to Address: 989
Address: 989 State: M
Address: 989 State: Not in Cache
Address: 989 State: M
Address: 989 State: M

=====================Simulation Loop #910=====================
CPU0 Writes to Address: 535
Address: 535 State: M
Address: 535 State: M
Address: 535 State: Not in Cache
Address: 535 State: S
CPU1 Reads from Address: 689
Address: 689 State: Not in Cache
Address: 689 State: M
Address: 689 State: M
Address: 689 State: S
CPU2 Writes to Address: 974
Address: 974 State: Not in Cache
Address: 974 State: Not in Cache
Address: 974 State: M
Address: 974 State: M
CPU3 Writes to Address: 995
Address: 995 State: Not in Cache
Address: 995 State: Not in Cache
Address: 995 State: E
Address: 995 State: M

=====================Simulation Loop #911=====================
CPU0 Reads from Address: 354
Address: 354 State: S
Address: 354 State: S
Address: 354 State: M
Address: 354 State: M
Address: 354 State: M
CPU1 Reads from Address: 974
Address: 974 State: S
Address: 974 State: Not in Cache
Address: 974 State: S
Address: 974 State: M
Address: 974 State: M
CPU2 Reads from Address: 192
Address: 192 State: M
Address: 192 State: Not in Cache
Address: 192 State: M
Address: 192 State: M
CPU3 Writes to Address: 6
Address: 6 State: M
Address: 6 State: E
Address: 6 State: M
Address: 6 State: M

=====================Simulation Loop #912=====================
CPU0 Writes to Address: 177
Address: 177 State: M
Address: 177 State: E
Address: 177 State: Not in Cache
Address: 177 State: Not in Cache
CPU1 Writes to Address: 649
Address: 649 State: M
Address: 649 State: M
Address: 649 State: M
Address: 649 State: M
CPU2 Reads from Address: 608
Address: 608 State: Not in Cache
Address: 608 State: Not in Cache
Address: 608 State: M
Address: 608 State: Not in Cache
CPU3 Writes to Address: 477
Address: 477 State: S
Address: 477 State: M
Address: 477 State: M
Address: 477 State: M

=====================Simulation Loop #913=====================
CPU0 Writes to Address: 329
Address: 329 State: M
Address: 329 State: M
Address: 329 State: Not in Cache
Address: 329 State: Not in Cache
CPU1 Writes to Address: 953
Address: 953 State: Not in Cache
Address: 953 State: M
Address: 953 State: M
Address: 953 State: M
CPU2 Writes to Address: 532
Address: 532 State: Not in Cache
Address: 532 State: E
Address: 532 State: M
Address: 532 State: M
CPU3 Writes to Address: 67
Address: 67 State: Not in Cache
Address: 67 State: Not in Cache
Address: 67 State: E
Address: 67 State: M

=====================Simulation Loop #914=====================
CPU0 Writes to Address: 1023
Address: 1023 State: M
Address: 1023 State: Not in Cache
Address: 1023 State: Not in Cache
Address: 1023 State: Not in Cache
CPU1 Writes to Address: 295
Address: 295 State: M
Address: 295 State: M
Address: 295 State: Not in Cache
Address: 295 State: M
CPU2 Reads from Address: 43
Address: 43 State: E
Address: 43 State: Not in Cache
Address: 43 State: Not in Cache
Address: 43 State: E
Address: 43 State: Not in Cache
CPU3 Writes to Address: 696
Address: 696 State: Not in Cache
Address: 696 State: M
Address: 696 State: M
Address: 696 State: M

=====================Simulation Loop #915=====================
CPU0 Writes to Address: 577
Address: 577 State: M
Address: 577 State: M
Address: 577 State: M
Address: 577 State: Not in Cache
CPU1 Writes to Address: 605
Address: 605 State: Not in Cache
Address: 605 State: M
Address: 605 State: M
Address: 605 State: E
CPU2 Reads from Address: 452
Address: 452 State: M
Address: 452 State: Not in Cache
Address: 452 State: M
Address: 452 State: Not in Cache
CPU3 Writes to Address: 208
Address: 208 State: Not in Cache
Address: 208 State: M
Address: 208 State: M
Address: 208 State: M

=====================Simulation Loop #916=====================
CPU0 Writes to Address: 155
Address: 155 State: M
Address: 155 State: M
Address: 155 State: S
Address: 155 State: M
CPU1 Writes to Address: 613
Address: 613 State: Not in Cache
Address: 613 State: M
Address: 613 State: S
Address: 613 State: S
CPU2 Reads from Address: 269
Address: 269 State: M
Address: 269 State: M
Address: 269 State: M
Address: 269 State: M
CPU3 Reads from Address: 939
Address: 939 State: Not in Cache
Address: 939 State: E
Address: 939 State: Not in Cache
Address: 939 State: E

=====================Simulation Loop #917=====================
CPU0 Writes to Address: 792
Address: 792 State: M
Address: 792 State: E
Address: 792 State: M
Address: 792 State: Not in Cache
CPU1 Writes to Address: 116
Address: 116 State: Not in Cache
Address: 116 State: M
Address: 116 State: M
Address: 116 State: Not in Cache
CPU2 Reads from Address: 925
Address: 925 State: S
Address: 925 State: Not in Cache
Address: 925 State: E
Address: 925 State: S
Address: 925 State: M
CPU3 Reads from Address: 681
Address: 681 State: M
Address: 681 State: S
Address: 681 State: S
Address: 681 State: M

=====================Simulation Loop #918=====================
CPU0 Writes to Address: 75
Address: 75 State: M
Address: 75 State: M
Address: 75 State: Not in Cache
Address: 75 State: M
CPU1 Writes to Address: 79
Address: 79 State: S
Address: 79 State: M
Address: 79 State: Not in Cache
Address: 79 State: M
CPU2 Writes to Address: 666
Address: 666 State: Not in Cache
Address: 666 State: M
Address: 666 State: M
Address: 666 State: M
CPU3 Reads from Address: 140
Address: 140 State: S
Address: 140 State: M
Address: 140 State: Not in Cache
Address: 140 State: Not in Cache
Address: 140 State: S

=====================Simulation Loop #919=====================
CPU0 Reads from Address: 501
Address: 501 State: E
Address: 501 State: E
Address: 501 State: E
Address: 501 State: Not in Cache
Address: 501 State: Not in Cache
CPU1 Writes to Address: 917
Address: 917 State: E
Address: 917 State: M
Address: 917 State: M
Address: 917 State: Not in Cache
CPU2 Writes to Address: 369
Address: 369 State: M
Address: 369 State: Not in Cache
Address: 369 State: M
Address: 369 State: M
CPU3 Reads from Address: 59
Address: 59 State: S
Address: 59 State: M
Address: 59 State: M
Address: 59 State: Not in Cache
Address: 59 State: S

=====================Simulation Loop #920=====================
CPU0 Reads from Address: 636
Address: 636 State: S
Address: 636 State: S
Address: 636 State: M
Address: 636 State: Not in Cache
Address: 636 State: M
CPU1 Writes to Address: 661
Address: 661 State: Not in Cache
Address: 661 State: M
Address: 661 State: M
Address: 661 State: S
CPU2 Writes to Address: 611
Address: 611 State: M
Address: 611 State: Not in Cache
Address: 611 State: M
Address: 611 State: M
CPU3 Reads from Address: 816
Address: 816 State: S
Address: 816 State: M
Address: 816 State: M
Address: 816 State: M
Address: 816 State: S

=====================Simulation Loop #921=====================
CPU0 Writes to Address: 180
Address: 180 State: M
Address: 180 State: Not in Cache
Address: 180 State: Not in Cache
Address: 180 State: M
CPU1 Writes to Address: 261
Address: 261 State: M
Address: 261 State: M
Address: 261 State: Not in Cache
Address: 261 State: Not in Cache
CPU2 Reads from Address: 102
Address: 102 State: S
Address: 102 State: M
Address: 102 State: M
Address: 102 State: S
Address: 102 State: S
CPU3 Reads from Address: 726
Address: 726 State: M
Address: 726 State: E
Address: 726 State: S
Address: 726 State: M

=====================Simulation Loop #922=====================
CPU0 Reads from Address: 380
Address: 380 State: M
Address: 380 State: S
Address: 380 State: Not in Cache
Address: 380 State: Not in Cache
CPU1 Writes to Address: 132
Address: 132 State: S
Address: 132 State: M
Address: 132 State: M
Address: 132 State: M
CPU2 Reads from Address: 677
Address: 677 State: Not in Cache
Address: 677 State: S
Address: 677 State: M
Address: 677 State: Not in Cache
CPU3 Reads from Address: 545
Address: 545 State: M
Address: 545 State: M
Address: 545 State: M
Address: 545 State: S

=====================Simulation Loop #923=====================
CPU0 Writes to Address: 341
Address: 341 State: M
Address: 341 State: Not in Cache
Address: 341 State: E
Address: 341 State: Not in Cache
CPU1 Reads from Address: 518
Address: 518 State: S
Address: 518 State: M
Address: 518 State: S
Address: 518 State: E
Address: 518 State: Not in Cache
CPU2 Reads from Address: 260
Address: 260 State: M
Address: 260 State: M
Address: 260 State: M
Address: 260 State: M
CPU3 Reads from Address: 746
Address: 746 State: S
Address: 746 State: M
Address: 746 State: M
Address: 746 State: Not in Cache
Address: 746 State: S

=====================Simulation Loop #924=====================
CPU0 Reads from Address: 541
Address: 541 State: E
Address: 541 State: E
Address: 541 State: M
Address: 541 State: Not in Cache
CPU1 Reads from Address: 939
Address: 939 State: Not in Cache
Address: 939 State: E
Address: 939 State: Not in Cache
Address: 939 State: E
CPU2 Writes to Address: 830
Address: 830 State: Not in Cache
Address: 830 State: Not in Cache
Address: 830 State: M
Address: 830 State: Not in Cache
CPU3 Writes to Address: 1008
Address: 1008 State: Not in Cache
Address: 1008 State: E
Address: 1008 State: Not in Cache
Address: 1008 State: M

=====================Simulation Loop #925=====================
CPU0 Reads from Address: 565
Address: 565 State: S
Address: 565 State: M
Address: 565 State: E
Address: 565 State: M
CPU1 Reads from Address: 426
Address: 426 State: Not in Cache
Address: 426 State: M
Address: 426 State: M
Address: 426 State: Not in Cache
CPU2 Writes to Address: 249
Address: 249 State: Not in Cache
Address: 249 State: S
Address: 249 State: M
Address: 249 State: E
CPU3 Writes to Address: 108
Address: 108 State: M
Address: 108 State: M
Address: 108 State: S
Address: 108 State: M

=====================Simulation Loop #926=====================
CPU0 Reads from Address: 83
Address: 83 State: M
Address: 83 State: Not in Cache
Address: 83 State: S
Address: 83 State: S
CPU1 Writes to Address: 840
Address: 840 State: M
Address: 840 State: M
Address: 840 State: E
Address: 840 State: Not in Cache
CPU2 Writes to Address: 471
Address: 471 State: Not in Cache
Address: 471 State: M
Address: 471 State: M
Address: 471 State: M
CPU3 Reads from Address: 503
Address: 503 State: E
Address: 503 State: Not in Cache
Address: 503 State: Not in Cache
Address: 503 State: Not in Cache
Address: 503 State: E

=====================Simulation Loop #927=====================
CPU0 Reads from Address: 827
Address: 827 State: M
Address: 827 State: Not in Cache
Address: 827 State: M
Address: 827 State: M
CPU1 Reads from Address: 790
Address: 790 State: E
Address: 790 State: M
Address: 790 State: Not in Cache
Address: 790 State: E
CPU2 Reads from Address: 449
Address: 449 State: Not in Cache
Address: 449 State: Not in Cache
Address: 449 State: E
Address: 449 State: E
CPU3 Writes to Address: 442
Address: 442 State: E
Address: 442 State: S
Address: 442 State: M
Address: 442 State: M

=====================Simulation Loop #928=====================
CPU0 Writes to Address: 406
Address: 406 State: M
Address: 406 State: E
Address: 406 State: M
Address: 406 State: M
CPU1 Reads from Address: 953
Address: 953 State: Not in Cache
Address: 953 State: M
Address: 953 State: M
Address: 953 State: M
CPU2 Reads from Address: 850
Address: 850 State: S
Address: 850 State: Not in Cache
Address: 850 State: M
Address: 850 State: S
Address: 850 State: Not in Cache
CPU3 Writes to Address: 278
Address: 278 State: S
Address: 278 State: M
Address: 278 State: M
Address: 278 State: M

=====================Simulation Loop #929=====================
CPU0 Reads from Address: 522
Address: 522 State: S
Address: 522 State: Not in Cache
Address: 522 State: M
Address: 522 State: Not in Cache
CPU1 Reads from Address: 662
Address: 662 State: S
Address: 662 State: Not in Cache
Address: 662 State: S
Address: 662 State: Not in Cache
Address: 662 State: M
CPU2 Reads from Address: 399
Address: 399 State: M
Address: 399 State: M
Address: 399 State: E
Address: 399 State: M
CPU3 Reads from Address: 114
Address: 114 State: S
Address: 114 State: M
Address: 114 State: M
Address: 114 State: Not in Cache
Address: 114 State: S

=====================Simulation Loop #930=====================
CPU0 Reads from Address: 963
Address: 963 State: S
Address: 963 State: S
Address: 963 State: S
Address: 963 State: S
Address: 963 State: M
CPU1 Reads from Address: 551
Address: 551 State: S
Address: 551 State: E
Address: 551 State: S
Address: 551 State: M
Address: 551 State: Not in Cache
CPU2 Writes to Address: 447
Address: 447 State: Not in Cache
Address: 447 State: Not in Cache
Address: 447 State: M
Address: 447 State: M
CPU3 Reads from Address: 992
Address: 992 State: Not in Cache
Address: 992 State: Not in Cache
Address: 992 State: M
Address: 992 State: M

=====================Simulation Loop #931=====================
CPU0 Reads from Address: 658
Address: 658 State: M
Address: 658 State: M
Address: 658 State: M
Address: 658 State: S
CPU1 Reads from Address: 728
Address: 728 State: S
Address: 728 State: M
Address: 728 State: S
Address: 728 State: Not in Cache
Address: 728 State: Not in Cache
CPU2 Writes to Address: 925
Address: 925 State: Not in Cache
Address: 925 State: E
Address: 925 State: M
Address: 925 State: M
CPU3 Writes to Address: 766
Address: 766 State: S
Address: 766 State: M
Address: 766 State: S
Address: 766 State: M

=====================Simulation Loop #932=====================
CPU0 Reads from Address: 167
Address: 167 State: S
Address: 167 State: S
Address: 167 State: Not in Cache
Address: 167 State: E
Address: 167 State: M
CPU1 Reads from Address: 982
Address: 982 State: Not in Cache
Address: 982 State: M
Address: 982 State: Not in Cache
Address: 982 State: Not in Cache
CPU2 Writes to Address: 124
Address: 124 State: M
Address: 124 State: S
Address: 124 State: M
Address: 124 State: M
CPU3 Writes to Address: 205
Address: 205 State: M
Address: 205 State: M
Address: 205 State: Not in Cache
Address: 205 State: M

=====================Simulation Loop #933=====================
CPU0 Writes to Address: 629
Address: 629 State: M
Address: 629 State: M
Address: 629 State: M
Address: 629 State: S
CPU1 Reads from Address: 621
Address: 621 State: S
Address: 621 State: Not in Cache
Address: 621 State: S
Address: 621 State: M
Address: 621 State: E
CPU2 Reads from Address: 288
Address: 288 State: E
Address: 288 State: M
Address: 288 State: M
Address: 288 State: M
CPU3 Reads from Address: 737
Address: 737 State: Not in Cache
Address: 737 State: M
Address: 737 State: Not in Cache
Address: 737 State: M

=====================Simulation Loop #934=====================
CPU0 Reads from Address: 761
Address: 761 State: M
Address: 761 State: Not in Cache
Address: 761 State: Not in Cache
Address: 761 State: Not in Cache
CPU1 Writes to Address: 831
Address: 831 State: Not in Cache
Address: 831 State: M
Address: 831 State: Not in Cache
Address: 831 State: E
CPU2 Writes to Address: 426
Address: 426 State: Not in Cache
Address: 426 State: M
Address: 426 State: M
Address: 426 State: Not in Cache
CPU3 Writes to Address: 374
Address: 374 State: Not in Cache
Address: 374 State: E
Address: 374 State: Not in Cache
Address: 374 State: M

=====================Simulation Loop #935=====================
CPU0 Reads from Address: 440
Address: 440 State: M
Address: 440 State: S
Address: 440 State: M
Address: 440 State: S
CPU1 Writes to Address: 50
Address: 50 State: M
Address: 50 State: M
Address: 50 State: Not in Cache
Address: 50 State: Not in Cache
CPU2 Reads from Address: 670
Address: 670 State: S
Address: 670 State: M
Address: 670 State: E
Address: 670 State: S
Address: 670 State: E
CPU3 Writes to Address: 660
Address: 660 State: E
Address: 660 State: M
Address: 660 State: M
Address: 660 State: M

=====================Simulation Loop #936=====================
CPU0 Reads from Address: 971
Address: 971 State: S
Address: 971 State: S
Address: 971 State: E
Address: 971 State: M
Address: 971 State: Not in Cache
CPU1 Writes to Address: 407
Address: 407 State: M
Address: 407 State: M
Address: 407 State: Not in Cache
Address: 407 State: M
CPU2 Reads from Address: 268
Address: 268 State: Not in Cache
Address: 268 State: M
Address: 268 State: M
Address: 268 State: Not in Cache
CPU3 Reads from Address: 54
Address: 54 State: S
Address: 54 State: M
Address: 54 State: S
Address: 54 State: M
Address: 54 State: S

=====================Simulation Loop #937=====================
CPU0 Reads from Address: 427
Address: 427 State: M
Address: 427 State: S
Address: 427 State: M
Address: 427 State: E
CPU1 Reads from Address: 761
Address: 761 State: S
Address: 761 State: M
Address: 761 State: S
Address: 761 State: Not in Cache
Address: 761 State: Not in Cache
CPU2 Writes to Address: 146
Address: 146 State: Not in Cache
Address: 146 State: Not in Cache
Address: 146 State: M
Address: 146 State: M
CPU3 Writes to Address: 570
Address: 570 State: S
Address: 570 State: S
Address: 570 State: M
Address: 570 State: M

=====================Simulation Loop #938=====================
CPU0 Writes to Address: 536
Address: 536 State: M
Address: 536 State: E
Address: 536 State: M
Address: 536 State: Not in Cache
CPU1 Writes to Address: 490
Address: 490 State: M
Address: 490 State: M
Address: 490 State: Not in Cache
Address: 490 State: E
CPU2 Writes to Address: 401
Address: 401 State: M
Address: 401 State: Not in Cache
Address: 401 State: M
Address: 401 State: Not in Cache
CPU3 Reads from Address: 927
Address: 927 State: S
Address: 927 State: M
Address: 927 State: M
Address: 927 State: M
Address: 927 State: S

=====================Simulation Loop #939=====================
CPU0 Reads from Address: 748
Address: 748 State: M
Address: 748 State: Not in Cache
Address: 748 State: Not in Cache
Address: 748 State: M
CPU1 Writes to Address: 789
Address: 789 State: E
Address: 789 State: M
Address: 789 State: E
Address: 789 State: Not in Cache
CPU2 Reads from Address: 792
Address: 792 State: M
Address: 792 State: E
Address: 792 State: M
Address: 792 State: Not in Cache
CPU3 Reads from Address: 926
Address: 926 State: S
Address: 926 State: E
Address: 926 State: Not in Cache
Address: 926 State: M
Address: 926 State: S

=====================Simulation Loop #940=====================
CPU0 Writes to Address: 124
Address: 124 State: M
Address: 124 State: S
Address: 124 State: M
Address: 124 State: M
CPU1 Writes to Address: 558
Address: 558 State: M
Address: 558 State: M
Address: 558 State: E
Address: 558 State: Not in Cache
CPU2 Reads from Address: 387
Address: 387 State: M
Address: 387 State: Not in Cache
Address: 387 State: M
Address: 387 State: M
CPU3 Reads from Address: 239
Address: 239 State: S
Address: 239 State: M
Address: 239 State: M
Address: 239 State: Not in Cache
Address: 239 State: S

=====================Simulation Loop #941=====================
CPU0 Reads from Address: 735
Address: 735 State: S
Address: 735 State: S
Address: 735 State: M
Address: 735 State: M
Address: 735 State: M
CPU1 Reads from Address: 116
Address: 116 State: Not in Cache
Address: 116 State: M
Address: 116 State: M
Address: 116 State: Not in Cache
CPU2 Reads from Address: 143
Address: 143 State: Not in Cache
Address: 143 State: Not in Cache
Address: 143 State: S
Address: 143 State: M
CPU3 Writes to Address: 554
Address: 554 State: M
Address: 554 State: M
Address: 554 State: S
Address: 554 State: M

=====================Simulation Loop #942=====================
CPU0 Writes to Address: 131
Address: 131 State: M
Address: 131 State: E
Address: 131 State: Not in Cache
Address: 131 State: Not in Cache
CPU1 Writes to Address: 326
Address: 326 State: M
Address: 326 State: M
Address: 326 State: Not in Cache
Address: 326 State: M
CPU2 Writes to Address: 489
Address: 489 State: E
Address: 489 State: Not in Cache
Address: 489 State: M
Address: 489 State: Not in Cache
CPU3 Writes to Address: 35
Address: 35 State: M
Address: 35 State: S
Address: 35 State: M
Address: 35 State: M

=====================Simulation Loop #943=====================
CPU0 Writes to Address: 38
Address: 38 State: M
Address: 38 State: E
Address: 38 State: Not in Cache
Address: 38 State: Not in Cache
CPU1 Reads from Address: 146
Address: 146 State: S
Address: 146 State: Not in Cache
Address: 146 State: S
Address: 146 State: M
Address: 146 State: M
CPU2 Reads from Address: 1017
Address: 1017 State: S
Address: 1017 State: M
Address: 1017 State: Not in Cache
Address: 1017 State: S
Address: 1017 State: M
CPU3 Reads from Address: 552
Address: 552 State: S
Address: 552 State: M
Address: 552 State: E
Address: 552 State: M

=====================Simulation Loop #944=====================
CPU0 Reads from Address: 182
Address: 182 State: E
Address: 182 State: E
Address: 182 State: E
Address: 182 State: Not in Cache
Address: 182 State: Not in Cache
CPU1 Writes to Address: 174
Address: 174 State: Not in Cache
Address: 174 State: M
Address: 174 State: Not in Cache
Address: 174 State: M
CPU2 Reads from Address: 584
Address: 584 State: E
Address: 584 State: M
Address: 584 State: M
Address: 584 State: S
CPU3 Reads from Address: 815
Address: 815 State: M
Address: 815 State: M
Address: 815 State: Not in Cache
Address: 815 State: M

=====================Simulation Loop #945=====================
CPU0 Reads from Address: 603
Address: 603 State: E
Address: 603 State: E
Address: 603 State: E
Address: 603 State: M
CPU1 Reads from Address: 95
Address: 95 State: E
Address: 95 State: E
Address: 95 State: E
Address: 95 State: Not in Cache
Address: 95 State: Not in Cache
CPU2 Writes to Address: 885
Address: 885 State: M
Address: 885 State: M
Address: 885 State: M
Address: 885 State: M
CPU3 Reads from Address: 438
Address: 438 State: Not in Cache
Address: 438 State: Not in Cache
Address: 438 State: Not in Cache
Address: 438 State: M

=====================Simulation Loop #946=====================
CPU0 Writes to Address: 268
Address: 268 State: M
Address: 268 State: M
Address: 268 State: M
Address: 268 State: Not in Cache
CPU1 Writes to Address: 775
Address: 775 State: Not in Cache
Address: 775 State: M
Address: 775 State: Not in Cache
Address: 775 State: Not in Cache
CPU2 Writes to Address: 838
Address: 838 State: M
Address: 838 State: M
Address: 838 State: M
Address: 838 State: M
CPU3 Writes to Address: 182
Address: 182 State: E
Address: 182 State: E
Address: 182 State: Not in Cache
Address: 182 State: M

=====================Simulation Loop #947=====================
CPU0 Writes to Address: 620
Address: 620 State: M
Address: 620 State: M
Address: 620 State: M
Address: 620 State: Not in Cache
CPU1 Writes to Address: 895
Address: 895 State: Not in Cache
Address: 895 State: M
Address: 895 State: Not in Cache
Address: 895 State: E
CPU2 Writes to Address: 911
Address: 911 State: M
Address: 911 State: S
Address: 911 State: M
Address: 911 State: Not in Cache
CPU3 Reads from Address: 790
Address: 790 State: E
Address: 790 State: M
Address: 790 State: Not in Cache
Address: 790 State: E

=====================Simulation Loop #948=====================
CPU0 Reads from Address: 68
Address: 68 State: S
Address: 68 State: S
Address: 68 State: M
Address: 68 State: M
Address: 68 State: Not in Cache
CPU1 Reads from Address: 156
Address: 156 State: S
Address: 156 State: M
Address: 156 State: S
Address: 156 State: M
Address: 156 State: Not in Cache
CPU2 Writes to Address: 268
Address: 268 State: M
Address: 268 State: M
Address: 268 State: M
Address: 268 State: Not in Cache
CPU3 Writes to Address: 116
Address: 116 State: Not in Cache
Address: 116 State: M
Address: 116 State: M
Address: 116 State: M

=====================Simulation Loop #949=====================
CPU0 Writes to Address: 840
Address: 840 State: M
Address: 840 State: M
Address: 840 State: E
Address: 840 State: Not in Cache
CPU1 Reads from Address: 537
Address: 537 State: M
Address: 537 State: M
Address: 537 State: S
Address: 537 State: Not in Cache
CPU2 Writes to Address: 783
Address: 783 State: E
Address: 783 State: Not in Cache
Address: 783 State: M
Address: 783 State: Not in Cache
CPU3 Reads from Address: 687
Address: 687 State: Not in Cache
Address: 687 State: S
Address: 687 State: Not in Cache
Address: 687 State: M

=====================Simulation Loop #950=====================
CPU0 Writes to Address: 575
Address: 575 State: M
Address: 575 State: Not in Cache
Address: 575 State: E
Address: 575 State: E
CPU1 Reads from Address: 936
Address: 936 State: Not in Cache
Address: 936 State: M
Address: 936 State: M
Address: 936 State: M
CPU2 Writes to Address: 781
Address: 781 State: M
Address: 781 State: Not in Cache
Address: 781 State: M
Address: 781 State: Not in Cache
CPU3 Writes to Address: 149
Address: 149 State: M
Address: 149 State: S
Address: 149 State: M
Address: 149 State: M

=====================Simulation Loop #951=====================
CPU0 Writes to Address: 209
Address: 209 State: M
Address: 209 State: Not in Cache
Address: 209 State: Not in Cache
Address: 209 State: Not in Cache
CPU1 Reads from Address: 955
Address: 955 State: M
Address: 955 State: M
Address: 955 State: Not in Cache
Address: 955 State: Not in Cache
CPU2 Writes to Address: 891
Address: 891 State: M
Address: 891 State: M
Address: 891 State: M
Address: 891 State: Not in Cache
CPU3 Writes to Address: 200
Address: 200 State: Not in Cache
Address: 200 State: M
Address: 200 State: Not in Cache
Address: 200 State: M

=====================Simulation Loop #952=====================
CPU0 Reads from Address: 80
Address: 80 State: M
Address: 80 State: Not in Cache
Address: 80 State: S
Address: 80 State: M
CPU1 Reads from Address: 92
Address: 92 State: S
Address: 92 State: Not in Cache
Address: 92 State: S
Address: 92 State: Not in Cache
Address: 92 State: M
CPU2 Reads from Address: 26
Address: 26 State: M
Address: 26 State: M
Address: 26 State: S
Address: 26 State: Not in Cache
CPU3 Writes to Address: 485
Address: 485 State: M
Address: 485 State: M
Address: 485 State: M
Address: 485 State: M

=====================Simulation Loop #953=====================
CPU0 Writes to Address: 541
Address: 541 State: M
Address: 541 State: E
Address: 541 State: M
Address: 541 State: Not in Cache
CPU1 Writes to Address: 55
Address: 55 State: E
Address: 55 State: M
Address: 55 State: Not in Cache
Address: 55 State: M
CPU2 Writes to Address: 490
Address: 490 State: M
Address: 490 State: M
Address: 490 State: M
Address: 490 State: E
CPU3 Writes to Address: 65
Address: 65 State: E
Address: 65 State: E
Address: 65 State: Not in Cache
Address: 65 State: M

=====================Simulation Loop #954=====================
CPU0 Writes to Address: 579
Address: 579 State: M
Address: 579 State: S
Address: 579 State: M
Address: 579 State: Not in Cache
CPU1 Writes to Address: 824
Address: 824 State: S
Address: 824 State: M
Address: 824 State: M
Address: 824 State: M
CPU2 Writes to Address: 981
Address: 981 State: Not in Cache
Address: 981 State: Not in Cache
Address: 981 State: M
Address: 981 State: Not in Cache
CPU3 Reads from Address: 646
Address: 646 State: Not in Cache
Address: 646 State: M
Address: 646 State: M
Address: 646 State: M

=====================Simulation Loop #955=====================
CPU0 Reads from Address: 716
Address: 716 State: S
Address: 716 State: S
Address: 716 State: M
Address: 716 State: Not in Cache
Address: 716 State: M
CPU1 Reads from Address: 52
Address: 52 State: S
Address: 52 State: Not in Cache
Address: 52 State: S
Address: 52 State: Not in Cache
Address: 52 State: M
CPU2 Writes to Address: 470
Address: 470 State: Not in Cache
Address: 470 State: Not in Cache
Address: 470 State: M
Address: 470 State: M
CPU3 Writes to Address: 1014
Address: 1014 State: M
Address: 1014 State: Not in Cache
Address: 1014 State: Not in Cache
Address: 1014 State: M

=====================Simulation Loop #956=====================
CPU0 Reads from Address: 816
Address: 816 State: M
Address: 816 State: M
Address: 816 State: M
Address: 816 State: S
CPU1 Reads from Address: 144
Address: 144 State: S
Address: 144 State: E
Address: 144 State: S
Address: 144 State: M
Address: 144 State: E
CPU2 Writes to Address: 138
Address: 138 State: S
Address: 138 State: Not in Cache
Address: 138 State: M
Address: 138 State: Not in Cache
CPU3 Writes to Address: 615
Address: 615 State: M
Address: 615 State: S
Address: 615 State: Not in Cache
Address: 615 State: M

=====================Simulation Loop #957=====================
CPU0 Reads from Address: 63
Address: 63 State: S
Address: 63 State: S
Address: 63 State: Not in Cache
Address: 63 State: Not in Cache
Address: 63 State: M
CPU1 Reads from Address: 290
Address: 290 State: Not in Cache
Address: 290 State: M
Address: 290 State: S
Address: 290 State: Not in Cache
CPU2 Writes to Address: 959
Address: 959 State: Not in Cache
Address: 959 State: Not in Cache
Address: 959 State: M
Address: 959 State: M
CPU3 Writes to Address: 599
Address: 599 State: E
Address: 599 State: Not in Cache
Address: 599 State: Not in Cache
Address: 599 State: M

=====================Simulation Loop #958=====================
CPU0 Reads from Address: 145
Address: 145 State: S
Address: 145 State: S
Address: 145 State: E
Address: 145 State: Not in Cache
Address: 145 State: M
CPU1 Reads from Address: 379
Address: 379 State: S
Address: 379 State: M
Address: 379 State: S
Address: 379 State: Not in Cache
Address: 379 State: M
CPU2 Reads from Address: 426
Address: 426 State: Not in Cache
Address: 426 State: M
Address: 426 State: M
Address: 426 State: Not in Cache
CPU3 Reads from Address: 495
Address: 495 State: Not in Cache
Address: 495 State: E
Address: 495 State: M
Address: 495 State: E

=====================Simulation Loop #959=====================
CPU0 Writes to Address: 517
Address: 517 State: M
Address: 517 State: S
Address: 517 State: Not in Cache
Address: 517 State: M
CPU1 Reads from Address: 359
Address: 359 State: M
Address: 359 State: M
Address: 359 State: M
Address: 359 State: M
CPU2 Reads from Address: 223
Address: 223 State: S
Address: 223 State: M
Address: 223 State: M
Address: 223 State: S
Address: 223 State: M
CPU3 Reads from Address: 188
Address: 188 State: E
Address: 188 State: E
Address: 188 State: Not in Cache
Address: 188 State: E

=====================Simulation Loop #960=====================
CPU0 Reads from Address: 346
Address: 346 State: E
Address: 346 State: Not in Cache
Address: 346 State: E
Address: 346 State: E
CPU1 Reads from Address: 724
Address: 724 State: S
Address: 724 State: M
Address: 724 State: M
Address: 724 State: M
CPU2 Reads from Address: 783
Address: 783 State: E
Address: 783 State: Not in Cache
Address: 783 State: M
Address: 783 State: Not in Cache
CPU3 Writes to Address: 41
Address: 41 State: E
Address: 41 State: E
Address: 41 State: E
Address: 41 State: M

=====================Simulation Loop #961=====================
CPU0 Writes to Address: 600
Address: 600 State: M
Address: 600 State: E
Address: 600 State: Not in Cache
Address: 600 State: E
CPU1 Writes to Address: 904
Address: 904 State: Not in Cache
Address: 904 State: M
Address: 904 State: Not in Cache
Address: 904 State: Not in Cache
CPU2 Writes to Address: 1016
Address: 1016 State: Not in Cache
Address: 1016 State: Not in Cache
Address: 1016 State: M
Address: 1016 State: M
CPU3 Reads from Address: 493
Address: 493 State: S
Address: 493 State: S
Address: 493 State: M
Address: 493 State: S
Address: 493 State: S

=====================Simulation Loop #962=====================
CPU0 Reads from Address: 159
Address: 159 State: M
Address: 159 State: Not in Cache
Address: 159 State: M
Address: 159 State: E
CPU1 Writes to Address: 994
Address: 994 State: Not in Cache
Address: 994 State: M
Address: 994 State: M
Address: 994 State: M
CPU2 Reads from Address: 573
Address: 573 State: E
Address: 573 State: E
Address: 573 State: Not in Cache
Address: 573 State: E
Address: 573 State: Not in Cache
CPU3 Writes to Address: 636
Address: 636 State: S
Address: 636 State: M
Address: 636 State: Not in Cache
Address: 636 State: M

=====================Simulation Loop #963=====================
CPU0 Reads from Address: 211
Address: 211 State: M
Address: 211 State: M
Address: 211 State: Not in Cache
Address: 211 State: Not in Cache
CPU1 Writes to Address: 794
Address: 794 State: Not in Cache
Address: 794 State: M
Address: 794 State: E
Address: 794 State: Not in Cache
CPU2 Reads from Address: 326
Address: 326 State: S
Address: 326 State: M
Address: 326 State: M
Address: 326 State: S
Address: 326 State: M
CPU3 Reads from Address: 648
Address: 648 State: E
Address: 648 State: Not in Cache
Address: 648 State: M
Address: 648 State: E

=====================Simulation Loop #964=====================
CPU0 Reads from Address: 880
Address: 880 State: S
Address: 880 State: S
Address: 880 State: M
Address: 880 State: M
Address: 880 State: M
CPU1 Reads from Address: 138
Address: 138 State: S
Address: 138 State: S
Address: 138 State: S
Address: 138 State: M
Address: 138 State: Not in Cache
CPU2 Writes to Address: 59
Address: 59 State: M
Address: 59 State: M
Address: 59 State: M
Address: 59 State: S
CPU3 Writes to Address: 708
Address: 708 State: Not in Cache
Address: 708 State: M
Address: 708 State: M
Address: 708 State: M

=====================Simulation Loop #965=====================
CPU0 Writes to Address: 325
Address: 325 State: M
Address: 325 State: Not in Cache
Address: 325 State: Not in Cache
Address: 325 State: Not in Cache
CPU1 Writes to Address: 895
Address: 895 State: Not in Cache
Address: 895 State: M
Address: 895 State: Not in Cache
Address: 895 State: E
CPU2 Reads from Address: 969
Address: 969 State: E
Address: 969 State: S
Address: 969 State: M
Address: 969 State: M
CPU3 Writes to Address: 691
Address: 691 State: Not in Cache
Address: 691 State: E
Address: 691 State: Not in Cache
Address: 691 State: M

=====================Simulation Loop #966=====================
CPU0 Reads from Address: 440
Address: 440 State: M
Address: 440 State: S
Address: 440 State: M
Address: 440 State: S
CPU1 Reads from Address: 643
Address: 643 State: S
Address: 643 State: M
Address: 643 State: S
Address: 643 State: M
Address: 643 State: S
CPU2 Reads from Address: 771
Address: 771 State: S
Address: 771 State: M
Address: 771 State: Not in Cache
Address: 771 State: S
Address: 771 State: E
CPU3 Writes to Address: 316
Address: 316 State: M
Address: 316 State: M
Address: 316 State: E
Address: 316 State: M

=====================Simulation Loop #967=====================
CPU0 Writes to Address: 662
Address: 662 State: M
Address: 662 State: S
Address: 662 State: Not in Cache
Address: 662 State: M
CPU1 Reads from Address: 1008
Address: 1008 State: Not in Cache
Address: 1008 State: E
Address: 1008 State: Not in Cache
Address: 1008 State: M
CPU2 Writes to Address: 518
Address: 518 State: M
Address: 518 State: S
Address: 518 State: M
Address: 518 State: Not in Cache
CPU3 Writes to Address: 562
Address: 562 State: E
Address: 562 State: E
Address: 562 State: E
Address: 562 State: M

=====================Simulation Loop #968=====================
CPU0 Writes to Address: 842
Address: 842 State: M
Address: 842 State: M
Address: 842 State: Not in Cache
Address: 842 State: M
CPU1 Reads from Address: 92
Address: 92 State: Not in Cache
Address: 92 State: S
Address: 92 State: Not in Cache
Address: 92 State: M
CPU2 Reads from Address: 401
Address: 401 State: M
Address: 401 State: Not in Cache
Address: 401 State: M
Address: 401 State: Not in Cache
CPU3 Writes to Address: 323
Address: 323 State: M
Address: 323 State: Not in Cache
Address: 323 State: M
Address: 323 State: M

=====================Simulation Loop #969=====================
CPU0 Writes to Address: 760
Address: 760 State: M
Address: 760 State: Not in Cache
Address: 760 State: E
Address: 760 State: Not in Cache
CPU1 Writes to Address: 682
Address: 682 State: M
Address: 682 State: M
Address: 682 State: M
Address: 682 State: Not in Cache
CPU2 Writes to Address: 582
Address: 582 State: M
Address: 582 State: Not in Cache
Address: 582 State: M
Address: 582 State: Not in Cache
CPU3 Reads from Address: 619
Address: 619 State: Not in Cache
Address: 619 State: M
Address: 619 State: Not in Cache
Address: 619 State: M

=====================Simulation Loop #970=====================
CPU0 Reads from Address: 763
Address: 763 State: S
Address: 763 State: Not in Cache
Address: 763 State: Not in Cache
Address: 763 State: M
CPU1 Writes to Address: 563
Address: 563 State: S
Address: 563 State: M
Address: 563 State: E
Address: 563 State: M
CPU2 Writes to Address: 655
Address: 655 State: Not in Cache
Address: 655 State: Not in Cache
Address: 655 State: M
Address: 655 State: Not in Cache
CPU3 Writes to Address: 227
Address: 227 State: Not in Cache
Address: 227 State: M
Address: 227 State: Not in Cache
Address: 227 State: M

=====================Simulation Loop #971=====================
CPU0 Writes to Address: 72
Address: 72 State: M
Address: 72 State: Not in Cache
Address: 72 State: E
Address: 72 State: Not in Cache
CPU1 Reads from Address: 516
Address: 516 State: E
Address: 516 State: E
Address: 516 State: E
Address: 516 State: Not in Cache
Address: 516 State: Not in Cache
CPU2 Writes to Address: 160
Address: 160 State: Not in Cache
Address: 160 State: M
Address: 160 State: M
Address: 160 State: M
CPU3 Reads from Address: 908
Address: 908 State: M
Address: 908 State: S
Address: 908 State: Not in Cache
Address: 908 State: S

=====================Simulation Loop #972=====================
CPU0 Reads from Address: 850
Address: 850 State: S
Address: 850 State: S
Address: 850 State: M
Address: 850 State: S
Address: 850 State: Not in Cache
CPU1 Writes to Address: 46
Address: 46 State: Not in Cache
Address: 46 State: M
Address: 46 State: M
Address: 46 State: M
CPU2 Writes to Address: 227
Address: 227 State: Not in Cache
Address: 227 State: M
Address: 227 State: M
Address: 227 State: M
CPU3 Reads from Address: 695
Address: 695 State: S
Address: 695 State: M
Address: 695 State: Not in Cache
Address: 695 State: M
Address: 695 State: S

=====================Simulation Loop #973=====================
CPU0 Reads from Address: 297
Address: 297 State: E
Address: 297 State: Not in Cache
Address: 297 State: M
Address: 297 State: M
CPU1 Reads from Address: 3
Address: 3 State: M
Address: 3 State: S
Address: 3 State: Not in Cache
Address: 3 State: Not in Cache
CPU2 Reads from Address: 504
Address: 504 State: S
Address: 504 State: M
Address: 504 State: Not in Cache
Address: 504 State: S
Address: 504 State: S
CPU3 Reads from Address: 191
Address: 191 State: Not in Cache
Address: 191 State: M
Address: 191 State: E
Address: 191 State: S

=====================Simulation Loop #974=====================
CPU0 Reads from Address: 733
Address: 733 State: M
Address: 733 State: M
Address: 733 State: Not in Cache
Address: 733 State: M
CPU1 Writes to Address: 853
Address: 853 State: M
Address: 853 State: M
Address: 853 State: Not in Cache
Address: 853 State: M
CPU2 Writes to Address: 866
Address: 866 State: E
Address: 866 State: M
Address: 866 State: M
Address: 866 State: Not in Cache
CPU3 Writes to Address: 410
Address: 410 State: M
Address: 410 State: M
Address: 410 State: M
Address: 410 State: M

=====================Simulation Loop #975=====================
CPU0 Reads from Address: 494
Address: 494 State: S
Address: 494 State: S
Address: 494 State: M
Address: 494 State: Not in Cache
Address: 494 State: Not in Cache
CPU1 Writes to Address: 612
Address: 612 State: Not in Cache
Address: 612 State: M
Address: 612 State: Not in Cache
Address: 612 State: Not in Cache
CPU2 Reads from Address: 301
Address: 301 State: Not in Cache
Address: 301 State: S
Address: 301 State: M
Address: 301 State: M
CPU3 Reads from Address: 405
Address: 405 State: S
Address: 405 State: M
Address: 405 State: Not in Cache
Address: 405 State: M

=====================Simulation Loop #976=====================
CPU0 Writes to Address: 1014
Address: 1014 State: M
Address: 1014 State: Not in Cache
Address: 1014 State: Not in Cache
Address: 1014 State: M
CPU1 Reads from Address: 483
Address: 483 State: E
Address: 483 State: E
Address: 483 State: E
Address: 483 State: Not in Cache
CPU2 Writes to Address: 159
Address: 159 State: M
Address: 159 State: Not in Cache
Address: 159 State: M
Address: 159 State: E
CPU3 Writes to Address: 801
Address: 801 State: Not in Cache
Address: 801 State: S
Address: 801 State: M
Address: 801 State: M

=====================Simulation Loop #977=====================
CPU0 Reads from Address: 21
Address: 21 State: S
Address: 21 State: S
Address: 21 State: M
Address: 21 State: Not in Cache
Address: 21 State: M
CPU1 Writes to Address: 449
Address: 449 State: Not in Cache
Address: 449 State: M
Address: 449 State: E
Address: 449 State: E
CPU2 Reads from Address: 657
Address: 657 State: S
Address: 657 State: M
Address: 657 State: M
Address: 657 State: S
Address: 657 State: M
CPU3 Reads from Address: 383
Address: 383 State: M
Address: 383 State: S
Address: 383 State: M
Address: 383 State: M

=====================Simulation Loop #978=====================
CPU0 Writes to Address: 192
Address: 192 State: M
Address: 192 State: Not in Cache
Address: 192 State: M
Address: 192 State: M
CPU1 Writes to Address: 739
Address: 739 State: S
Address: 739 State: M
Address: 739 State: M
Address: 739 State: M
CPU2 Writes to Address: 203
Address: 203 State: Not in Cache
Address: 203 State: M
Address: 203 State: M
Address: 203 State: Not in Cache
CPU3 Writes to Address: 704
Address: 704 State: M
Address: 704 State: M
Address: 704 State: Not in Cache
Address: 704 State: M

=====================Simulation Loop #979=====================
CPU0 Writes to Address: 711
Address: 711 State: M
Address: 711 State: M
Address: 711 State: M
Address: 711 State: M
CPU1 Reads from Address: 383
Address: 383 State: M
Address: 383 State: S
Address: 383 State: M
Address: 383 State: M
CPU2 Reads from Address: 630
Address: 630 State: Not in Cache
Address: 630 State: M
Address: 630 State: E
Address: 630 State: E
CPU3 Reads from Address: 254
Address: 254 State: Not in Cache
Address: 254 State: Not in Cache
Address: 254 State: Not in Cache
Address: 254 State: M

=====================Simulation Loop #980=====================
CPU0 Reads from Address: 325
Address: 325 State: M
Address: 325 State: Not in Cache
Address: 325 State: Not in Cache
Address: 325 State: Not in Cache
CPU1 Writes to Address: 46
Address: 46 State: Not in Cache
Address: 46 State: M
Address: 46 State: M
Address: 46 State: M
CPU2 Reads from Address: 112
Address: 112 State: Not in Cache
Address: 112 State: M
Address: 112 State: M
Address: 112 State: M
CPU3 Writes to Address: 821
Address: 821 State: Not in Cache
Address: 821 State: Not in Cache
Address: 821 State: E
Address: 821 State: M

=====================Simulation Loop #981=====================
CPU0 Reads from Address: 127
Address: 127 State: E
Address: 127 State: E
Address: 127 State: Not in Cache
Address: 127 State: E
Address: 127 State: E
CPU1 Reads from Address: 584
Address: 584 State: E
Address: 584 State: M
Address: 584 State: M
Address: 584 State: S
CPU2 Reads from Address: 334
Address: 334 State: Not in Cache
Address: 334 State: M
Address: 334 State: S
Address: 334 State: Not in Cache
CPU3 Reads from Address: 111
Address: 111 State: S
Address: 111 State: M
Address: 111 State: M
Address: 111 State: S
Address: 111 State: S

=====================Simulation Loop #982=====================
CPU0 Reads from Address: 768
Address: 768 State: M
Address: 768 State: Not in Cache
Address: 768 State: Not in Cache
Address: 768 State: Not in Cache
CPU1 Reads from Address: 99
Address: 99 State: S
Address: 99 State: M
Address: 99 State: S
Address: 99 State: S
Address: 99 State: Not in Cache
CPU2 Writes to Address: 562
Address: 562 State: E
Address: 562 State: E
Address: 562 State: M
Address: 562 State: M
CPU3 Writes to Address: 605
Address: 605 State: Not in Cache
Address: 605 State: M
Address: 605 State: M
Address: 605 State: M

=====================Simulation Loop #983=====================
CPU0 Reads from Address: 838
Address: 838 State: M
Address: 838 State: M
Address: 838 State: M
Address: 838 State: M
CPU1 Reads from Address: 540
Address: 540 State: Not in Cache
Address: 540 State: M
Address: 540 State: E
Address: 540 State: Not in Cache
CPU2 Reads from Address: 116
Address: 116 State: Not in Cache
Address: 116 State: M
Address: 116 State: M
Address: 116 State: M
CPU3 Writes to Address: 579
Address: 579 State: M
Address: 579 State: S
Address: 579 State: M
Address: 579 State: M

=====================Simulation Loop #984=====================
CPU0 Reads from Address: 366
Address: 366 State: E
Address: 366 State: E
Address: 366 State: E
Address: 366 State: Not in Cache
Address: 366 State: E
CPU1 Writes to Address: 660
Address: 660 State: E
Address: 660 State: M
Address: 660 State: M
Address: 660 State: M
CPU2 Writes to Address: 213
Address: 213 State: Not in Cache
Address: 213 State: M
Address: 213 State: M
Address: 213 State: Not in Cache
CPU3 Writes to Address: 72
Address: 72 State: M
Address: 72 State: Not in Cache
Address: 72 State: E
Address: 72 State: M

=====================Simulation Loop #985=====================
CPU0 Reads from Address: 686
Address: 686 State: E
Address: 686 State: E
Address: 686 State: Not in Cache
Address: 686 State: Not in Cache
Address: 686 State: Not in Cache
CPU1 Writes to Address: 664
Address: 664 State: S
Address: 664 State: M
Address: 664 State: M
Address: 664 State: S
CPU2 Reads from Address: 390
Address: 390 State: S
Address: 390 State: M
Address: 390 State: M
Address: 390 State: M
CPU3 Writes to Address: 55
Address: 55 State: E
Address: 55 State: M
Address: 55 State: Not in Cache
Address: 55 State: M

=====================Simulation Loop #986=====================
CPU0 Reads from Address: 400
Address: 400 State: M
Address: 400 State: S
Address: 400 State: Not in Cache
Address: 400 State: Not in Cache
CPU1 Reads from Address: 604
Address: 604 State: S
Address: 604 State: M
Address: 604 State: S
Address: 604 State: Not in Cache
Address: 604 State: M
CPU2 Reads from Address: 348
Address: 348 State: M
Address: 348 State: Not in Cache
Address: 348 State: M
Address: 348 State: M
CPU3 Reads from Address: 342
Address: 342 State: M
Address: 342 State: S
Address: 342 State: M
Address: 342 State: M

=====================Simulation Loop #987=====================
CPU0 Writes to Address: 970
Address: 970 State: M
Address: 970 State: Not in Cache
Address: 970 State: M
Address: 970 State: M
CPU1 Reads from Address: 814
Address: 814 State: S
Address: 814 State: Not in Cache
Address: 814 State: S
Address: 814 State: M
Address: 814 State: Not in Cache
CPU2 Reads from Address: 130
Address: 130 State: S
Address: 130 State: E
Address: 130 State: Not in Cache
Address: 130 State: S
Address: 130 State: M
CPU3 Reads from Address: 266
Address: 266 State: Not in Cache
Address: 266 State: Not in Cache
Address: 266 State: M
Address: 266 State: M

=====================Simulation Loop #988=====================
CPU0 Reads from Address: 245
Address: 245 State: M
Address: 245 State: Not in Cache
Address: 245 State: M
Address: 245 State: M
CPU1 Reads from Address: 179
Address: 179 State: M
Address: 179 State: M
Address: 179 State: Not in Cache
Address: 179 State: M
CPU2 Reads from Address: 890
Address: 890 State: Not in Cache
Address: 890 State: Not in Cache
Address: 890 State: M
Address: 890 State: S
CPU3 Writes to Address: 457
Address: 457 State: M
Address: 457 State: M
Address: 457 State: Not in Cache
Address: 457 State: M

=====================Simulation Loop #989=====================
CPU0 Writes to Address: 488
Address: 488 State: M
Address: 488 State: E
Address: 488 State: E
Address: 488 State: E
CPU1 Writes to Address: 293
Address: 293 State: M
Address: 293 State: M
Address: 293 State: M
Address: 293 State: Not in Cache
CPU2 Reads from Address: 1007
Address: 1007 State: S
Address: 1007 State: Not in Cache
Address: 1007 State: M
Address: 1007 State: S
Address: 1007 State: M
CPU3 Reads from Address: 326
Address: 326 State: M
Address: 326 State: M
Address: 326 State: S
Address: 326 State: M

=====================Simulation Loop #990=====================
CPU0 Reads from Address: 397
Address: 397 State: M
Address: 397 State: Not in Cache
Address: 397 State: S
Address: 397 State: M
CPU1 Writes to Address: 759
Address: 759 State: Not in Cache
Address: 759 State: M
Address: 759 State: Not in Cache
Address: 759 State: E
CPU2 Writes to Address: 992
Address: 992 State: Not in Cache
Address: 992 State: Not in Cache
Address: 992 State: M
Address: 992 State: M
CPU3 Reads from Address: 911
Address: 911 State: S
Address: 911 State: M
Address: 911 State: S
Address: 911 State: M
Address: 911 State: S

=====================Simulation Loop #991=====================
CPU0 Writes to Address: 32
Address: 32 State: M
Address: 32 State: S
Address: 32 State: M
Address: 32 State: Not in Cache
CPU1 Writes to Address: 520
Address: 520 State: M
Address: 520 State: M
Address: 520 State: Not in Cache
Address: 520 State: S
CPU2 Writes to Address: 906
Address: 906 State: Not in Cache
Address: 906 State: Not in Cache
Address: 906 State: M
Address: 906 State: Not in Cache
CPU3 Writes to Address: 533
Address: 533 State: M
Address: 533 State: M
Address: 533 State: S
Address: 533 State: M

=====================Simulation Loop #992=====================
CPU0 Writes to Address: 60
Address: 60 State: M
Address: 60 State: Not in Cache
Address: 60 State: Not in Cache
Address: 60 State: E
CPU1 Writes to Address: 725
Address: 725 State: M
Address: 725 State: M
Address: 725 State: S
Address: 725 State: M
CPU2 Writes to Address: 552
Address: 552 State: S
Address: 552 State: M
Address: 552 State: M
Address: 552 State: M
CPU3 Reads from Address: 229
Address: 229 State: S
Address: 229 State: S
Address: 229 State: M
Address: 229 State: M
Address: 229 State: S

=====================Simulation Loop #993=====================
CPU0 Reads from Address: 419
Address: 419 State: S
Address: 419 State: S
Address: 419 State: E
Address: 419 State: M
Address: 419 State: Not in Cache
CPU1 Reads from Address: 488
Address: 488 State: M
Address: 488 State: E
Address: 488 State: E
Address: 488 State: E
CPU2 Writes to Address: 493
Address: 493 State: S
Address: 493 State: M
Address: 493 State: M
Address: 493 State: S
CPU3 Reads from Address: 833
Address: 833 State: S
Address: 833 State: M
Address: 833 State: S
Address: 833 State: M

=====================Simulation Loop #994=====================
CPU0 Writes to Address: 65
Address: 65 State: M
Address: 65 State: E
Address: 65 State: Not in Cache
Address: 65 State: M
CPU1 Writes to Address: 585
Address: 585 State: E
Address: 585 State: M
Address: 585 State: Not in Cache
Address: 585 State: Not in Cache
CPU2 Reads from Address: 687
Address: 687 State: S
Address: 687 State: Not in Cache
Address: 687 State: S
Address: 687 State: S
Address: 687 State: M
CPU3 Reads from Address: 317
Address: 317 State: M
Address: 317 State: E
Address: 317 State: E
Address: 317 State: S

=====================Simulation Loop #995=====================
CPU0 Writes to Address: 289
Address: 289 State: M
Address: 289 State: Not in Cache
Address: 289 State: Not in Cache
Address: 289 State: Not in Cache
CPU1 Reads from Address: 734
Address: 734 State: M
Address: 734 State: S
Address: 734 State: M
Address: 734 State: M
CPU2 Writes to Address: 894
Address: 894 State: Not in Cache
Address: 894 State: M
Address: 894 State: M
Address: 894 State: S
CPU3 Writes to Address: 1013
Address: 1013 State: Not in Cache
Address: 1013 State: M
Address: 1013 State: E
Address: 1013 State: M

=====================Simulation Loop #996=====================
CPU0 Writes to Address: 247
Address: 247 State: M
Address: 247 State: M
Address: 247 State: S
Address: 247 State: M
CPU1 Reads from Address: 510
Address: 510 State: S
Address: 510 State: E
Address: 510 State: M
Address: 510 State: Not in Cache
CPU2 Reads from Address: 213
Address: 213 State: Not in Cache
Address: 213 State: M
Address: 213 State: M
Address: 213 State: Not in Cache
CPU3 Reads from Address: 867
Address: 867 State: S
Address: 867 State: S
Address: 867 State: Not in Cache
Address: 867 State: M
Address: 867 State: S

=====================Simulation Loop #997=====================
CPU0 Writes to Address: 718
Address: 718 State: M
Address: 718 State: Not in Cache
Address: 718 State: E
Address: 718 State: E
CPU1 Reads from Address: 773
Address: 773 State: S
Address: 773 State: M
Address: 773 State: S
Address: 773 State: Not in Cache
Address: 773 State: M
CPU2 Reads from Address: 336
Address: 336 State: E
Address: 336 State: E
Address: 336 State: E
Address: 336 State: E
Address: 336 State: Not in Cache
CPU3 Reads from Address: 827
Address: 827 State: M
Address: 827 State: Not in Cache
Address: 827 State: M
Address: 827 State: M

=====================Simulation Loop #998=====================
CPU0 Reads from Address: 957
Address: 957 State: S
Address: 957 State: Not in Cache
Address: 957 State: M
Address: 957 State: M
CPU1 Reads from Address: 695
Address: 695 State: S
Address: 695 State: M
Address: 695 State: S
Address: 695 State: M
Address: 695 State: S
CPU2 Writes to Address: 952
Address: 952 State: S
Address: 952 State: Not in Cache
Address: 952 State: M
Address: 952 State: M
CPU3 Writes to Address: 735
Address: 735 State: S
Address: 735 State: M
Address: 735 State: M
Address: 735 State: M

=====================Simulation Loop #999=====================
CPU0 Reads from Address: 566
Address: 566 State: S
Address: 566 State: S
Address: 566 State: E
Address: 566 State: E
Address: 566 State: M
CPU1 Reads from Address: 327
Address: 327 State: Not in Cache
Address: 327 State: E
Address: 327 State: M
Address: 327 State: M
CPU2 Writes to Address: 551
Address: 551 State: E
Address: 551 State: S
Address: 551 State: M
Address: 551 State: Not in Cache
CPU3 Writes to Address: 274
Address: 274 State: S
Address: 274 State: M
Address: 274 State: M
Address: 274 State: M

=====================Simulation Loop #1000=====================
CPU0 Reads from Address: 221
Address: 221 State: M
Address: 221 State: E
Address: 221 State: Not in Cache
Address: 221 State: Not in Cache
CPU1 Writes to Address: 945
Address: 945 State: M
Address: 945 State: M
Address: 945 State: Not in Cache
Address: 945 State: Not in Cache
CPU2 Reads from Address: 626
Address: 626 State: S
Address: 626 State: M
Address: 626 State: M
Address: 626 State: S
Address: 626 State: Not in Cache
CPU3 Writes to Address: 707
Address: 707 State: Not in Cache
Address: 707 State: E
Address: 707 State: Not in Cache
Address: 707 State: M

=====================Simulation Loop #1001=====================
CPU0 Writes to Address: 654
Address: 654 State: M
Address: 654 State: M
Address: 654 State: Not in Cache
Address: 654 State: Not in Cache
CPU1 Reads from Address: 958
Address: 958 State: M
Address: 958 State: S
Address: 958 State: M
Address: 958 State: M
CPU2 Writes to Address: 406
Address: 406 State: M
Address: 406 State: E
Address: 406 State: M
Address: 406 State: M
CPU3 Reads from Address: 85
Address: 85 State: Not in Cache
Address: 85 State: Not in Cache
Address: 85 State: Not in Cache
Address: 85 State: M

=====================Simulation Loop #1002=====================
CPU0 Writes to Address: 582
Address: 582 State: M
Address: 582 State: Not in Cache
Address: 582 State: M
Address: 582 State: Not in Cache
CPU1 Writes to Address: 534
Address: 534 State: M
Address: 534 State: M
Address: 534 State: M
Address: 534 State: M
CPU2 Reads from Address: 260
Address: 260 State: M
Address: 260 State: M
Address: 260 State: M
Address: 260 State: M
CPU3 Writes to Address: 48
Address: 48 State: M
Address: 48 State: M
Address: 48 State: M
Address: 48 State: M

=====================Simulation Loop #1003=====================
CPU0 Writes to Address: 633
Address: 633 State: M
Address: 633 State: Not in Cache
Address: 633 State: Not in Cache
Address: 633 State: E
CPU1 Reads from Address: 861
Address: 861 State: Not in Cache
Address: 861 State: S
Address: 861 State: M
Address: 861 State: M
CPU2 Writes to Address: 721
Address: 721 State: Not in Cache
Address: 721 State: Not in Cache
Address: 721 State: M
Address: 721 State: Not in Cache
CPU3 Reads from Address: 460
Address: 460 State: M
Address: 460 State: Not in Cache
Address: 460 State: M
Address: 460 State: E

=====================Simulation Loop #1004=====================
CPU0 Writes to Address: 588
Address: 588 State: M
Address: 588 State: Not in Cache
Address: 588 State: E
Address: 588 State: Not in Cache
CPU1 Reads from Address: 295
Address: 295 State: M
Address: 295 State: M
Address: 295 State: Not in Cache
Address: 295 State: M
CPU2 Reads from Address: 448
Address: 448 State: Not in Cache
Address: 448 State: Not in Cache
Address: 448 State: E
Address: 448 State: Not in Cache
CPU3 Reads from Address: 740
Address: 740 State: E
Address: 740 State: Not in Cache
Address: 740 State: Not in Cache
Address: 740 State: E
Address: 740 State: E

=====================Simulation Loop #1005=====================
CPU0 Writes to Address: 921
Address: 921 State: M
Address: 921 State: Not in Cache
Address: 921 State: M
Address: 921 State: Not in Cache
CPU1 Writes to Address: 303
Address: 303 State: M
Address: 303 State: M
Address: 303 State: Not in Cache
Address: 303 State: M
CPU2 Reads from Address: 737
Address: 737 State: S
Address: 737 State: Not in Cache
Address: 737 State: M
Address: 737 State: S
Address: 737 State: M
CPU3 Writes to Address: 108
Address: 108 State: M
Address: 108 State: M
Address: 108 State: S
Address: 108 State: M

=====================Simulation Loop #1006=====================
CPU0 Writes to Address: 137
Address: 137 State: M
Address: 137 State: Not in Cache
Address: 137 State: E
Address: 137 State: E
CPU1 Reads from Address: 750
Address: 750 State: S
Address: 750 State: M
Address: 750 State: S
Address: 750 State: M
Address: 750 State: M
CPU2 Writes to Address: 636
Address: 636 State: S
Address: 636 State: M
Address: 636 State: M
Address: 636 State: M
CPU3 Reads from Address: 361
Address: 361 State: Not in Cache
Address: 361 State: Not in Cache
Address: 361 State: E
Address: 361 State: E

=====================Simulation Loop #1007=====================
CPU0 Reads from Address: 253
Address: 253 State: S
Address: 253 State: M
Address: 253 State: Not in Cache
Address: 253 State: Not in Cache
CPU1 Writes to Address: 862
Address: 862 State: Not in Cache
Address: 862 State: M
Address: 862 State: M
Address: 862 State: Not in Cache
CPU2 Reads from Address: 416
Address: 416 State: Not in Cache
Address: 416 State: S
Address: 416 State: M
Address: 416 State: M
CPU3 Writes to Address: 160
Address: 160 State: Not in Cache
Address: 160 State: M
Address: 160 State: M
Address: 160 State: M

=====================Simulation Loop #1008=====================
CPU0 Reads from Address: 15
Address: 15 State: M
Address: 15 State: Not in Cache
Address: 15 State: Not in Cache
Address: 15 State: Not in Cache
CPU1 Reads from Address: 607
Address: 607 State: E
Address: 607 State: M
Address: 607 State: M
Address: 607 State: Not in Cache
CPU2 Writes to Address: 596
Address: 596 State: Not in Cache
Address: 596 State: M
Address: 596 State: M
Address: 596 State: E
CPU3 Writes to Address: 635
Address: 635 State: S
Address: 635 State: M
Address: 635 State: Not in Cache
Address: 635 State: M

=====================Simulation Loop #1009=====================
CPU0 Writes to Address: 659
Address: 659 State: M
Address: 659 State: Not in Cache
Address: 659 State: M
Address: 659 State: M
CPU1 Writes to Address: 50
Address: 50 State: M
Address: 50 State: M
Address: 50 State: Not in Cache
Address: 50 State: Not in Cache
CPU2 Writes to Address: 941
Address: 941 State: Not in Cache
Address: 941 State: S
Address: 941 State: M
Address: 941 State: Not in Cache
CPU3 Writes to Address: 843
Address: 843 State: S
Address: 843 State: Not in Cache
Address: 843 State: M
Address: 843 State: M

=====================Simulation Loop #1010=====================
CPU0 Writes to Address: 290
Address: 290 State: M
Address: 290 State: M
Address: 290 State: S
Address: 290 State: Not in Cache
CPU1 Reads from Address: 566
Address: 566 State: S
Address: 566 State: E
Address: 566 State: E
Address: 566 State: M
CPU2 Reads from Address: 695
Address: 695 State: M
Address: 695 State: S
Address: 695 State: M
Address: 695 State: S
CPU3 Writes to Address: 286
Address: 286 State: M
Address: 286 State: M
Address: 286 State: Not in Cache
Address: 286 State: M

=====================Simulation Loop #1011=====================
CPU0 Writes to Address: 200
Address: 200 State: M
Address: 200 State: M
Address: 200 State: Not in Cache
Address: 200 State: M
CPU1 Writes to Address: 134
Address: 134 State: Not in Cache
Address: 134 State: M
Address: 134 State: Not in Cache
Address: 134 State: Not in Cache
CPU2 Reads from Address: 548
Address: 548 State: Not in Cache
Address: 548 State: Not in Cache
Address: 548 State: E
Address: 548 State: M
CPU3 Reads from Address: 1007
Address: 1007 State: Not in Cache
Address: 1007 State: M
Address: 1007 State: S
Address: 1007 State: M

=====================Simulation Loop #1012=====================
CPU0 Writes to Address: 781
Address: 781 State: M
Address: 781 State: Not in Cache
Address: 781 State: M
Address: 781 State: Not in Cache
CPU1 Writes to Address: 320
Address: 320 State: Not in Cache
Address: 320 State: M
Address: 320 State: M
Address: 320 State: M
CPU2 Writes to Address: 362
Address: 362 State: M
Address: 362 State: Not in Cache
Address: 362 State: M
Address: 362 State: Not in Cache
CPU3 Reads from Address: 806
Address: 806 State: S
Address: 806 State: M
Address: 806 State: M
Address: 806 State: Not in Cache
Address: 806 State: S

=====================Simulation Loop #1013=====================
CPU0 Reads from Address: 929
Address: 929 State: M
Address: 929 State: Not in Cache
Address: 929 State: Not in Cache
Address: 929 State: Not in Cache
CPU1 Writes to Address: 446
Address: 446 State: Not in Cache
Address: 446 State: M
Address: 446 State: Not in Cache
Address: 446 State: Not in Cache
CPU2 Writes to Address: 488
Address: 488 State: M
Address: 488 State: E
Address: 488 State: M
Address: 488 State: E
CPU3 Reads from Address: 168
Address: 168 State: Not in Cache
Address: 168 State: M
Address: 168 State: M
Address: 168 State: M

=====================Simulation Loop #1014=====================
CPU0 Writes to Address: 238
Address: 238 State: M
Address: 238 State: M
Address: 238 State: M
Address: 238 State: E
CPU1 Reads from Address: 309
Address: 309 State: M
Address: 309 State: S
Address: 309 State: S
Address: 309 State: M
CPU2 Reads from Address: 743
Address: 743 State: S
Address: 743 State: M
Address: 743 State: Not in Cache
Address: 743 State: S
Address: 743 State: Not in Cache
CPU3 Reads from Address: 769
Address: 769 State: Not in Cache
Address: 769 State: Not in Cache
Address: 769 State: M
Address: 769 State: M

=====================Simulation Loop #1015=====================
CPU0 Reads from Address: 225
Address: 225 State: S
Address: 225 State: S
Address: 225 State: M
Address: 225 State: M
Address: 225 State: S
CPU1 Reads from Address: 553
Address: 553 State: E
Address: 553 State: E
Address: 553 State: E
Address: 553 State: Not in Cache
Address: 553 State: Not in Cache
CPU2 Reads from Address: 888
Address: 888 State: E
Address: 888 State: E
Address: 888 State: Not in Cache
Address: 888 State: E
Address: 888 State: Not in Cache
CPU3 Reads from Address: 222
Address: 222 State: Not in Cache
Address: 222 State: M
Address: 222 State: S
Address: 222 State: M

=====================Simulation Loop #1016=====================
CPU0 Writes to Address: 186
Address: 186 State: M
Address: 186 State: Not in Cache
Address: 186 State: E
Address: 186 State: M
CPU1 Reads from Address: 353
Address: 353 State: M
Address: 353 State: M
Address: 353 State: M
Address: 353 State: Not in Cache
CPU2 Writes to Address: 334
Address: 334 State: Not in Cache
Address: 334 State: M
Address: 334 State: M
Address: 334 State: Not in Cache
CPU3 Writes to Address: 787
Address: 787 State: S
Address: 787 State: E
Address: 787 State: Not in Cache
Address: 787 State: M

=====================Simulation Loop #1017=====================
CPU0 Reads from Address: 738
Address: 738 State: M
Address: 738 State: Not in Cache
Address: 738 State: S
Address: 738 State: Not in Cache
CPU1 Writes to Address: 106
Address: 106 State: M
Address: 106 State: M
Address: 106 State: M
Address: 106 State: Not in Cache
CPU2 Writes to Address: 757
Address: 757 State: Not in Cache
Address: 757 State: M
Address: 757 State: M
Address: 757 State: S
CPU3 Reads from Address: 934
Address: 934 State: S
Address: 934 State: M
Address: 934 State: S
Address: 934 State: M

=====================Simulation Loop #1018=====================
CPU0 Writes to Address: 179
Address: 179 State: M
Address: 179 State: M
Address: 179 State: Not in Cache
Address: 179 State: M
CPU1 Reads from Address: 213
Address: 213 State: Not in Cache
Address: 213 State: M
Address: 213 State: M
Address: 213 State: Not in Cache
CPU2 Reads from Address: 297
Address: 297 State: E
Address: 297 State: Not in Cache
Address: 297 State: M
Address: 297 State: M
CPU3 Writes to Address: 632
Address: 632 State: S
Address: 632 State: M
Address: 632 State: Not in Cache
Address: 632 State: M

=====================Simulation Loop #1019=====================
CPU0 Reads from Address: 328
Address: 328 State: S
Address: 328 State: S
Address: 328 State: E
Address: 328 State: M
Address: 328 State: Not in Cache
CPU1 Writes to Address: 959
Address: 959 State: Not in Cache
Address: 959 State: M
Address: 959 State: M
Address: 959 State: M
CPU2 Writes to Address: 458
Address: 458 State: Not in Cache
Address: 458 State: M
Address: 458 State: M
Address: 458 State: Not in Cache
CPU3 Reads from Address: 632
Address: 632 State: S
Address: 632 State: M
Address: 632 State: Not in Cache
Address: 632 State: M

=====================Simulation Loop #1020=====================
CPU0 Reads from Address: 777
Address: 777 State: M
Address: 777 State: E
Address: 777 State: E
Address: 777 State: Not in Cache
CPU1 Writes to Address: 230
Address: 230 State: Not in Cache
Address: 230 State: M
Address: 230 State: Not in Cache
Address: 230 State: M
CPU2 Reads from Address: 823
Address: 823 State: E
Address: 823 State: E
Address: 823 State: E
Address: 823 State: M
CPU3 Reads from Address: 412
Address: 412 State: S
Address: 412 State: E
Address: 412 State: Not in Cache
Address: 412 State: M
Address: 412 State: S

=====================Simulation Loop #1021=====================
CPU0 Writes to Address: 467
Address: 467 State: M
Address: 467 State: Not in Cache
Address: 467 State: M
Address: 467 State: M
CPU1 Reads from Address: 453
Address: 453 State: M
Address: 453 State: M
Address: 453 State: Not in Cache
Address: 453 State: Not in Cache
CPU2 Reads from Address: 538
Address: 538 State: S
Address: 538 State: Not in Cache
Address: 538 State: Not in Cache
Address: 538 State: S
Address: 538 State: M
CPU3 Writes to Address: 960
Address: 960 State: M
Address: 960 State: Not in Cache
Address: 960 State: E
Address: 960 State: M

=====================Simulation Loop #1022=====================
CPU0 Reads from Address: 1004
Address: 1004 State: M
Address: 1004 State: Not in Cache
Address: 1004 State: M
Address: 1004 State: M
CPU1 Reads from Address: 389
Address: 389 State: S
Address: 389 State: M
Address: 389 State: S
Address: 389 State: M
Address: 389 State: Not in Cache
CPU2 Reads from Address: 908
Address: 908 State: S
Address: 908 State: M
Address: 908 State: S
Address: 908 State: S
Address: 908 State: S
CPU3 Writes to Address: 739
Address: 739 State: S
Address: 739 State: M
Address: 739 State: M
Address: 739 State: M

=====================Simulation Loop #1023=====================
CPU0 Reads from Address: 434
Address: 434 State: E
Address: 434 State: Not in Cache
Address: 434 State: E
Address: 434 State: M
CPU1 Writes to Address: 881
Address: 881 State: S
Address: 881 State: M
Address: 881 State: M
Address: 881 State: Not in Cache
CPU2 Reads from Address: 255
Address: 255 State: S
Address: 255 State: Not in Cache
Address: 255 State: M
Address: 255 State: S
Address: 255 State: M
CPU3 Writes to Address: 790
Address: 790 State: E
Address: 790 State: M
Address: 790 State: Not in Cache
Address: 790 State: M

=====================Simulation Loop #1024=====================
CPU0 Writes to Address: 792
Address: 792 State: M
Address: 792 State: E
Address: 792 State: M
Address: 792 State: Not in Cache
CPU1 Reads from Address: 594
Address: 594 State: Not in Cache
Address: 594 State: M
Address: 594 State: M
Address: 594 State: S
CPU2 Reads from Address: 983
Address: 983 State: S
Address: 983 State: M
Address: 983 State: Not in Cache
Address: 983 State: S
Address: 983 State: Not in Cache
CPU3 Writes to Address: 651
Address: 651 State: Not in Cache
Address: 651 State: M
Address: 651 State: Not in Cache
Address: 651 State: M

=====================Simulation Loop #1025=====================
CPU0 Reads from Address: 726
Address: 726 State: M
Address: 726 State: E
Address: 726 State: S
Address: 726 State: M
CPU1 Reads from Address: 943
Address: 943 State: S
Address: 943 State: Not in Cache
Address: 943 State: S
Address: 943 State: Not in Cache
Address: 943 State: M
CPU2 Reads from Address: 186
Address: 186 State: M
Address: 186 State: Not in Cache
Address: 186 State: E
Address: 186 State: M
CPU3 Reads from Address: 684
Address: 684 State: S
Address: 684 State: M
Address: 684 State: M
Address: 684 State: S
Address: 684 State: S

=====================Simulation Loop #1026=====================
CPU0 Writes to Address: 602
Address: 602 State: M
Address: 602 State: Not in Cache
Address: 602 State: Not in Cache
Address: 602 State: E
CPU1 Reads from Address: 236
Address: 236 State: M
Address: 236 State: M
Address: 236 State: S
Address: 236 State: M
CPU2 Writes to Address: 218
Address: 218 State: M
Address: 218 State: Not in Cache
Address: 218 State: M
Address: 218 State: M
CPU3 Reads from Address: 878
Address: 878 State: S
Address: 878 State: M
Address: 878 State: Not in Cache
Address: 878 State: Not in Cache
Address: 878 State: S

=====================Simulation Loop #1027=====================
CPU0 Writes to Address: 101
Address: 101 State: M
Address: 101 State: Not in Cache
Address: 101 State: M
Address: 101 State: S
CPU1 Writes to Address: 395
Address: 395 State: M
Address: 395 State: M
Address: 395 State: Not in Cache
Address: 395 State: M
CPU2 Writes to Address: 344
Address: 344 State: M
Address: 344 State: M
Address: 344 State: M
Address: 344 State: S
CPU3 Writes to Address: 725
Address: 725 State: M
Address: 725 State: M
Address: 725 State: S
Address: 725 State: M

=====================Simulation Loop #1028=====================
CPU0 Reads from Address: 745
Address: 745 State: E
Address: 745 State: E
Address: 745 State: E
Address: 745 State: Not in Cache
Address: 745 State: E
CPU1 Writes to Address: 202
Address: 202 State: Not in Cache
Address: 202 State: M
Address: 202 State: M
Address: 202 State: S
CPU2 Writes to Address: 532
Address: 532 State: Not in Cache
Address: 532 State: E
Address: 532 State: M
Address: 532 State: M
CPU3 Writes to Address: 156
Address: 156 State: M
Address: 156 State: S
Address: 156 State: M
Address: 156 State: M

=====================Simulation Loop #1029=====================
CPU0 Reads from Address: 550
Address: 550 State: E
Address: 550 State: Not in Cache
Address: 550 State: E
Address: 550 State: Not in Cache
CPU1 Reads from Address: 205
Address: 205 State: M
Address: 205 State: M
Address: 205 State: Not in Cache
Address: 205 State: M
CPU2 Writes to Address: 81
Address: 81 State: S
Address: 81 State: Not in Cache
Address: 81 State: M
Address: 81 State: M
CPU3 Writes to Address: 160
Address: 160 State: Not in Cache
Address: 160 State: M
Address: 160 State: M
Address: 160 State: M

=====================Simulation Loop #1030=====================
CPU0 Reads from Address: 830
Address: 830 State: S
Address: 830 State: S
Address: 830 State: Not in Cache
Address: 830 State: M
Address: 830 State: Not in Cache
CPU1 Writes to Address: 952
Address: 952 State: S
Address: 952 State: M
Address: 952 State: M
Address: 952 State: M
CPU2 Reads from Address: 241
Address: 241 State: S
Address: 241 State: M
Address: 241 State: Not in Cache
Address: 241 State: S
Address: 241 State: M
CPU3 Writes to Address: 155
Address: 155 State: M
Address: 155 State: M
Address: 155 State: S
Address: 155 State: M

=====================Simulation Loop #1031=====================
CPU0 Reads from Address: 551
Address: 551 State: E
Address: 551 State: S
Address: 551 State: M
Address: 551 State: Not in Cache
CPU1 Reads from Address: 662
Address: 662 State: M
Address: 662 State: S
Address: 662 State: Not in Cache
Address: 662 State: M
CPU2 Writes to Address: 253
Address: 253 State: S
Address: 253 State: M
Address: 253 State: M
Address: 253 State: Not in Cache
CPU3 Writes to Address: 116
Address: 116 State: Not in Cache
Address: 116 State: M
Address: 116 State: M
Address: 116 State: M

=====================Simulation Loop #1032=====================
CPU0 Writes to Address: 846
Address: 846 State: M
Address: 846 State: Not in Cache
Address: 846 State: M
Address: 846 State: Not in Cache
CPU1 Writes to Address: 354
Address: 354 State: S
Address: 354 State: M
Address: 354 State: M
Address: 354 State: M
CPU2 Reads from Address: 315
Address: 315 State: E
Address: 315 State: Not in Cache
Address: 315 State: E
Address: 315 State: Not in Cache
CPU3 Writes to Address: 432
Address: 432 State: M
Address: 432 State: E
Address: 432 State: S
Address: 432 State: M

=====================Simulation Loop #1033=====================
CPU0 Reads from Address: 623
Address: 623 State: E
Address: 623 State: Not in Cache
Address: 623 State: Not in Cache
Address: 623 State: E
CPU1 Reads from Address: 51
Address: 51 State: Not in Cache
Address: 51 State: S
Address: 51 State: M
Address: 51 State: M
CPU2 Reads from Address: 424
Address: 424 State: S
Address: 424 State: M
Address: 424 State: E
Address: 424 State: S
Address: 424 State: E
CPU3 Writes to Address: 297
Address: 297 State: E
Address: 297 State: Not in Cache
Address: 297 State: M
Address: 297 State: M

=====================Simulation Loop #1034=====================
CPU0 Writes to Address: 930
Address: 930 State: M
Address: 930 State: Not in Cache
Address: 930 State: Not in Cache
Address: 930 State: Not in Cache
CPU1 Reads from Address: 492
Address: 492 State: S
Address: 492 State: E
Address: 492 State: S
Address: 492 State: M
Address: 492 State: Not in Cache
CPU2 Writes to Address: 887
Address: 887 State: M
Address: 887 State: M
Address: 887 State: M
Address: 887 State: Not in Cache
CPU3 Reads from Address: 167
Address: 167 State: S
Address: 167 State: Not in Cache
Address: 167 State: E
Address: 167 State: M

=====================Simulation Loop #1035=====================
CPU0 Writes to Address: 776
Address: 776 State: M
Address: 776 State: S
Address: 776 State: S
Address: 776 State: Not in Cache
CPU1 Reads from Address: 1010
Address: 1010 State: M
Address: 1010 State: M
Address: 1010 State: Not in Cache
Address: 1010 State: Not in Cache
CPU2 Writes to Address: 572
Address: 572 State: Not in Cache
Address: 572 State: Not in Cache
Address: 572 State: M
Address: 572 State: M
CPU3 Writes to Address: 205
Address: 205 State: M
Address: 205 State: M
Address: 205 State: Not in Cache
Address: 205 State: M

=====================Simulation Loop #1036=====================
CPU0 Reads from Address: 113
Address: 113 State: E
Address: 113 State: E
Address: 113 State: Not in Cache
Address: 113 State: E
Address: 113 State: Not in Cache
CPU1 Writes to Address: 827
Address: 827 State: M
Address: 827 State: M
Address: 827 State: M
Address: 827 State: M
CPU2 Writes to Address: 455
Address: 455 State: Not in Cache
Address: 455 State: S
Address: 455 State: M
Address: 455 State: M
CPU3 Writes to Address: 572
Address: 572 State: Not in Cache
Address: 572 State: Not in Cache
Address: 572 State: M
Address: 572 State: M

=====================Simulation Loop #1037=====================
CPU0 Writes to Address: 359
Address: 359 State: M
Address: 359 State: M
Address: 359 State: M
Address: 359 State: M
CPU1 Writes to Address: 920
Address: 920 State: Not in Cache
Address: 920 State: M
Address: 920 State: M
Address: 920 State: Not in Cache
CPU2 Reads from Address: 369
Address: 369 State: M
Address: 369 State: Not in Cache
Address: 369 State: M
Address: 369 State: M
CPU3 Writes to Address: 558
Address: 558 State: M
Address: 558 State: M
Address: 558 State: E
Address: 558 State: M

=====================Simulation Loop #1038=====================
CPU0 Writes to Address: 393
Address: 393 State: M
Address: 393 State: M
Address: 393 State: E
Address: 393 State: E
CPU1 Writes to Address: 113
Address: 113 State: E
Address: 113 State: M
Address: 113 State: E
Address: 113 State: Not in Cache
CPU2 Writes to Address: 899
Address: 899 State: M
Address: 899 State: Not in Cache
Address: 899 State: M
Address: 899 State: Not in Cache
CPU3 Reads from Address: 229
Address: 229 State: S
Address: 229 State: M
Address: 229 State: M
Address: 229 State: S

=====================Simulation Loop #1039=====================
CPU0 Writes to Address: 813
Address: 813 State: M
Address: 813 State: Not in Cache
Address: 813 State: Not in Cache
Address: 813 State: E
CPU1 Writes to Address: 857
Address: 857 State: Not in Cache
Address: 857 State: M
Address: 857 State: Not in Cache
Address: 857 State: M
CPU2 Reads from Address: 477
Address: 477 State: S
Address: 477 State: M
Address: 477 State: M
Address: 477 State: M
CPU3 Reads from Address: 520
Address: 520 State: M
Address: 520 State: M
Address: 520 State: Not in Cache
Address: 520 State: S

=====================Simulation Loop #1040=====================
CPU0 Writes to Address: 315
Address: 315 State: M
Address: 315 State: Not in Cache
Address: 315 State: E
Address: 315 State: Not in Cache
CPU1 Reads from Address: 179
Address: 179 State: M
Address: 179 State: M
Address: 179 State: Not in Cache
Address: 179 State: M
CPU2 Reads from Address: 544
Address: 544 State: M
Address: 544 State: Not in Cache
Address: 544 State: S
Address: 544 State: M
CPU3 Writes to Address: 1008
Address: 1008 State: Not in Cache
Address: 1008 State: E
Address: 1008 State: Not in Cache
Address: 1008 State: M

=====================Simulation Loop #1041=====================
CPU0 Reads from Address: 598
Address: 598 State: E
Address: 598 State: E
Address: 598 State: Not in Cache
Address: 598 State: E
Address: 598 State: Not in Cache
CPU1 Reads from Address: 764
Address: 764 State: M
Address: 764 State: S
Address: 764 State: M
Address: 764 State: M
CPU2 Writes to Address: 778
Address: 778 State: Not in Cache
Address: 778 State: Not in Cache
Address: 778 State: M
Address: 778 State: E
CPU3 Reads from Address: 546
Address: 546 State: Not in Cache
Address: 546 State: M
Address: 546 State: Not in Cache
Address: 546 State: E

=====================Simulation Loop #1042=====================
CPU0 Writes to Address: 562
Address: 562 State: M
Address: 562 State: E
Address: 562 State: M
Address: 562 State: M
CPU1 Writes to Address: 687
Address: 687 State: Not in Cache
Address: 687 State: M
Address: 687 State: S
Address: 687 State: M
CPU2 Writes to Address: 66
Address: 66 State: M
Address: 66 State: Not in Cache
Address: 66 State: M
Address: 66 State: M
CPU3 Writes to Address: 497
Address: 497 State: M
Address: 497 State: Not in Cache
Address: 497 State: Not in Cache
Address: 497 State: M

=====================Simulation Loop #1043=====================
CPU0 Writes to Address: 944
Address: 944 State: M
Address: 944 State: M
Address: 944 State: M
Address: 944 State: Not in Cache
CPU1 Reads from Address: 955
Address: 955 State: M
Address: 955 State: M
Address: 955 State: Not in Cache
Address: 955 State: Not in Cache
CPU2 Reads from Address: 734
Address: 734 State: M
Address: 734 State: S
Address: 734 State: M
Address: 734 State: M
CPU3 Reads from Address: 396
Address: 396 State: S
Address: 396 State: M
Address: 396 State: M
Address: 396 State: Not in Cache
Address: 396 State: S

=====================Simulation Loop #1044=====================
CPU0 Reads from Address: 766
Address: 766 State: S
Address: 766 State: M
Address: 766 State: S
Address: 766 State: M
CPU1 Reads from Address: 253
Address: 253 State: S
Address: 253 State: M
Address: 253 State: M
Address: 253 State: Not in Cache
CPU2 Reads from Address: 453
Address: 453 State: S
Address: 453 State: M
Address: 453 State: M
Address: 453 State: S
Address: 453 State: Not in Cache
CPU3 Writes to Address: 701
Address: 701 State: Not in Cache
Address: 701 State: Not in Cache
Address: 701 State: S
Address: 701 State: M

=====================Simulation Loop #1045=====================
CPU0 Reads from Address: 894
Address: 894 State: S
Address: 894 State: S
Address: 894 State: M
Address: 894 State: M
Address: 894 State: S
CPU1 Reads from Address: 376
Address: 376 State: M
Address: 376 State: S
Address: 376 State: M
Address: 376 State: Not in Cache
CPU2 Reads from Address: 730
Address: 730 State: S
Address: 730 State: S
Address: 730 State: M
Address: 730 State: S
Address: 730 State: M
CPU3 Reads from Address: 301
Address: 301 State: Not in Cache
Address: 301 State: S
Address: 301 State: M
Address: 301 State: M

=====================Simulation Loop #1046=====================
CPU0 Reads from Address: 226
Address: 226 State: M
Address: 226 State: M
Address: 226 State: S
Address: 226 State: Not in Cache
CPU1 Writes to Address: 381
Address: 381 State: S
Address: 381 State: M
Address: 381 State: M
Address: 381 State: S
CPU2 Writes to Address: 995
Address: 995 State: Not in Cache
Address: 995 State: Not in Cache
Address: 995 State: M
Address: 995 State: M
CPU3 Reads from Address: 832
Address: 832 State: M
Address: 832 State: S
Address: 832 State: Not in Cache
Address: 832 State: S

=====================Simulation Loop #1047=====================
CPU0 Writes to Address: 751
Address: 751 State: M
Address: 751 State: M
Address: 751 State: E
Address: 751 State: S
CPU1 Reads from Address: 205
Address: 205 State: M
Address: 205 State: M
Address: 205 State: Not in Cache
Address: 205 State: M
CPU2 Reads from Address: 738
Address: 738 State: M
Address: 738 State: Not in Cache
Address: 738 State: S
Address: 738 State: Not in Cache
CPU3 Writes to Address: 618
Address: 618 State: Not in Cache
Address: 618 State: M
Address: 618 State: E
Address: 618 State: M

=====================Simulation Loop #1048=====================
CPU0 Writes to Address: 23
Address: 23 State: M
Address: 23 State: M
Address: 23 State: M
Address: 23 State: M
CPU1 Writes to Address: 523
Address: 523 State: M
Address: 523 State: M
Address: 523 State: M
Address: 523 State: Not in Cache
CPU2 Writes to Address: 52
Address: 52 State: Not in Cache
Address: 52 State: S
Address: 52 State: M
Address: 52 State: M
CPU3 Writes to Address: 234
Address: 234 State: E
Address: 234 State: Not in Cache
Address: 234 State: Not in Cache
Address: 234 State: M

=====================Simulation Loop #1049=====================
CPU0 Writes to Address: 809
Address: 809 State: M
Address: 809 State: M
Address: 809 State: E
Address: 809 State: Not in Cache
CPU1 Writes to Address: 506
Address: 506 State: M
Address: 506 State: M
Address: 506 State: Not in Cache
Address: 506 State: M
CPU2 Writes to Address: 896
Address: 896 State: Not in Cache
Address: 896 State: Not in Cache
Address: 896 State: M
Address: 896 State: Not in Cache
CPU3 Writes to Address: 493
Address: 493 State: S
Address: 493 State: M
Address: 493 State: M
Address: 493 State: M

=====================Simulation Loop #1050=====================
CPU0 Reads from Address: 1008
Address: 1008 State: S
Address: 1008 State: S
Address: 1008 State: E
Address: 1008 State: Not in Cache
Address: 1008 State: M
CPU1 Writes to Address: 460
Address: 460 State: M
Address: 460 State: M
Address: 460 State: M
Address: 460 State: E
CPU2 Reads from Address: 370
Address: 370 State: E
Address: 370 State: Not in Cache
Address: 370 State: E
Address: 370 State: E
Address: 370 State: Not in Cache
CPU3 Writes to Address: 659
Address: 659 State: M
Address: 659 State: Not in Cache
Address: 659 State: M
Address: 659 State: M

=====================Simulation Loop #1051=====================
CPU0 Writes to Address: 233
Address: 233 State: M
Address: 233 State: Not in Cache
Address: 233 State: S
Address: 233 State: Not in Cache
CPU1 Writes to Address: 851
Address: 851 State: Not in Cache
Address: 851 State: M
Address: 851 State: E
Address: 851 State: Not in Cache
CPU2 Writes to Address: 861
Address: 861 State: Not in Cache
Address: 861 State: S
Address: 861 State: M
Address: 861 State: M
CPU3 Reads from Address: 5
Address: 5 State: Not in Cache
Address: 5 State: Not in Cache
Address: 5 State: M
Address: 5 State: M

=====================Simulation Loop #1052=====================
CPU0 Reads from Address: 586
Address: 586 State: E
Address: 586 State: M
Address: 586 State: E
Address: 586 State: M
CPU1 Writes to Address: 1008
Address: 1008 State: S
Address: 1008 State: M
Address: 1008 State: Not in Cache
Address: 1008 State: M
CPU2 Writes to Address: 949
Address: 949 State: E
Address: 949 State: E
Address: 949 State: M
Address: 949 State: E
CPU3 Reads from Address: 279
Address: 279 State: S
Address: 279 State: Not in Cache
Address: 279 State: Not in Cache
Address: 279 State: M
Address: 279 State: S

=====================Simulation Loop #1053=====================
CPU0 Writes to Address: 398
Address: 398 State: M
Address: 398 State: Not in Cache
Address: 398 State: Not in Cache
Address: 398 State: M
CPU1 Reads from Address: 1012
Address: 1012 State: S
Address: 1012 State: M
Address: 1012 State: M
Address: 1012 State: Not in Cache
CPU2 Writes to Address: 374
Address: 374 State: Not in Cache
Address: 374 State: E
Address: 374 State: M
Address: 374 State: M
CPU3 Writes to Address: 758
Address: 758 State: M
Address: 758 State: M
Address: 758 State: M
Address: 758 State: M

=====================Simulation Loop #1054=====================
CPU0 Reads from Address: 499
Address: 499 State: E
Address: 499 State: E
Address: 499 State: Not in Cache
Address: 499 State: Not in Cache
Address: 499 State: Not in Cache
CPU1 Writes to Address: 590
Address: 590 State: E
Address: 590 State: M
Address: 590 State: Not in Cache
Address: 590 State: Not in Cache
CPU2 Writes to Address: 841
Address: 841 State: M
Address: 841 State: S
Address: 841 State: M
Address: 841 State: Not in Cache
CPU3 Reads from Address: 979
Address: 979 State: S
Address: 979 State: S
Address: 979 State: M
Address: 979 State: M
Address: 979 State: S

=====================Simulation Loop #1055=====================
CPU0 Writes to Address: 186
Address: 186 State: M
Address: 186 State: Not in Cache
Address: 186 State: E
Address: 186 State: M
CPU1 Reads from Address: 223
Address: 223 State: M
Address: 223 State: M
Address: 223 State: S
Address: 223 State: M
CPU2 Writes to Address: 686
Address: 686 State: E
Address: 686 State: Not in Cache
Address: 686 State: M
Address: 686 State: Not in Cache
CPU3 Writes to Address: 573
Address: 573 State: E
Address: 573 State: Not in Cache
Address: 573 State: E
Address: 573 State: M

=====================Simulation Loop #1056=====================
CPU0 Reads from Address: 407
Address: 407 State: M
Address: 407 State: M
Address: 407 State: Not in Cache
Address: 407 State: M
CPU1 Reads from Address: 242
Address: 242 State: S
Address: 242 State: E
Address: 242 State: S
Address: 242 State: M
Address: 242 State: M
CPU2 Writes to Address: 311
Address: 311 State: M
Address: 311 State: E
Address: 311 State: M
Address: 311 State: M
CPU3 Writes to Address: 399
Address: 399 State: M
Address: 399 State: M
Address: 399 State: E
Address: 399 State: M

=====================Simulation Loop #1057=====================
CPU0 Writes to Address: 1013
Address: 1013 State: M
Address: 1013 State: M
Address: 1013 State: E
Address: 1013 State: M
CPU1 Reads from Address: 1001
Address: 1001 State: S
Address: 1001 State: M
Address: 1001 State: S
Address: 1001 State: Not in Cache
Address: 1001 State: M
CPU2 Reads from Address: 855
Address: 855 State: M
Address: 855 State: M
Address: 855 State: M
Address: 855 State: S
CPU3 Reads from Address: 560
Address: 560 State: M
Address: 560 State: Not in Cache
Address: 560 State: Not in Cache
Address: 560 State: E

=====================Simulation Loop #1058=====================
CPU0 Reads from Address: 576
Address: 576 State: M
Address: 576 State: M
Address: 576 State: M
Address: 576 State: M
CPU1 Writes to Address: 251
Address: 251 State: E
Address: 251 State: M
Address: 251 State: Not in Cache
Address: 251 State: E
CPU2 Writes to Address: 242
Address: 242 State: E
Address: 242 State: S
Address: 242 State: M
Address: 242 State: M
CPU3 Reads from Address: 784
Address: 784 State: M
Address: 784 State: Not in Cache
Address: 784 State: M
Address: 784 State: S

=====================Simulation Loop #1059=====================
CPU0 Reads from Address: 678
Address: 678 State: S
Address: 678 State: S
Address: 678 State: M
Address: 678 State: M
Address: 678 State: E
CPU1 Writes to Address: 787
Address: 787 State: S
Address: 787 State: M
Address: 787 State: Not in Cache
Address: 787 State: M
CPU2 Writes to Address: 91
Address: 91 State: E
Address: 91 State: Not in Cache
Address: 91 State: M
Address: 91 State: E
CPU3 Reads from Address: 200
Address: 200 State: M
Address: 200 State: M
Address: 200 State: Not in Cache
Address: 200 State: M

=====================Simulation Loop #1060=====================
CPU0 Reads from Address: 75
Address: 75 State: M
Address: 75 State: M
Address: 75 State: Not in Cache
Address: 75 State: M
CPU1 Writes to Address: 665
Address: 665 State: M
Address: 665 State: M
Address: 665 State: S
Address: 665 State: E
CPU2 Writes to Address: 200
Address: 200 State: M
Address: 200 State: M
Address: 200 State: M
Address: 200 State: M
CPU3 Writes to Address: 102
Address: 102 State: M
Address: 102 State: M
Address: 102 State: S
Address: 102 State: M

=====================Simulation Loop #1061=====================
CPU0 Reads from Address: 360
Address: 360 State: M
Address: 360 State: Not in Cache
Address: 360 State: Not in Cache
Address: 360 State: Not in Cache
CPU1 Reads from Address: 324
Address: 324 State: Not in Cache
Address: 324 State: M
Address: 324 State: M
Address: 324 State: M
CPU2 Writes to Address: 751
Address: 751 State: M
Address: 751 State: M
Address: 751 State: M
Address: 751 State: S
CPU3 Reads from Address: 94
Address: 94 State: M
Address: 94 State: M
Address: 94 State: Not in Cache
Address: 94 State: S

=====================Simulation Loop #1062=====================
CPU0 Writes to Address: 990
Address: 990 State: M
Address: 990 State: Not in Cache
Address: 990 State: M
Address: 990 State: Not in Cache
CPU1 Reads from Address: 185
Address: 185 State: E
Address: 185 State: M
Address: 185 State: M
Address: 185 State: Not in Cache
CPU2 Writes to Address: 706
Address: 706 State: M
Address: 706 State: Not in Cache
Address: 706 State: M
Address: 706 State: M
CPU3 Reads from Address: 692
Address: 692 State: S
Address: 692 State: S
Address: 692 State: M
Address: 692 State: M

=====================Simulation Loop #1063=====================
CPU0 Reads from Address: 366
Address: 366 State: E
Address: 366 State: E
Address: 366 State: Not in Cache
Address: 366 State: E
CPU1 Writes to Address: 414
Address: 414 State: Not in Cache
Address: 414 State: M
Address: 414 State: Not in Cache
Address: 414 State: Not in Cache
CPU2 Writes to Address: 385
Address: 385 State: M
Address: 385 State: M
Address: 385 State: M
Address: 385 State: M
CPU3 Reads from Address: 687
Address: 687 State: Not in Cache
Address: 687 State: M
Address: 687 State: S
Address: 687 State: M

=====================Simulation Loop #1064=====================
CPU0 Reads from Address: 537
Address: 537 State: M
Address: 537 State: M
Address: 537 State: S
Address: 537 State: Not in Cache
CPU1 Writes to Address: 246
Address: 246 State: Not in Cache
Address: 246 State: M
Address: 246 State: Not in Cache
Address: 246 State: M
CPU2 Writes to Address: 215
Address: 215 State: Not in Cache
Address: 215 State: M
Address: 215 State: M
Address: 215 State: Not in Cache
CPU3 Reads from Address: 432
Address: 432 State: M
Address: 432 State: E
Address: 432 State: S
Address: 432 State: M

=====================Simulation Loop #1065=====================
CPU0 Reads from Address: 874
Address: 874 State: S
Address: 874 State: S
Address: 874 State: Not in Cache
Address: 874 State: S
Address: 874 State: M
CPU1 Writes to Address: 349
Address: 349 State: Not in Cache
Address: 349 State: M
Address: 349 State: Not in Cache
Address: 349 State: Not in Cache
CPU2 Writes to Address: 441
Address: 441 State: Not in Cache
Address: 441 State: E
Address: 441 State: M
Address: 441 State: E
CPU3 Writes to Address: 701
Address: 701 State: Not in Cache
Address: 701 State: Not in Cache
Address: 701 State: S
Address: 701 State: M

=====================Simulation Loop #1066=====================
CPU0 Writes to Address: 358
Address: 358 State: M
Address: 358 State: M
Address: 358 State: Not in Cache
Address: 358 State: M
CPU1 Reads from Address: 677
Address: 677 State: Not in Cache
Address: 677 State: S
Address: 677 State: M
Address: 677 State: Not in Cache
CPU2 Writes to Address: 394
Address: 394 State: Not in Cache
Address: 394 State: Not in Cache
Address: 394 State: M
Address: 394 State: S
CPU3 Reads from Address: 189
Address: 189 State: M
Address: 189 State: M
Address: 189 State: E
Address: 189 State: M

=====================Simulation Loop #1067=====================
CPU0 Reads from Address: 847
Address: 847 State: M
Address: 847 State: Not in Cache
Address: 847 State: Not in Cache
Address: 847 State: Not in Cache
CPU1 Writes to Address: 413
Address: 413 State: M
Address: 413 State: M
Address: 413 State: M
Address: 413 State: Not in Cache
CPU2 Reads from Address: 110
Address: 110 State: S
Address: 110 State: M
Address: 110 State: M
Address: 110 State: S
Address: 110 State: E
CPU3 Reads from Address: 14
Address: 14 State: S
Address: 14 State: E
Address: 14 State: Not in Cache
Address: 14 State: M
Address: 14 State: S

=====================Simulation Loop #1068=====================
CPU0 Writes to Address: 790
Address: 790 State: M
Address: 790 State: M
Address: 790 State: Not in Cache
Address: 790 State: M
CPU1 Reads from Address: 590
Address: 590 State: E
Address: 590 State: M
Address: 590 State: Not in Cache
Address: 590 State: Not in Cache
CPU2 Writes to Address: 540
Address: 540 State: Not in Cache
Address: 540 State: M
Address: 540 State: M
Address: 540 State: Not in Cache
CPU3 Reads from Address: 1002
Address: 1002 State: S
Address: 1002 State: M
Address: 1002 State: M
Address: 1002 State: S
Address: 1002 State: S

=====================Simulation Loop #1069=====================
CPU0 Reads from Address: 250
Address: 250 State: E
Address: 250 State: E
Address: 250 State: Not in Cache
Address: 250 State: Not in Cache
Address: 250 State: Not in Cache
CPU1 Writes to Address: 61
Address: 61 State: M
Address: 61 State: M
Address: 61 State: M
Address: 61 State: Not in Cache
CPU2 Writes to Address: 529
Address: 529 State: S
Address: 529 State: Not in Cache
Address: 529 State: M
Address: 529 State: M
CPU3 Writes to Address: 595
Address: 595 State: Not in Cache
Address: 595 State: Not in Cache
Address: 595 State: Not in Cache
Address: 595 State: M

=====================Simulation Loop #1070=====================
CPU0 Reads from Address: 444
Address: 444 State: E
Address: 444 State: Not in Cache
Address: 444 State: Not in Cache
Address: 444 State: E
CPU1 Writes to Address: 784
Address: 784 State: M
Address: 784 State: M
Address: 784 State: M
Address: 784 State: S
CPU2 Writes to Address: 258
Address: 258 State: S
Address: 258 State: M
Address: 258 State: M
Address: 258 State: S
CPU3 Writes to Address: 257
Address: 257 State: Not in Cache
Address: 257 State: Not in Cache
Address: 257 State: E
Address: 257 State: M

=====================Simulation Loop #1071=====================
CPU0 Reads from Address: 171
Address: 171 State: E
Address: 171 State: E
Address: 171 State: E
Address: 171 State: E
Address: 171 State: Not in Cache
CPU1 Writes to Address: 387
Address: 387 State: M
Address: 387 State: M
Address: 387 State: M
Address: 387 State: M
CPU2 Writes to Address: 566
Address: 566 State: S
Address: 566 State: E
Address: 566 State: M
Address: 566 State: M
CPU3 Writes to Address: 223
Address: 223 State: M
Address: 223 State: M
Address: 223 State: S
Address: 223 State: M

=====================Simulation Loop #1072=====================
CPU0 Writes to Address: 627
Address: 627 State: M
Address: 627 State: M
Address: 627 State: Not in Cache
Address: 627 State: Not in Cache
CPU1 Reads from Address: 969
Address: 969 State: E
Address: 969 State: S
Address: 969 State: M
Address: 969 State: M
CPU2 Reads from Address: 658
Address: 658 State: M
Address: 658 State: M
Address: 658 State: M
Address: 658 State: S
CPU3 Reads from Address: 568
Address: 568 State: Not in Cache
Address: 568 State: Not in Cache
Address: 568 State: S
Address: 568 State: M

=====================Simulation Loop #1073=====================
CPU0 Reads from Address: 25
Address: 25 State: S
Address: 25 State: E
Address: 25 State: Not in Cache
Address: 25 State: M
CPU1 Reads from Address: 493
Address: 493 State: S
Address: 493 State: M
Address: 493 State: M
Address: 493 State: M
CPU2 Reads from Address: 626
Address: 626 State: M
Address: 626 State: M
Address: 626 State: S
Address: 626 State: Not in Cache
CPU3 Reads from Address: 782
Address: 782 State: E
Address: 782 State: Not in Cache
Address: 782 State: Not in Cache
Address: 782 State: Not in Cache
Address: 782 State: E

=====================Simulation Loop #1074=====================
CPU0 Writes to Address: 614
Address: 614 State: M
Address: 614 State: S
Address: 614 State: M
Address: 614 State: M
CPU1 Reads from Address: 516
Address: 516 State: E
Address: 516 State: E
Address: 516 State: Not in Cache
Address: 516 State: Not in Cache
CPU2 Reads from Address: 678
Address: 678 State: S
Address: 678 State: M
Address: 678 State: M
Address: 678 State: E
CPU3 Reads from Address: 923
Address: 923 State: Not in Cache
Address: 923 State: E
Address: 923 State: E
Address: 923 State: M

=====================Simulation Loop #1075=====================
CPU0 Reads from Address: 640
Address: 640 State: M
Address: 640 State: M
Address: 640 State: Not in Cache
Address: 640 State: Not in Cache
CPU1 Writes to Address: 963
Address: 963 State: S
Address: 963 State: M
Address: 963 State: S
Address: 963 State: M
CPU2 Reads from Address: 882
Address: 882 State: Not in Cache
Address: 882 State: M
Address: 882 State: E
Address: 882 State: Not in Cache
CPU3 Writes to Address: 163
Address: 163 State: Not in Cache
Address: 163 State: Not in Cache
Address: 163 State: Not in Cache
Address: 163 State: M

=====================Simulation Loop #1076=====================
CPU0 Writes to Address: 420
Address: 420 State: M
Address: 420 State: Not in Cache
Address: 420 State: Not in Cache
Address: 420 State: M
CPU1 Writes to Address: 146
Address: 146 State: Not in Cache
Address: 146 State: M
Address: 146 State: M
Address: 146 State: M
CPU2 Writes to Address: 342
Address: 342 State: M
Address: 342 State: S
Address: 342 State: M
Address: 342 State: M
CPU3 Reads from Address: 235
Address: 235 State: S
Address: 235 State: M
Address: 235 State: Not in Cache
Address: 235 State: M
Address: 235 State: S

=====================Simulation Loop #1077=====================
CPU0 Reads from Address: 910
Address: 910 State: S
Address: 910 State: Not in Cache
Address: 910 State: Not in Cache
Address: 910 State: M
CPU1 Writes to Address: 849
Address: 849 State: Not in Cache
Address: 849 State: M
Address: 849 State: M
Address: 849 State: M
CPU2 Reads from Address: 647
Address: 647 State: S
Address: 647 State: M
Address: 647 State: M
Address: 647 State: S
Address: 647 State: Not in Cache
CPU3 Writes to Address: 747
Address: 747 State: Not in Cache
Address: 747 State: M
Address: 747 State: E
Address: 747 State: M

=====================Simulation Loop #1078=====================
CPU0 Reads from Address: 911
Address: 911 State: M
Address: 911 State: S
Address: 911 State: M
Address: 911 State: S
CPU1 Writes to Address: 371
Address: 371 State: E
Address: 371 State: M
Address: 371 State: M
Address: 371 State: M
CPU2 Reads from Address: 410
Address: 410 State: M
Address: 410 State: M
Address: 410 State: M
Address: 410 State: M
CPU3 Reads from Address: 174
Address: 174 State: Not in Cache
Address: 174 State: M
Address: 174 State: Not in Cache
Address: 174 State: M

=====================Simulation Loop #1079=====================
CPU0 Writes to Address: 50
Address: 50 State: M
Address: 50 State: M
Address: 50 State: Not in Cache
Address: 50 State: Not in Cache
CPU1 Writes to Address: 606
Address: 606 State: M
Address: 606 State: M
Address: 606 State: Not in Cache
Address: 606 State: S
CPU2 Writes to Address: 15
Address: 15 State: M
Address: 15 State: Not in Cache
Address: 15 State: M
Address: 15 State: Not in Cache
CPU3 Writes to Address: 954
Address: 954 State: M
Address: 954 State: M
Address: 954 State: M
Address: 954 State: M

=====================Simulation Loop #1080=====================
CPU0 Writes to Address: 295
Address: 295 State: M
Address: 295 State: M
Address: 295 State: Not in Cache
Address: 295 State: M
CPU1 Reads from Address: 745
Address: 745 State: E
Address: 745 State: E
Address: 745 State: Not in Cache
Address: 745 State: E
CPU2 Reads from Address: 824
Address: 824 State: S
Address: 824 State: M
Address: 824 State: M
Address: 824 State: M
CPU3 Reads from Address: 558
Address: 558 State: M
Address: 558 State: M
Address: 558 State: E
Address: 558 State: M

=====================Simulation Loop #1081=====================
CPU0 Reads from Address: 440
Address: 440 State: M
Address: 440 State: S
Address: 440 State: M
Address: 440 State: S
CPU1 Writes to Address: 71
Address: 71 State: E
Address: 71 State: M
Address: 71 State: E
Address: 71 State: M
CPU2 Writes to Address: 233
Address: 233 State: M
Address: 233 State: Not in Cache
Address: 233 State: M
Address: 233 State: Not in Cache
CPU3 Reads from Address: 517
Address: 517 State: M
Address: 517 State: S
Address: 517 State: Not in Cache
Address: 517 State: M

=====================Simulation Loop #1082=====================
CPU0 Writes to Address: 415
Address: 415 State: M
Address: 415 State: E
Address: 415 State: Not in Cache
Address: 415 State: E
CPU1 Writes to Address: 606
Address: 606 State: M
Address: 606 State: M
Address: 606 State: Not in Cache
Address: 606 State: S
CPU2 Writes to Address: 988
Address: 988 State: M
Address: 988 State: Not in Cache
Address: 988 State: M
Address: 988 State: M
CPU3 Writes to Address: 155
Address: 155 State: M
Address: 155 State: M
Address: 155 State: S
Address: 155 State: M

=====================Simulation Loop #1083=====================
CPU0 Writes to Address: 94
Address: 94 State: M
Address: 94 State: M
Address: 94 State: Not in Cache
Address: 94 State: S
CPU1 Reads from Address: 664
Address: 664 State: S
Address: 664 State: M
Address: 664 State: M
Address: 664 State: S
CPU2 Writes to Address: 1003
Address: 1003 State: Not in Cache
Address: 1003 State: Not in Cache
Address: 1003 State: M
Address: 1003 State: M
CPU3 Writes to Address: 509
Address: 509 State: M
Address: 509 State: Not in Cache
Address: 509 State: M
Address: 509 State: M

=====================Simulation Loop #1084=====================
CPU0 Reads from Address: 352
Address: 352 State: S
Address: 352 State: S
Address: 352 State: M
Address: 352 State: Not in Cache
Address: 352 State: Not in Cache
CPU1 Writes to Address: 873
Address: 873 State: Not in Cache
Address: 873 State: M
Address: 873 State: E
Address: 873 State: E
CPU2 Reads from Address: 259
Address: 259 State: S
Address: 259 State: M
Address: 259 State: S
Address: 259 State: S
Address: 259 State: S
CPU3 Reads from Address: 446
Address: 446 State: S
Address: 446 State: Not in Cache
Address: 446 State: M
Address: 446 State: Not in Cache
Address: 446 State: S

=====================Simulation Loop #1085=====================
CPU0 Writes to Address: 234
Address: 234 State: M
Address: 234 State: Not in Cache
Address: 234 State: Not in Cache
Address: 234 State: M
CPU1 Reads from Address: 270
Address: 270 State: Not in Cache
Address: 270 State: S
Address: 270 State: M
Address: 270 State: E
CPU2 Writes to Address: 279
Address: 279 State: Not in Cache
Address: 279 State: Not in Cache
Address: 279 State: M
Address: 279 State: S
CPU3 Reads from Address: 146
Address: 146 State: Not in Cache
Address: 146 State: M
Address: 146 State: M
Address: 146 State: M

=====================Simulation Loop #1086=====================
CPU0 Writes to Address: 244
Address: 244 State: M
Address: 244 State: E
Address: 244 State: Not in Cache
Address: 244 State: Not in Cache
CPU1 Writes to Address: 983
Address: 983 State: M
Address: 983 State: M
Address: 983 State: S
Address: 983 State: Not in Cache
CPU2 Writes to Address: 488
Address: 488 State: M
Address: 488 State: E
Address: 488 State: M
Address: 488 State: E
CPU3 Writes to Address: 858
Address: 858 State: E
Address: 858 State: Not in Cache
Address: 858 State: Not in Cache
Address: 858 State: M

=====================Simulation Loop #1087=====================
CPU0 Writes to Address: 651
Address: 651 State: M
Address: 651 State: M
Address: 651 State: Not in Cache
Address: 651 State: M
CPU1 Reads from Address: 906
Address: 906 State: S
Address: 906 State: Not in Cache
Address: 906 State: S
Address: 906 State: M
Address: 906 State: Not in Cache
CPU2 Writes to Address: 530
Address: 530 State: E
Address: 530 State: M
Address: 530 State: M
Address: 530 State: Not in Cache
CPU3 Reads from Address: 842
Address: 842 State: M
Address: 842 State: M
Address: 842 State: Not in Cache
Address: 842 State: M

=====================Simulation Loop #1088=====================
CPU0 Writes to Address: 538
Address: 538 State: M
Address: 538 State: Not in Cache
Address: 538 State: S
Address: 538 State: M
CPU1 Writes to Address: 443
Address: 443 State: Not in Cache
Address: 443 State: M
Address: 443 State: Not in Cache
Address: 443 State: E
CPU2 Reads from Address: 91
Address: 91 State: E
Address: 91 State: Not in Cache
Address: 91 State: M
Address: 91 State: E
CPU3 Writes to Address: 947
Address: 947 State: Not in Cache
Address: 947 State: Not in Cache
Address: 947 State: M
Address: 947 State: M

=====================Simulation Loop #1089=====================
CPU0 Reads from Address: 10
Address: 10 State: M
Address: 10 State: S
Address: 10 State: M
Address: 10 State: M
CPU1 Reads from Address: 584
Address: 584 State: E
Address: 584 State: M
Address: 584 State: M
Address: 584 State: S
CPU2 Reads from Address: 116
Address: 116 State: Not in Cache
Address: 116 State: M
Address: 116 State: M
Address: 116 State: M
CPU3 Writes to Address: 45
Address: 45 State: E
Address: 45 State: E
Address: 45 State: Not in Cache
Address: 45 State: M

=====================Simulation Loop #1090=====================
CPU0 Reads from Address: 977
Address: 977 State: E
Address: 977 State: Not in Cache
Address: 977 State: Not in Cache
Address: 977 State: E
CPU1 Writes to Address: 829
Address: 829 State: Not in Cache
Address: 829 State: M
Address: 829 State: Not in Cache
Address: 829 State: Not in Cache
CPU2 Reads from Address: 779
Address: 779 State: S
Address: 779 State: M
Address: 779 State: Not in Cache
Address: 779 State: S
Address: 779 State: M
CPU3 Writes to Address: 923
Address: 923 State: Not in Cache
Address: 923 State: E
Address: 923 State: E
Address: 923 State: M

=====================Simulation Loop #1091=====================
CPU0 Reads from Address: 901
Address: 901 State: M
Address: 901 State: M
Address: 901 State: S
Address: 901 State: M
CPU1 Writes to Address: 691
Address: 691 State: Not in Cache
Address: 691 State: M
Address: 691 State: Not in Cache
Address: 691 State: M
CPU2 Reads from Address: 804
Address: 804 State: Not in Cache
Address: 804 State: E
Address: 804 State: E
Address: 804 State: M
CPU3 Reads from Address: 568
Address: 568 State: Not in Cache
Address: 568 State: Not in Cache
Address: 568 State: S
Address: 568 State: M

=====================Simulation Loop #1092=====================
CPU0 Writes to Address: 855
Address: 855 State: M
Address: 855 State: M
Address: 855 State: M
Address: 855 State: S
CPU1 Reads from Address: 901
Address: 901 State: M
Address: 901 State: M
Address: 901 State: S
Address: 901 State: M
CPU2 Reads from Address: 128
Address: 128 State: S
Address: 128 State: M
Address: 128 State: E
Address: 128 State: S
Address: 128 State: Not in Cache
CPU3 Writes to Address: 818
Address: 818 State: M
Address: 818 State: S
Address: 818 State: M
Address: 818 State: M

=====================Simulation Loop #1093=====================
CPU0 Writes to Address: 169
Address: 169 State: M
Address: 169 State: Not in Cache
Address: 169 State: M
Address: 169 State: S
CPU1 Reads from Address: 509
Address: 509 State: S
Address: 509 State: M
Address: 509 State: S
Address: 509 State: M
Address: 509 State: M
CPU2 Writes to Address: 960
Address: 960 State: M
Address: 960 State: Not in Cache
Address: 960 State: M
Address: 960 State: M
CPU3 Reads from Address: 743
Address: 743 State: S
Address: 743 State: M
Address: 743 State: Not in Cache
Address: 743 State: S
Address: 743 State: S

=====================Simulation Loop #1094=====================
CPU0 Writes to Address: 840
Address: 840 State: M
Address: 840 State: M
Address: 840 State: E
Address: 840 State: Not in Cache
CPU1 Writes to Address: 715
Address: 715 State: M
Address: 715 State: M
Address: 715 State: S
Address: 715 State: S
CPU2 Reads from Address: 203
Address: 203 State: Not in Cache
Address: 203 State: M
Address: 203 State: M
Address: 203 State: Not in Cache
CPU3 Reads from Address: 979
Address: 979 State: S
Address: 979 State: M
Address: 979 State: M
Address: 979 State: S

=====================Simulation Loop #1095=====================
CPU0 Writes to Address: 876
Address: 876 State: M
Address: 876 State: Not in Cache
Address: 876 State: Not in Cache
Address: 876 State: Not in Cache
CPU1 Writes to Address: 426
Address: 426 State: Not in Cache
Address: 426 State: M
Address: 426 State: M
Address: 426 State: Not in Cache
CPU2 Writes to Address: 471
Address: 471 State: Not in Cache
Address: 471 State: M
Address: 471 State: M
Address: 471 State: M
CPU3 Reads from Address: 524
Address: 524 State: M
Address: 524 State: Not in Cache
Address: 524 State: Not in Cache
Address: 524 State: M

=====================Simulation Loop #1096=====================
CPU0 Reads from Address: 4
Address: 4 State: S
Address: 4 State: S
Address: 4 State: Not in Cache
Address: 4 State: M
Address: 4 State: S
CPU1 Reads from Address: 28
Address: 28 State: E
Address: 28 State: E
Address: 28 State: E
Address: 28 State: Not in Cache
CPU2 Writes to Address: 518
Address: 518 State: M
Address: 518 State: S
Address: 518 State: M
Address: 518 State: Not in Cache
CPU3 Reads from Address: 460
Address: 460 State: M
Address: 460 State: M
Address: 460 State: M
Address: 460 State: E

=====================Simulation Loop #1097=====================
CPU0 Reads from Address: 440
Address: 440 State: M
Address: 440 State: S
Address: 440 State: M
Address: 440 State: S
CPU1 Reads from Address: 573
Address: 573 State: S
Address: 573 State: E
Address: 573 State: S
Address: 573 State: E
Address: 573 State: M
CPU2 Reads from Address: 905
Address: 905 State: Not in Cache
Address: 905 State: E
Address: 905 State: M
Address: 905 State: Not in Cache
CPU3 Writes to Address: 365
Address: 365 State: Not in Cache
Address: 365 State: E
Address: 365 State: Not in Cache
Address: 365 State: M

=====================Simulation Loop #1098=====================
CPU0 Writes to Address: 807
Address: 807 State: M
Address: 807 State: Not in Cache
Address: 807 State: Not in Cache
Address: 807 State: Not in Cache
CPU1 Reads from Address: 962
Address: 962 State: M
Address: 962 State: S
Address: 962 State: S
Address: 962 State: Not in Cache
CPU2 Reads from Address: 730
Address: 730 State: S
Address: 730 State: M
Address: 730 State: S
Address: 730 State: M
CPU3 Writes to Address: 1011
Address: 1011 State: M
Address: 1011 State: E
Address: 1011 State: E
Address: 1011 State: M

=====================Simulation Loop #1099=====================
CPU0 Writes to Address: 449
Address: 449 State: M
Address: 449 State: M
Address: 449 State: E
Address: 449 State: E
CPU1 Writes to Address: 872
Address: 872 State: E
Address: 872 State: M
Address: 872 State: Not in Cache
Address: 872 State: Not in Cache
CPU2 Writes to Address: 801
Address: 801 State: Not in Cache
Address: 801 State: S
Address: 801 State: M
Address: 801 State: M
CPU3 Reads from Address: 67
Address: 67 State: Not in Cache
Address: 67 State: Not in Cache
Address: 67 State: E
Address: 67 State: M

=====================Simulation Loop #1100=====================
CPU0 Reads from Address: 594
Address: 594 State: S
Address: 594 State: S
Address: 594 State: M
Address: 594 State: M
Address: 594 State: S
CPU1 Reads from Address: 462
Address: 462 State: E
Address: 462 State: E
Address: 462 State: E
Address: 462 State: Not in Cache
Address: 462 State: E
CPU2 Writes to Address: 490
Address: 490 State: M
Address: 490 State: M
Address: 490 State: M
Address: 490 State: E
CPU3 Writes to Address: 847
Address: 847 State: M
Address: 847 State: Not in Cache
Address: 847 State: Not in Cache
Address: 847 State: M

=====================Simulation Loop #1101=====================
CPU0 Writes to Address: 1019
Address: 1019 State: M
Address: 1019 State: M
Address: 1019 State: Not in Cache
Address: 1019 State: M
CPU1 Reads from Address: 941
Address: 941 State: Not in Cache
Address: 941 State: S
Address: 941 State: M
Address: 941 State: Not in Cache
CPU2 Reads from Address: 334
Address: 334 State: Not in Cache
Address: 334 State: M
Address: 334 State: M
Address: 334 State: Not in Cache
CPU3 Writes to Address: 36
Address: 36 State: Not in Cache
Address: 36 State: Not in Cache
Address: 36 State: Not in Cache
Address: 36 State: M

=====================Simulation Loop #1102=====================
CPU0 Reads from Address: 764
Address: 764 State: M
Address: 764 State: S
Address: 764 State: M
Address: 764 State: M
CPU1 Writes to Address: 673
Address: 673 State: M
Address: 673 State: M
Address: 673 State: Not in Cache
Address: 673 State: M
CPU2 Writes to Address: 742
Address: 742 State: M
Address: 742 State: M
Address: 742 State: M
Address: 742 State: Not in Cache
CPU3 Reads from Address: 824
Address: 824 State: S
Address: 824 State: M
Address: 824 State: M
Address: 824 State: M

=====================Simulation Loop #1103=====================
CPU0 Reads from Address: 320
Address: 320 State: S
Address: 320 State: S
Address: 320 State: M
Address: 320 State: M
Address: 320 State: M
CPU1 Reads from Address: 727
Address: 727 State: Not in Cache
Address: 727 State: M
Address: 727 State: M
Address: 727 State: Not in Cache
CPU2 Writes to Address: 519
Address: 519 State: M
Address: 519 State: E
Address: 519 State: M
Address: 519 State: Not in Cache
CPU3 Writes to Address: 726
Address: 726 State: M
Address: 726 State: E
Address: 726 State: S
Address: 726 State: M

=====================Simulation Loop #1104=====================
CPU0 Writes to Address: 352
Address: 352 State: M
Address: 352 State: M
Address: 352 State: Not in Cache
Address: 352 State: Not in Cache
CPU1 Writes to Address: 938
Address: 938 State: Not in Cache
Address: 938 State: M
Address: 938 State: S
Address: 938 State: S
CPU2 Reads from Address: 897
Address: 897 State: Not in Cache
Address: 897 State: S
Address: 897 State: E
Address: 897 State: M
CPU3 Writes to Address: 669
Address: 669 State: M
Address: 669 State: S
Address: 669 State: M
Address: 669 State: M

=====================Simulation Loop #1105=====================
CPU0 Reads from Address: 827
Address: 827 State: M
Address: 827 State: M
Address: 827 State: M
Address: 827 State: M
CPU1 Reads from Address: 228
Address: 228 State: M
Address: 228 State: M
Address: 228 State: S
Address: 228 State: Not in Cache
CPU2 Reads from Address: 261
Address: 261 State: S
Address: 261 State: M
Address: 261 State: M
Address: 261 State: S
Address: 261 State: Not in Cache
CPU3 Reads from Address: 711
Address: 711 State: M
Address: 711 State: M
Address: 711 State: M
Address: 711 State: M

=====================Simulation Loop #1106=====================
CPU0 Reads from Address: 491
Address: 491 State: M
Address: 491 State: Not in Cache
Address: 491 State: Not in Cache
Address: 491 State: S
CPU1 Writes to Address: 331
Address: 331 State: M
Address: 331 State: M
Address: 331 State: Not in Cache
Address: 331 State: Not in Cache
CPU2 Reads from Address: 219
Address: 219 State: M
Address: 219 State: M
Address: 219 State: S
Address: 219 State: Not in Cache
CPU3 Reads from Address: 604
Address: 604 State: M
Address: 604 State: S
Address: 604 State: Not in Cache
Address: 604 State: M

=====================Simulation Loop #1107=====================
CPU0 Writes to Address: 309
Address: 309 State: M
Address: 309 State: S
Address: 309 State: S
Address: 309 State: M
CPU1 Writes to Address: 137
Address: 137 State: M
Address: 137 State: M
Address: 137 State: E
Address: 137 State: E
CPU2 Reads from Address: 155
Address: 155 State: M
Address: 155 State: M
Address: 155 State: S
Address: 155 State: M
CPU3 Writes to Address: 956
Address: 956 State: Not in Cache
Address: 956 State: Not in Cache
Address: 956 State: Not in Cache
Address: 956 State: M

=====================Simulation Loop #1108=====================
CPU0 Writes to Address: 955
Address: 955 State: M
Address: 955 State: M
Address: 955 State: Not in Cache
Address: 955 State: Not in Cache
CPU1 Writes to Address: 642
Address: 642 State: M
Address: 642 State: M
Address: 642 State: Not in Cache
Address: 642 State: M
CPU2 Reads from Address: 866
Address: 866 State: E
Address: 866 State: M
Address: 866 State: M
Address: 866 State: Not in Cache
CPU3 Reads from Address: 596
Address: 596 State: Not in Cache
Address: 596 State: M
Address: 596 State: M
Address: 596 State: E

=====================Simulation Loop #1109=====================
CPU0 Writes to Address: 775
Address: 775 State: M
Address: 775 State: M
Address: 775 State: Not in Cache
Address: 775 State: Not in Cache
CPU1 Reads from Address: 713
Address: 713 State: E
Address: 713 State: Not in Cache
Address: 713 State: E
Address: 713 State: Not in Cache
Address: 713 State: Not in Cache
CPU2 Writes to Address: 445
Address: 445 State: Not in Cache
Address: 445 State: S
Address: 445 State: M
Address: 445 State: S
CPU3 Writes to Address: 737
Address: 737 State: Not in Cache
Address: 737 State: M
Address: 737 State: S
Address: 737 State: M

=====================Simulation Loop #1110=====================
CPU0 Reads from Address: 214
Address: 214 State: S
Address: 214 State: S
Address: 214 State: Not in Cache
Address: 214 State: M
Address: 214 State: Not in Cache
CPU1 Reads from Address: 643
Address: 643 State: M
Address: 643 State: S
Address: 643 State: M
Address: 643 State: S
CPU2 Reads from Address: 799
Address: 799 State: S
Address: 799 State: M
Address: 799 State: M
Address: 799 State: S
Address: 799 State: Not in Cache
CPU3 Reads from Address: 1003
Address: 1003 State: Not in Cache
Address: 1003 State: Not in Cache
Address: 1003 State: M
Address: 1003 State: M

=====================Simulation Loop #1111=====================
CPU0 Reads from Address: 958
Address: 958 State: M
Address: 958 State: S
Address: 958 State: M
Address: 958 State: M
CPU1 Reads from Address: 159
Address: 159 State: S
Address: 159 State: M
Address: 159 State: S
Address: 159 State: M
Address: 159 State: E
CPU2 Writes to Address: 358
Address: 358 State: M
Address: 358 State: M
Address: 358 State: M
Address: 358 State: M
CPU3 Writes to Address: 881
Address: 881 State: S
Address: 881 State: M
Address: 881 State: M
Address: 881 State: M

=====================Simulation Loop #1112=====================
CPU0 Reads from Address: 620
Address: 620 State: M
Address: 620 State: M
Address: 620 State: M
Address: 620 State: Not in Cache
CPU1 Reads from Address: 470
Address: 470 State: S
Address: 470 State: Not in Cache
Address: 470 State: S
Address: 470 State: M
Address: 470 State: M
CPU2 Writes to Address: 78
Address: 78 State: E
Address: 78 State: E
Address: 78 State: M
Address: 78 State: Not in Cache
CPU3 Reads from Address: 269
Address: 269 State: M
Address: 269 State: M
Address: 269 State: M
Address: 269 State: M

=====================Simulation Loop #1113=====================
CPU0 Reads from Address: 249
Address: 249 State: S
Address: 249 State: S
Address: 249 State: S
Address: 249 State: M
Address: 249 State: E
CPU1 Reads from Address: 278
Address: 278 State: S
Address: 278 State: M
Address: 278 State: M
Address: 278 State: M
CPU2 Reads from Address: 43
Address: 43 State: Not in Cache
Address: 43 State: Not in Cache
Address: 43 State: E
Address: 43 State: Not in Cache
CPU3 Reads from Address: 36
Address: 36 State: Not in Cache
Address: 36 State: Not in Cache
Address: 36 State: Not in Cache
Address: 36 State: M

=====================Simulation Loop #1114=====================
CPU0 Reads from Address: 588
Address: 588 State: M
Address: 588 State: Not in Cache
Address: 588 State: E
Address: 588 State: Not in Cache
CPU1 Reads from Address: 895
Address: 895 State: Not in Cache
Address: 895 State: M
Address: 895 State: Not in Cache
Address: 895 State: E
CPU2 Writes to Address: 536
Address: 536 State: M
Address: 536 State: E
Address: 536 State: M
Address: 536 State: Not in Cache
CPU3 Reads from Address: 845
Address: 845 State: Not in Cache
Address: 845 State: E
Address: 845 State: Not in Cache
Address: 845 State: E

=====================Simulation Loop #1115=====================
CPU0 Reads from Address: 935
Address: 935 State: M
Address: 935 State: Not in Cache
Address: 935 State: M
Address: 935 State: M
CPU1 Reads from Address: 962
Address: 962 State: M
Address: 962 State: S
Address: 962 State: S
Address: 962 State: Not in Cache
CPU2 Reads from Address: 858
Address: 858 State: S
Address: 858 State: E
Address: 858 State: Not in Cache
Address: 858 State: S
Address: 858 State: M
CPU3 Reads from Address: 553
Address: 553 State: E
Address: 553 State: E
Address: 553 State: E
Address: 553 State: Not in Cache
Address: 553 State: E

=====================Simulation Loop #1116=====================
CPU0 Reads from Address: 690
Address: 690 State: M
Address: 690 State: Not in Cache
Address: 690 State: Not in Cache
Address: 690 State: M
CPU1 Writes to Address: 87
Address: 87 State: Not in Cache
Address: 87 State: M
Address: 87 State: M
Address: 87 State: S
CPU2 Reads from Address: 364
Address: 364 State: S
Address: 364 State: Not in Cache
Address: 364 State: M
Address: 364 State: S
Address: 364 State: S
CPU3 Writes to Address: 250
Address: 250 State: E
Address: 250 State: Not in Cache
Address: 250 State: Not in Cache
Address: 250 State: M

=====================Simulation Loop #1117=====================
CPU0 Reads from Address: 456
Address: 456 State: M
Address: 456 State: M
Address: 456 State: M
Address: 456 State: M
CPU1 Reads from Address: 405
Address: 405 State: S
Address: 405 State: M
Address: 405 State: Not in Cache
Address: 405 State: M
CPU2 Writes to Address: 834
Address: 834 State: M
Address: 834 State: Not in Cache
Address: 834 State: M
Address: 834 State: Not in Cache
CPU3 Reads from Address: 934
Address: 934 State: S
Address: 934 State: M
Address: 934 State: S
Address: 934 State: M

=====================Simulation Loop #1118=====================
CPU0 Writes to Address: 323
Address: 323 State: M
Address: 323 State: Not in Cache
Address: 323 State: M
Address: 323 State: M
CPU1 Reads from Address: 824
Address: 824 State: S
Address: 824 State: M
Address: 824 State: M
Address: 824 State: M
CPU2 Reads from Address: 369
Address: 369 State: M
Address: 369 State: Not in Cache
Address: 369 State: M
Address: 369 State: M
CPU3 Writes to Address: 940
Address: 940 State: M
Address: 940 State: S
Address: 940 State: S
Address: 940 State: M

=====================Simulation Loop #1119=====================
CPU0 Reads from Address: 647
Address: 647 State: M
Address: 647 State: M
Address: 647 State: S
Address: 647 State: Not in Cache
CPU1 Reads from Address: 874
Address: 874 State: S
Address: 874 State: S
Address: 874 State: S
Address: 874 State: S
Address: 874 State: M
CPU2 Writes to Address: 453
Address: 453 State: M
Address: 453 State: M
Address: 453 State: M
Address: 453 State: Not in Cache
CPU3 Reads from Address: 4
Address: 4 State: S
Address: 4 State: Not in Cache
Address: 4 State: M
Address: 4 State: S

=====================Simulation Loop #1120=====================
CPU0 Reads from Address: 1023
Address: 1023 State: M
Address: 1023 State: Not in Cache
Address: 1023 State: Not in Cache
Address: 1023 State: Not in Cache
CPU1 Reads from Address: 514
Address: 514 State: Not in Cache
Address: 514 State: E
Address: 514 State: M
Address: 514 State: M
CPU2 Reads from Address: 796
Address: 796 State: M
Address: 796 State: S
Address: 796 State: M
Address: 796 State: S
CPU3 Reads from Address: 70
Address: 70 State: S
Address: 70 State: M
Address: 70 State: M
Address: 70 State: Not in Cache
Address: 70 State: S

=====================Simulation Loop #1121=====================
CPU0 Writes to Address: 661
Address: 661 State: M
Address: 661 State: M
Address: 661 State: M
Address: 661 State: S
CPU1 Reads from Address: 565
Address: 565 State: S
Address: 565 State: M
Address: 565 State: E
Address: 565 State: M
CPU2 Reads from Address: 842
Address: 842 State: S
Address: 842 State: M
Address: 842 State: M
Address: 842 State: S
Address: 842 State: M
CPU3 Reads from Address: 34
Address: 34 State: M
Address: 34 State: Not in Cache
Address: 34 State: M
Address: 34 State: M

=====================Simulation Loop #1122=====================
CPU0 Writes to Address: 58
Address: 58 State: M
Address: 58 State: Not in Cache
Address: 58 State: M
Address: 58 State: E
CPU1 Reads from Address: 428
Address: 428 State: M
Address: 428 State: M
Address: 428 State: Not in Cache
Address: 428 State: E
CPU2 Reads from Address: 963
Address: 963 State: S
Address: 963 State: M
Address: 963 State: S
Address: 963 State: M
CPU3 Writes to Address: 552
Address: 552 State: S
Address: 552 State: M
Address: 552 State: M
Address: 552 State: M

=====================Simulation Loop #1123=====================
CPU0 Reads from Address: 157
Address: 157 State: S
Address: 157 State: S
Address: 157 State: M
Address: 157 State: M
Address: 157 State: E
CPU1 Reads from Address: 636
Address: 636 State: S
Address: 636 State: M
Address: 636 State: M
Address: 636 State: M
CPU2 Writes to Address: 494
Address: 494 State: S
Address: 494 State: M
Address: 494 State: M
Address: 494 State: Not in Cache
CPU3 Writes to Address: 421
Address: 421 State: Not in Cache
Address: 421 State: Not in Cache
Address: 421 State: Not in Cache
Address: 421 State: M

=====================Simulation Loop #1124=====================
CPU0 Writes to Address: 504
Address: 504 State: M
Address: 504 State: Not in Cache
Address: 504 State: S
Address: 504 State: S
CPU1 Reads from Address: 84
Address: 84 State: Not in Cache
Address: 84 State: S
Address: 84 State: M
Address: 84 State: M
CPU2 Reads from Address: 434
Address: 434 State: E
Address: 434 State: Not in Cache
Address: 434 State: E
Address: 434 State: M
CPU3 Reads from Address: 987
Address: 987 State: Not in Cache
Address: 987 State: M
Address: 987 State: S
Address: 987 State: M

=====================Simulation Loop #1125=====================
CPU0 Writes to Address: 100
Address: 100 State: M
Address: 100 State: E
Address: 100 State: M
Address: 100 State: S
CPU1 Writes to Address: 657
Address: 657 State: M
Address: 657 State: M
Address: 657 State: S
Address: 657 State: M
CPU2 Reads from Address: 518
Address: 518 State: M
Address: 518 State: S
Address: 518 State: M
Address: 518 State: Not in Cache
CPU3 Writes to Address: 8
Address: 8 State: M
Address: 8 State: Not in Cache
Address: 8 State: M
Address: 8 State: M

=====================Simulation Loop #1126=====================
CPU0 Reads from Address: 974
Address: 974 State: S
Address: 974 State: S
Address: 974 State: S
Address: 974 State: M
Address: 974 State: M
CPU1 Reads from Address: 714
Address: 714 State: S
Address: 714 State: S
Address: 714 State: S
Address: 714 State: Not in Cache
Address: 714 State: M
CPU2 Writes to Address: 168
Address: 168 State: Not in Cache
Address: 168 State: M
Address: 168 State: M
Address: 168 State: M
CPU3 Reads from Address: 1007
Address: 1007 State: Not in Cache
Address: 1007 State: M
Address: 1007 State: S
Address: 1007 State: M

=====================Simulation Loop #1127=====================
CPU0 Reads from Address: 10
Address: 10 State: M
Address: 10 State: S
Address: 10 State: M
Address: 10 State: M
CPU1 Reads from Address: 702
Address: 702 State: S
Address: 702 State: M
Address: 702 State: Not in Cache
Address: 702 State: S
CPU2 Reads from Address: 14
Address: 14 State: E
Address: 14 State: Not in Cache
Address: 14 State: M
Address: 14 State: S
CPU3 Writes to Address: 1019
Address: 1019 State: M
Address: 1019 State: M
Address: 1019 State: Not in Cache
Address: 1019 State: M

=====================Simulation Loop #1128=====================
CPU0 Writes to Address: 134
Address: 134 State: M
Address: 134 State: M
Address: 134 State: Not in Cache
Address: 134 State: Not in Cache
CPU1 Writes to Address: 204
Address: 204 State: E
Address: 204 State: M
Address: 204 State: E
Address: 204 State: M
CPU2 Writes to Address: 275
Address: 275 State: M
Address: 275 State: M
Address: 275 State: M
Address: 275 State: Not in Cache
CPU3 Writes to Address: 1008
Address: 1008 State: S
Address: 1008 State: M
Address: 1008 State: Not in Cache
Address: 1008 State: M

=====================Simulation Loop #1129=====================
CPU0 Writes to Address: 920
Address: 920 State: M
Address: 920 State: M
Address: 920 State: M
Address: 920 State: Not in Cache
CPU1 Reads from Address: 853
Address: 853 State: M
Address: 853 State: M
Address: 853 State: Not in Cache
Address: 853 State: M
CPU2 Reads from Address: 842
Address: 842 State: M
Address: 842 State: M
Address: 842 State: S
Address: 842 State: M
CPU3 Writes to Address: 945
Address: 945 State: M
Address: 945 State: M
Address: 945 State: Not in Cache
Address: 945 State: M

=====================Simulation Loop #1130=====================
CPU0 Reads from Address: 566
Address: 566 State: S
Address: 566 State: E
Address: 566 State: M
Address: 566 State: M
CPU1 Reads from Address: 669
Address: 669 State: M
Address: 669 State: S
Address: 669 State: M
Address: 669 State: M
CPU2 Writes to Address: 781
Address: 781 State: M
Address: 781 State: Not in Cache
Address: 781 State: M
Address: 781 State: Not in Cache
CPU3 Writes to Address: 37
Address: 37 State: E
Address: 37 State: Not in Cache
Address: 37 State: Not in Cache
Address: 37 State: M

=====================Simulation Loop #1131=====================
CPU0 Reads from Address: 97
Address: 97 State: M
Address: 97 State: E
Address: 97 State: E
Address: 97 State: E
CPU1 Reads from Address: 432
Address: 432 State: M
Address: 432 State: E
Address: 432 State: S
Address: 432 State: M
CPU2 Writes to Address: 438
Address: 438 State: Not in Cache
Address: 438 State: Not in Cache
Address: 438 State: M
Address: 438 State: M
CPU3 Writes to Address: 621
Address: 621 State: Not in Cache
Address: 621 State: S
Address: 621 State: M
Address: 621 State: M

=====================Simulation Loop #1132=====================
CPU0 Reads from Address: 41
Address: 41 State: E
Address: 41 State: E
Address: 41 State: E
Address: 41 State: M
CPU1 Writes to Address: 155
Address: 155 State: M
Address: 155 State: M
Address: 155 State: S
Address: 155 State: M
CPU2 Writes to Address: 926
Address: 926 State: E
Address: 926 State: Not in Cache
Address: 926 State: M
Address: 926 State: S
CPU3 Writes to Address: 408
Address: 408 State: M
Address: 408 State: M
Address: 408 State: Not in Cache
Address: 408 State: M

=====================Simulation Loop #1133=====================
CPU0 Reads from Address: 280
Address: 280 State: S
Address: 280 State: S
Address: 280 State: M
Address: 280 State: Not in Cache
Address: 280 State: E
CPU1 Writes to Address: 38
Address: 38 State: M
Address: 38 State: M
Address: 38 State: Not in Cache
Address: 38 State: Not in Cache
CPU2 Reads from Address: 714
Address: 714 State: S
Address: 714 State: S
Address: 714 State: S
Address: 714 State: S
Address: 714 State: M
CPU3 Reads from Address: 209
Address: 209 State: S
Address: 209 State: M
Address: 209 State: Not in Cache
Address: 209 State: Not in Cache
Address: 209 State: S

=====================Simulation Loop #1134=====================
CPU0 Reads from Address: 261
Address: 261 State: M
Address: 261 State: M
Address: 261 State: S
Address: 261 State: Not in Cache
CPU1 Reads from Address: 15
Address: 15 State: S
Address: 15 State: M
Address: 15 State: S
Address: 15 State: M
Address: 15 State: Not in Cache
CPU2 Writes to Address: 478
Address: 478 State: S
Address: 478 State: M
Address: 478 State: M
Address: 478 State: M
CPU3 Writes to Address: 637
Address: 637 State: M
Address: 637 State: E
Address: 637 State: Not in Cache
Address: 637 State: M

=====================Simulation Loop #1135=====================
CPU0 Writes to Address: 169
Address: 169 State: M
Address: 169 State: Not in Cache
Address: 169 State: M
Address: 169 State: S
CPU1 Writes to Address: 113
Address: 113 State: E
Address: 113 State: M
Address: 113 State: E
Address: 113 State: Not in Cache
CPU2 Reads from Address: 464
Address: 464 State: M
Address: 464 State: Not in Cache
Address: 464 State: E
Address: 464 State: Not in Cache
CPU3 Reads from Address: 332
Address: 332 State: Not in Cache
Address: 332 State: Not in Cache
Address: 332 State: Not in Cache
Address: 332 State: E

=====================Simulation Loop #1136=====================
CPU0 Reads from Address: 945
Address: 945 State: M
Address: 945 State: M
Address: 945 State: Not in Cache
Address: 945 State: M
CPU1 Reads from Address: 530
Address: 530 State: E
Address: 530 State: M
Address: 530 State: M
Address: 530 State: Not in Cache
CPU2 Writes to Address: 95
Address: 95 State: E
Address: 95 State: E
Address: 95 State: M
Address: 95 State: Not in Cache
CPU3 Writes to Address: 560
Address: 560 State: M
Address: 560 State: Not in Cache
Address: 560 State: Not in Cache
Address: 560 State: M

=====================Simulation Loop #1137=====================
CPU0 Writes to Address: 730
Address: 730 State: M
Address: 730 State: M
Address: 730 State: S
Address: 730 State: M
CPU1 Writes to Address: 425
Address: 425 State: Not in Cache
Address: 425 State: M
Address: 425 State: Not in Cache
Address: 425 State: Not in Cache
CPU2 Writes to Address: 589
Address: 589 State: S
Address: 589 State: Not in Cache
Address: 589 State: M
Address: 589 State: Not in Cache
CPU3 Writes to Address: 765
Address: 765 State: M
Address: 765 State: Not in Cache
Address: 765 State: Not in Cache
Address: 765 State: M

=====================Simulation Loop #1138=====================
CPU0 Writes to Address: 598
Address: 598 State: M
Address: 598 State: Not in Cache
Address: 598 State: E
Address: 598 State: Not in Cache
CPU1 Writes to Address: 869
Address: 869 State: S
Address: 869 State: M
Address: 869 State: M
Address: 869 State: Not in Cache
CPU2 Reads from Address: 593
Address: 593 State: E
Address: 593 State: Not in Cache
Address: 593 State: Not in Cache
Address: 593 State: E
Address: 593 State: Not in Cache
CPU3 Writes to Address: 890
Address: 890 State: Not in Cache
Address: 890 State: Not in Cache
Address: 890 State: M
Address: 890 State: M

=====================Simulation Loop #1139=====================
CPU0 Writes to Address: 144
Address: 144 State: M
Address: 144 State: S
Address: 144 State: M
Address: 144 State: E
CPU1 Writes to Address: 843
Address: 843 State: S
Address: 843 State: M
Address: 843 State: M
Address: 843 State: M
CPU2 Reads from Address: 535
Address: 535 State: S
Address: 535 State: M
Address: 535 State: M
Address: 535 State: S
Address: 535 State: S
CPU3 Writes to Address: 285
Address: 285 State: E
Address: 285 State: E
Address: 285 State: Not in Cache
Address: 285 State: M

=====================Simulation Loop #1140=====================
CPU0 Reads from Address: 249
Address: 249 State: S
Address: 249 State: S
Address: 249 State: M
Address: 249 State: E
CPU1 Writes to Address: 329
Address: 329 State: M
Address: 329 State: M
Address: 329 State: Not in Cache
Address: 329 State: Not in Cache
CPU2 Reads from Address: 933
Address: 933 State: M
Address: 933 State: S
Address: 933 State: M
Address: 933 State: Not in Cache
CPU3 Reads from Address: 294
Address: 294 State: E
Address: 294 State: M
Address: 294 State: M
Address: 294 State: M

=====================Simulation Loop #1141=====================
CPU0 Writes to Address: 497
Address: 497 State: M
Address: 497 State: Not in Cache
Address: 497 State: Not in Cache
Address: 497 State: M
CPU1 Reads from Address: 210
Address: 210 State: Not in Cache
Address: 210 State: M
Address: 210 State: Not in Cache
Address: 210 State: S
CPU2 Reads from Address: 664
Address: 664 State: S
Address: 664 State: M
Address: 664 State: M
Address: 664 State: S
CPU3 Reads from Address: 74
Address: 74 State: Not in Cache
Address: 74 State: Not in Cache
Address: 74 State: M
Address: 74 State: S

=====================Simulation Loop #1142=====================
CPU0 Writes to Address: 503
Address: 503 State: M
Address: 503 State: Not in Cache
Address: 503 State: Not in Cache
Address: 503 State: E
CPU1 Reads from Address: 382
Address: 382 State: E
Address: 382 State: M
Address: 382 State: E
Address: 382 State: Not in Cache
CPU2 Reads from Address: 347
Address: 347 State: S
Address: 347 State: M
Address: 347 State: E
Address: 347 State: S
Address: 347 State: E
CPU3 Writes to Address: 567
Address: 567 State: S
Address: 567 State: Not in Cache
Address: 567 State: M
Address: 567 State: M

=====================Simulation Loop #1143=====================
CPU0 Writes to Address: 132
Address: 132 State: M
Address: 132 State: M
Address: 132 State: M
Address: 132 State: M
CPU1 Writes to Address: 530
Address: 530 State: E
Address: 530 State: M
Address: 530 State: M
Address: 530 State: Not in Cache
CPU2 Reads from Address: 44
Address: 44 State: Not in Cache
Address: 44 State: Not in Cache
Address: 44 State: E
Address: 44 State: E
CPU3 Writes to Address: 643
Address: 643 State: M
Address: 643 State: S
Address: 643 State: M
Address: 643 State: M

=====================Simulation Loop #1144=====================
CPU0 Writes to Address: 810
Address: 810 State: M
Address: 810 State: Not in Cache
Address: 810 State: Not in Cache
Address: 810 State: M
CPU1 Reads from Address: 640
Address: 640 State: M
Address: 640 State: M
Address: 640 State: Not in Cache
Address: 640 State: Not in Cache
CPU2 Reads from Address: 692
Address: 692 State: S
Address: 692 State: S
Address: 692 State: M
Address: 692 State: M
CPU3 Writes to Address: 673
Address: 673 State: M
Address: 673 State: M
Address: 673 State: Not in Cache
Address: 673 State: M

=====================Simulation Loop #1145=====================
CPU0 Reads from Address: 1008
Address: 1008 State: S
Address: 1008 State: M
Address: 1008 State: Not in Cache
Address: 1008 State: M
CPU1 Reads from Address: 238
Address: 238 State: M
Address: 238 State: M
Address: 238 State: M
Address: 238 State: E
CPU2 Writes to Address: 152
Address: 152 State: M
Address: 152 State: M
Address: 152 State: M
Address: 152 State: M
CPU3 Reads from Address: 324
Address: 324 State: Not in Cache
Address: 324 State: M
Address: 324 State: M
Address: 324 State: M

=====================Simulation Loop #1146=====================
CPU0 Writes to Address: 599
Address: 599 State: M
Address: 599 State: Not in Cache
Address: 599 State: Not in Cache
Address: 599 State: M
CPU1 Reads from Address: 547
Address: 547 State: E
Address: 547 State: Not in Cache
Address: 547 State: E
Address: 547 State: Not in Cache
Address: 547 State: Not in Cache
CPU2 Reads from Address: 34
Address: 34 State: M
Address: 34 State: Not in Cache
Address: 34 State: M
Address: 34 State: M
CPU3 Writes to Address: 227
Address: 227 State: Not in Cache
Address: 227 State: M
Address: 227 State: M
Address: 227 State: M

=====================Simulation Loop #1147=====================
CPU0 Writes to Address: 947
Address: 947 State: M
Address: 947 State: Not in Cache
Address: 947 State: M
Address: 947 State: M
CPU1 Reads from Address: 679
Address: 679 State: E
Address: 679 State: Not in Cache
Address: 679 State: E
Address: 679 State: E
Address: 679 State: E
CPU2 Writes to Address: 734
Address: 734 State: M
Address: 734 State: S
Address: 734 State: M
Address: 734 State: M
CPU3 Writes to Address: 337
Address: 337 State: Not in Cache
Address: 337 State: M
Address: 337 State: S
Address: 337 State: M

=====================Simulation Loop #1148=====================
CPU0 Reads from Address: 842
Address: 842 State: M
Address: 842 State: M
Address: 842 State: S
Address: 842 State: M
CPU1 Reads from Address: 109
Address: 109 State: S
Address: 109 State: Not in Cache
Address: 109 State: S
Address: 109 State: M
Address: 109 State: E
CPU2 Reads from Address: 482
Address: 482 State: M
Address: 482 State: Not in Cache
Address: 482 State: M
Address: 482 State: S
CPU3 Reads from Address: 409
Address: 409 State: S
Address: 409 State: Not in Cache
Address: 409 State: S
Address: 409 State: M
Address: 409 State: S

=====================Simulation Loop #1149=====================
CPU0 Reads from Address: 100
Address: 100 State: M
Address: 100 State: E
Address: 100 State: M
Address: 100 State: S
CPU1 Reads from Address: 221
Address: 221 State: M
Address: 221 State: E
Address: 221 State: Not in Cache
Address: 221 State: Not in Cache
CPU2 Reads from Address: 845
Address: 845 State: E
Address: 845 State: Not in Cache
Address: 845 State: E
Address: 845 State: E
Address: 845 State: E
CPU3 Reads from Address: 428
Address: 428 State: M
Address: 428 State: M
Address: 428 State: Not in Cache
Address: 428 State: E

=====================Simulation Loop #1150=====================
CPU0 Writes to Address: 376
Address: 376 State: M
Address: 376 State: S
Address: 376 State: M
Address: 376 State: Not in Cache
CPU1 Reads from Address: 12
Address: 12 State: Not in Cache
Address: 12 State: M
Address: 12 State: Not in Cache
Address: 12 State: S
CPU2 Writes to Address: 927
Address: 927 State: M
Address: 927 State: M
Address: 927 State: M
Address: 927 State: S
CPU3 Reads from Address: 183
Address: 183 State: M
Address: 183 State: S
Address: 183 State: Not in Cache
Address: 183 State: M

=====================Simulation Loop #1151=====================
CPU0 Writes to Address: 356
Address: 356 State: M
Address: 356 State: S
Address: 356 State: Not in Cache
Address: 356 State: Not in Cache
CPU1 Writes to Address: 468
Address: 468 State: Not in Cache
Address: 468 State: M
Address: 468 State: M
Address: 468 State: M
CPU2 Writes to Address: 137
Address: 137 State: M
Address: 137 State: M
Address: 137 State: M
Address: 137 State: E
CPU3 Writes to Address: 174
Address: 174 State: Not in Cache
Address: 174 State: M
Address: 174 State: Not in Cache
Address: 174 State: M

=====================Simulation Loop #1152=====================
CPU0 Writes to Address: 195
Address: 195 State: M
Address: 195 State: M
Address: 195 State: Not in Cache
Address: 195 State: M
CPU1 Writes to Address: 892
Address: 892 State: S
Address: 892 State: M
Address: 892 State: S
Address: 892 State: M
CPU2 Writes to Address: 890
Address: 890 State: Not in Cache
Address: 890 State: Not in Cache
Address: 890 State: M
Address: 890 State: M
CPU3 Reads from Address: 173
Address: 173 State: M
Address: 173 State: M
Address: 173 State: M
Address: 173 State: M

=====================Simulation Loop #1153=====================
CPU0 Reads from Address: 3
Address: 3 State: M
Address: 3 State: S
Address: 3 State: Not in Cache
Address: 3 State: Not in Cache
CPU1 Reads from Address: 532
Address: 532 State: Not in Cache
Address: 532 State: E
Address: 532 State: M
Address: 532 State: M
CPU2 Writes to Address: 36
Address: 36 State: Not in Cache
Address: 36 State: Not in Cache
Address: 36 State: M
Address: 36 State: M
CPU3 Writes to Address: 138
Address: 138 State: S
Address: 138 State: S
Address: 138 State: M
Address: 138 State: M

=====================Simulation Loop #1154=====================
CPU0 Writes to Address: 363
Address: 363 State: M
Address: 363 State: S
Address: 363 State: M
Address: 363 State: Not in Cache
CPU1 Reads from Address: 743
Address: 743 State: S
Address: 743 State: M
Address: 743 State: S
Address: 743 State: S
Address: 743 State: S
CPU2 Reads from Address: 483
Address: 483 State: E
Address: 483 State: E
Address: 483 State: E
Address: 483 State: Not in Cache
CPU3 Writes to Address: 530
Address: 530 State: E
Address: 530 State: M
Address: 530 State: M
Address: 530 State: M

=====================Simulation Loop #1155=====================
CPU0 Reads from Address: 538
Address: 538 State: M
Address: 538 State: Not in Cache
Address: 538 State: S
Address: 538 State: M
CPU1 Writes to Address: 219
Address: 219 State: M
Address: 219 State: M
Address: 219 State: S
Address: 219 State: Not in Cache
CPU2 Reads from Address: 934
Address: 934 State: S
Address: 934 State: M
Address: 934 State: S
Address: 934 State: M
CPU3 Writes to Address: 453
Address: 453 State: M
Address: 453 State: M
Address: 453 State: M
Address: 453 State: M

=====================Simulation Loop #1156=====================
CPU0 Reads from Address: 934
Address: 934 State: S
Address: 934 State: M
Address: 934 State: S
Address: 934 State: M
CPU1 Reads from Address: 810
Address: 810 State: S
Address: 810 State: M
Address: 810 State: S
Address: 810 State: Not in Cache
Address: 810 State: M
CPU2 Reads from Address: 490
Address: 490 State: M
Address: 490 State: M
Address: 490 State: M
Address: 490 State: E
CPU3 Writes to Address: 76
Address: 76 State: E
Address: 76 State: Not in Cache
Address: 76 State: M
Address: 76 State: M

=====================Simulation Loop #1157=====================
CPU0 Reads from Address: 811
Address: 811 State: S
Address: 811 State: S
Address: 811 State: Not in Cache
Address: 811 State: M
Address: 811 State: Not in Cache
CPU1 Reads from Address: 470
Address: 470 State: Not in Cache
Address: 470 State: S
Address: 470 State: M
Address: 470 State: M
CPU2 Reads from Address: 503
Address: 503 State: S
Address: 503 State: M
Address: 503 State: Not in Cache
Address: 503 State: S
Address: 503 State: E
CPU3 Reads from Address: 264
Address: 264 State: Not in Cache
Address: 264 State: M
Address: 264 State: S
Address: 264 State: M

=====================Simulation Loop #1158=====================
CPU0 Writes to Address: 787
Address: 787 State: M
Address: 787 State: M
Address: 787 State: Not in Cache
Address: 787 State: M
CPU1 Writes to Address: 953
Address: 953 State: Not in Cache
Address: 953 State: M
Address: 953 State: M
Address: 953 State: M
CPU2 Writes to Address: 945
Address: 945 State: M
Address: 945 State: M
Address: 945 State: M
Address: 945 State: M
CPU3 Writes to Address: 94
Address: 94 State: M
Address: 94 State: M
Address: 94 State: Not in Cache
Address: 94 State: M

=====================Simulation Loop #1159=====================
CPU0 Reads from Address: 918
Address: 918 State: S
Address: 918 State: S
Address: 918 State: Not in Cache
Address: 918 State: Not in Cache
Address: 918 State: M
CPU1 Writes to Address: 480
Address: 480 State: M
Address: 480 State: M
Address: 480 State: E
Address: 480 State: M
CPU2 Reads from Address: 1004
Address: 1004 State: M
Address: 1004 State: Not in Cache
Address: 1004 State: M
Address: 1004 State: M
CPU3 Writes to Address: 635
Address: 635 State: S
Address: 635 State: M
Address: 635 State: Not in Cache
Address: 635 State: M

=====================Simulation Loop #1160=====================
CPU0 Writes to Address: 267
Address: 267 State: M
Address: 267 State: M
Address: 267 State: Not in Cache
Address: 267 State: M
CPU1 Reads from Address: 788
Address: 788 State: M
Address: 788 State: M
Address: 788 State: M
Address: 788 State: M
CPU2 Writes to Address: 325
Address: 325 State: M
Address: 325 State: Not in Cache
Address: 325 State: M
Address: 325 State: Not in Cache
CPU3 Reads from Address: 927
Address: 927 State: M
Address: 927 State: M
Address: 927 State: M
Address: 927 State: S

=====================Simulation Loop #1161=====================
CPU0 Reads from Address: 56
Address: 56 State: S
Address: 56 State: S
Address: 56 State: Not in Cache
Address: 56 State: M
Address: 56 State: M
CPU1 Writes to Address: 818
Address: 818 State: M
Address: 818 State: M
Address: 818 State: M
Address: 818 State: M
CPU2 Writes to Address: 281
Address: 281 State: E
Address: 281 State: M
Address: 281 State: M
Address: 281 State: Not in Cache
CPU3 Reads from Address: 856
Address: 856 State: M
Address: 856 State: M
Address: 856 State: M
Address: 856 State: M

=====================Simulation Loop #1162=====================
CPU0 Writes to Address: 213
Address: 213 State: M
Address: 213 State: M
Address: 213 State: M
Address: 213 State: Not in Cache
CPU1 Reads from Address: 885
Address: 885 State: M
Address: 885 State: M
Address: 885 State: M
Address: 885 State: M
CPU2 Reads from Address: 330
Address: 330 State: S
Address: 330 State: Not in Cache
Address: 330 State: M
Address: 330 State: S
Address: 330 State: Not in Cache
CPU3 Reads from Address: 109
Address: 109 State: Not in Cache
Address: 109 State: S
Address: 109 State: M
Address: 109 State: E

=====================Simulation Loop #1163=====================
CPU0 Reads from Address: 443
Address: 443 State: S
Address: 443 State: S
Address: 443 State: M
Address: 443 State: Not in Cache
Address: 443 State: E
CPU1 Reads from Address: 218
Address: 218 State: S
Address: 218 State: M
Address: 218 State: S
Address: 218 State: M
Address: 218 State: M
CPU2 Writes to Address: 912
Address: 912 State: S
Address: 912 State: M
Address: 912 State: M
Address: 912 State: S
CPU3 Writes to Address: 386
Address: 386 State: Not in Cache
Address: 386 State: Not in Cache
Address: 386 State: M
Address: 386 State: M

=====================Simulation Loop #1164=====================
CPU0 Writes to Address: 474
Address: 474 State: M
Address: 474 State: Not in Cache
Address: 474 State: Not in Cache
Address: 474 State: E
CPU1 Reads from Address: 644
Address: 644 State: E
Address: 644 State: M
Address: 644 State: E
Address: 644 State: M
CPU2 Writes to Address: 970
Address: 970 State: M
Address: 970 State: Not in Cache
Address: 970 State: M
Address: 970 State: M
CPU3 Reads from Address: 217
Address: 217 State: S
Address: 217 State: E
Address: 217 State: M
Address: 217 State: Not in Cache
Address: 217 State: S

=====================Simulation Loop #1165=====================
CPU0 Reads from Address: 903
Address: 903 State: E
Address: 903 State: Not in Cache
Address: 903 State: E
Address: 903 State: Not in Cache
CPU1 Reads from Address: 458
Address: 458 State: Not in Cache
Address: 458 State: M
Address: 458 State: M
Address: 458 State: Not in Cache
CPU2 Reads from Address: 172
Address: 172 State: S
Address: 172 State: M
Address: 172 State: M
Address: 172 State: S
Address: 172 State: M
CPU3 Writes to Address: 831
Address: 831 State: Not in Cache
Address: 831 State: M
Address: 831 State: Not in Cache
Address: 831 State: M

=====================Simulation Loop #1166=====================
CPU0 Writes to Address: 317
Address: 317 State: M
Address: 317 State: E
Address: 317 State: E
Address: 317 State: S
CPU1 Reads from Address: 599
Address: 599 State: S
Address: 599 State: M
Address: 599 State: S
Address: 599 State: Not in Cache
Address: 599 State: M
CPU2 Writes to Address: 747
Address: 747 State: Not in Cache
Address: 747 State: M
Address: 747 State: M
Address: 747 State: M
CPU3 Writes to Address: 656
Address: 656 State: M
Address: 656 State: Not in Cache
Address: 656 State: M
Address: 656 State: M

=====================Simulation Loop #1167=====================
CPU0 Reads from Address: 806
Address: 806 State: M
Address: 806 State: M
Address: 806 State: Not in Cache
Address: 806 State: S
CPU1 Reads from Address: 153
Address: 153 State: Not in Cache
Address: 153 State: M
Address: 153 State: Not in Cache
Address: 153 State: Not in Cache
CPU2 Writes to Address: 357
Address: 357 State: M
Address: 357 State: M
Address: 357 State: M
Address: 357 State: M
CPU3 Writes to Address: 660
Address: 660 State: E
Address: 660 State: M
Address: 660 State: M
Address: 660 State: M

=====================Simulation Loop #1168=====================
CPU0 Reads from Address: 827
Address: 827 State: M
Address: 827 State: M
Address: 827 State: M
Address: 827 State: M
CPU1 Reads from Address: 159
Address: 159 State: M
Address: 159 State: S
Address: 159 State: M
Address: 159 State: E
CPU2 Writes to Address: 607
Address: 607 State: E
Address: 607 State: M
Address: 607 State: M
Address: 607 State: Not in Cache
CPU3 Reads from Address: 180
Address: 180 State: M
Address: 180 State: Not in Cache
Address: 180 State: Not in Cache
Address: 180 State: M

=====================Simulation Loop #1169=====================
CPU0 Writes to Address: 720
Address: 720 State: M
Address: 720 State: Not in Cache
Address: 720 State: E
Address: 720 State: E
CPU1 Writes to Address: 461
Address: 461 State: M
Address: 461 State: M
Address: 461 State: M
Address: 461 State: Not in Cache
CPU2 Reads from Address: 258
Address: 258 State: S
Address: 258 State: M
Address: 258 State: M
Address: 258 State: S
CPU3 Reads from Address: 325
Address: 325 State: S
Address: 325 State: M
Address: 325 State: Not in Cache
Address: 325 State: M
Address: 325 State: S

=====================Simulation Loop #1170=====================
CPU0 Reads from Address: 523
Address: 523 State: M
Address: 523 State: M
Address: 523 State: M
Address: 523 State: Not in Cache
CPU1 Reads from Address: 159
Address: 159 State: M
Address: 159 State: S
Address: 159 State: M
Address: 159 State: E
CPU2 Writes to Address: 366
Address: 366 State: E
Address: 366 State: E
Address: 366 State: M
Address: 366 State: E
CPU3 Reads from Address: 564
Address: 564 State: Not in Cache
Address: 564 State: M
Address: 564 State: Not in Cache
Address: 564 State: M

=====================Simulation Loop #1171=====================
CPU0 Reads from Address: 970
Address: 970 State: M
Address: 970 State: Not in Cache
Address: 970 State: M
Address: 970 State: M
CPU1 Writes to Address: 450
Address: 450 State: E
Address: 450 State: M
Address: 450 State: M
Address: 450 State: Not in Cache
CPU2 Writes to Address: 412
Address: 412 State: E
Address: 412 State: Not in Cache
Address: 412 State: M
Address: 412 State: S
CPU3 Writes to Address: 308
Address: 308 State: Not in Cache
Address: 308 State: Not in Cache
Address: 308 State: M
Address: 308 State: M

=====================Simulation Loop #1172=====================
CPU0 Writes to Address: 782
Address: 782 State: M
Address: 782 State: Not in Cache
Address: 782 State: Not in Cache
Address: 782 State: E
CPU1 Writes to Address: 755
Address: 755 State: Not in Cache
Address: 755 State: M
Address: 755 State: Not in Cache
Address: 755 State: M
CPU2 Writes to Address: 446
Address: 446 State: Not in Cache
Address: 446 State: M
Address: 446 State: M
Address: 446 State: S
CPU3 Reads from Address: 758
Address: 758 State: M
Address: 758 State: M
Address: 758 State: M
Address: 758 State: M

=====================Simulation Loop #1173=====================
CPU0 Writes to Address: 100
Address: 100 State: M
Address: 100 State: E
Address: 100 State: M
Address: 100 State: S
CPU1 Writes to Address: 694
Address: 694 State: Not in Cache
Address: 694 State: M
Address: 694 State: M
Address: 694 State: Not in Cache
CPU2 Reads from Address: 297
Address: 297 State: E
Address: 297 State: Not in Cache
Address: 297 State: M
Address: 297 State: M
CPU3 Writes to Address: 252
Address: 252 State: E
Address: 252 State: Not in Cache
Address: 252 State: Not in Cache
Address: 252 State: M

=====================Simulation Loop #1174=====================
CPU0 Reads from Address: 132
Address: 132 State: M
Address: 132 State: M
Address: 132 State: M
Address: 132 State: M
CPU1 Writes to Address: 686
Address: 686 State: E
Address: 686 State: M
Address: 686 State: M
Address: 686 State: Not in Cache
CPU2 Reads from Address: 522
Address: 522 State: S
Address: 522 State: Not in Cache
Address: 522 State: M
Address: 522 State: Not in Cache
CPU3 Reads from Address: 447
Address: 447 State: Not in Cache
Address: 447 State: Not in Cache
Address: 447 State: M
Address: 447 State: M

=====================Simulation Loop #1175=====================
CPU0 Reads from Address: 613
Address: 613 State: S
Address: 613 State: S
Address: 613 State: M
Address: 613 State: S
Address: 613 State: S
CPU1 Writes to Address: 355
Address: 355 State: S
Address: 355 State: M
Address: 355 State: M
Address: 355 State: M
CPU2 Writes to Address: 331
Address: 331 State: M
Address: 331 State: M
Address: 331 State: M
Address: 331 State: Not in Cache
CPU3 Reads from Address: 346
Address: 346 State: E
Address: 346 State: Not in Cache
Address: 346 State: E
Address: 346 State: E

=====================Simulation Loop #1176=====================
CPU0 Writes to Address: 557
Address: 557 State: M
Address: 557 State: M
Address: 557 State: M
Address: 557 State: Not in Cache
CPU1 Writes to Address: 549
Address: 549 State: Not in Cache
Address: 549 State: M
Address: 549 State: Not in Cache
Address: 549 State: Not in Cache
CPU2 Reads from Address: 502
Address: 502 State: E
Address: 502 State: Not in Cache
Address: 502 State: Not in Cache
Address: 502 State: E
Address: 502 State: E
CPU3 Reads from Address: 113
Address: 113 State: S
Address: 113 State: E
Address: 113 State: M
Address: 113 State: E
Address: 113 State: S

=====================Simulation Loop #1177=====================
CPU0 Writes to Address: 866
Address: 866 State: M
Address: 866 State: M
Address: 866 State: M
Address: 866 State: Not in Cache
CPU1 Writes to Address: 971
Address: 971 State: S
Address: 971 State: M
Address: 971 State: M
Address: 971 State: Not in Cache
CPU2 Writes to Address: 754
Address: 754 State: M
Address: 754 State: M
Address: 754 State: M
Address: 754 State: E
CPU3 Reads from Address: 738
Address: 738 State: S
Address: 738 State: M
Address: 738 State: Not in Cache
Address: 738 State: S
Address: 738 State: S

=====================Simulation Loop #1178=====================
CPU0 Reads from Address: 59
Address: 59 State: M
Address: 59 State: M
Address: 59 State: M
Address: 59 State: S
CPU1 Writes to Address: 106
Address: 106 State: M
Address: 106 State: M
Address: 106 State: M
Address: 106 State: Not in Cache
CPU2 Reads from Address: 421
Address: 421 State: S
Address: 421 State: Not in Cache
Address: 421 State: Not in Cache
Address: 421 State: S
Address: 421 State: M
CPU3 Writes to Address: 949
Address: 949 State: E
Address: 949 State: E
Address: 949 State: M
Address: 949 State: M

=====================Simulation Loop #1179=====================
CPU0 Writes to Address: 92
Address: 92 State: M
Address: 92 State: S
Address: 92 State: Not in Cache
Address: 92 State: M
CPU1 Reads from Address: 312
Address: 312 State: Not in Cache
Address: 312 State: M
Address: 312 State: Not in Cache
Address: 312 State: M
CPU2 Reads from Address: 892
Address: 892 State: S
Address: 892 State: M
Address: 892 State: S
Address: 892 State: M
CPU3 Reads from Address: 566
Address: 566 State: S
Address: 566 State: E
Address: 566 State: M
Address: 566 State: M

=====================Simulation Loop #1180=====================
CPU0 Writes to Address: 91
Address: 91 State: M
Address: 91 State: Not in Cache
Address: 91 State: M
Address: 91 State: E
CPU1 Writes to Address: 936
Address: 936 State: Not in Cache
Address: 936 State: M
Address: 936 State: M
Address: 936 State: M
CPU2 Writes to Address: 787
Address: 787 State: M
Address: 787 State: M
Address: 787 State: M
Address: 787 State: M
CPU3 Reads from Address: 770
Address: 770 State: Not in Cache
Address: 770 State: Not in Cache
Address: 770 State: M
Address: 770 State: M

=====================Simulation Loop #1181=====================
CPU0 Writes to Address: 553
Address: 553 State: M
Address: 553 State: E
Address: 553 State: Not in Cache
Address: 553 State: E
CPU1 Writes to Address: 435
Address: 435 State: E
Address: 435 State: M
Address: 435 State: Not in Cache
Address: 435 State: M
CPU2 Writes to Address: 668
Address: 668 State: Not in Cache
Address: 668 State: Not in Cache
Address: 668 State: M
Address: 668 State: E
CPU3 Reads from Address: 359
Address: 359 State: M
Address: 359 State: M
Address: 359 State: M
Address: 359 State: M

=====================Simulation Loop #1182=====================
CPU0 Writes to Address: 196
Address: 196 State: M
Address: 196 State: Not in Cache
Address: 196 State: M
Address: 196 State: E
CPU1 Writes to Address: 701
Address: 701 State: Not in Cache
Address: 701 State: M
Address: 701 State: S
Address: 701 State: M
CPU2 Reads from Address: 273
Address: 273 State: S
Address: 273 State: M
Address: 273 State: Not in Cache
Address: 273 State: S
Address: 273 State: E
CPU3 Writes to Address: 550
Address: 550 State: E
Address: 550 State: Not in Cache
Address: 550 State: E
Address: 550 State: M

=====================Simulation Loop #1183=====================
CPU0 Writes to Address: 862
Address: 862 State: M
Address: 862 State: M
Address: 862 State: M
Address: 862 State: Not in Cache
CPU1 Reads from Address: 517
Address: 517 State: M
Address: 517 State: S
Address: 517 State: Not in Cache
Address: 517 State: M
CPU2 Reads from Address: 885
Address: 885 State: M
Address: 885 State: M
Address: 885 State: M
Address: 885 State: M
CPU3 Reads from Address: 475
Address: 475 State: M
Address: 475 State: Not in Cache
Address: 475 State: S
Address: 475 State: S

=====================Simulation Loop #1184=====================
CPU0 Reads from Address: 862
Address: 862 State: M
Address: 862 State: M
Address: 862 State: M
Address: 862 State: Not in Cache
CPU1 Reads from Address: 499
Address: 499 State: E
Address: 499 State: E
Address: 499 State: E
Address: 499 State: Not in Cache
Address: 499 State: Not in Cache
CPU2 Reads from Address: 523
Address: 523 State: M
Address: 523 State: M
Address: 523 State: M
Address: 523 State: Not in Cache
CPU3 Reads from Address: 777
Address: 777 State: S
Address: 777 State: M
Address: 777 State: E
Address: 777 State: E
Address: 777 State: S

=====================Simulation Loop #1185=====================
CPU0 Reads from Address: 184
Address: 184 State: M
Address: 184 State: E
Address: 184 State: Not in Cache
Address: 184 State: E
CPU1 Reads from Address: 523
Address: 523 State: M
Address: 523 State: M
Address: 523 State: M
Address: 523 State: Not in Cache
CPU2 Writes to Address: 483
Address: 483 State: E
Address: 483 State: E
Address: 483 State: M
Address: 483 State: Not in Cache
CPU3 Reads from Address: 125
Address: 125 State: M
Address: 125 State: M
Address: 125 State: S
Address: 125 State: M

=====================Simulation Loop #1186=====================
CPU0 Writes to Address: 578
Address: 578 State: M
Address: 578 State: M
Address: 578 State: Not in Cache
Address: 578 State: M
CPU1 Reads from Address: 215
Address: 215 State: Not in Cache
Address: 215 State: M
Address: 215 State: M
Address: 215 State: Not in Cache
CPU2 Reads from Address: 1010
Address: 1010 State: S
Address: 1010 State: M
Address: 1010 State: M
Address: 1010 State: S
Address: 1010 State: Not in Cache
CPU3 Reads from Address: 1007
Address: 1007 State: Not in Cache
Address: 1007 State: M
Address: 1007 State: S
Address: 1007 State: M

=====================Simulation Loop #1187=====================
CPU0 Writes to Address: 518
Address: 518 State: M
Address: 518 State: S
Address: 518 State: M
Address: 518 State: Not in Cache
CPU1 Writes to Address: 435
Address: 435 State: E
Address: 435 State: M
Address: 435 State: Not in Cache
Address: 435 State: M
CPU2 Writes to Address: 301
Address: 301 State: Not in Cache
Address: 301 State: S
Address: 301 State: M
Address: 301 State: M
CPU3 Reads from Address: 206
Address: 206 State: Not in Cache
Address: 206 State: M
Address: 206 State: S
Address: 206 State: M

=====================Simulation Loop #1188=====================
CPU0 Writes to Address: 62
Address: 62 State: M
Address: 62 State: M
Address: 62 State: Not in Cache
Address: 62 State: S
CPU1 Reads from Address: 658
Address: 658 State: M
Address: 658 State: M
Address: 658 State: M
Address: 658 State: S
CPU2 Reads from Address: 714
Address: 714 State: S
Address: 714 State: S
Address: 714 State: S
Address: 714 State: M
CPU3 Writes to Address: 785
Address: 785 State: Not in Cache
Address: 785 State: M
Address: 785 State: M
Address: 785 State: M

=====================Simulation Loop #1189=====================
CPU0 Writes to Address: 282
Address: 282 State: M
Address: 282 State: M
Address: 282 State: Not in Cache
Address: 282 State: Not in Cache
CPU1 Reads from Address: 897
Address: 897 State: Not in Cache
Address: 897 State: S
Address: 897 State: E
Address: 897 State: M
CPU2 Writes to Address: 942
Address: 942 State: Not in Cache
Address: 942 State: M
Address: 942 State: M
Address: 942 State: Not in Cache
CPU3 Reads from Address: 612
Address: 612 State: S
Address: 612 State: Not in Cache
Address: 612 State: M
Address: 612 State: Not in Cache
Address: 612 State: S

=====================Simulation Loop #1190=====================
CPU0 Writes to Address: 610
Address: 610 State: M
Address: 610 State: Not in Cache
Address: 610 State: E
Address: 610 State: Not in Cache
CPU1 Reads from Address: 185
Address: 185 State: E
Address: 185 State: M
Address: 185 State: M
Address: 185 State: Not in Cache
CPU2 Reads from Address: 911
Address: 911 State: M
Address: 911 State: S
Address: 911 State: M
Address: 911 State: S
CPU3 Writes to Address: 578
Address: 578 State: M
Address: 578 State: M
Address: 578 State: Not in Cache
Address: 578 State: M

=====================Simulation Loop #1191=====================
CPU0 Reads from Address: 727
Address: 727 State: S
Address: 727 State: S
Address: 727 State: M
Address: 727 State: M
Address: 727 State: Not in Cache
CPU1 Reads from Address: 195
Address: 195 State: M
Address: 195 State: M
Address: 195 State: Not in Cache
Address: 195 State: M
CPU2 Reads from Address: 482
Address: 482 State: M
Address: 482 State: Not in Cache
Address: 482 State: M
Address: 482 State: S
CPU3 Writes to Address: 401
Address: 401 State: M
Address: 401 State: Not in Cache
Address: 401 State: M
Address: 401 State: M

=====================Simulation Loop #1192=====================
CPU0 Writes to Address: 451
Address: 451 State: M
Address: 451 State: M
Address: 451 State: M
Address: 451 State: E
CPU1 Writes to Address: 133
Address: 133 State: Not in Cache
Address: 133 State: M
Address: 133 State: M
Address: 133 State: Not in Cache
CPU2 Writes to Address: 223
Address: 223 State: M
Address: 223 State: M
Address: 223 State: M
Address: 223 State: M
CPU3 Reads from Address: 906
Address: 906 State: S
Address: 906 State: Not in Cache
Address: 906 State: S
Address: 906 State: M
Address: 906 State: S

=====================Simulation Loop #1193=====================
CPU0 Writes to Address: 657
Address: 657 State: M
Address: 657 State: M
Address: 657 State: S
Address: 657 State: M
CPU1 Writes to Address: 983
Address: 983 State: M
Address: 983 State: M
Address: 983 State: S
Address: 983 State: Not in Cache
CPU2 Reads from Address: 986
Address: 986 State: Not in Cache
Address: 986 State: Not in Cache
Address: 986 State: E
Address: 986 State: M
CPU3 Reads from Address: 220
Address: 220 State: S
Address: 220 State: Not in Cache
Address: 220 State: M
Address: 220 State: M
Address: 220 State: S

=====================Simulation Loop #1194=====================
CPU0 Reads from Address: 947
Address: 947 State: M
Address: 947 State: Not in Cache
Address: 947 State: M
Address: 947 State: M
CPU1 Reads from Address: 83
Address: 83 State: S
Address: 83 State: M
Address: 83 State: S
Address: 83 State: S
Address: 83 State: S
CPU2 Writes to Address: 683
Address: 683 State: S
Address: 683 State: S
Address: 683 State: M
Address: 683 State: M
CPU3 Writes to Address: 194
Address: 194 State: E
Address: 194 State: M
Address: 194 State: E
Address: 194 State: M

=====================Simulation Loop #1195=====================
CPU0 Writes to Address: 74
Address: 74 State: M
Address: 74 State: Not in Cache
Address: 74 State: M
Address: 74 State: S
CPU1 Writes to Address: 626
Address: 626 State: M
Address: 626 State: M
Address: 626 State: S
Address: 626 State: Not in Cache
CPU2 Writes to Address: 6
Address: 6 State: M
Address: 6 State: E
Address: 6 State: M
Address: 6 State: M
CPU3 Writes to Address: 326
Address: 326 State: M
Address: 326 State: M
Address: 326 State: S
Address: 326 State: M

=====================Simulation Loop #1196=====================
CPU0 Writes to Address: 196
Address: 196 State: M
Address: 196 State: Not in Cache
Address: 196 State: M
Address: 196 State: E
CPU1 Reads from Address: 329
Address: 329 State: M
Address: 329 State: M
Address: 329 State: Not in Cache
Address: 329 State: Not in Cache
CPU2 Writes to Address: 488
Address: 488 State: M
Address: 488 State: E
Address: 488 State: M
Address: 488 State: E
CPU3 Reads from Address: 955
Address: 955 State: S
Address: 955 State: M
Address: 955 State: M
Address: 955 State: Not in Cache
Address: 955 State: S

=====================Simulation Loop #1197=====================
CPU0 Reads from Address: 580
Address: 580 State: E
Address: 580 State: E
Address: 580 State: Not in Cache
Address: 580 State: E
Address: 580 State: Not in Cache
CPU1 Reads from Address: 304
Address: 304 State: Not in Cache
Address: 304 State: S
Address: 304 State: M
Address: 304 State: M
CPU2 Reads from Address: 740
Address: 740 State: Not in Cache
Address: 740 State: Not in Cache
Address: 740 State: E
Address: 740 State: E
CPU3 Reads from Address: 450
Address: 450 State: S
Address: 450 State: E
Address: 450 State: M
Address: 450 State: M
Address: 450 State: S

=====================Simulation Loop #1198=====================
CPU0 Writes to Address: 645
Address: 645 State: M
Address: 645 State: M
Address: 645 State: M
Address: 645 State: Not in Cache
CPU1 Reads from Address: 187
Address: 187 State: S
Address: 187 State: Not in Cache
Address: 187 State: S
Address: 187 State: M
Address: 187 State: Not in Cache
CPU2 Reads from Address: 679
Address: 679 State: Not in Cache
Address: 679 State: E
Address: 679 State: E
Address: 679 State: E
CPU3 Reads from Address: 800
Address: 800 State: S
Address: 800 State: M
Address: 800 State: M
Address: 800 State: M
Address: 800 State: S

=====================Simulation Loop #1199=====================
CPU0 Writes to Address: 747
Address: 747 State: M
Address: 747 State: M
Address: 747 State: M
Address: 747 State: M
CPU1 Writes to Address: 1000
Address: 1000 State: M
Address: 1000 State: M
Address: 1000 State: Not in Cache
Address: 1000 State: Not in Cache
CPU2 Reads from Address: 938
Address: 938 State: Not in Cache
Address: 938 State: M
Address: 938 State: S
Address: 938 State: S
CPU3 Writes to Address: 1011
Address: 1011 State: M
Address: 1011 State: E
Address: 1011 State: E
Address: 1011 State: M

=====================Simulation Loop #1200=====================
CPU0 Reads from Address: 328
Address: 328 State: S
Address: 328 State: E
Address: 328 State: M
Address: 328 State: Not in Cache
CPU1 Reads from Address: 137
Address: 137 State: M
Address: 137 State: M
Address: 137 State: M
Address: 137 State: E
CPU2 Writes to Address: 320
Address: 320 State: S
Address: 320 State: M
Address: 320 State: M
Address: 320 State: M
CPU3 Writes to Address: 509
Address: 509 State: M
Address: 509 State: S
Address: 509 State: M
Address: 509 State: M

=====================Simulation Loop #1201=====================
CPU0 Reads from Address: 664
Address: 664 State: S
Address: 664 State: M
Address: 664 State: M
Address: 664 State: S
CPU1 Reads from Address: 747
Address: 747 State: M
Address: 747 State: M
Address: 747 State: M
Address: 747 State: M
CPU2 Reads from Address: 979
Address: 979 State: S
Address: 979 State: M
Address: 979 State: M
Address: 979 State: S
CPU3 Writes to Address: 259
Address: 259 State: M
Address: 259 State: S
Address: 259 State: S
Address: 259 State: M

=====================Simulation Loop #1202=====================
CPU0 Writes to Address: 719
Address: 719 State: M
Address: 719 State: M
Address: 719 State: M
Address: 719 State: M
CPU1 Writes to Address: 993
Address: 993 State: M
Address: 993 State: M
Address: 993 State: M
Address: 993 State: Not in Cache
CPU2 Writes to Address: 253
Address: 253 State: S
Address: 253 State: M
Address: 253 State: M
Address: 253 State: Not in Cache
CPU3 Writes to Address: 620
Address: 620 State: M
Address: 620 State: M
Address: 620 State: M
Address: 620 State: M

=====================Simulation Loop #1203=====================
CPU0 Writes to Address: 672
Address: 672 State: M
Address: 672 State: Not in Cache
Address: 672 State: M
Address: 672 State: Not in Cache
CPU1 Writes to Address: 417
Address: 417 State: M
Address: 417 State: M
Address: 417 State: Not in Cache
Address: 417 State: E
CPU2 Writes to Address: 180
Address: 180 State: M
Address: 180 State: Not in Cache
Address: 180 State: M
Address: 180 State: M
CPU3 Writes to Address: 157
Address: 157 State: S
Address: 157 State: M
Address: 157 State: M
Address: 157 State: M

=====================Simulation Loop #1204=====================
CPU0 Writes to Address: 679
Address: 679 State: M
Address: 679 State: E
Address: 679 State: E
Address: 679 State: E
CPU1 Reads from Address: 185
Address: 185 State: E
Address: 185 State: M
Address: 185 State: M
Address: 185 State: Not in Cache
CPU2 Writes to Address: 655
Address: 655 State: Not in Cache
Address: 655 State: Not in Cache
Address: 655 State: M
Address: 655 State: Not in Cache
CPU3 Writes to Address: 621
Address: 621 State: Not in Cache
Address: 621 State: S
Address: 621 State: M
Address: 621 State: M

=====================Simulation Loop #1205=====================
CPU0 Writes to Address: 387
Address: 387 State: M
Address: 387 State: M
Address: 387 State: M
Address: 387 State: M
CPU1 Reads from Address: 693
Address: 693 State: M
Address: 693 State: M
Address: 693 State: Not in Cache
Address: 693 State: M
CPU2 Writes to Address: 965
Address: 965 State: S
Address: 965 State: Not in Cache
Address: 965 State: M
Address: 965 State: Not in Cache
CPU3 Writes to Address: 825
Address: 825 State: Not in Cache
Address: 825 State: M
Address: 825 State: M
Address: 825 State: M

=====================Simulation Loop #1206=====================
CPU0 Writes to Address: 460
Address: 460 State: M
Address: 460 State: M
Address: 460 State: M
Address: 460 State: E
CPU1 Reads from Address: 548
Address: 548 State: S
Address: 548 State: Not in Cache
Address: 548 State: S
Address: 548 State: E
Address: 548 State: M
CPU2 Writes to Address: 866
Address: 866 State: M
Address: 866 State: M
Address: 866 State: M
Address: 866 State: Not in Cache
CPU3 Reads from Address: 113
Address: 113 State: E
Address: 113 State: M
Address: 113 State: E
Address: 113 State: S

=====================Simulation Loop #1207=====================
CPU0 Reads from Address: 313
Address: 313 State: E
Address: 313 State: E
Address: 313 State: Not in Cache
Address: 313 State: Not in Cache
Address: 313 State: E
CPU1 Writes to Address: 357
Address: 357 State: M
Address: 357 State: M
Address: 357 State: M
Address: 357 State: M
CPU2 Writes to Address: 232
Address: 232 State: Not in Cache
Address: 232 State: M
Address: 232 State: M
Address: 232 State: M
CPU3 Writes to Address: 265
Address: 265 State: Not in Cache
Address: 265 State: Not in Cache
Address: 265 State: E
Address: 265 State: M

=====================Simulation Loop #1208=====================
CPU0 Reads from Address: 595
Address: 595 State: S
Address: 595 State: S
Address: 595 State: Not in Cache
Address: 595 State: Not in Cache
Address: 595 State: M
CPU1 Reads from Address: 518
Address: 518 State: M
Address: 518 State: S
Address: 518 State: M
Address: 518 State: Not in Cache
CPU2 Writes to Address: 542
Address: 542 State: M
Address: 542 State: Not in Cache
Address: 542 State: M
Address: 542 State: Not in Cache
CPU3 Reads from Address: 307
Address: 307 State: S
Address: 307 State: M
Address: 307 State: M
Address: 307 State: M
Address: 307 State: S

=====================Simulation Loop #1209=====================
CPU0 Writes to Address: 562
Address: 562 State: M
Address: 562 State: E
Address: 562 State: M
Address: 562 State: M
CPU1 Reads from Address: 237
Address: 237 State: S
Address: 237 State: Not in Cache
Address: 237 State: S
Address: 237 State: M
Address: 237 State: M
CPU2 Writes to Address: 616
Address: 616 State: S
Address: 616 State: M
Address: 616 State: M
Address: 616 State: S
CPU3 Reads from Address: 370
Address: 370 State: E
Address: 370 State: Not in Cache
Address: 370 State: E
Address: 370 State: E
Address: 370 State: E

=====================Simulation Loop #1210=====================
CPU0 Writes to Address: 492
Address: 492 State: M
Address: 492 State: S
Address: 492 State: M
Address: 492 State: Not in Cache
CPU1 Reads from Address: 212
Address: 212 State: S
Address: 212 State: M
Address: 212 State: S
Address: 212 State: S
Address: 212 State: S
CPU2 Writes to Address: 150
Address: 150 State: Not in Cache
Address: 150 State: S
Address: 150 State: M
Address: 150 State: M
CPU3 Writes to Address: 977
Address: 977 State: E
Address: 977 State: Not in Cache
Address: 977 State: Not in Cache
Address: 977 State: M

=====================Simulation Loop #1211=====================
CPU0 Reads from Address: 40
Address: 40 State: M
Address: 40 State: Not in Cache
Address: 40 State: E
Address: 40 State: Not in Cache
CPU1 Reads from Address: 589
Address: 589 State: S
Address: 589 State: S
Address: 589 State: S
Address: 589 State: M
Address: 589 State: Not in Cache
CPU2 Writes to Address: 735
Address: 735 State: S
Address: 735 State: M
Address: 735 State: M
Address: 735 State: M
CPU3 Writes to Address: 133
Address: 133 State: Not in Cache
Address: 133 State: M
Address: 133 State: M
Address: 133 State: M

=====================Simulation Loop #1212=====================
CPU0 Writes to Address: 1015
Address: 1015 State: M
Address: 1015 State: Not in Cache
Address: 1015 State: Not in Cache
Address: 1015 State: E
CPU1 Writes to Address: 964
Address: 964 State: E
Address: 964 State: M
Address: 964 State: S
Address: 964 State: Not in Cache
CPU2 Writes to Address: 602
Address: 602 State: M
Address: 602 State: Not in Cache
Address: 602 State: M
Address: 602 State: E
CPU3 Reads from Address: 316
Address: 316 State: M
Address: 316 State: M
Address: 316 State: E
Address: 316 State: M

=====================Simulation Loop #1213=====================
CPU0 Writes to Address: 798
Address: 798 State: M
Address: 798 State: M
Address: 798 State: Not in Cache
Address: 798 State: Not in Cache
CPU1 Reads from Address: 966
Address: 966 State: S
Address: 966 State: M
Address: 966 State: S
Address: 966 State: E
Address: 966 State: E
CPU2 Reads from Address: 621
Address: 621 State: Not in Cache
Address: 621 State: S
Address: 621 State: M
Address: 621 State: M
CPU3 Writes to Address: 224
Address: 224 State: M
Address: 224 State: M
Address: 224 State: Not in Cache
Address: 224 State: M

=====================Simulation Loop #1214=====================
CPU0 Writes to Address: 323
Address: 323 State: M
Address: 323 State: Not in Cache
Address: 323 State: M
Address: 323 State: M
CPU1 Writes to Address: 759
Address: 759 State: Not in Cache
Address: 759 State: M
Address: 759 State: Not in Cache
Address: 759 State: E
CPU2 Reads from Address: 621
Address: 621 State: Not in Cache
Address: 621 State: S
Address: 621 State: M
Address: 621 State: M
CPU3 Writes to Address: 224
Address: 224 State: M
Address: 224 State: M
Address: 224 State: Not in Cache
Address: 224 State: M

=====================Simulation Loop #1215=====================
CPU0 Reads from Address: 948
Address: 948 State: M
Address: 948 State: Not in Cache
Address: 948 State: M
Address: 948 State: Not in Cache
CPU1 Writes to Address: 977
Address: 977 State: E
Address: 977 State: M
Address: 977 State: Not in Cache
Address: 977 State: M
CPU2 Writes to Address: 578
Address: 578 State: M
Address: 578 State: M
Address: 578 State: M
Address: 578 State: M
CPU3 Writes to Address: 345
Address: 345 State: Not in Cache
Address: 345 State: Not in Cache
Address: 345 State: M
Address: 345 State: M

=====================Simulation Loop #1216=====================
CPU0 Writes to Address: 796
Address: 796 State: M
Address: 796 State: S
Address: 796 State: M
Address: 796 State: S
CPU1 Reads from Address: 426
Address: 426 State: Not in Cache
Address: 426 State: M
Address: 426 State: M
Address: 426 State: Not in Cache
CPU2 Writes to Address: 566
Address: 566 State: S
Address: 566 State: E
Address: 566 State: M
Address: 566 State: M
CPU3 Reads from Address: 754
Address: 754 State: M
Address: 754 State: M
Address: 754 State: M
Address: 754 State: E

=====================Simulation Loop #1217=====================
CPU0 Writes to Address: 203
Address: 203 State: M
Address: 203 State: M
Address: 203 State: M
Address: 203 State: Not in Cache
CPU1 Reads from Address: 553
Address: 553 State: M
Address: 553 State: E
Address: 553 State: Not in Cache
Address: 553 State: E
CPU2 Writes to Address: 126
Address: 126 State: Not in Cache
Address: 126 State: E
Address: 126 State: M
Address: 126 State: Not in Cache
CPU3 Reads from Address: 439
Address: 439 State: S
Address: 439 State: Not in Cache
Address: 439 State: Not in Cache
Address: 439 State: M
Address: 439 State: S

=====================Simulation Loop #1218=====================
CPU0 Reads from Address: 679
Address: 679 State: M
Address: 679 State: E
Address: 679 State: E
Address: 679 State: E
CPU1 Writes to Address: 998
Address: 998 State: E
Address: 998 State: M
Address: 998 State: Not in Cache
Address: 998 State: Not in Cache
CPU2 Writes to Address: 324
Address: 324 State: Not in Cache
Address: 324 State: M
Address: 324 State: M
Address: 324 State: M
CPU3 Reads from Address: 745
Address: 745 State: E
Address: 745 State: E
Address: 745 State: Not in Cache
Address: 745 State: E

=====================Simulation Loop #1219=====================
CPU0 Writes to Address: 804
Address: 804 State: M
Address: 804 State: E
Address: 804 State: E
Address: 804 State: M
CPU1 Reads from Address: 211
Address: 211 State: M
Address: 211 State: M
Address: 211 State: Not in Cache
Address: 211 State: Not in Cache
CPU2 Writes to Address: 123
Address: 123 State: Not in Cache
Address: 123 State: M
Address: 123 State: M
Address: 123 State: Not in Cache
CPU3 Reads from Address: 532
Address: 532 State: Not in Cache
Address: 532 State: E
Address: 532 State: M
Address: 532 State: M

=====================Simulation Loop #1220=====================
CPU0 Writes to Address: 354
Address: 354 State: M
Address: 354 State: M
Address: 354 State: M
Address: 354 State: M
CPU1 Reads from Address: 192
Address: 192 State: S
Address: 192 State: M
Address: 192 State: S
Address: 192 State: M
Address: 192 State: M
CPU2 Writes to Address: 361
Address: 361 State: Not in Cache
Address: 361 State: Not in Cache
Address: 361 State: M
Address: 361 State: E
CPU3 Writes to Address: 635
Address: 635 State: S
Address: 635 State: M
Address: 635 State: Not in Cache
Address: 635 State: M

=====================Simulation Loop #1221=====================
CPU0 Writes to Address: 957
Address: 957 State: M
Address: 957 State: Not in Cache
Address: 957 State: M
Address: 957 State: M
CPU1 Writes to Address: 924
Address: 924 State: E
Address: 924 State: M
Address: 924 State: E
Address: 924 State: E
CPU2 Writes to Address: 761
Address: 761 State: M
Address: 761 State: S
Address: 761 State: M
Address: 761 State: Not in Cache
CPU3 Reads from Address: 790
Address: 790 State: M
Address: 790 State: M
Address: 790 State: Not in Cache
Address: 790 State: M

=====================Simulation Loop #1222=====================
CPU0 Reads from Address: 746
Address: 746 State: M
Address: 746 State: M
Address: 746 State: Not in Cache
Address: 746 State: S
CPU1 Writes to Address: 228
Address: 228 State: M
Address: 228 State: M
Address: 228 State: S
Address: 228 State: Not in Cache
CPU2 Writes to Address: 482
Address: 482 State: M
Address: 482 State: Not in Cache
Address: 482 State: M
Address: 482 State: S
CPU3 Reads from Address: 410
Address: 410 State: M
Address: 410 State: M
Address: 410 State: M
Address: 410 State: M

=====================Simulation Loop #1223=====================
CPU0 Reads from Address: 988
Address: 988 State: M
Address: 988 State: Not in Cache
Address: 988 State: M
Address: 988 State: M
CPU1 Reads from Address: 746
Address: 746 State: M
Address: 746 State: M
Address: 746 State: Not in Cache
Address: 746 State: S
CPU2 Writes to Address: 30
Address: 30 State: Not in Cache
Address: 30 State: M
Address: 30 State: M
Address: 30 State: M
CPU3 Writes to Address: 660
Address: 660 State: E
Address: 660 State: M
Address: 660 State: M
Address: 660 State: M

=====================Simulation Loop #1224=====================
CPU0 Reads from Address: 1015
Address: 1015 State: M
Address: 1015 State: Not in Cache
Address: 1015 State: Not in Cache
Address: 1015 State: E
CPU1 Writes to Address: 636
Address: 636 State: S
Address: 636 State: M
Address: 636 State: M
Address: 636 State: M
CPU2 Writes to Address: 279
Address: 279 State: Not in Cache
Address: 279 State: Not in Cache
Address: 279 State: M
Address: 279 State: S
CPU3 Reads from Address: 147
Address: 147 State: S
Address: 147 State: M
Address: 147 State: Not in Cache
Address: 147 State: M

=====================Simulation Loop #1225=====================
CPU0 Reads from Address: 794
Address: 794 State: S
Address: 794 State: S
Address: 794 State: M
Address: 794 State: E
Address: 794 State: Not in Cache
CPU1 Writes to Address: 297
Address: 297 State: E
Address: 297 State: M
Address: 297 State: M
Address: 297 State: M
CPU2 Writes to Address: 121
Address: 121 State: M
Address: 121 State: S
Address: 121 State: M
Address: 121 State: S
CPU3 Writes to Address: 944
Address: 944 State: M
Address: 944 State: M
Address: 944 State: M
Address: 944 State: M

=====================Simulation Loop #1226=====================
CPU0 Reads from Address: 692
Address: 692 State: S
Address: 692 State: S
Address: 692 State: M
Address: 692 State: M
CPU1 Reads from Address: 714
Address: 714 State: S
Address: 714 State: S
Address: 714 State: S
Address: 714 State: M
CPU2 Writes to Address: 731
Address: 731 State: M
Address: 731 State: S
Address: 731 State: M
Address: 731 State: Not in Cache
CPU3 Writes to Address: 523
Address: 523 State: M
Address: 523 State: M
Address: 523 State: M
Address: 523 State: M

=====================Simulation Loop #1227=====================
CPU0 Writes to Address: 301
Address: 301 State: M
Address: 301 State: S
Address: 301 State: M
Address: 301 State: M
CPU1 Reads from Address: 189
Address: 189 State: M
Address: 189 State: M
Address: 189 State: E
Address: 189 State: M
CPU2 Reads from Address: 718
Address: 718 State: M
Address: 718 State: Not in Cache
Address: 718 State: E
Address: 718 State: E
CPU3 Writes to Address: 196
Address: 196 State: M
Address: 196 State: Not in Cache
Address: 196 State: M
Address: 196 State: M

=====================Simulation Loop #1228=====================
CPU0 Reads from Address: 863
Address: 863 State: M
Address: 863 State: Not in Cache
Address: 863 State: Not in Cache
Address: 863 State: M
CPU1 Writes to Address: 7
Address: 7 State: M
Address: 7 State: M
Address: 7 State: S
Address: 7 State: Not in Cache
CPU2 Writes to Address: 312
Address: 312 State: Not in Cache
Address: 312 State: M
Address: 312 State: M
Address: 312 State: M
CPU3 Writes to Address: 687
Address: 687 State: Not in Cache
Address: 687 State: M
Address: 687 State: S
Address: 687 State: M

=====================Simulation Loop #1229=====================
CPU0 Writes to Address: 10
Address: 10 State: M
Address: 10 State: S
Address: 10 State: M
Address: 10 State: M
CPU1 Writes to Address: 64
Address: 64 State: M
Address: 64 State: M
Address: 64 State: M
Address: 64 State: M
CPU2 Writes to Address: 617
Address: 617 State: M
Address: 617 State: M
Address: 617 State: M
Address: 617 State: S
CPU3 Reads from Address: 366
Address: 366 State: E
Address: 366 State: E
Address: 366 State: M
Address: 366 State: E

=====================Simulation Loop #1230=====================
CPU0 Writes to Address: 563
Address: 563 State: M
Address: 563 State: M
Address: 563 State: E
Address: 563 State: M
CPU1 Reads from Address: 668
Address: 668 State: S
Address: 668 State: Not in Cache
Address: 668 State: S
Address: 668 State: M
Address: 668 State: E
CPU2 Writes to Address: 65
Address: 65 State: M
Address: 65 State: E
Address: 65 State: M
Address: 65 State: M
CPU3 Reads from Address: 768
Address: 768 State: S
Address: 768 State: M
Address: 768 State: Not in Cache
Address: 768 State: Not in Cache
Address: 768 State: S

=====================Simulation Loop #1231=====================
CPU0 Reads from Address: 450
Address: 450 State: E
Address: 450 State: M
Address: 450 State: M
Address: 450 State: S
CPU1 Reads from Address: 166
Address: 166 State: Not in Cache
Address: 166 State: M
Address: 166 State: Not in Cache
Address: 166 State: M
CPU2 Reads from Address: 576
Address: 576 State: M
Address: 576 State: M
Address: 576 State: M
Address: 576 State: M
CPU3 Reads from Address: 648
Address: 648 State: E
Address: 648 State: Not in Cache
Address: 648 State: M
Address: 648 State: E

=====================Simulation Loop #1232=====================
CPU0 Reads from Address: 1018
Address: 1018 State: M
Address: 1018 State: Not in Cache
Address: 1018 State: Not in Cache
Address: 1018 State: Not in Cache
CPU1 Writes to Address: 942
Address: 942 State: Not in Cache
Address: 942 State: M
Address: 942 State: M
Address: 942 State: Not in Cache
CPU2 Writes to Address: 566
Address: 566 State: S
Address: 566 State: E
Address: 566 State: M
Address: 566 State: M
CPU3 Writes to Address: 686
Address: 686 State: E
Address: 686 State: M
Address: 686 State: M
Address: 686 State: M

=====================Simulation Loop #1233=====================
CPU0 Reads from Address: 574
Address: 574 State: S
Address: 574 State: S
Address: 574 State: M
Address: 574 State: S
Address: 574 State: S
CPU1 Reads from Address: 351
Address: 351 State: E
Address: 351 State: Not in Cache
Address: 351 State: E
Address: 351 State: Not in Cache
Address: 351 State: Not in Cache
CPU2 Writes to Address: 962
Address: 962 State: M
Address: 962 State: S
Address: 962 State: M
Address: 962 State: Not in Cache
CPU3 Reads from Address: 27
Address: 27 State: Not in Cache
Address: 27 State: M
Address: 27 State: M
Address: 27 State: E

=====================Simulation Loop #1234=====================
CPU0 Writes to Address: 309
Address: 309 State: M
Address: 309 State: S
Address: 309 State: S
Address: 309 State: M
CPU1 Writes to Address: 490
Address: 490 State: M
Address: 490 State: M
Address: 490 State: M
Address: 490 State: E
CPU2 Reads from Address: 71
Address: 71 State: E
Address: 71 State: M
Address: 71 State: E
Address: 71 State: M
CPU3 Reads from Address: 377
Address: 377 State: M
Address: 377 State: Not in Cache
Address: 377 State: M
Address: 377 State: S

=====================Simulation Loop #1235=====================
CPU0 Reads from Address: 573
Address: 573 State: E
Address: 573 State: S
Address: 573 State: E
Address: 573 State: M
CPU1 Reads from Address: 354
Address: 354 State: M
Address: 354 State: M
Address: 354 State: M
Address: 354 State: M
CPU2 Writes to Address: 939
Address: 939 State: Not in Cache
Address: 939 State: E
Address: 939 State: M
Address: 939 State: E
CPU3 Reads from Address: 121
Address: 121 State: M
Address: 121 State: S
Address: 121 State: M
Address: 121 State: S

=====================Simulation Loop #1236=====================
CPU0 Writes to Address: 977
Address: 977 State: M
Address: 977 State: M
Address: 977 State: Not in Cache
Address: 977 State: M
CPU1 Reads from Address: 749
Address: 749 State: M
Address: 749 State: M
Address: 749 State: M
Address: 749 State: M
CPU2 Writes to Address: 123
Address: 123 State: Not in Cache
Address: 123 State: M
Address: 123 State: M
Address: 123 State: Not in Cache
CPU3 Writes to Address: 133
Address: 133 State: Not in Cache
Address: 133 State: M
Address: 133 State: M
Address: 133 State: M

=====================Simulation Loop #1237=====================
CPU0 Writes to Address: 845
Address: 845 State: M
Address: 845 State: E
Address: 845 State: E
Address: 845 State: E
CPU1 Writes to Address: 826
Address: 826 State: M
Address: 826 State: M
Address: 826 State: S
Address: 826 State: M
CPU2 Reads from Address: 444
Address: 444 State: E
Address: 444 State: E
Address: 444 State: Not in Cache
Address: 444 State: E
Address: 444 State: E
CPU3 Writes to Address: 261
Address: 261 State: M
Address: 261 State: M
Address: 261 State: S
Address: 261 State: M

=====================Simulation Loop #1238=====================
CPU0 Reads from Address: 945
Address: 945 State: M
Address: 945 State: M
Address: 945 State: M
Address: 945 State: M
CPU1 Writes to Address: 515
Address: 515 State: Not in Cache
Address: 515 State: M
Address: 515 State: Not in Cache
Address: 515 State: M
CPU2 Writes to Address: 761
Address: 761 State: M
Address: 761 State: S
Address: 761 State: M
Address: 761 State: Not in Cache
CPU3 Reads from Address: 87
Address: 87 State: Not in Cache
Address: 87 State: M
Address: 87 State: M
Address: 87 State: S

=====================Simulation Loop #1239=====================
CPU0 Writes to Address: 705
Address: 705 State: M
Address: 705 State: M
Address: 705 State: Not in Cache
Address: 705 State: Not in Cache
CPU1 Reads from Address: 121
Address: 121 State: M
Address: 121 State: S
Address: 121 State: M
Address: 121 State: S
CPU2 Reads from Address: 7
Address: 7 State: M
Address: 7 State: M
Address: 7 State: S
Address: 7 State: Not in Cache
CPU3 Reads from Address: 358
Address: 358 State: M
Address: 358 State: M
Address: 358 State: M
Address: 358 State: M

=====================Simulation Loop #1240=====================
CPU0 Writes to Address: 67
Address: 67 State: M
Address: 67 State: Not in Cache
Address: 67 State: E
Address: 67 State: M
CPU1 Writes to Address: 725
Address: 725 State: M
Address: 725 State: M
Address: 725 State: S
Address: 725 State: M
CPU2 Reads from Address: 970
Address: 970 State: M
Address: 970 State: Not in Cache
Address: 970 State: M
Address: 970 State: M
CPU3 Reads from Address: 352
Address: 352 State: S
Address: 352 State: M
Address: 352 State: M
Address: 352 State: Not in Cache
Address: 352 State: S

=====================Simulation Loop #1241=====================
CPU0 Writes to Address: 246
Address: 246 State: M
Address: 246 State: M
Address: 246 State: Not in Cache
Address: 246 State: M
CPU1 Writes to Address: 592
Address: 592 State: E
Address: 592 State: M
Address: 592 State: Not in Cache
Address: 592 State: Not in Cache
CPU2 Writes to Address: 392
Address: 392 State: Not in Cache
Address: 392 State: M
Address: 392 State: M
Address: 392 State: M
CPU3 Writes to Address: 979
Address: 979 State: S
Address: 979 State: M
Address: 979 State: M
Address: 979 State: M

=====================Simulation Loop #1242=====================
CPU0 Writes to Address: 797
Address: 797 State: M
Address: 797 State: M
Address: 797 State: M
Address: 797 State: E
CPU1 Reads from Address: 940
Address: 940 State: M
Address: 940 State: S
Address: 940 State: S
Address: 940 State: M
CPU2 Reads from Address: 762
Address: 762 State: S
Address: 762 State: Not in Cache
Address: 762 State: E
Address: 762 State: S
Address: 762 State: M
CPU3 Writes to Address: 836
Address: 836 State: M
Address: 836 State: Not in Cache
Address: 836 State: M
Address: 836 State: M

=====================Simulation Loop #1243=====================
CPU0 Reads from Address: 493
Address: 493 State: S
Address: 493 State: M
Address: 493 State: M
Address: 493 State: M
CPU1 Reads from Address: 672
Address: 672 State: S
Address: 672 State: M
Address: 672 State: S
Address: 672 State: M
Address: 672 State: Not in Cache
CPU2 Writes to Address: 470
Address: 470 State: Not in Cache
Address: 470 State: S
Address: 470 State: M
Address: 470 State: M
CPU3 Writes to Address: 865
Address: 865 State: M
Address: 865 State: M
Address: 865 State: M
Address: 865 State: M

=====================Simulation Loop #1244=====================
CPU0 Writes to Address: 557
Address: 557 State: M
Address: 557 State: M
Address: 557 State: M
Address: 557 State: Not in Cache
CPU1 Reads from Address: 693
Address: 693 State: M
Address: 693 State: M
Address: 693 State: Not in Cache
Address: 693 State: M
CPU2 Reads from Address: 384
Address: 384 State: Not in Cache
Address: 384 State: M
Address: 384 State: M
Address: 384 State: Not in Cache
CPU3 Reads from Address: 473
Address: 473 State: Not in Cache
Address: 473 State: S
Address: 473 State: M
Address: 473 State: M

=====================Simulation Loop #1245=====================
CPU0 Reads from Address: 764
Address: 764 State: M
Address: 764 State: S
Address: 764 State: M
Address: 764 State: M
CPU1 Writes to Address: 677
Address: 677 State: Not in Cache
Address: 677 State: M
Address: 677 State: M
Address: 677 State: Not in Cache
CPU2 Writes to Address: 472
Address: 472 State: Not in Cache
Address: 472 State: M
Address: 472 State: M
Address: 472 State: Not in Cache
CPU3 Writes to Address: 71
Address: 71 State: E
Address: 71 State: M
Address: 71 State: E
Address: 71 State: M

=====================Simulation Loop #1246=====================
CPU0 Writes to Address: 1013
Address: 1013 State: M
Address: 1013 State: M
Address: 1013 State: E
Address: 1013 State: M
CPU1 Reads from Address: 987
Address: 987 State: Not in Cache
Address: 987 State: M
Address: 987 State: S
Address: 987 State: M
CPU2 Reads from Address: 81
Address: 81 State: S
Address: 81 State: Not in Cache
Address: 81 State: M
Address: 81 State: M
CPU3 Writes to Address: 24
Address: 24 State: Not in Cache
Address: 24 State: M
Address: 24 State: Not in Cache
Address: 24 State: M

=====================Simulation Loop #1247=====================
CPU0 Writes to Address: 938
Address: 938 State: M
Address: 938 State: M
Address: 938 State: S
Address: 938 State: S
CPU1 Reads from Address: 781
Address: 781 State: S
Address: 781 State: M
Address: 781 State: S
Address: 781 State: M
Address: 781 State: Not in Cache
CPU2 Writes to Address: 937
Address: 937 State: E
Address: 937 State: Not in Cache
Address: 937 State: M
Address: 937 State: Not in Cache
CPU3 Reads from Address: 447
Address: 447 State: Not in Cache
Address: 447 State: Not in Cache
Address: 447 State: M
Address: 447 State: M

=====================Simulation Loop #1248=====================
CPU0 Writes to Address: 38
Address: 38 State: M
Address: 38 State: M
Address: 38 State: Not in Cache
Address: 38 State: Not in Cache
CPU1 Reads from Address: 678
Address: 678 State: S
Address: 678 State: M
Address: 678 State: M
Address: 678 State: E
CPU2 Reads from Address: 673
Address: 673 State: S
Address: 673 State: M
Address: 673 State: M
Address: 673 State: S
Address: 673 State: M
CPU3 Reads from Address: 268
Address: 268 State: S
Address: 268 State: M
Address: 268 State: M
Address: 268 State: M
Address: 268 State: S

=====================Simulation Loop #1249=====================
CPU0 Writes to Address: 55
Address: 55 State: M
Address: 55 State: M
Address: 55 State: Not in Cache
Address: 55 State: M
CPU1 Writes to Address: 427
Address: 427 State: M
Address: 427 State: M
Address: 427 State: M
Address: 427 State: E
CPU2 Reads from Address: 315
Address: 315 State: M
Address: 315 State: Not in Cache
Address: 315 State: E
Address: 315 State: Not in Cache
CPU3 Reads from Address: 516
Address: 516 State: E
Address: 516 State: E
Address: 516 State: E
Address: 516 State: Not in Cache
Address: 516 State: E

=====================Simulation Loop #1250=====================
CPU0 Writes to Address: 946
Address: 946 State: M
Address: 946 State: E
Address: 946 State: Not in Cache
Address: 946 State: Not in Cache
CPU1 Reads from Address: 319
Address: 319 State: M
Address: 319 State: S
Address: 319 State: E
Address: 319 State: M
CPU2 Writes to Address: 496
Address: 496 State: M
Address: 496 State: M
Address: 496 State: M
Address: 496 State: S
CPU3 Writes to Address: 945
Address: 945 State: M
Address: 945 State: M
Address: 945 State: M
Address: 945 State: M

=====================Simulation Loop #1251=====================
CPU0 Writes to Address: 292
Address: 292 State: M
Address: 292 State: S
Address: 292 State: M
Address: 292 State: M
CPU1 Writes to Address: 31
Address: 31 State: S
Address: 31 State: M
Address: 31 State: M
Address: 31 State: M
CPU2 Writes to Address: 3
Address: 3 State: M
Address: 3 State: S
Address: 3 State: M
Address: 3 State: Not in Cache
CPU3 Writes to Address: 765
Address: 765 State: M
Address: 765 State: Not in Cache
Address: 765 State: Not in Cache
Address: 765 State: M

=====================Simulation Loop #1252=====================
CPU0 Writes to Address: 963
Address: 963 State: M
Address: 963 State: M
Address: 963 State: S
Address: 963 State: M
CPU1 Writes to Address: 980
Address: 980 State: Not in Cache
Address: 980 State: M
Address: 980 State: Not in Cache
Address: 980 State: M
CPU2 Reads from Address: 266
Address: 266 State: Not in Cache
Address: 266 State: Not in Cache
Address: 266 State: M
Address: 266 State: M
CPU3 Writes to Address: 609
Address: 609 State: M
Address: 609 State: Not in Cache
Address: 609 State: M
Address: 609 State: M

=====================Simulation Loop #1253=====================
CPU0 Writes to Address: 639
Address: 639 State: M
Address: 639 State: Not in Cache
Address: 639 State: M
Address: 639 State: Not in Cache
CPU1 Writes to Address: 828
Address: 828 State: S
Address: 828 State: M
Address: 828 State: S
Address: 828 State: Not in Cache
CPU2 Writes to Address: 222
Address: 222 State: Not in Cache
Address: 222 State: M
Address: 222 State: M
Address: 222 State: M
CPU3 Writes to Address: 858
Address: 858 State: E
Address: 858 State: Not in Cache
Address: 858 State: S
Address: 858 State: M

=====================Simulation Loop #1254=====================
CPU0 Reads from Address: 653
Address: 653 State: M
Address: 653 State: M
Address: 653 State: S
Address: 653 State: S
CPU1 Writes to Address: 711
Address: 711 State: M
Address: 711 State: M
Address: 711 State: M
Address: 711 State: M
CPU2 Reads from Address: 33
Address: 33 State: M
Address: 33 State: Not in Cache
Address: 33 State: M
Address: 33 State: Not in Cache
CPU3 Reads from Address: 581
Address: 581 State: Not in Cache
Address: 581 State: E
Address: 581 State: M
Address: 581 State: M

=====================Simulation Loop #1255=====================
CPU0 Reads from Address: 64
Address: 64 State: M
Address: 64 State: M
Address: 64 State: M
Address: 64 State: M
CPU1 Writes to Address: 444
Address: 444 State: E
Address: 444 State: M
Address: 444 State: E
Address: 444 State: E
CPU2 Reads from Address: 120
Address: 120 State: M
Address: 120 State: M
Address: 120 State: M
Address: 120 State: S
CPU3 Reads from Address: 154
Address: 154 State: E
Address: 154 State: Not in Cache
Address: 154 State: Not in Cache
Address: 154 State: Not in Cache
Address: 154 State: E

=====================Simulation Loop #1256=====================
CPU0 Reads from Address: 201
Address: 201 State: M
Address: 201 State: M
Address: 201 State: Not in Cache
Address: 201 State: M
CPU1 Writes to Address: 933
Address: 933 State: M
Address: 933 State: M
Address: 933 State: M
Address: 933 State: Not in Cache
CPU2 Writes to Address: 570
Address: 570 State: S
Address: 570 State: S
Address: 570 State: M
Address: 570 State: M
CPU3 Reads from Address: 193
Address: 193 State: E
Address: 193 State: Not in Cache
Address: 193 State: E
Address: 193 State: M

=====================Simulation Loop #1257=====================
CPU0 Writes to Address: 228
Address: 228 State: M
Address: 228 State: M
Address: 228 State: S
Address: 228 State: Not in Cache
CPU1 Writes to Address: 991
Address: 991 State: Not in Cache
Address: 991 State: M
Address: 991 State: M
Address: 991 State: Not in Cache
CPU2 Writes to Address: 950
Address: 950 State: Not in Cache
Address: 950 State: Not in Cache
Address: 950 State: M
Address: 950 State: Not in Cache
CPU3 Writes to Address: 29
Address: 29 State: S
Address: 29 State: Not in Cache
Address: 29 State: M
Address: 29 State: M

=====================Simulation Loop #1258=====================
CPU0 Writes to Address: 594
Address: 594 State: M
Address: 594 State: M
Address: 594 State: M
Address: 594 State: S
CPU1 Reads from Address: 69
Address: 69 State: Not in Cache
Address: 69 State: M
Address: 69 State: M
Address: 69 State: Not in Cache
CPU2 Writes to Address: 425
Address: 425 State: Not in Cache
Address: 425 State: M
Address: 425 State: M
Address: 425 State: Not in Cache
CPU3 Reads from Address: 929
Address: 929 State: S
Address: 929 State: M
Address: 929 State: Not in Cache
Address: 929 State: Not in Cache
Address: 929 State: S

=====================Simulation Loop #1259=====================
CPU0 Writes to Address: 589
Address: 589 State: M
Address: 589 State: S
Address: 589 State: M
Address: 589 State: Not in Cache
CPU1 Reads from Address: 432
Address: 432 State: M
Address: 432 State: E
Address: 432 State: S
Address: 432 State: M
CPU2 Writes to Address: 201
Address: 201 State: M
Address: 201 State: M
Address: 201 State: M
Address: 201 State: M
CPU3 Reads from Address: 857
Address: 857 State: Not in Cache
Address: 857 State: M
Address: 857 State: Not in Cache
Address: 857 State: M

=====================Simulation Loop #1260=====================
CPU0 Writes to Address: 310
Address: 310 State: M
Address: 310 State: E
Address: 310 State: E
Address: 310 State: Not in Cache
CPU1 Writes to Address: 872
Address: 872 State: E
Address: 872 State: M
Address: 872 State: Not in Cache
Address: 872 State: Not in Cache
CPU2 Reads from Address: 82
Address: 82 State: M
Address: 82 State: Not in Cache
Address: 82 State: M
Address: 82 State: M
CPU3 Writes to Address: 627
Address: 627 State: M
Address: 627 State: M
Address: 627 State: Not in Cache
Address: 627 State: M

=====================Simulation Loop #1261=====================
CPU0 Reads from Address: 263
Address: 263 State: M
Address: 263 State: M
Address: 263 State: S
Address: 263 State: S
CPU1 Writes to Address: 236
Address: 236 State: M
Address: 236 State: M
Address: 236 State: S
Address: 236 State: M
CPU2 Reads from Address: 381
Address: 381 State: S
Address: 381 State: M
Address: 381 State: M
Address: 381 State: S
CPU3 Reads from Address: 326
Address: 326 State: M
Address: 326 State: M
Address: 326 State: S
Address: 326 State: M

=====================Simulation Loop #1262=====================
CPU0 Writes to Address: 782
Address: 782 State: M
Address: 782 State: Not in Cache
Address: 782 State: Not in Cache
Address: 782 State: E
CPU1 Reads from Address: 759
Address: 759 State: Not in Cache
Address: 759 State: M
Address: 759 State: Not in Cache
Address: 759 State: E
CPU2 Reads from Address: 838
Address: 838 State: M
Address: 838 State: M
Address: 838 State: M
Address: 838 State: M
CPU3 Writes to Address: 58
Address: 58 State: M
Address: 58 State: Not in Cache
Address: 58 State: M
Address: 58 State: M

=====================Simulation Loop #1263=====================
CPU0 Reads from Address: 913
Address: 913 State: M
Address: 913 State: M
Address: 913 State: S
Address: 913 State: M
CPU1 Reads from Address: 451
Address: 451 State: M
Address: 451 State: M
Address: 451 State: M
Address: 451 State: E
CPU2 Writes to Address: 875
Address: 875 State: S
Address: 875 State: M
Address: 875 State: M
Address: 875 State: M
CPU3 Writes to Address: 337
Address: 337 State: Not in Cache
Address: 337 State: M
Address: 337 State: S
Address: 337 State: M

=====================Simulation Loop #1264=====================
CPU0 Reads from Address: 794
Address: 794 State: S
Address: 794 State: M
Address: 794 State: E
Address: 794 State: Not in Cache
CPU1 Reads from Address: 770
Address: 770 State: S
Address: 770 State: Not in Cache
Address: 770 State: S
Address: 770 State: M
Address: 770 State: M
CPU2 Reads from Address: 456
Address: 456 State: M
Address: 456 State: M
Address: 456 State: M
Address: 456 State: M
CPU3 Reads from Address: 82
Address: 82 State: M
Address: 82 State: Not in Cache
Address: 82 State: M
Address: 82 State: M

=====================Simulation Loop #1265=====================
CPU0 Writes to Address: 637
Address: 637 State: M
Address: 637 State: E
Address: 637 State: Not in Cache
Address: 637 State: M
CPU1 Reads from Address: 1
Address: 1 State: S
Address: 1 State: M
Address: 1 State: S
Address: 1 State: M
Address: 1 State: Not in Cache
CPU2 Writes to Address: 251
Address: 251 State: E
Address: 251 State: M
Address: 251 State: M
Address: 251 State: E
CPU3 Writes to Address: 956
Address: 956 State: Not in Cache
Address: 956 State: Not in Cache
Address: 956 State: Not in Cache
Address: 956 State: M

=====================Simulation Loop #1266=====================
CPU0 Writes to Address: 138
Address: 138 State: M
Address: 138 State: S
Address: 138 State: M
Address: 138 State: M
CPU1 Reads from Address: 270
Address: 270 State: Not in Cache
Address: 270 State: S
Address: 270 State: M
Address: 270 State: E
CPU2 Writes to Address: 233
Address: 233 State: M
Address: 233 State: Not in Cache
Address: 233 State: M
Address: 233 State: Not in Cache
CPU3 Reads from Address: 616
Address: 616 State: S
Address: 616 State: M
Address: 616 State: M
Address: 616 State: S

=====================Simulation Loop #1267=====================
CPU0 Reads from Address: 827
Address: 827 State: M
Address: 827 State: M
Address: 827 State: M
Address: 827 State: M
CPU1 Writes to Address: 44
Address: 44 State: Not in Cache
Address: 44 State: M
Address: 44 State: E
Address: 44 State: E
CPU2 Reads from Address: 148
Address: 148 State: S
Address: 148 State: Not in Cache
Address: 148 State: M
Address: 148 State: S
Address: 148 State: M
CPU3 Reads from Address: 425
Address: 425 State: S
Address: 425 State: Not in Cache
Address: 425 State: M
Address: 425 State: M
Address: 425 State: S

=====================Simulation Loop #1268=====================
CPU0 Writes to Address: 724
Address: 724 State: M
Address: 724 State: M
Address: 724 State: M
Address: 724 State: M
CPU1 Reads from Address: 102
Address: 102 State: M
Address: 102 State: M
Address: 102 State: S
Address: 102 State: M
CPU2 Reads from Address: 212
Address: 212 State: M
Address: 212 State: S
Address: 212 State: S
Address: 212 State: S
CPU3 Writes to Address: 293
Address: 293 State: M
Address: 293 State: M
Address: 293 State: M
Address: 293 State: M

=====================Simulation Loop #1269=====================
CPU0 Writes to Address: 582
Address: 582 State: M
Address: 582 State: Not in Cache
Address: 582 State: M
Address: 582 State: Not in Cache
CPU1 Writes to Address: 435
Address: 435 State: E
Address: 435 State: M
Address: 435 State: Not in Cache
Address: 435 State: M
CPU2 Reads from Address: 178
Address: 178 State: S
Address: 178 State: Not in Cache
Address: 178 State: M
Address: 178 State: S
Address: 178 State: M
CPU3 Writes to Address: 595
Address: 595 State: S
Address: 595 State: Not in Cache
Address: 595 State: Not in Cache
Address: 595 State: M

=====================Simulation Loop #1270=====================
CPU0 Reads from Address: 396
Address: 396 State: M
Address: 396 State: M
Address: 396 State: Not in Cache
Address: 396 State: S
CPU1 Reads from Address: 419
Address: 419 State: S
Address: 419 State: E
Address: 419 State: M
Address: 419 State: Not in Cache
CPU2 Reads from Address: 724
Address: 724 State: M
Address: 724 State: M
Address: 724 State: M
Address: 724 State: M
CPU3 Writes to Address: 175
Address: 175 State: Not in Cache
Address: 175 State: M
Address: 175 State: Not in Cache
Address: 175 State: M

=====================Simulation Loop #1271=====================
CPU0 Reads from Address: 248
Address: 248 State: M
Address: 248 State: Not in Cache
Address: 248 State: M
Address: 248 State: Not in Cache
CPU1 Writes to Address: 794
Address: 794 State: S
Address: 794 State: M
Address: 794 State: E
Address: 794 State: Not in Cache
CPU2 Reads from Address: 102
Address: 102 State: M
Address: 102 State: M
Address: 102 State: S
Address: 102 State: M
CPU3 Reads from Address: 1014
Address: 1014 State: M
Address: 1014 State: Not in Cache
Address: 1014 State: Not in Cache
Address: 1014 State: M

=====================Simulation Loop #1272=====================
CPU0 Reads from Address: 205
Address: 205 State: M
Address: 205 State: M
Address: 205 State: Not in Cache
Address: 205 State: M
CPU1 Reads from Address: 179
Address: 179 State: M
Address: 179 State: M
Address: 179 State: Not in Cache
Address: 179 State: M
CPU2 Reads from Address: 1018
Address: 1018 State: S
Address: 1018 State: M
Address: 1018 State: Not in Cache
Address: 1018 State: S
Address: 1018 State: Not in Cache
CPU3 Reads from Address: 288
Address: 288 State: E
Address: 288 State: M
Address: 288 State: M
Address: 288 State: M

=====================Simulation Loop #1273=====================
CPU0 Reads from Address: 37
Address: 37 State: E
Address: 37 State: Not in Cache
Address: 37 State: Not in Cache
Address: 37 State: M
CPU1 Reads from Address: 518
Address: 518 State: M
Address: 518 State: S
Address: 518 State: M
Address: 518 State: Not in Cache
CPU2 Writes to Address: 637
Address: 637 State: M
Address: 637 State: E
Address: 637 State: M
Address: 637 State: M
CPU3 Reads from Address: 534
Address: 534 State: M
Address: 534 State: M
Address: 534 State: M
Address: 534 State: M

=====================Simulation Loop #1274=====================
CPU0 Reads from Address: 477
Address: 477 State: S
Address: 477 State: M
Address: 477 State: M
Address: 477 State: M
CPU1 Writes to Address: 701
Address: 701 State: Not in Cache
Address: 701 State: M
Address: 701 State: S
Address: 701 State: M
CPU2 Reads from Address: 796
Address: 796 State: M
Address: 796 State: S
Address: 796 State: M
Address: 796 State: S
CPU3 Reads from Address: 567
Address: 567 State: S
Address: 567 State: Not in Cache
Address: 567 State: M
Address: 567 State: M

=====================Simulation Loop #1275=====================
CPU0 Writes to Address: 58
Address: 58 State: M
Address: 58 State: Not in Cache
Address: 58 State: M
Address: 58 State: M
CPU1 Reads from Address: 442
Address: 442 State: E
Address: 442 State: S
Address: 442 State: M
Address: 442 State: M
CPU2 Writes to Address: 95
Address: 95 State: E
Address: 95 State: E
Address: 95 State: M
Address: 95 State: Not in Cache
CPU3 Writes to Address: 767
Address: 767 State: M
Address: 767 State: Not in Cache
Address: 767 State: Not in Cache
Address: 767 State: M

=====================Simulation Loop #1276=====================
CPU0 Writes to Address: 511
Address: 511 State: M
Address: 511 State: E
Address: 511 State: Not in Cache
Address: 511 State: Not in Cache
CPU1 Reads from Address: 564
Address: 564 State: Not in Cache
Address: 564 State: M
Address: 564 State: Not in Cache
Address: 564 State: M
CPU2 Reads from Address: 195
Address: 195 State: S
Address: 195 State: M
Address: 195 State: M
Address: 195 State: S
Address: 195 State: M
CPU3 Writes to Address: 1011
Address: 1011 State: M
Address: 1011 State: E
Address: 1011 State: E
Address: 1011 State: M

=====================Simulation Loop #1277=====================
CPU0 Writes to Address: 375
Address: 375 State: M
Address: 375 State: Not in Cache
Address: 375 State: Not in Cache
Address: 375 State: Not in Cache
CPU1 Writes to Address: 512
Address: 512 State: Not in Cache
Address: 512 State: M
Address: 512 State: Not in Cache
Address: 512 State: M
CPU2 Reads from Address: 995
Address: 995 State: Not in Cache
Address: 995 State: Not in Cache
Address: 995 State: M
Address: 995 State: M
CPU3 Writes to Address: 170
Address: 170 State: M
Address: 170 State: S
Address: 170 State: Not in Cache
Address: 170 State: M

=====================Simulation Loop #1278=====================
CPU0 Writes to Address: 506
Address: 506 State: M
Address: 506 State: M
Address: 506 State: Not in Cache
Address: 506 State: M
CPU1 Reads from Address: 679
Address: 679 State: M
Address: 679 State: E
Address: 679 State: E
Address: 679 State: E
CPU2 Writes to Address: 863
Address: 863 State: M
Address: 863 State: Not in Cache
Address: 863 State: M
Address: 863 State: M
CPU3 Writes to Address: 282
Address: 282 State: M
Address: 282 State: M
Address: 282 State: Not in Cache
Address: 282 State: M

=====================Simulation Loop #1279=====================
CPU0 Reads from Address: 755
Address: 755 State: S
Address: 755 State: S
Address: 755 State: M
Address: 755 State: Not in Cache
Address: 755 State: M
CPU1 Reads from Address: 336
Address: 336 State: E
Address: 336 State: E
Address: 336 State: E
Address: 336 State: Not in Cache
CPU2 Writes to Address: 38
Address: 38 State: M
Address: 38 State: M
Address: 38 State: M
Address: 38 State: Not in Cache
CPU3 Reads from Address: 68
Address: 68 State: S
Address: 68 State: S
Address: 68 State: M
Address: 68 State: M
Address: 68 State: S

=====================Simulation Loop #1280=====================
CPU0 Writes to Address: 605
Address: 605 State: M
Address: 605 State: M
Address: 605 State: M
Address: 605 State: M
CPU1 Writes to Address: 620
Address: 620 State: M
Address: 620 State: M
Address: 620 State: M
Address: 620 State: M
CPU2 Reads from Address: 400
Address: 400 State: S
Address: 400 State: M
Address: 400 State: S
Address: 400 State: S
Address: 400 State: Not in Cache
CPU3 Writes to Address: 1007
Address: 1007 State: Not in Cache
Address: 1007 State: M
Address: 1007 State: S
Address: 1007 State: M

=====================Simulation Loop #1281=====================
CPU0 Writes to Address: 911
Address: 911 State: M
Address: 911 State: S
Address: 911 State: M
Address: 911 State: S
CPU1 Reads from Address: 749
Address: 749 State: M
Address: 749 State: M
Address: 749 State: M
Address: 749 State: M
CPU2 Writes to Address: 32
Address: 32 State: M
Address: 32 State: S
Address: 32 State: M
Address: 32 State: Not in Cache
CPU3 Reads from Address: 261
Address: 261 State: M
Address: 261 State: M
Address: 261 State: S
Address: 261 State: M

=====================Simulation Loop #1282=====================
CPU0 Reads from Address: 89
Address: 89 State: S
Address: 89 State: S
Address: 89 State: E
Address: 89 State: Not in Cache
Address: 89 State: M
CPU1 Writes to Address: 313
Address: 313 State: E
Address: 313 State: M
Address: 313 State: Not in Cache
Address: 313 State: E
CPU2 Reads from Address: 475
Address: 475 State: M
Address: 475 State: Not in Cache
Address: 475 State: S
Address: 475 State: S
CPU3 Writes to Address: 635
Address: 635 State: S
Address: 635 State: M
Address: 635 State: Not in Cache
Address: 635 State: M

=====================Simulation Loop #1283=====================
CPU0 Reads from Address: 211
Address: 211 State: M
Address: 211 State: M
Address: 211 State: Not in Cache
Address: 211 State: Not in Cache
CPU1 Writes to Address: 321
Address: 321 State: Not in Cache
Address: 321 State: M
Address: 321 State: E
Address: 321 State: Not in Cache
CPU2 Reads from Address: 710
Address: 710 State: Not in Cache
Address: 710 State: Not in Cache
Address: 710 State: M
Address: 710 State: E
CPU3 Writes to Address: 863
Address: 863 State: M
Address: 863 State: Not in Cache
Address: 863 State: M
Address: 863 State: M

=====================Simulation Loop #1284=====================
CPU0 Writes to Address: 322
Address: 322 State: M
Address: 322 State: M
Address: 322 State: Not in Cache
Address: 322 State: Not in Cache
CPU1 Writes to Address: 305
Address: 305 State: M
Address: 305 State: M
Address: 305 State: M
Address: 305 State: M
CPU2 Reads from Address: 800
Address: 800 State: M
Address: 800 State: M
Address: 800 State: M
Address: 800 State: S
CPU3 Reads from Address: 134
Address: 134 State: S
Address: 134 State: M
Address: 134 State: M
Address: 134 State: Not in Cache
Address: 134 State: S

=====================Simulation Loop #1285=====================
CPU0 Writes to Address: 867
Address: 867 State: M
Address: 867 State: Not in Cache
Address: 867 State: M
Address: 867 State: S
CPU1 Writes to Address: 923
Address: 923 State: Not in Cache
Address: 923 State: M
Address: 923 State: E
Address: 923 State: M
CPU2 Writes to Address: 472
Address: 472 State: Not in Cache
Address: 472 State: M
Address: 472 State: M
Address: 472 State: Not in Cache
CPU3 Writes to Address: 21
Address: 21 State: S
Address: 21 State: M
Address: 21 State: Not in Cache
Address: 21 State: M

=====================Simulation Loop #1286=====================
CPU0 Reads from Address: 248
Address: 248 State: M
Address: 248 State: Not in Cache
Address: 248 State: M
Address: 248 State: Not in Cache
CPU1 Reads from Address: 992
Address: 992 State: S
Address: 992 State: Not in Cache
Address: 992 State: S
Address: 992 State: M
Address: 992 State: M
CPU2 Writes to Address: 489
Address: 489 State: E
Address: 489 State: Not in Cache
Address: 489 State: M
Address: 489 State: Not in Cache
CPU3 Writes to Address: 517
Address: 517 State: M
Address: 517 State: S
Address: 517 State: Not in Cache
Address: 517 State: M

=====================Simulation Loop #1287=====================
CPU0 Writes to Address: 388
Address: 388 State: M
Address: 388 State: Not in Cache
Address: 388 State: Not in Cache
Address: 388 State: Not in Cache
CPU1 Reads from Address: 142
Address: 142 State: M
Address: 142 State: M
Address: 142 State: Not in Cache
Address: 142 State: Not in Cache
CPU2 Reads from Address: 870
Address: 870 State: E
Address: 870 State: Not in Cache
Address: 870 State: E
Address: 870 State: M
CPU3 Writes to Address: 106
Address: 106 State: M
Address: 106 State: M
Address: 106 State: M
Address: 106 State: M

=====================Simulation Loop #1288=====================
CPU0 Reads from Address: 518
Address: 518 State: M
Address: 518 State: S
Address: 518 State: M
Address: 518 State: Not in Cache
CPU1 Reads from Address: 458
Address: 458 State: Not in Cache
Address: 458 State: M
Address: 458 State: M
Address: 458 State: Not in Cache
CPU2 Reads from Address: 933
Address: 933 State: M
Address: 933 State: M
Address: 933 State: M
Address: 933 State: Not in Cache
CPU3 Writes to Address: 806
Address: 806 State: M
Address: 806 State: M
Address: 806 State: Not in Cache
Address: 806 State: M

=====================Simulation Loop #1289=====================
CPU0 Reads from Address: 826
Address: 826 State: M
Address: 826 State: M
Address: 826 State: S
Address: 826 State: M
CPU1 Writes to Address: 3
Address: 3 State: M
Address: 3 State: M
Address: 3 State: M
Address: 3 State: Not in Cache
CPU2 Writes to Address: 645
Address: 645 State: M
Address: 645 State: M
Address: 645 State: M
Address: 645 State: Not in Cache
CPU3 Writes to Address: 794
Address: 794 State: S
Address: 794 State: M
Address: 794 State: E
Address: 794 State: M

=====================Simulation Loop #1290=====================
CPU0 Writes to Address: 763
Address: 763 State: M
Address: 763 State: Not in Cache
Address: 763 State: Not in Cache
Address: 763 State: M
CPU1 Writes to Address: 3
Address: 3 State: M
Address: 3 State: M
Address: 3 State: M
Address: 3 State: Not in Cache
CPU2 Reads from Address: 175
Address: 175 State: S
Address: 175 State: Not in Cache
Address: 175 State: M
Address: 175 State: S
Address: 175 State: M
CPU3 Writes to Address: 464
Address: 464 State: M
Address: 464 State: Not in Cache
Address: 464 State: E
Address: 464 State: M

=====================Simulation Loop #1291=====================
CPU0 Reads from Address: 169
Address: 169 State: M
Address: 169 State: Not in Cache
Address: 169 State: M
Address: 169 State: S
CPU1 Reads from Address: 0
Address: 0 State: S
Address: 0 State: Not in Cache
Address: 0 State: S
Address: 0 State: Not in Cache
Address: 0 State: M
CPU2 Writes to Address: 819
Address: 819 State: Not in Cache
Address: 819 State: M
Address: 819 State: M
Address: 819 State: Not in Cache
CPU3 Writes to Address: 902
Address: 902 State: Not in Cache
Address: 902 State: M
Address: 902 State: Not in Cache
Address: 902 State: M

=====================Simulation Loop #1292=====================
CPU0 Reads from Address: 552
Address: 552 State: S
Address: 552 State: M
Address: 552 State: M
Address: 552 State: M
CPU1 Reads from Address: 571
Address: 571 State: S
Address: 571 State: Not in Cache
Address: 571 State: S
Address: 571 State: Not in Cache
Address: 571 State: M
CPU2 Writes to Address: 67
Address: 67 State: M
Address: 67 State: Not in Cache
Address: 67 State: M
Address: 67 State: M
CPU3 Writes to Address: 933
Address: 933 State: M
Address: 933 State: M
Address: 933 State: M
Address: 933 State: M

=====================Simulation Loop #1293=====================
CPU0 Reads from Address: 1020
Address: 1020 State: M
Address: 1020 State: Not in Cache
Address: 1020 State: M
Address: 1020 State: M
CPU1 Reads from Address: 801
Address: 801 State: Not in Cache
Address: 801 State: S
Address: 801 State: M
Address: 801 State: M
CPU2 Writes to Address: 296
Address: 296 State: Not in Cache
Address: 296 State: Not in Cache
Address: 296 State: M
Address: 296 State: Not in Cache
CPU3 Reads from Address: 777
Address: 777 State: M
Address: 777 State: E
Address: 777 State: E
Address: 777 State: S

=====================Simulation Loop #1294=====================
CPU0 Reads from Address: 166
Address: 166 State: S
Address: 166 State: S
Address: 166 State: M
Address: 166 State: Not in Cache
Address: 166 State: M
CPU1 Writes to Address: 998
Address: 998 State: E
Address: 998 State: M
Address: 998 State: Not in Cache
Address: 998 State: Not in Cache
CPU2 Writes to Address: 720
Address: 720 State: M
Address: 720 State: Not in Cache
Address: 720 State: M
Address: 720 State: E
CPU3 Reads from Address: 743
Address: 743 State: M
Address: 743 State: S
Address: 743 State: S
Address: 743 State: S

=====================Simulation Loop #1295=====================
CPU0 Writes to Address: 185
Address: 185 State: M
Address: 185 State: M
Address: 185 State: M
Address: 185 State: Not in Cache
CPU1 Writes to Address: 941
Address: 941 State: Not in Cache
Address: 941 State: M
Address: 941 State: M
Address: 941 State: Not in Cache
CPU2 Writes to Address: 45
Address: 45 State: E
Address: 45 State: E
Address: 45 State: M
Address: 45 State: M
CPU3 Writes to Address: 62
Address: 62 State: M
Address: 62 State: M
Address: 62 State: Not in Cache
Address: 62 State: M

=====================Simulation Loop #1296=====================
CPU0 Reads from Address: 426
Address: 426 State: S
Address: 426 State: S
Address: 426 State: M
Address: 426 State: M
Address: 426 State: Not in Cache
CPU1 Writes to Address: 23
Address: 23 State: M
Address: 23 State: M
Address: 23 State: M
Address: 23 State: M
CPU2 Writes to Address: 683
Address: 683 State: S
Address: 683 State: S
Address: 683 State: M
Address: 683 State: M
CPU3 Writes to Address: 159
Address: 159 State: M
Address: 159 State: S
Address: 159 State: M
Address: 159 State: M

=====================Simulation Loop #1297=====================
CPU0 Writes to Address: 504
Address: 504 State: M
Address: 504 State: Not in Cache
Address: 504 State: S
Address: 504 State: S
CPU1 Reads from Address: 313
Address: 313 State: E
Address: 313 State: M
Address: 313 State: Not in Cache
Address: 313 State: E
CPU2 Writes to Address: 382
Address: 382 State: E
Address: 382 State: M
Address: 382 State: M
Address: 382 State: Not in Cache
CPU3 Reads from Address: 448
Address: 448 State: E
Address: 448 State: Not in Cache
Address: 448 State: Not in Cache
Address: 448 State: E
Address: 448 State: E

=====================Simulation Loop #1298=====================
CPU0 Writes to Address: 516
Address: 516 State: M
Address: 516 State: E
Address: 516 State: Not in Cache
Address: 516 State: E
CPU1 Reads from Address: 761
Address: 761 State: M
Address: 761 State: S
Address: 761 State: M
Address: 761 State: Not in Cache
CPU2 Reads from Address: 622
Address: 622 State: E
Address: 622 State: E
Address: 622 State: Not in Cache
Address: 622 State: E
Address: 622 State: Not in Cache
CPU3 Reads from Address: 270
Address: 270 State: Not in Cache
Address: 270 State: S
Address: 270 State: M
Address: 270 State: E

=====================Simulation Loop #1299=====================
CPU0 Writes to Address: 729
Address: 729 State: M
Address: 729 State: E
Address: 729 State: M
Address: 729 State: M
CPU1 Writes to Address: 769
Address: 769 State: Not in Cache
Address: 769 State: M
Address: 769 State: M
Address: 769 State: M
CPU2 Writes to Address: 270
Address: 270 State: Not in Cache
Address: 270 State: S
Address: 270 State: M
Address: 270 State: E
CPU3 Writes to Address: 807
Address: 807 State: M
Address: 807 State: Not in Cache
Address: 807 State: Not in Cache
Address: 807 State: M

=====================Simulation Loop #1300=====================
CPU0 Reads from Address: 903
Address: 903 State: E
Address: 903 State: Not in Cache
Address: 903 State: E
Address: 903 State: Not in Cache
CPU1 Reads from Address: 627
Address: 627 State: M
Address: 627 State: M
Address: 627 State: Not in Cache
Address: 627 State: M
CPU2 Reads from Address: 911
Address: 911 State: M
Address: 911 State: S
Address: 911 State: M
Address: 911 State: S
CPU3 Writes to Address: 728
Address: 728 State: M
Address: 728 State: S
Address: 728 State: Not in Cache
Address: 728 State: M

=====================Simulation Loop #1301=====================
CPU0 Reads from Address: 879
Address: 879 State: S
Address: 879 State: S
Address: 879 State: M
Address: 879 State: S
Address: 879 State: M
CPU1 Reads from Address: 636
Address: 636 State: S
Address: 636 State: M
Address: 636 State: M
Address: 636 State: M
CPU2 Writes to Address: 776
Address: 776 State: M
Address: 776 State: S
Address: 776 State: M
Address: 776 State: Not in Cache
CPU3 Writes to Address: 442
Address: 442 State: E
Address: 442 State: S
Address: 442 State: M
Address: 442 State: M

=====================Simulation Loop #1302=====================
CPU0 Reads from Address: 632
Address: 632 State: S
Address: 632 State: M
Address: 632 State: Not in Cache
Address: 632 State: M
CPU1 Reads from Address: 18
Address: 18 State: Not in Cache
Address: 18 State: M
Address: 18 State: Not in Cache
Address: 18 State: Not in Cache
CPU2 Writes to Address: 367
Address: 367 State: Not in Cache
Address: 367 State: Not in Cache
Address: 367 State: M
Address: 367 State: Not in Cache
CPU3 Reads from Address: 841
Address: 841 State: S
Address: 841 State: M
Address: 841 State: S
Address: 841 State: M
Address: 841 State: S

=====================Simulation Loop #1303=====================
CPU0 Writes to Address: 332
Address: 332 State: M
Address: 332 State: Not in Cache
Address: 332 State: Not in Cache
Address: 332 State: E
CPU1 Writes to Address: 935
Address: 935 State: M
Address: 935 State: M
Address: 935 State: M
Address: 935 State: M
CPU2 Reads from Address: 662
Address: 662 State: S
Address: 662 State: M
Address: 662 State: S
Address: 662 State: S
Address: 662 State: M
CPU3 Reads from Address: 965
Address: 965 State: S
Address: 965 State: S
Address: 965 State: Not in Cache
Address: 965 State: M
Address: 965 State: S

=====================Simulation Loop #1304=====================
CPU0 Reads from Address: 843
Address: 843 State: S
Address: 843 State: M
Address: 843 State: M
Address: 843 State: M
CPU1 Writes to Address: 979
Address: 979 State: S
Address: 979 State: M
Address: 979 State: M
Address: 979 State: M
CPU2 Writes to Address: 509
Address: 509 State: M
Address: 509 State: S
Address: 509 State: M
Address: 509 State: M
CPU3 Reads from Address: 960
Address: 960 State: M
Address: 960 State: Not in Cache
Address: 960 State: M
Address: 960 State: M

=====================Simulation Loop #1305=====================
CPU0 Writes to Address: 598
Address: 598 State: M
Address: 598 State: Not in Cache
Address: 598 State: E
Address: 598 State: Not in Cache
CPU1 Reads from Address: 829
Address: 829 State: Not in Cache
Address: 829 State: M
Address: 829 State: Not in Cache
Address: 829 State: Not in Cache
CPU2 Reads from Address: 53
Address: 53 State: S
Address: 53 State: Not in Cache
Address: 53 State: S
Address: 53 State: S
Address: 53 State: M
CPU3 Writes to Address: 836
Address: 836 State: M
Address: 836 State: Not in Cache
Address: 836 State: M
Address: 836 State: M

=====================Simulation Loop #1306=====================
CPU0 Reads from Address: 865
Address: 865 State: M
Address: 865 State: M
Address: 865 State: M
Address: 865 State: M
CPU1 Reads from Address: 764
Address: 764 State: M
Address: 764 State: S
Address: 764 State: M
Address: 764 State: M
CPU2 Reads from Address: 803
Address: 803 State: S
Address: 803 State: Not in Cache
Address: 803 State: M
Address: 803 State: S
Address: 803 State: Not in Cache
CPU3 Writes to Address: 687
Address: 687 State: Not in Cache
Address: 687 State: M
Address: 687 State: S
Address: 687 State: M

=====================Simulation Loop #1307=====================
CPU0 Reads from Address: 162
Address: 162 State: M
Address: 162 State: M
Address: 162 State: M
Address: 162 State: Not in Cache
CPU1 Writes to Address: 521
Address: 521 State: Not in Cache
Address: 521 State: M
Address: 521 State: Not in Cache
Address: 521 State: Not in Cache
CPU2 Writes to Address: 523
Address: 523 State: M
Address: 523 State: M
Address: 523 State: M
Address: 523 State: M
CPU3 Writes to Address: 49
Address: 49 State: E
Address: 49 State: Not in Cache
Address: 49 State: E
Address: 49 State: M

=====================Simulation Loop #1308=====================
CPU0 Writes to Address: 748
Address: 748 State: M
Address: 748 State: Not in Cache
Address: 748 State: Not in Cache
Address: 748 State: M
CPU1 Reads from Address: 461
Address: 461 State: M
Address: 461 State: M
Address: 461 State: M
Address: 461 State: Not in Cache
CPU2 Reads from Address: 938
Address: 938 State: M
Address: 938 State: M
Address: 938 State: S
Address: 938 State: S
CPU3 Writes to Address: 1012
Address: 1012 State: S
Address: 1012 State: M
Address: 1012 State: M
Address: 1012 State: M

=====================Simulation Loop #1309=====================
CPU0 Writes to Address: 293
Address: 293 State: M
Address: 293 State: M
Address: 293 State: M
Address: 293 State: M
CPU1 Reads from Address: 583
Address: 583 State: Not in Cache
Address: 583 State: M
Address: 583 State: M
Address: 583 State: Not in Cache
CPU2 Writes to Address: 276
Address: 276 State: Not in Cache
Address: 276 State: M
Address: 276 State: M
Address: 276 State: Not in Cache
CPU3 Writes to Address: 5
Address: 5 State: Not in Cache
Address: 5 State: Not in Cache
Address: 5 State: M
Address: 5 State: M

=====================Simulation Loop #1310=====================
CPU0 Writes to Address: 811
Address: 811 State: M
Address: 811 State: Not in Cache
Address: 811 State: M
Address: 811 State: Not in Cache
CPU1 Writes to Address: 1015
Address: 1015 State: M
Address: 1015 State: M
Address: 1015 State: Not in Cache
Address: 1015 State: E
CPU2 Reads from Address: 434
Address: 434 State: E
Address: 434 State: Not in Cache
Address: 434 State: E
Address: 434 State: M
CPU3 Writes to Address: 423
Address: 423 State: M
Address: 423 State: M
Address: 423 State: Not in Cache
Address: 423 State: M

=====================Simulation Loop #1311=====================
CPU0 Writes to Address: 895
Address: 895 State: M
Address: 895 State: M
Address: 895 State: Not in Cache
Address: 895 State: E
CPU1 Writes to Address: 463
Address: 463 State: S
Address: 463 State: M
Address: 463 State: S
Address: 463 State: M
CPU2 Reads from Address: 93
Address: 93 State: M
Address: 93 State: S
Address: 93 State: M
Address: 93 State: S
CPU3 Reads from Address: 628
Address: 628 State: S
Address: 628 State: M
Address: 628 State: E
Address: 628 State: Not in Cache
Address: 628 State: S

=====================Simulation Loop #1312=====================
CPU0 Writes to Address: 1001
Address: 1001 State: M
Address: 1001 State: S
Address: 1001 State: Not in Cache
Address: 1001 State: M
CPU1 Writes to Address: 695
Address: 695 State: M
Address: 695 State: M
Address: 695 State: M
Address: 695 State: S
CPU2 Writes to Address: 672
Address: 672 State: M
Address: 672 State: S
Address: 672 State: M
Address: 672 State: Not in Cache
CPU3 Writes to Address: 504
Address: 504 State: M
Address: 504 State: Not in Cache
Address: 504 State: S
Address: 504 State: M

=====================Simulation Loop #1313=====================
CPU0 Reads from Address: 1022
Address: 1022 State: M
Address: 1022 State: Not in Cache
Address: 1022 State: Not in Cache
Address: 1022 State: E
CPU1 Reads from Address: 230
Address: 230 State: Not in Cache
Address: 230 State: M
Address: 230 State: Not in Cache
Address: 230 State: M
CPU2 Reads from Address: 1012
Address: 1012 State: S
Address: 1012 State: M
Address: 1012 State: M
Address: 1012 State: M
CPU3 Writes to Address: 139
Address: 139 State: Not in Cache
Address: 139 State: M
Address: 139 State: Not in Cache
Address: 139 State: M

=====================Simulation Loop #1314=====================
CPU0 Reads from Address: 422
Address: 422 State: S
Address: 422 State: S
Address: 422 State: Not in Cache
Address: 422 State: Not in Cache
Address: 422 State: M
CPU1 Writes to Address: 617
Address: 617 State: M
Address: 617 State: M
Address: 617 State: M
Address: 617 State: S
CPU2 Writes to Address: 387
Address: 387 State: M
Address: 387 State: M
Address: 387 State: M
Address: 387 State: M
CPU3 Writes to Address: 919
Address: 919 State: Not in Cache
Address: 919 State: Not in Cache
Address: 919 State: M
Address: 919 State: M

=====================Simulation Loop #1315=====================
CPU0 Writes to Address: 686
Address: 686 State: M
Address: 686 State: M
Address: 686 State: M
Address: 686 State: M
CPU1 Reads from Address: 210
Address: 210 State: Not in Cache
Address: 210 State: M
Address: 210 State: Not in Cache
Address: 210 State: S
CPU2 Reads from Address: 566
Address: 566 State: S
Address: 566 State: E
Address: 566 State: M
Address: 566 State: M
CPU3 Writes to Address: 453
Address: 453 State: M
Address: 453 State: M
Address: 453 State: M
Address: 453 State: M

=====================Simulation Loop #1316=====================
CPU0 Writes to Address: 332
Address: 332 State: M
Address: 332 State: Not in Cache
Address: 332 State: Not in Cache
Address: 332 State: E
CPU1 Reads from Address: 119
Address: 119 State: M
Address: 119 State: M
Address: 119 State: S
Address: 119 State: S
CPU2 Reads from Address: 824
Address: 824 State: S
Address: 824 State: M
Address: 824 State: M
Address: 824 State: M
CPU3 Writes to Address: 694
Address: 694 State: Not in Cache
Address: 694 State: M
Address: 694 State: M
Address: 694 State: M

=====================Simulation Loop #1317=====================
CPU0 Reads from Address: 312
Address: 312 State: S
Address: 312 State: S
Address: 312 State: M
Address: 312 State: M
Address: 312 State: M
CPU1 Writes to Address: 979
Address: 979 State: S
Address: 979 State: M
Address: 979 State: M
Address: 979 State: M
CPU2 Writes to Address: 651
Address: 651 State: M
Address: 651 State: M
Address: 651 State: M
Address: 651 State: M
CPU3 Writes to Address: 140
Address: 140 State: M
Address: 140 State: Not in Cache
Address: 140 State: Not in Cache
Address: 140 State: M

=====================Simulation Loop #1318=====================
CPU0 Writes to Address: 461
Address: 461 State: M
Address: 461 State: M
Address: 461 State: M
Address: 461 State: Not in Cache
CPU1 Reads from Address: 1
Address: 1 State: M
Address: 1 State: S
Address: 1 State: M
Address: 1 State: Not in Cache
CPU2 Reads from Address: 207
Address: 207 State: M
Address: 207 State: M
Address: 207 State: M
Address: 207 State: Not in Cache
CPU3 Writes to Address: 950
Address: 950 State: Not in Cache
Address: 950 State: Not in Cache
Address: 950 State: M
Address: 950 State: M

=====================Simulation Loop #1319=====================
CPU0 Writes to Address: 645
Address: 645 State: M
Address: 645 State: M
Address: 645 State: M
Address: 645 State: Not in Cache
CPU1 Writes to Address: 409
Address: 409 State: Not in Cache
Address: 409 State: M
Address: 409 State: M
Address: 409 State: S
CPU2 Reads from Address: 871
Address: 871 State: M
Address: 871 State: Not in Cache
Address: 871 State: E
Address: 871 State: Not in Cache
CPU3 Writes to Address: 983
Address: 983 State: M
Address: 983 State: M
Address: 983 State: S
Address: 983 State: M

=====================Simulation Loop #1320=====================
CPU0 Writes to Address: 417
Address: 417 State: M
Address: 417 State: M
Address: 417 State: Not in Cache
Address: 417 State: E
CPU1 Writes to Address: 869
Address: 869 State: S
Address: 869 State: M
Address: 869 State: M
Address: 869 State: Not in Cache
CPU2 Writes to Address: 795
Address: 795 State: Not in Cache
Address: 795 State: Not in Cache
Address: 795 State: M
Address: 795 State: M
CPU3 Reads from Address: 194
Address: 194 State: E
Address: 194 State: M
Address: 194 State: E
Address: 194 State: M

=====================Simulation Loop #1321=====================
CPU0 Writes to Address: 320
Address: 320 State: M
Address: 320 State: M
Address: 320 State: M
Address: 320 State: M
CPU1 Writes to Address: 136
Address: 136 State: Not in Cache
Address: 136 State: M
Address: 136 State: M
Address: 136 State: Not in Cache
CPU2 Reads from Address: 807
Address: 807 State: S
Address: 807 State: M
Address: 807 State: Not in Cache
Address: 807 State: S
Address: 807 State: M
CPU3 Reads from Address: 705
Address: 705 State: S
Address: 705 State: M
Address: 705 State: M
Address: 705 State: Not in Cache
Address: 705 State: S

=====================Simulation Loop #1322=====================
CPU0 Reads from Address: 449
Address: 449 State: M
Address: 449 State: M
Address: 449 State: E
Address: 449 State: E
CPU1 Reads from Address: 425
Address: 425 State: Not in Cache
Address: 425 State: M
Address: 425 State: M
Address: 425 State: S
CPU2 Reads from Address: 529
Address: 529 State: S
Address: 529 State: Not in Cache
Address: 529 State: M
Address: 529 State: M
CPU3 Reads from Address: 423
Address: 423 State: M
Address: 423 State: M
Address: 423 State: Not in Cache
Address: 423 State: M

=====================Simulation Loop #1323=====================
CPU0 Writes to Address: 317
Address: 317 State: M
Address: 317 State: E
Address: 317 State: E
Address: 317 State: S
CPU1 Writes to Address: 778
Address: 778 State: Not in Cache
Address: 778 State: M
Address: 778 State: M
Address: 778 State: E
CPU2 Reads from Address: 211
Address: 211 State: S
Address: 211 State: M
Address: 211 State: M
Address: 211 State: S
Address: 211 State: Not in Cache
CPU3 Writes to Address: 995
Address: 995 State: Not in Cache
Address: 995 State: Not in Cache
Address: 995 State: M
Address: 995 State: M

=====================Simulation Loop #1324=====================
CPU0 Writes to Address: 179
Address: 179 State: M
Address: 179 State: M
Address: 179 State: Not in Cache
Address: 179 State: M
CPU1 Reads from Address: 634
Address: 634 State: S
Address: 634 State: M
Address: 634 State: S
Address: 634 State: Not in Cache
Address: 634 State: E
CPU2 Reads from Address: 1007
Address: 1007 State: Not in Cache
Address: 1007 State: M
Address: 1007 State: S
Address: 1007 State: M
CPU3 Reads from Address: 586
Address: 586 State: E
Address: 586 State: M
Address: 586 State: E
Address: 586 State: M

=====================Simulation Loop #1325=====================
CPU0 Reads from Address: 351
Address: 351 State: E
Address: 351 State: E
Address: 351 State: E
Address: 351 State: Not in Cache
Address: 351 State: Not in Cache
CPU1 Reads from Address: 953
Address: 953 State: Not in Cache
Address: 953 State: M
Address: 953 State: M
Address: 953 State: M
CPU2 Reads from Address: 483
Address: 483 State: E
Address: 483 State: E
Address: 483 State: M
Address: 483 State: Not in Cache
CPU3 Reads from Address: 427
Address: 427 State: M
Address: 427 State: M
Address: 427 State: M
Address: 427 State: E

=====================Simulation Loop #1326=====================
CPU0 Writes to Address: 786
Address: 786 State: M
Address: 786 State: M
Address: 786 State: Not in Cache
Address: 786 State: M
CPU1 Writes to Address: 745
Address: 745 State: E
Address: 745 State: M
Address: 745 State: Not in Cache
Address: 745 State: E
CPU2 Reads from Address: 229
Address: 229 State: S
Address: 229 State: M
Address: 229 State: M
Address: 229 State: S
CPU3 Reads from Address: 908
Address: 908 State: M
Address: 908 State: S
Address: 908 State: S
Address: 908 State: S

=====================Simulation Loop #1327=====================
CPU0 Reads from Address: 119
Address: 119 State: M
Address: 119 State: M
Address: 119 State: S
Address: 119 State: S
CPU1 Reads from Address: 782
Address: 782 State: S
Address: 782 State: M
Address: 782 State: S
Address: 782 State: Not in Cache
Address: 782 State: E
CPU2 Reads from Address: 808
Address: 808 State: Not in Cache
Address: 808 State: M
Address: 808 State: S
Address: 808 State: Not in Cache
CPU3 Reads from Address: 613
Address: 613 State: S
Address: 613 State: M
Address: 613 State: S
Address: 613 State: S

=====================Simulation Loop #1328=====================
CPU0 Reads from Address: 42
Address: 42 State: M
Address: 42 State: E
Address: 42 State: Not in Cache
Address: 42 State: E
CPU1 Writes to Address: 916
Address: 916 State: Not in Cache
Address: 916 State: M
Address: 916 State: M
Address: 916 State: Not in Cache
CPU2 Reads from Address: 356
Address: 356 State: S
Address: 356 State: M
Address: 356 State: S
Address: 356 State: S
Address: 356 State: Not in Cache
CPU3 Writes to Address: 730
Address: 730 State: M
Address: 730 State: M
Address: 730 State: S
Address: 730 State: M

=====================Simulation Loop #1329=====================
CPU0 Writes to Address: 128
Address: 128 State: M
Address: 128 State: E
Address: 128 State: S
Address: 128 State: Not in Cache
CPU1 Reads from Address: 379
Address: 379 State: M
Address: 379 State: S
Address: 379 State: Not in Cache
Address: 379 State: M
CPU2 Writes to Address: 142
Address: 142 State: M
Address: 142 State: M
Address: 142 State: M
Address: 142 State: Not in Cache
CPU3 Writes to Address: 890
Address: 890 State: Not in Cache
Address: 890 State: Not in Cache
Address: 890 State: M
Address: 890 State: M

=====================Simulation Loop #1330=====================
CPU0 Writes to Address: 999
Address: 999 State: M
Address: 999 State: E
Address: 999 State: Not in Cache
Address: 999 State: Not in Cache
CPU1 Writes to Address: 998
Address: 998 State: E
Address: 998 State: M
Address: 998 State: Not in Cache
Address: 998 State: Not in Cache
CPU2 Reads from Address: 287
Address: 287 State: S
Address: 287 State: M
Address: 287 State: S
Address: 287 State: M
CPU3 Reads from Address: 207
Address: 207 State: S
Address: 207 State: M
Address: 207 State: M
Address: 207 State: M
Address: 207 State: S

=====================Simulation Loop #1331=====================
CPU0 Writes to Address: 513
Address: 513 State: M
Address: 513 State: M
Address: 513 State: Not in Cache
Address: 513 State: Not in Cache
CPU1 Writes to Address: 391
Address: 391 State: Not in Cache
Address: 391 State: M
Address: 391 State: Not in Cache
Address: 391 State: Not in Cache
CPU2 Writes to Address: 837
Address: 837 State: M
Address: 837 State: Not in Cache
Address: 837 State: M
Address: 837 State: Not in Cache
CPU3 Writes to Address: 1006
Address: 1006 State: M
Address: 1006 State: Not in Cache
Address: 1006 State: Not in Cache
Address: 1006 State: M

=====================Simulation Loop #1332=====================
CPU0 Reads from Address: 508
Address: 508 State: M
Address: 508 State: Not in Cache
Address: 508 State: Not in Cache
Address: 508 State: S
CPU1 Writes to Address: 350
Address: 350 State: E
Address: 350 State: M
Address: 350 State: M
Address: 350 State: Not in Cache
CPU2 Writes to Address: 94
Address: 94 State: M
Address: 94 State: M
Address: 94 State: M
Address: 94 State: M
CPU3 Reads from Address: 93
Address: 93 State: M
Address: 93 State: S
Address: 93 State: M
Address: 93 State: S

=====================Simulation Loop #1333=====================
CPU0 Writes to Address: 274
Address: 274 State: M
Address: 274 State: M
Address: 274 State: M
Address: 274 State: M
CPU1 Reads from Address: 98
Address: 98 State: S
Address: 98 State: M
Address: 98 State: Not in Cache
Address: 98 State: Not in Cache
CPU2 Writes to Address: 1014
Address: 1014 State: M
Address: 1014 State: Not in Cache
Address: 1014 State: M
Address: 1014 State: M
CPU3 Reads from Address: 738
Address: 738 State: M
Address: 738 State: Not in Cache
Address: 738 State: S
Address: 738 State: S

=====================Simulation Loop #1334=====================
CPU0 Writes to Address: 15
Address: 15 State: M
Address: 15 State: S
Address: 15 State: M
Address: 15 State: Not in Cache
CPU1 Writes to Address: 97
Address: 97 State: M
Address: 97 State: M
Address: 97 State: E
Address: 97 State: E
CPU2 Reads from Address: 868
Address: 868 State: S
Address: 868 State: S
Address: 868 State: E
Address: 868 State: S
Address: 868 State: M
CPU3 Writes to Address: 401
Address: 401 State: M
Address: 401 State: Not in Cache
Address: 401 State: M
Address: 401 State: M

=====================Simulation Loop #1335=====================
CPU0 Writes to Address: 501
Address: 501 State: M
Address: 501 State: E
Address: 501 State: Not in Cache
Address: 501 State: Not in Cache
CPU1 Writes to Address: 952
Address: 952 State: S
Address: 952 State: M
Address: 952 State: M
Address: 952 State: M
CPU2 Reads from Address: 320
Address: 320 State: M
Address: 320 State: M
Address: 320 State: M
Address: 320 State: M
CPU3 Writes to Address: 695
Address: 695 State: M
Address: 695 State: M
Address: 695 State: M
Address: 695 State: M

=====================Simulation Loop #1336=====================
CPU0 Writes to Address: 945
Address: 945 State: M
Address: 945 State: M
Address: 945 State: M
Address: 945 State: M
CPU1 Reads from Address: 402
Address: 402 State: E
Address: 402 State: E
Address: 402 State: E
Address: 402 State: M
CPU2 Reads from Address: 821
Address: 821 State: Not in Cache
Address: 821 State: Not in Cache
Address: 821 State: E
Address: 821 State: M
CPU3 Writes to Address: 281
Address: 281 State: E
Address: 281 State: M
Address: 281 State: M
Address: 281 State: M

=====================Simulation Loop #1337=====================
CPU0 Reads from Address: 186
Address: 186 State: M
Address: 186 State: Not in Cache
Address: 186 State: E
Address: 186 State: M
CPU1 Writes to Address: 678
Address: 678 State: S
Address: 678 State: M
Address: 678 State: M
Address: 678 State: E
CPU2 Reads from Address: 600
Address: 600 State: S
Address: 600 State: M
Address: 600 State: E
Address: 600 State: S
Address: 600 State: E
CPU3 Writes to Address: 951
Address: 951 State: E
Address: 951 State: M
Address: 951 State: Not in Cache
Address: 951 State: M

=====================Simulation Loop #1338=====================
CPU0 Reads from Address: 680
Address: 680 State: E
Address: 680 State: E
Address: 680 State: S
Address: 680 State: M
CPU1 Writes to Address: 76
Address: 76 State: E
Address: 76 State: M
Address: 76 State: M
Address: 76 State: M
CPU2 Reads from Address: 370
Address: 370 State: Not in Cache
Address: 370 State: E
Address: 370 State: E
Address: 370 State: E
CPU3 Writes to Address: 27
Address: 27 State: Not in Cache
Address: 27 State: M
Address: 27 State: M
Address: 27 State: M

=====================Simulation Loop #1339=====================
CPU0 Writes to Address: 462
Address: 462 State: M
Address: 462 State: E
Address: 462 State: Not in Cache
Address: 462 State: E
CPU1 Reads from Address: 464
Address: 464 State: S
Address: 464 State: M
Address: 464 State: S
Address: 464 State: E
Address: 464 State: M
CPU2 Reads from Address: 15
Address: 15 State: M
Address: 15 State: S
Address: 15 State: M
Address: 15 State: Not in Cache
CPU3 Writes to Address: 647
Address: 647 State: M
Address: 647 State: M
Address: 647 State: S
Address: 647 State: M

=====================Simulation Loop #1340=====================
CPU0 Reads from Address: 662
Address: 662 State: M
Address: 662 State: S
Address: 662 State: S
Address: 662 State: M
CPU1 Writes to Address: 155
Address: 155 State: M
Address: 155 State: M
Address: 155 State: S
Address: 155 State: M
CPU2 Reads from Address: 242
Address: 242 State: E
Address: 242 State: S
Address: 242 State: M
Address: 242 State: M
CPU3 Writes to Address: 174
Address: 174 State: Not in Cache
Address: 174 State: M
Address: 174 State: Not in Cache
Address: 174 State: M

=====================Simulation Loop #1341=====================
CPU0 Reads from Address: 49
Address: 49 State: E
Address: 49 State: Not in Cache
Address: 49 State: E
Address: 49 State: M
CPU1 Writes to Address: 881
Address: 881 State: S
Address: 881 State: M
Address: 881 State: M
Address: 881 State: M
CPU2 Reads from Address: 338
Address: 338 State: Not in Cache
Address: 338 State: Not in Cache
Address: 338 State: E
Address: 338 State: E
CPU3 Reads from Address: 481
Address: 481 State: S
Address: 481 State: M
Address: 481 State: Not in Cache
Address: 481 State: Not in Cache
Address: 481 State: S

=====================Simulation Loop #1342=====================
CPU0 Writes to Address: 385
Address: 385 State: M
Address: 385 State: M
Address: 385 State: M
Address: 385 State: M
CPU1 Reads from Address: 917
Address: 917 State: E
Address: 917 State: M
Address: 917 State: M
Address: 917 State: Not in Cache
CPU2 Writes to Address: 430
Address: 430 State: Not in Cache
Address: 430 State: M
Address: 430 State: M
Address: 430 State: Not in Cache
CPU3 Writes to Address: 450
Address: 450 State: E
Address: 450 State: M
Address: 450 State: M
Address: 450 State: M

=====================Simulation Loop #1343=====================
CPU0 Reads from Address: 905
Address: 905 State: S
Address: 905 State: S
Address: 905 State: E
Address: 905 State: M
Address: 905 State: Not in Cache
CPU1 Reads from Address: 68
Address: 68 State: S
Address: 68 State: M
Address: 68 State: M
Address: 68 State: S
CPU2 Reads from Address: 681
Address: 681 State: M
Address: 681 State: S
Address: 681 State: S
Address: 681 State: M
CPU3 Reads from Address: 619
Address: 619 State: Not in Cache
Address: 619 State: M
Address: 619 State: Not in Cache
Address: 619 State: M

=====================Simulation Loop #1344=====================
CPU0 Reads from Address: 284
Address: 284 State: S
Address: 284 State: M
Address: 284 State: S
Address: 284 State: M
CPU1 Writes to Address: 497
Address: 497 State: M
Address: 497 State: M
Address: 497 State: Not in Cache
Address: 497 State: M
CPU2 Reads from Address: 515
Address: 515 State: S
Address: 515 State: Not in Cache
Address: 515 State: M
Address: 515 State: S
Address: 515 State: M
CPU3 Reads from Address: 524
Address: 524 State: M
Address: 524 State: Not in Cache
Address: 524 State: Not in Cache
Address: 524 State: M

=====================Simulation Loop #1345=====================
CPU0 Reads from Address: 179
Address: 179 State: M
Address: 179 State: M
Address: 179 State: Not in Cache
Address: 179 State: M
CPU1 Writes to Address: 79
Address: 79 State: S
Address: 79 State: M
Address: 79 State: Not in Cache
Address: 79 State: M
CPU2 Reads from Address: 153
Address: 153 State: S
Address: 153 State: Not in Cache
Address: 153 State: M
Address: 153 State: S
Address: 153 State: Not in Cache
CPU3 Reads from Address: 56
Address: 56 State: S
Address: 56 State: Not in Cache
Address: 56 State: M
Address: 56 State: M

=====================Simulation Loop #1346=====================
CPU0 Writes to Address: 889
Address: 889 State: M
Address: 889 State: M
Address: 889 State: M
Address: 889 State: M
CPU1 Reads from Address: 974
Address: 974 State: S
Address: 974 State: S
Address: 974 State: M
Address: 974 State: M
CPU2 Reads from Address: 340
Address: 340 State: E
Address: 340 State: S
Address: 340 State: M
Address: 340 State: E
CPU3 Reads from Address: 472
Address: 472 State: S
Address: 472 State: Not in Cache
Address: 472 State: M
Address: 472 State: M
Address: 472 State: S

=====================Simulation Loop #1347=====================
CPU0 Writes to Address: 811
Address: 811 State: M
Address: 811 State: Not in Cache
Address: 811 State: M
Address: 811 State: Not in Cache
CPU1 Reads from Address: 348
Address: 348 State: S
Address: 348 State: M
Address: 348 State: S
Address: 348 State: M
Address: 348 State: M
CPU2 Writes to Address: 756
Address: 756 State: M
Address: 756 State: Not in Cache
Address: 756 State: M
Address: 756 State: Not in Cache
CPU3 Writes to Address: 648
Address: 648 State: E
Address: 648 State: Not in Cache
Address: 648 State: M
Address: 648 State: M

=====================Simulation Loop #1348=====================
CPU0 Reads from Address: 179
Address: 179 State: M
Address: 179 State: M
Address: 179 State: Not in Cache
Address: 179 State: M
CPU1 Reads from Address: 616
Address: 616 State: S
Address: 616 State: M
Address: 616 State: M
Address: 616 State: S
CPU2 Reads from Address: 85
Address: 85 State: S
Address: 85 State: Not in Cache
Address: 85 State: Not in Cache
Address: 85 State: S
Address: 85 State: M
CPU3 Writes to Address: 682
Address: 682 State: M
Address: 682 State: M
Address: 682 State: M
Address: 682 State: M

=====================Simulation Loop #1349=====================
CPU0 Reads from Address: 217
Address: 217 State: E
Address: 217 State: M
Address: 217 State: Not in Cache
Address: 217 State: S
CPU1 Reads from Address: 52
Address: 52 State: Not in Cache
Address: 52 State: S
Address: 52 State: M
Address: 52 State: M
CPU2 Writes to Address: 668
Address: 668 State: Not in Cache
Address: 668 State: S
Address: 668 State: M
Address: 668 State: E
CPU3 Writes to Address: 403
Address: 403 State: M
Address: 403 State: Not in Cache
Address: 403 State: S
Address: 403 State: M

=====================Simulation Loop #1350=====================
CPU0 Reads from Address: 174
Address: 174 State: S
Address: 174 State: S
Address: 174 State: M
Address: 174 State: Not in Cache
Address: 174 State: M
CPU1 Reads from Address: 410
Address: 410 State: M
Address: 410 State: M
Address: 410 State: M
Address: 410 State: M
CPU2 Reads from Address: 539
Address: 539 State: E
Address: 539 State: M
Address: 539 State: E
Address: 539 State: Not in Cache
CPU3 Reads from Address: 442
Address: 442 State: E
Address: 442 State: S
Address: 442 State: M
Address: 442 State: M

=====================Simulation Loop #1351=====================
CPU0 Writes to Address: 187
Address: 187 State: M
Address: 187 State: S
Address: 187 State: M
Address: 187 State: Not in Cache
CPU1 Reads from Address: 456
Address: 456 State: M
Address: 456 State: M
Address: 456 State: M
Address: 456 State: M
CPU2 Reads from Address: 843
Address: 843 State: S
Address: 843 State: M
Address: 843 State: M
Address: 843 State: M
CPU3 Reads from Address: 610
Address: 610 State: S
Address: 610 State: M
Address: 610 State: Not in Cache
Address: 610 State: E
Address: 610 State: S

=====================Simulation Loop #1352=====================
CPU0 Reads from Address: 254
Address: 254 State: S
Address: 254 State: S
Address: 254 State: Not in Cache
Address: 254 State: Not in Cache
Address: 254 State: M
CPU1 Writes to Address: 291
Address: 291 State: M
Address: 291 State: M
Address: 291 State: M
Address: 291 State: M
CPU2 Writes to Address: 220
Address: 220 State: Not in Cache
Address: 220 State: M
Address: 220 State: M
Address: 220 State: S
CPU3 Reads from Address: 222
Address: 222 State: Not in Cache
Address: 222 State: M
Address: 222 State: M
Address: 222 State: M

=====================Simulation Loop #1353=====================
CPU0 Reads from Address: 375
Address: 375 State: M
Address: 375 State: Not in Cache
Address: 375 State: Not in Cache
Address: 375 State: Not in Cache
CPU1 Writes to Address: 832
Address: 832 State: M
Address: 832 State: M
Address: 832 State: Not in Cache
Address: 832 State: S
CPU2 Reads from Address: 626
Address: 626 State: M
Address: 626 State: M
Address: 626 State: S
Address: 626 State: Not in Cache
CPU3 Writes to Address: 646
Address: 646 State: Not in Cache
Address: 646 State: M
Address: 646 State: M
Address: 646 State: M

=====================Simulation Loop #1354=====================
CPU0 Writes to Address: 841
Address: 841 State: M
Address: 841 State: S
Address: 841 State: M
Address: 841 State: S
CPU1 Writes to Address: 529
Address: 529 State: S
Address: 529 State: M
Address: 529 State: M
Address: 529 State: M
CPU2 Reads from Address: 180
Address: 180 State: M
Address: 180 State: Not in Cache
Address: 180 State: M
Address: 180 State: M
CPU3 Reads from Address: 607
Address: 607 State: S
Address: 607 State: E
Address: 607 State: M
Address: 607 State: M
Address: 607 State: S

=====================Simulation Loop #1355=====================
CPU0 Reads from Address: 109
Address: 109 State: S
Address: 109 State: S
Address: 109 State: S
Address: 109 State: M
Address: 109 State: E
CPU1 Writes to Address: 466
Address: 466 State: Not in Cache
Address: 466 State: M
Address: 466 State: M
Address: 466 State: M
CPU2 Writes to Address: 279
Address: 279 State: Not in Cache
Address: 279 State: Not in Cache
Address: 279 State: M
Address: 279 State: S
CPU3 Writes to Address: 751
Address: 751 State: M
Address: 751 State: M
Address: 751 State: M
Address: 751 State: M

=====================Simulation Loop #1356=====================
CPU0 Writes to Address: 451
Address: 451 State: M
Address: 451 State: M
Address: 451 State: M
Address: 451 State: E
CPU1 Reads from Address: 487
Address: 487 State: S
Address: 487 State: M
Address: 487 State: S
Address: 487 State: M
Address: 487 State: S
CPU2 Reads from Address: 517
Address: 517 State: S
Address: 517 State: M
Address: 517 State: S
Address: 517 State: S
Address: 517 State: M
CPU3 Writes to Address: 759
Address: 759 State: Not in Cache
Address: 759 State: M
Address: 759 State: Not in Cache
Address: 759 State: M

=====================Simulation Loop #1357=====================
CPU0 Reads from Address: 241
Address: 241 State: M
Address: 241 State: Not in Cache
Address: 241 State: S
Address: 241 State: M
CPU1 Reads from Address: 654
Address: 654 State: M
Address: 654 State: M
Address: 654 State: Not in Cache
Address: 654 State: Not in Cache
CPU2 Writes to Address: 355
Address: 355 State: S
Address: 355 State: M
Address: 355 State: M
Address: 355 State: M
CPU3 Writes to Address: 542
Address: 542 State: M
Address: 542 State: Not in Cache
Address: 542 State: M
Address: 542 State: M

=====================Simulation Loop #1358=====================
CPU0 Reads from Address: 600
Address: 600 State: M
Address: 600 State: E
Address: 600 State: S
Address: 600 State: E
CPU1 Writes to Address: 46
Address: 46 State: Not in Cache
Address: 46 State: M
Address: 46 State: M
Address: 46 State: M
CPU2 Reads from Address: 346
Address: 346 State: E
Address: 346 State: Not in Cache
Address: 346 State: E
Address: 346 State: E
CPU3 Writes to Address: 664
Address: 664 State: S
Address: 664 State: M
Address: 664 State: M
Address: 664 State: M

=====================Simulation Loop #1359=====================
CPU0 Writes to Address: 431
Address: 431 State: M
Address: 431 State: Not in Cache
Address: 431 State: M
Address: 431 State: S
CPU1 Reads from Address: 491
Address: 491 State: S
Address: 491 State: M
Address: 491 State: S
Address: 491 State: Not in Cache
Address: 491 State: S
CPU2 Reads from Address: 430
Address: 430 State: Not in Cache
Address: 430 State: M
Address: 430 State: M
Address: 430 State: Not in Cache
CPU3 Reads from Address: 504
Address: 504 State: M
Address: 504 State: Not in Cache
Address: 504 State: S
Address: 504 State: M

=====================Simulation Loop #1360=====================
CPU0 Reads from Address: 1002
Address: 1002 State: M
Address: 1002 State: M
Address: 1002 State: S
Address: 1002 State: S
CPU1 Reads from Address: 98
Address: 98 State: S
Address: 98 State: M
Address: 98 State: Not in Cache
Address: 98 State: Not in Cache
CPU2 Writes to Address: 62
Address: 62 State: M
Address: 62 State: M
Address: 62 State: M
Address: 62 State: M
CPU3 Reads from Address: 244
Address: 244 State: S
Address: 244 State: M
Address: 244 State: E
Address: 244 State: Not in Cache
Address: 244 State: S

=====================Simulation Loop #1361=====================
CPU0 Reads from Address: 453
Address: 453 State: M
Address: 453 State: M
Address: 453 State: M
Address: 453 State: M
CPU1 Writes to Address: 291
Address: 291 State: M
Address: 291 State: M
Address: 291 State: M
Address: 291 State: M
CPU2 Writes to Address: 405
Address: 405 State: S
Address: 405 State: M
Address: 405 State: M
Address: 405 State: M
CPU3 Reads from Address: 612
Address: 612 State: Not in Cache
Address: 612 State: M
Address: 612 State: Not in Cache
Address: 612 State: S

=====================Simulation Loop #1362=====================
CPU0 Writes to Address: 417
Address: 417 State: M
Address: 417 State: M
Address: 417 State: Not in Cache
Address: 417 State: E
CPU1 Writes to Address: 1
Address: 1 State: M
Address: 1 State: M
Address: 1 State: M
Address: 1 State: Not in Cache
CPU2 Reads from Address: 994
Address: 994 State: Not in Cache
Address: 994 State: M
Address: 994 State: M
Address: 994 State: M
CPU3 Reads from Address: 433
Address: 433 State: S
Address: 433 State: M
Address: 433 State: M
Address: 433 State: Not in Cache
Address: 433 State: S

=====================Simulation Loop #1363=====================
CPU0 Reads from Address: 834
Address: 834 State: M
Address: 834 State: Not in Cache
Address: 834 State: M
Address: 834 State: Not in Cache
CPU1 Reads from Address: 427
Address: 427 State: M
Address: 427 State: M
Address: 427 State: M
Address: 427 State: E
CPU2 Writes to Address: 988
Address: 988 State: M
Address: 988 State: Not in Cache
Address: 988 State: M
Address: 988 State: M
CPU3 Writes to Address: 920
Address: 920 State: M
Address: 920 State: M
Address: 920 State: M
Address: 920 State: M

=====================Simulation Loop #1364=====================
CPU0 Reads from Address: 710
Address: 710 State: S
Address: 710 State: S
Address: 710 State: Not in Cache
Address: 710 State: M
Address: 710 State: E
CPU1 Writes to Address: 875
Address: 875 State: S
Address: 875 State: M
Address: 875 State: M
Address: 875 State: M
CPU2 Reads from Address: 128
Address: 128 State: M
Address: 128 State: E
Address: 128 State: S
Address: 128 State: Not in Cache
CPU3 Reads from Address: 756
Address: 756 State: S
Address: 756 State: M
Address: 756 State: Not in Cache
Address: 756 State: M
Address: 756 State: S

=====================Simulation Loop #1365=====================
CPU0 Reads from Address: 343
Address: 343 State: S
Address: 343 State: S
Address: 343 State: Not in Cache
Address: 343 State: Not in Cache
Address: 343 State: M
CPU1 Writes to Address: 268
Address: 268 State: M
Address: 268 State: M
Address: 268 State: M
Address: 268 State: S
CPU2 Reads from Address: 49
Address: 49 State: E
Address: 49 State: Not in Cache
Address: 49 State: E
Address: 49 State: M
CPU3 Writes to Address: 287
Address: 287 State: S
Address: 287 State: M
Address: 287 State: S
Address: 287 State: M

=====================Simulation Loop #1366=====================
CPU0 Reads from Address: 3
Address: 3 State: M
Address: 3 State: M
Address: 3 State: M
Address: 3 State: Not in Cache
CPU1 Reads from Address: 569
Address: 569 State: Not in Cache
Address: 569 State: M
Address: 569 State: M
Address: 569 State: M
CPU2 Writes to Address: 601
Address: 601 State: Not in Cache
Address: 601 State: E
Address: 601 State: M
Address: 601 State: E
CPU3 Reads from Address: 529
Address: 529 State: S
Address: 529 State: M
Address: 529 State: M
Address: 529 State: M

=====================Simulation Loop #1367=====================
CPU0 Reads from Address: 844
Address: 844 State: S
Address: 844 State: S
Address: 844 State: Not in Cache
Address: 844 State: Not in Cache
Address: 844 State: M
CPU1 Writes to Address: 954
Address: 954 State: M
Address: 954 State: M
Address: 954 State: M
Address: 954 State: M
CPU2 Writes to Address: 337
Address: 337 State: Not in Cache
Address: 337 State: M
Address: 337 State: M
Address: 337 State: M
CPU3 Writes to Address: 1021
Address: 1021 State: M
Address: 1021 State: Not in Cache
Address: 1021 State: E
Address: 1021 State: M

=====================Simulation Loop #1368=====================
CPU0 Reads from Address: 32
Address: 32 State: M
Address: 32 State: S
Address: 32 State: M
Address: 32 State: Not in Cache
CPU1 Reads from Address: 504
Address: 504 State: S
Address: 504 State: M
Address: 504 State: S
Address: 504 State: S
Address: 504 State: M
CPU2 Reads from Address: 633
Address: 633 State: S
Address: 633 State: M
Address: 633 State: Not in Cache
Address: 633 State: S
Address: 633 State: E
CPU3 Writes to Address: 872
Address: 872 State: E
Address: 872 State: M
Address: 872 State: Not in Cache
Address: 872 State: M

=====================Simulation Loop #1369=====================
CPU0 Writes to Address: 489
Address: 489 State: M
Address: 489 State: Not in Cache
Address: 489 State: M
Address: 489 State: Not in Cache
CPU1 Reads from Address: 912
Address: 912 State: S
Address: 912 State: M
Address: 912 State: M
Address: 912 State: S
CPU2 Reads from Address: 707
Address: 707 State: S
Address: 707 State: Not in Cache
Address: 707 State: E
Address: 707 State: S
Address: 707 State: M
CPU3 Reads from Address: 291
Address: 291 State: M
Address: 291 State: M
Address: 291 State: M
Address: 291 State: M

=====================Simulation Loop #1370=====================
CPU0 Reads from Address: 689
Address: 689 State: S
Address: 689 State: S
Address: 689 State: M
Address: 689 State: M
Address: 689 State: S
CPU1 Reads from Address: 847
Address: 847 State: S
Address: 847 State: M
Address: 847 State: S
Address: 847 State: Not in Cache
Address: 847 State: M
CPU2 Writes to Address: 175
Address: 175 State: Not in Cache
Address: 175 State: M
Address: 175 State: M
Address: 175 State: M
CPU3 Writes to Address: 530
Address: 530 State: E
Address: 530 State: M
Address: 530 State: M
Address: 530 State: M

=====================Simulation Loop #1371=====================
CPU0 Reads from Address: 291
Address: 291 State: M
Address: 291 State: M
Address: 291 State: M
Address: 291 State: M
CPU1 Reads from Address: 447
Address: 447 State: S
Address: 447 State: Not in Cache
Address: 447 State: S
Address: 447 State: M
Address: 447 State: M
CPU2 Reads from Address: 894
Address: 894 State: S
Address: 894 State: M
Address: 894 State: M
Address: 894 State: S
CPU3 Writes to Address: 293
Address: 293 State: M
Address: 293 State: M
Address: 293 State: M
Address: 293 State: M

=====================Simulation Loop #1372=====================
CPU0 Writes to Address: 544
Address: 544 State: M
Address: 544 State: Not in Cache
Address: 544 State: S
Address: 544 State: M
CPU1 Reads from Address: 751
Address: 751 State: M
Address: 751 State: M
Address: 751 State: M
Address: 751 State: M
CPU2 Reads from Address: 646
Address: 646 State: Not in Cache
Address: 646 State: M
Address: 646 State: M
Address: 646 State: M
CPU3 Reads from Address: 574
Address: 574 State: S
Address: 574 State: M
Address: 574 State: S
Address: 574 State: S

=====================Simulation Loop #1373=====================
CPU0 Reads from Address: 802
Address: 802 State: S
Address: 802 State: S
Address: 802 State: S
Address: 802 State: M
Address: 802 State: M
CPU1 Reads from Address: 356
Address: 356 State: M
Address: 356 State: S
Address: 356 State: S
Address: 356 State: Not in Cache
CPU2 Reads from Address: 547
Address: 547 State: E
Address: 547 State: Not in Cache
Address: 547 State: E
Address: 547 State: E
Address: 547 State: Not in Cache
CPU3 Reads from Address: 354
Address: 354 State: M
Address: 354 State: M
Address: 354 State: M
Address: 354 State: M

=====================Simulation Loop #1374=====================
CPU0 Writes to Address: 348
Address: 348 State: M
Address: 348 State: S
Address: 348 State: M
Address: 348 State: M
CPU1 Reads from Address: 104
Address: 104 State: M
Address: 104 State: E
Address: 104 State: Not in Cache
Address: 104 State: M
CPU2 Reads from Address: 153
Address: 153 State: Not in Cache
Address: 153 State: M
Address: 153 State: S
Address: 153 State: Not in Cache
CPU3 Reads from Address: 314
Address: 314 State: Not in Cache
Address: 314 State: Not in Cache
Address: 314 State: Not in Cache
Address: 314 State: M

=====================Simulation Loop #1375=====================
CPU0 Writes to Address: 517
Address: 517 State: M
Address: 517 State: S
Address: 517 State: S
Address: 517 State: M
CPU1 Writes to Address: 77
Address: 77 State: M
Address: 77 State: M
Address: 77 State: Not in Cache
Address: 77 State: S
CPU2 Writes to Address: 14
Address: 14 State: E
Address: 14 State: Not in Cache
Address: 14 State: M
Address: 14 State: S
CPU3 Reads from Address: 361
Address: 361 State: Not in Cache
Address: 361 State: Not in Cache
Address: 361 State: M
Address: 361 State: E

=====================Simulation Loop #1376=====================
CPU0 Writes to Address: 598
Address: 598 State: M
Address: 598 State: Not in Cache
Address: 598 State: E
Address: 598 State: Not in Cache
CPU1 Reads from Address: 336
Address: 336 State: E
Address: 336 State: E
Address: 336 State: E
Address: 336 State: Not in Cache
CPU2 Reads from Address: 446
Address: 446 State: Not in Cache
Address: 446 State: M
Address: 446 State: M
Address: 446 State: S
CPU3 Reads from Address: 393
Address: 393 State: M
Address: 393 State: M
Address: 393 State: E
Address: 393 State: E

=====================Simulation Loop #1377=====================
CPU0 Writes to Address: 67
Address: 67 State: M
Address: 67 State: Not in Cache
Address: 67 State: M
Address: 67 State: M
CPU1 Reads from Address: 174
Address: 174 State: S
Address: 174 State: M
Address: 174 State: Not in Cache
Address: 174 State: M
CPU2 Reads from Address: 1006
Address: 1006 State: S
Address: 1006 State: M
Address: 1006 State: Not in Cache
Address: 1006 State: S
Address: 1006 State: M
CPU3 Reads from Address: 180
Address: 180 State: M
Address: 180 State: Not in Cache
Address: 180 State: M
Address: 180 State: M

=====================Simulation Loop #1378=====================
CPU0 Writes to Address: 593
Address: 593 State: M
Address: 593 State: Not in Cache
Address: 593 State: E
Address: 593 State: Not in Cache
CPU1 Writes to Address: 370
Address: 370 State: Not in Cache
Address: 370 State: M
Address: 370 State: E
Address: 370 State: E
CPU2 Reads from Address: 43
Address: 43 State: Not in Cache
Address: 43 State: Not in Cache
Address: 43 State: E
Address: 43 State: Not in Cache
CPU3 Writes to Address: 926
Address: 926 State: E
Address: 926 State: Not in Cache
Address: 926 State: M
Address: 926 State: M

=====================Simulation Loop #1379=====================
CPU0 Writes to Address: 395
Address: 395 State: M
Address: 395 State: M
Address: 395 State: Not in Cache
Address: 395 State: M
CPU1 Writes to Address: 368
Address: 368 State: M
Address: 368 State: M
Address: 368 State: Not in Cache
Address: 368 State: M
CPU2 Reads from Address: 114
Address: 114 State: S
Address: 114 State: M
Address: 114 State: M
Address: 114 State: S
Address: 114 State: S
CPU3 Writes to Address: 177
Address: 177 State: M
Address: 177 State: E
Address: 177 State: Not in Cache
Address: 177 State: M

=====================Simulation Loop #1380=====================
CPU0 Writes to Address: 284
Address: 284 State: M
Address: 284 State: M
Address: 284 State: S
Address: 284 State: M
CPU1 Reads from Address: 57
Address: 57 State: M
Address: 57 State: M
Address: 57 State: Not in Cache
Address: 57 State: M
CPU2 Reads from Address: 71
Address: 71 State: E
Address: 71 State: M
Address: 71 State: E
Address: 71 State: M
CPU3 Reads from Address: 104
Address: 104 State: M
Address: 104 State: E
Address: 104 State: Not in Cache
Address: 104 State: M

=====================Simulation Loop #1381=====================
CPU0 Writes to Address: 511
Address: 511 State: M
Address: 511 State: E
Address: 511 State: Not in Cache
Address: 511 State: Not in Cache
CPU1 Reads from Address: 815
Address: 815 State: M
Address: 815 State: M
Address: 815 State: Not in Cache
Address: 815 State: M
CPU2 Reads from Address: 348
Address: 348 State: M
Address: 348 State: S
Address: 348 State: M
Address: 348 State: M
CPU3 Writes to Address: 480
Address: 480 State: M
Address: 480 State: M
Address: 480 State: E
Address: 480 State: M

=====================Simulation Loop #1382=====================
CPU0 Reads from Address: 293
Address: 293 State: M
Address: 293 State: M
Address: 293 State: M
Address: 293 State: M
CPU1 Reads from Address: 964
Address: 964 State: E
Address: 964 State: M
Address: 964 State: S
Address: 964 State: Not in Cache
CPU2 Reads from Address: 758
Address: 758 State: M
Address: 758 State: M
Address: 758 State: M
Address: 758 State: M
CPU3 Reads from Address: 193
Address: 193 State: E
Address: 193 State: Not in Cache
Address: 193 State: E
Address: 193 State: M

=====================Simulation Loop #1383=====================
CPU0 Writes to Address: 370
Address: 370 State: M
Address: 370 State: M
Address: 370 State: E
Address: 370 State: E
CPU1 Reads from Address: 279
Address: 279 State: S
Address: 279 State: Not in Cache
Address: 279 State: S
Address: 279 State: M
Address: 279 State: S
CPU2 Reads from Address: 281
Address: 281 State: E
Address: 281 State: M
Address: 281 State: M
Address: 281 State: M
CPU3 Writes to Address: 974
Address: 974 State: S
Address: 974 State: S
Address: 974 State: M
Address: 974 State: M

=====================Simulation Loop #1384=====================
CPU0 Reads from Address: 647
Address: 647 State: M
Address: 647 State: M
Address: 647 State: S
Address: 647 State: M
CPU1 Reads from Address: 770
Address: 770 State: Not in Cache
Address: 770 State: S
Address: 770 State: M
Address: 770 State: M
CPU2 Reads from Address: 711
Address: 711 State: M
Address: 711 State: M
Address: 711 State: M
Address: 711 State: M
CPU3 Reads from Address: 539
Address: 539 State: S
Address: 539 State: E
Address: 539 State: M
Address: 539 State: E
Address: 539 State: S

=====================Simulation Loop #1385=====================
CPU0 Writes to Address: 426
Address: 426 State: M
Address: 426 State: M
Address: 426 State: M
Address: 426 State: Not in Cache
CPU1 Reads from Address: 356
Address: 356 State: M
Address: 356 State: S
Address: 356 State: S
Address: 356 State: Not in Cache
CPU2 Writes to Address: 508
Address: 508 State: M
Address: 508 State: Not in Cache
Address: 508 State: M
Address: 508 State: S
CPU3 Writes to Address: 451
Address: 451 State: M
Address: 451 State: M
Address: 451 State: M
Address: 451 State: M

=====================Simulation Loop #1386=====================
CPU0 Writes to Address: 557
Address: 557 State: M
Address: 557 State: M
Address: 557 State: M
Address: 557 State: Not in Cache
CPU1 Reads from Address: 867
Address: 867 State: S
Address: 867 State: M
Address: 867 State: S
Address: 867 State: M
Address: 867 State: S
CPU2 Reads from Address: 261
Address: 261 State: M
Address: 261 State: M
Address: 261 State: S
Address: 261 State: M
CPU3 Writes to Address: 156
Address: 156 State: M
Address: 156 State: S
Address: 156 State: M
Address: 156 State: M

=====================Simulation Loop #1387=====================
CPU0 Reads from Address: 922
Address: 922 State: M
Address: 922 State: M
Address: 922 State: M
Address: 922 State: M
CPU1 Reads from Address: 623
Address: 623 State: E
Address: 623 State: E
Address: 623 State: E
Address: 623 State: Not in Cache
Address: 623 State: E
CPU2 Writes to Address: 462
Address: 462 State: M
Address: 462 State: E
Address: 462 State: M
Address: 462 State: E
CPU3 Writes to Address: 721
Address: 721 State: Not in Cache
Address: 721 State: Not in Cache
Address: 721 State: M
Address: 721 State: M

=====================Simulation Loop #1388=====================
CPU0 Writes to Address: 435
Address: 435 State: M
Address: 435 State: M
Address: 435 State: Not in Cache
Address: 435 State: M
CPU1 Reads from Address: 699
Address: 699 State: Not in Cache
Address: 699 State: E
Address: 699 State: Not in Cache
Address: 699 State: Not in Cache
CPU2 Writes to Address: 593
Address: 593 State: M
Address: 593 State: Not in Cache
Address: 593 State: M
Address: 593 State: Not in Cache
CPU3 Reads from Address: 628
Address: 628 State: M
Address: 628 State: E
Address: 628 State: Not in Cache
Address: 628 State: S

=====================Simulation Loop #1389=====================
CPU0 Reads from Address: 596
Address: 596 State: S
Address: 596 State: S
Address: 596 State: M
Address: 596 State: M
Address: 596 State: E
CPU1 Reads from Address: 844
Address: 844 State: S
Address: 844 State: S
Address: 844 State: S
Address: 844 State: Not in Cache
Address: 844 State: M
CPU2 Writes to Address: 829
Address: 829 State: Not in Cache
Address: 829 State: M
Address: 829 State: M
Address: 829 State: Not in Cache
CPU3 Reads from Address: 844
Address: 844 State: S
Address: 844 State: S
Address: 844 State: Not in Cache
Address: 844 State: M

=====================Simulation Loop #1390=====================
CPU0 Reads from Address: 830
Address: 830 State: S
Address: 830 State: Not in Cache
Address: 830 State: M
Address: 830 State: Not in Cache
CPU1 Writes to Address: 521
Address: 521 State: Not in Cache
Address: 521 State: M
Address: 521 State: Not in Cache
Address: 521 State: Not in Cache
CPU2 Writes to Address: 109
Address: 109 State: S
Address: 109 State: S
Address: 109 State: M
Address: 109 State: E
CPU3 Reads from Address: 988
Address: 988 State: M
Address: 988 State: Not in Cache
Address: 988 State: M
Address: 988 State: M

=====================Simulation Loop #1391=====================
CPU0 Reads from Address: 366
Address: 366 State: E
Address: 366 State: E
Address: 366 State: M
Address: 366 State: E
CPU1 Writes to Address: 572
Address: 572 State: Not in Cache
Address: 572 State: M
Address: 572 State: M
Address: 572 State: M
CPU2 Writes to Address: 531
Address: 531 State: Not in Cache
Address: 531 State: Not in Cache
Address: 531 State: M
Address: 531 State: Not in Cache
CPU3 Writes to Address: 892
Address: 892 State: S
Address: 892 State: M
Address: 892 State: S
Address: 892 State: M

=====================Simulation Loop #1392=====================
CPU0 Writes to Address: 377
Address: 377 State: M
Address: 377 State: Not in Cache
Address: 377 State: M
Address: 377 State: S
CPU1 Writes to Address: 720
Address: 720 State: M
Address: 720 State: M
Address: 720 State: M
Address: 720 State: E
CPU2 Reads from Address: 414
Address: 414 State: S
Address: 414 State: Not in Cache
Address: 414 State: M
Address: 414 State: S
Address: 414 State: Not in Cache
CPU3 Reads from Address: 908
Address: 908 State: M
Address: 908 State: S
Address: 908 State: S
Address: 908 State: S

=====================Simulation Loop #1393=====================
CPU0 Writes to Address: 510
Address: 510 State: M
Address: 510 State: E
Address: 510 State: M
Address: 510 State: Not in Cache
CPU1 Writes to Address: 753
Address: 753 State: E
Address: 753 State: M
Address: 753 State: Not in Cache
Address: 753 State: M
CPU2 Writes to Address: 40
Address: 40 State: M
Address: 40 State: Not in Cache
Address: 40 State: M
Address: 40 State: Not in Cache
CPU3 Writes to Address: 976
Address: 976 State: S
Address: 976 State: Not in Cache
Address: 976 State: M
Address: 976 State: M

=====================Simulation Loop #1394=====================
CPU0 Writes to Address: 333
Address: 333 State: M
Address: 333 State: M
Address: 333 State: M
Address: 333 State: M
CPU1 Writes to Address: 419
Address: 419 State: S
Address: 419 State: M
Address: 419 State: M
Address: 419 State: Not in Cache
CPU2 Writes to Address: 367
Address: 367 State: Not in Cache
Address: 367 State: Not in Cache
Address: 367 State: M
Address: 367 State: Not in Cache
CPU3 Reads from Address: 75
Address: 75 State: M
Address: 75 State: M
Address: 75 State: Not in Cache
Address: 75 State: M

=====================Simulation Loop #1395=====================
CPU0 Writes to Address: 166
Address: 166 State: M
Address: 166 State: M
Address: 166 State: Not in Cache
Address: 166 State: M
CPU1 Writes to Address: 79
Address: 79 State: S
Address: 79 State: M
Address: 79 State: Not in Cache
Address: 79 State: M
CPU2 Reads from Address: 535
Address: 535 State: M
Address: 535 State: M
Address: 535 State: S
Address: 535 State: S
CPU3 Reads from Address: 946
Address: 946 State: S
Address: 946 State: M
Address: 946 State: E
Address: 946 State: Not in Cache
Address: 946 State: S

=====================Simulation Loop #1396=====================
CPU0 Writes to Address: 986
Address: 986 State: M
Address: 986 State: Not in Cache
Address: 986 State: E
Address: 986 State: M
CPU1 Reads from Address: 226
Address: 226 State: M
Address: 226 State: M
Address: 226 State: S
Address: 226 State: Not in Cache
CPU2 Writes to Address: 318
Address: 318 State: Not in Cache
Address: 318 State: Not in Cache
Address: 318 State: M
Address: 318 State: S
CPU3 Writes to Address: 834
Address: 834 State: M
Address: 834 State: Not in Cache
Address: 834 State: M
Address: 834 State: M

=====================Simulation Loop #1397=====================
CPU0 Reads from Address: 570
Address: 570 State: S
Address: 570 State: S
Address: 570 State: M
Address: 570 State: M
CPU1 Reads from Address: 355
Address: 355 State: S
Address: 355 State: M
Address: 355 State: M
Address: 355 State: M
CPU2 Writes to Address: 10
Address: 10 State: M
Address: 10 State: S
Address: 10 State: M
Address: 10 State: M
CPU3 Writes to Address: 364
Address: 364 State: Not in Cache
Address: 364 State: M
Address: 364 State: S
Address: 364 State: M

=====================Simulation Loop #1398=====================
CPU0 Reads from Address: 916
Address: 916 State: S
Address: 916 State: S
Address: 916 State: M
Address: 916 State: M
Address: 916 State: Not in Cache
CPU1 Writes to Address: 749
Address: 749 State: M
Address: 749 State: M
Address: 749 State: M
Address: 749 State: M
CPU2 Writes to Address: 853
Address: 853 State: M
Address: 853 State: M
Address: 853 State: M
Address: 853 State: M
CPU3 Reads from Address: 570
Address: 570 State: S
Address: 570 State: S
Address: 570 State: M
Address: 570 State: M

=====================Simulation Loop #1399=====================
CPU0 Reads from Address: 472
Address: 472 State: S
Address: 472 State: S
Address: 472 State: M
Address: 472 State: M
Address: 472 State: S
CPU1 Reads from Address: 67
Address: 67 State: S
Address: 67 State: M
Address: 67 State: S
Address: 67 State: M
Address: 67 State: M
CPU2 Reads from Address: 246
Address: 246 State: S
Address: 246 State: M
Address: 246 State: M
Address: 246 State: S
Address: 246 State: M
CPU3 Reads from Address: 364
Address: 364 State: Not in Cache
Address: 364 State: M
Address: 364 State: S
Address: 364 State: M

=====================Simulation Loop #1400=====================
CPU0 Reads from Address: 116
Address: 116 State: S
Address: 116 State: S
Address: 116 State: M
Address: 116 State: M
Address: 116 State: M
CPU1 Reads from Address: 940
Address: 940 State: M
Address: 940 State: S
Address: 940 State: S
Address: 940 State: M
CPU2 Writes to Address: 673
Address: 673 State: M
Address: 673 State: M
Address: 673 State: M
Address: 673 State: M
CPU3 Reads from Address: 849
Address: 849 State: Not in Cache
Address: 849 State: M
Address: 849 State: M
Address: 849 State: M

=====================Simulation Loop #1401=====================
CPU0 Writes to Address: 174
Address: 174 State: M
Address: 174 State: M
Address: 174 State: Not in Cache
Address: 174 State: M
CPU1 Writes to Address: 735
Address: 735 State: S
Address: 735 State: M
Address: 735 State: M
Address: 735 State: M
CPU2 Writes to Address: 438
Address: 438 State: Not in Cache
Address: 438 State: Not in Cache
Address: 438 State: M
Address: 438 State: M
CPU3 Writes to Address: 640
Address: 640 State: M
Address: 640 State: M
Address: 640 State: Not in Cache
Address: 640 State: M

=====================Simulation Loop #1402=====================
CPU0 Reads from Address: 735
Address: 735 State: S
Address: 735 State: M
Address: 735 State: M
Address: 735 State: M
CPU1 Reads from Address: 66
Address: 66 State: S
Address: 66 State: M
Address: 66 State: S
Address: 66 State: M
Address: 66 State: M
CPU2 Writes to Address: 757
Address: 757 State: Not in Cache
Address: 757 State: M
Address: 757 State: M
Address: 757 State: S
CPU3 Reads from Address: 926
Address: 926 State: E
Address: 926 State: Not in Cache
Address: 926 State: M
Address: 926 State: M

=====================Simulation Loop #1403=====================
CPU0 Writes to Address: 653
Address: 653 State: M
Address: 653 State: M
Address: 653 State: S
Address: 653 State: S
CPU1 Writes to Address: 472
Address: 472 State: S
Address: 472 State: M
Address: 472 State: M
Address: 472 State: S
CPU2 Reads from Address: 307
Address: 307 State: M
Address: 307 State: M
Address: 307 State: M
Address: 307 State: S
CPU3 Reads from Address: 119
Address: 119 State: M
Address: 119 State: M
Address: 119 State: S
Address: 119 State: S

=====================Simulation Loop #1404=====================
CPU0 Writes to Address: 135
Address: 135 State: M
Address: 135 State: Not in Cache
Address: 135 State: M
Address: 135 State: M
CPU1 Writes to Address: 673
Address: 673 State: M
Address: 673 State: M
Address: 673 State: M
Address: 673 State: M
CPU2 Writes to Address: 521
Address: 521 State: Not in Cache
Address: 521 State: M
Address: 521 State: M
Address: 521 State: Not in Cache
CPU3 Reads from Address: 248
Address: 248 State: S
Address: 248 State: M
Address: 248 State: Not in Cache
Address: 248 State: M
Address: 248 State: S

=====================Simulation Loop #1405=====================
CPU0 Writes to Address: 210
Address: 210 State: M
Address: 210 State: M
Address: 210 State: Not in Cache
Address: 210 State: S
CPU1 Reads from Address: 417
Address: 417 State: M
Address: 417 State: M
Address: 417 State: Not in Cache
Address: 417 State: E
CPU2 Reads from Address: 209
Address: 209 State: S
Address: 209 State: M
Address: 209 State: Not in Cache
Address: 209 State: S
Address: 209 State: S
CPU3 Writes to Address: 503
Address: 503 State: M
Address: 503 State: Not in Cache
Address: 503 State: S
Address: 503 State: M

=====================Simulation Loop #1406=====================
CPU0 Writes to Address: 0
Address: 0 State: M
Address: 0 State: S
Address: 0 State: Not in Cache
Address: 0 State: M
CPU1 Reads from Address: 578
Address: 578 State: M
Address: 578 State: M
Address: 578 State: M
Address: 578 State: M
CPU2 Reads from Address: 758
Address: 758 State: M
Address: 758 State: M
Address: 758 State: M
Address: 758 State: M
CPU3 Reads from Address: 1014
Address: 1014 State: M
Address: 1014 State: Not in Cache
Address: 1014 State: M
Address: 1014 State: M

=====================Simulation Loop #1407=====================
CPU0 Writes to Address: 389
Address: 389 State: M
Address: 389 State: S
Address: 389 State: M
Address: 389 State: Not in Cache
CPU1 Reads from Address: 152
Address: 152 State: M
Address: 152 State: M
Address: 152 State: M
Address: 152 State: M
CPU2 Reads from Address: 669
Address: 669 State: M
Address: 669 State: S
Address: 669 State: M
Address: 669 State: M
CPU3 Reads from Address: 6
Address: 6 State: M
Address: 6 State: E
Address: 6 State: M
Address: 6 State: M

=====================Simulation Loop #1408=====================
CPU0 Reads from Address: 129
Address: 129 State: M
Address: 129 State: Not in Cache
Address: 129 State: Not in Cache
Address: 129 State: Not in Cache
CPU1 Writes to Address: 687
Address: 687 State: Not in Cache
Address: 687 State: M
Address: 687 State: S
Address: 687 State: M
CPU2 Reads from Address: 482
Address: 482 State: M
Address: 482 State: Not in Cache
Address: 482 State: M
Address: 482 State: S
CPU3 Writes to Address: 711
Address: 711 State: M
Address: 711 State: M
Address: 711 State: M
Address: 711 State: M

=====================Simulation Loop #1409=====================
CPU0 Reads from Address: 62
Address: 62 State: M
Address: 62 State: M
Address: 62 State: M
Address: 62 State: M
CPU1 Writes to Address: 1021
Address: 1021 State: M
Address: 1021 State: M
Address: 1021 State: E
Address: 1021 State: M
CPU2 Writes to Address: 133
Address: 133 State: Not in Cache
Address: 133 State: M
Address: 133 State: M
Address: 133 State: M
CPU3 Reads from Address: 181
Address: 181 State: S
Address: 181 State: M
Address: 181 State: M
Address: 181 State: M
Address: 181 State: S

=====================Simulation Loop #1410=====================
CPU0 Writes to Address: 206
Address: 206 State: M
Address: 206 State: M
Address: 206 State: S
Address: 206 State: M
CPU1 Reads from Address: 967
Address: 967 State: E
Address: 967 State: E
Address: 967 State: E
Address: 967 State: Not in Cache
CPU2 Reads from Address: 318
Address: 318 State: Not in Cache
Address: 318 State: Not in Cache
Address: 318 State: M
Address: 318 State: S
CPU3 Writes to Address: 960
Address: 960 State: M
Address: 960 State: Not in Cache
Address: 960 State: M
Address: 960 State: M

=====================Simulation Loop #1411=====================
CPU0 Reads from Address: 294
Address: 294 State: E
Address: 294 State: M
Address: 294 State: M
Address: 294 State: M
CPU1 Reads from Address: 674
Address: 674 State: E
Address: 674 State: Not in Cache
Address: 674 State: E
Address: 674 State: E
Address: 674 State: Not in Cache
CPU2 Writes to Address: 171
Address: 171 State: E
Address: 171 State: E
Address: 171 State: M
Address: 171 State: Not in Cache
CPU3 Writes to Address: 969
Address: 969 State: E
Address: 969 State: S
Address: 969 State: M
Address: 969 State: M

=====================Simulation Loop #1412=====================
CPU0 Reads from Address: 669
Address: 669 State: M
Address: 669 State: S
Address: 669 State: M
Address: 669 State: M
CPU1 Writes to Address: 816
Address: 816 State: M
Address: 816 State: M
Address: 816 State: M
Address: 816 State: S
CPU2 Writes to Address: 634
Address: 634 State: M
Address: 634 State: S
Address: 634 State: M
Address: 634 State: E
CPU3 Reads from Address: 333
Address: 333 State: M
Address: 333 State: M
Address: 333 State: M
Address: 333 State: M

=====================Simulation Loop #1413=====================
CPU0 Reads from Address: 330
Address: 330 State: S
Address: 330 State: S
Address: 330 State: M
Address: 330 State: S
Address: 330 State: Not in Cache
CPU1 Writes to Address: 835
Address: 835 State: M
Address: 835 State: M
Address: 835 State: Not in Cache
Address: 835 State: M
CPU2 Writes to Address: 302
Address: 302 State: M
Address: 302 State: M
Address: 302 State: M
Address: 302 State: M
CPU3 Reads from Address: 781
Address: 781 State: S
Address: 781 State: M
Address: 781 State: S
Address: 781 State: M
Address: 781 State: S

=====================Simulation Loop #1414=====================
CPU0 Writes to Address: 802
Address: 802 State: M
Address: 802 State: S
Address: 802 State: M
Address: 802 State: M
CPU1 Writes to Address: 98
Address: 98 State: S
Address: 98 State: M
Address: 98 State: Not in Cache
Address: 98 State: Not in Cache
CPU2 Reads from Address: 709
Address: 709 State: S
Address: 709 State: Not in Cache
Address: 709 State: M
Address: 709 State: S
Address: 709 State: Not in Cache
CPU3 Reads from Address: 976
Address: 976 State: S
Address: 976 State: Not in Cache
Address: 976 State: M
Address: 976 State: M

=====================Simulation Loop #1415=====================
CPU0 Reads from Address: 26
Address: 26 State: M
Address: 26 State: M
Address: 26 State: S
Address: 26 State: Not in Cache
CPU1 Reads from Address: 578
Address: 578 State: M
Address: 578 State: M
Address: 578 State: M
Address: 578 State: M
CPU2 Writes to Address: 589
Address: 589 State: M
Address: 589 State: S
Address: 589 State: M
Address: 589 State: Not in Cache
CPU3 Writes to Address: 189
Address: 189 State: M
Address: 189 State: M
Address: 189 State: E
Address: 189 State: M

=====================Simulation Loop #1416=====================
CPU0 Reads from Address: 65
Address: 65 State: M
Address: 65 State: E
Address: 65 State: M
Address: 65 State: M
CPU1 Reads from Address: 700
Address: 700 State: M
Address: 700 State: E
Address: 700 State: Not in Cache
Address: 700 State: Not in Cache
CPU2 Writes to Address: 757
Address: 757 State: Not in Cache
Address: 757 State: M
Address: 757 State: M
Address: 757 State: S
CPU3 Writes to Address: 297
Address: 297 State: E
Address: 297 State: M
Address: 297 State: M
Address: 297 State: M

=====================Simulation Loop #1417=====================
CPU0 Reads from Address: 342
Address: 342 State: M
Address: 342 State: S
Address: 342 State: M
Address: 342 State: M
CPU1 Writes to Address: 1
Address: 1 State: M
Address: 1 State: M
Address: 1 State: M
Address: 1 State: Not in Cache
CPU2 Writes to Address: 480
Address: 480 State: M
Address: 480 State: M
Address: 480 State: M
Address: 480 State: M
CPU3 Writes to Address: 961
Address: 961 State: M
Address: 961 State: S
Address: 961 State: S
Address: 961 State: M

=====================Simulation Loop #1418=====================
CPU0 Reads from Address: 364
Address: 364 State: S
Address: 364 State: S
Address: 364 State: M
Address: 364 State: S
Address: 364 State: M
CPU1 Reads from Address: 30
Address: 30 State: Not in Cache
Address: 30 State: M
Address: 30 State: M
Address: 30 State: M
CPU2 Writes to Address: 921
Address: 921 State: M
Address: 921 State: Not in Cache
Address: 921 State: M
Address: 921 State: Not in Cache
CPU3 Writes to Address: 259
Address: 259 State: M
Address: 259 State: S
Address: 259 State: S
Address: 259 State: M

=====================Simulation Loop #1419=====================
CPU0 Reads from Address: 765
Address: 765 State: M
Address: 765 State: Not in Cache
Address: 765 State: Not in Cache
Address: 765 State: M
CPU1 Writes to Address: 563
Address: 563 State: M
Address: 563 State: M
Address: 563 State: E
Address: 563 State: M
CPU2 Reads from Address: 622
Address: 622 State: E
Address: 622 State: Not in Cache
Address: 622 State: E
Address: 622 State: Not in Cache
CPU3 Writes to Address: 589
Address: 589 State: M
Address: 589 State: S
Address: 589 State: M
Address: 589 State: M

=====================Simulation Loop #1420=====================
CPU0 Reads from Address: 255
Address: 255 State: S
Address: 255 State: S
Address: 255 State: M
Address: 255 State: S
Address: 255 State: M
CPU1 Reads from Address: 255
Address: 255 State: S
Address: 255 State: M
Address: 255 State: S
Address: 255 State: M
CPU2 Writes to Address: 922
Address: 922 State: M
Address: 922 State: M
Address: 922 State: M
Address: 922 State: M
CPU3 Reads from Address: 540
Address: 540 State: S
Address: 540 State: Not in Cache
Address: 540 State: M
Address: 540 State: M
Address: 540 State: S

=====================Simulation Loop #1421=====================
CPU0 Writes to Address: 966
Address: 966 State: M
Address: 966 State: S
Address: 966 State: E
Address: 966 State: E
CPU1 Reads from Address: 456
Address: 456 State: M
Address: 456 State: M
Address: 456 State: M
Address: 456 State: M
CPU2 Reads from Address: 815
Address: 815 State: S
Address: 815 State: M
Address: 815 State: M
Address: 815 State: S
Address: 815 State: M
CPU3 Reads from Address: 797
Address: 797 State: M
Address: 797 State: M
Address: 797 State: M
Address: 797 State: E

=====================Simulation Loop #1422=====================
CPU0 Reads from Address: 501
Address: 501 State: M
Address: 501 State: E
Address: 501 State: Not in Cache
Address: 501 State: Not in Cache
CPU1 Writes to Address: 635
Address: 635 State: S
Address: 635 State: M
Address: 635 State: Not in Cache
Address: 635 State: M
CPU2 Reads from Address: 129
Address: 129 State: S
Address: 129 State: M
Address: 129 State: Not in Cache
Address: 129 State: S
Address: 129 State: Not in Cache
CPU3 Reads from Address: 32
Address: 32 State: S
Address: 32 State: M
Address: 32 State: S
Address: 32 State: M
Address: 32 State: S

=====================Simulation Loop #1423=====================
CPU0 Writes to Address: 922
Address: 922 State: M
Address: 922 State: M
Address: 922 State: M
Address: 922 State: M
CPU1 Reads from Address: 317
Address: 317 State: M
Address: 317 State: E
Address: 317 State: E
Address: 317 State: S
CPU2 Writes to Address: 454
Address: 454 State: M
Address: 454 State: Not in Cache
Address: 454 State: M
Address: 454 State: S
CPU3 Reads from Address: 373
Address: 373 State: S
Address: 373 State: M
Address: 373 State: S
Address: 373 State: Not in Cache
Address: 373 State: S

=====================Simulation Loop #1424=====================
CPU0 Reads from Address: 776
Address: 776 State: M
Address: 776 State: S
Address: 776 State: M
Address: 776 State: Not in Cache
CPU1 Writes to Address: 372
Address: 372 State: M
Address: 372 State: M
Address: 372 State: M
Address: 372 State: M
CPU2 Writes to Address: 481
Address: 481 State: M
Address: 481 State: Not in Cache
Address: 481 State: M
Address: 481 State: S
CPU3 Reads from Address: 421
Address: 421 State: Not in Cache
Address: 421 State: Not in Cache
Address: 421 State: S
Address: 421 State: M

=====================Simulation Loop #1425=====================
CPU0 Writes to Address: 195
Address: 195 State: M
Address: 195 State: M
Address: 195 State: S
Address: 195 State: M
CPU1 Reads from Address: 282
Address: 282 State: M
Address: 282 State: M
Address: 282 State: Not in Cache
Address: 282 State: M
CPU2 Writes to Address: 620
Address: 620 State: M
Address: 620 State: M
Address: 620 State: M
Address: 620 State: M
CPU3 Writes to Address: 549
Address: 549 State: Not in Cache
Address: 549 State: M
Address: 549 State: Not in Cache
Address: 549 State: M

=====================Simulation Loop #1426=====================
CPU0 Writes to Address: 99
Address: 99 State: M
Address: 99 State: S
Address: 99 State: S
Address: 99 State: Not in Cache
CPU1 Reads from Address: 193
Address: 193 State: S
Address: 193 State: E
Address: 193 State: S
Address: 193 State: E
Address: 193 State: M
CPU2 Writes to Address: 64
Address: 64 State: M
Address: 64 State: M
Address: 64 State: M
Address: 64 State: M
CPU3 Writes to Address: 479
Address: 479 State: M
Address: 479 State: Not in Cache
Address: 479 State: Not in Cache
Address: 479 State: M

=====================Simulation Loop #1427=====================
CPU0 Writes to Address: 975
Address: 975 State: M
Address: 975 State: E
Address: 975 State: M
Address: 975 State: Not in Cache
CPU1 Reads from Address: 128
Address: 128 State: M
Address: 128 State: E
Address: 128 State: S
Address: 128 State: Not in Cache
CPU2 Writes to Address: 575
Address: 575 State: M
Address: 575 State: Not in Cache
Address: 575 State: M
Address: 575 State: E
CPU3 Reads from Address: 522
Address: 522 State: S
Address: 522 State: S
Address: 522 State: Not in Cache
Address: 522 State: M
Address: 522 State: S

=====================Simulation Loop #1428=====================
CPU0 Reads from Address: 224
Address: 224 State: M
Address: 224 State: M
Address: 224 State: Not in Cache
Address: 224 State: M
CPU1 Reads from Address: 605
Address: 605 State: M
Address: 605 State: M
Address: 605 State: M
Address: 605 State: M
CPU2 Writes to Address: 155
Address: 155 State: M
Address: 155 State: M
Address: 155 State: M
Address: 155 State: M
CPU3 Writes to Address: 866
Address: 866 State: M
Address: 866 State: M
Address: 866 State: M
Address: 866 State: M

=====================Simulation Loop #1429=====================
CPU0 Reads from Address: 122
Address: 122 State: M
Address: 122 State: M
Address: 122 State: Not in Cache
Address: 122 State: Not in Cache
CPU1 Writes to Address: 787
Address: 787 State: M
Address: 787 State: M
Address: 787 State: M
Address: 787 State: M
CPU2 Writes to Address: 585
Address: 585 State: E
Address: 585 State: M
Address: 585 State: M
Address: 585 State: Not in Cache
CPU3 Writes to Address: 19
Address: 19 State: M
Address: 19 State: Not in Cache
Address: 19 State: Not in Cache
Address: 19 State: M

=====================Simulation Loop #1430=====================
CPU0 Writes to Address: 747
Address: 747 State: M
Address: 747 State: M
Address: 747 State: M
Address: 747 State: M
CPU1 Reads from Address: 850
Address: 850 State: S
Address: 850 State: M
Address: 850 State: S
Address: 850 State: Not in Cache
CPU2 Writes to Address: 361
Address: 361 State: Not in Cache
Address: 361 State: Not in Cache
Address: 361 State: M
Address: 361 State: E
CPU3 Reads from Address: 202
Address: 202 State: Not in Cache
Address: 202 State: M
Address: 202 State: M
Address: 202 State: S

=====================Simulation Loop #1431=====================
CPU0 Reads from Address: 691
Address: 691 State: S
Address: 691 State: S
Address: 691 State: M
Address: 691 State: Not in Cache
Address: 691 State: M
CPU1 Reads from Address: 233
Address: 233 State: S
Address: 233 State: M
Address: 233 State: S
Address: 233 State: M
Address: 233 State: Not in Cache
CPU2 Reads from Address: 226
Address: 226 State: M
Address: 226 State: M
Address: 226 State: S
Address: 226 State: Not in Cache
CPU3 Writes to Address: 422
Address: 422 State: S
Address: 422 State: Not in Cache
Address: 422 State: Not in Cache
Address: 422 State: M

=====================Simulation Loop #1432=====================
CPU0 Writes to Address: 170
Address: 170 State: M
Address: 170 State: S
Address: 170 State: Not in Cache
Address: 170 State: M
CPU1 Writes to Address: 975
Address: 975 State: M
Address: 975 State: M
Address: 975 State: M
Address: 975 State: Not in Cache
CPU2 Writes to Address: 185
Address: 185 State: M
Address: 185 State: M
Address: 185 State: M
Address: 185 State: Not in Cache
CPU3 Reads from Address: 45
Address: 45 State: E
Address: 45 State: E
Address: 45 State: M
Address: 45 State: M

=====================Simulation Loop #1433=====================
CPU0 Writes to Address: 835
Address: 835 State: M
Address: 835 State: M
Address: 835 State: Not in Cache
Address: 835 State: M
CPU1 Reads from Address: 105
Address: 105 State: Not in Cache
Address: 105 State: M
Address: 105 State: M
Address: 105 State: M
CPU2 Writes to Address: 450
Address: 450 State: E
Address: 450 State: M
Address: 450 State: M
Address: 450 State: M
CPU3 Writes to Address: 947
Address: 947 State: M
Address: 947 State: Not in Cache
Address: 947 State: M
Address: 947 State: M

=====================Simulation Loop #1434=====================
CPU0 Writes to Address: 765
Address: 765 State: M
Address: 765 State: Not in Cache
Address: 765 State: Not in Cache
Address: 765 State: M
CPU1 Reads from Address: 991
Address: 991 State: Not in Cache
Address: 991 State: M
Address: 991 State: M
Address: 991 State: Not in Cache
CPU2 Reads from Address: 58
Address: 58 State: M
Address: 58 State: Not in Cache
Address: 58 State: M
Address: 58 State: M
CPU3 Reads from Address: 988
Address: 988 State: M
Address: 988 State: Not in Cache
Address: 988 State: M
Address: 988 State: M

=====================Simulation Loop #1435=====================
CPU0 Reads from Address: 838
Address: 838 State: M
Address: 838 State: M
Address: 838 State: M
Address: 838 State: M
CPU1 Reads from Address: 183
Address: 183 State: M
Address: 183 State: S
Address: 183 State: Not in Cache
Address: 183 State: M
CPU2 Reads from Address: 569
Address: 569 State: Not in Cache
Address: 569 State: M
Address: 569 State: M
Address: 569 State: M
CPU3 Writes to Address: 172
Address: 172 State: M
Address: 172 State: M
Address: 172 State: S
Address: 172 State: M

=====================Simulation Loop #1436=====================
CPU0 Writes to Address: 622
Address: 622 State: M
Address: 622 State: Not in Cache
Address: 622 State: E
Address: 622 State: Not in Cache
CPU1 Reads from Address: 26
Address: 26 State: M
Address: 26 State: M
Address: 26 State: S
Address: 26 State: Not in Cache
CPU2 Reads from Address: 275
Address: 275 State: M
Address: 275 State: M
Address: 275 State: M
Address: 275 State: Not in Cache
CPU3 Reads from Address: 466
Address: 466 State: Not in Cache
Address: 466 State: M
Address: 466 State: M
Address: 466 State: M

=====================Simulation Loop #1437=====================
CPU0 Writes to Address: 364
Address: 364 State: M
Address: 364 State: M
Address: 364 State: S
Address: 364 State: M
CPU1 Reads from Address: 553
Address: 553 State: M
Address: 553 State: E
Address: 553 State: Not in Cache
Address: 553 State: E
CPU2 Reads from Address: 28
Address: 28 State: E
Address: 28 State: E
Address: 28 State: E
Address: 28 State: Not in Cache
CPU3 Writes to Address: 561
Address: 561 State: E
Address: 561 State: Not in Cache
Address: 561 State: M
Address: 561 State: M

=====================Simulation Loop #1438=====================
CPU0 Reads from Address: 954
Address: 954 State: M
Address: 954 State: M
Address: 954 State: M
Address: 954 State: M
CPU1 Reads from Address: 545
Address: 545 State: M
Address: 545 State: M
Address: 545 State: M
Address: 545 State: S
CPU2 Writes to Address: 559
Address: 559 State: Not in Cache
Address: 559 State: Not in Cache
Address: 559 State: M
Address: 559 State: M
CPU3 Reads from Address: 665
Address: 665 State: M
Address: 665 State: M
Address: 665 State: S
Address: 665 State: E

=====================Simulation Loop #1439=====================
CPU0 Writes to Address: 70
Address: 70 State: M
Address: 70 State: M
Address: 70 State: Not in Cache
Address: 70 State: S
CPU1 Writes to Address: 26
Address: 26 State: M
Address: 26 State: M
Address: 26 State: S
Address: 26 State: Not in Cache
CPU2 Writes to Address: 954
Address: 954 State: M
Address: 954 State: M
Address: 954 State: M
Address: 954 State: M
CPU3 Reads from Address: 977
Address: 977 State: M
Address: 977 State: M
Address: 977 State: Not in Cache
Address: 977 State: M

=====================Simulation Loop #1440=====================
CPU0 Reads from Address: 46
Address: 46 State: S
Address: 46 State: S
Address: 46 State: M
Address: 46 State: M
Address: 46 State: M
CPU1 Writes to Address: 394
Address: 394 State: Not in Cache
Address: 394 State: M
Address: 394 State: M
Address: 394 State: S
CPU2 Reads from Address: 19
Address: 19 State: S
Address: 19 State: M
Address: 19 State: Not in Cache
Address: 19 State: S
Address: 19 State: M
CPU3 Writes to Address: 780
Address: 780 State: M
Address: 780 State: M
Address: 780 State: E
Address: 780 State: M

=====================Simulation Loop #1441=====================
CPU0 Writes to Address: 734
Address: 734 State: M
Address: 734 State: S
Address: 734 State: M
Address: 734 State: M
CPU1 Reads from Address: 332
Address: 332 State: S
Address: 332 State: M
Address: 332 State: S
Address: 332 State: Not in Cache
Address: 332 State: E
CPU2 Writes to Address: 520
Address: 520 State: M
Address: 520 State: M
Address: 520 State: M
Address: 520 State: S
CPU3 Writes to Address: 17
Address: 17 State: M
Address: 17 State: S
Address: 17 State: M
Address: 17 State: M

=====================Simulation Loop #1442=====================
CPU0 Writes to Address: 837
Address: 837 State: M
Address: 837 State: Not in Cache
Address: 837 State: M
Address: 837 State: Not in Cache
CPU1 Reads from Address: 990
Address: 990 State: S
Address: 990 State: M
Address: 990 State: S
Address: 990 State: M
Address: 990 State: Not in Cache
CPU2 Writes to Address: 441
Address: 441 State: Not in Cache
Address: 441 State: E
Address: 441 State: M
Address: 441 State: E
CPU3 Writes to Address: 28
Address: 28 State: E
Address: 28 State: E
Address: 28 State: E
Address: 28 State: M

=====================Simulation Loop #1443=====================
CPU0 Writes to Address: 957
Address: 957 State: M
Address: 957 State: Not in Cache
Address: 957 State: M
Address: 957 State: M
CPU1 Writes to Address: 725
Address: 725 State: M
Address: 725 State: M
Address: 725 State: S
Address: 725 State: M
CPU2 Reads from Address: 530
Address: 530 State: E
Address: 530 State: M
Address: 530 State: M
Address: 530 State: M
CPU3 Reads from Address: 993
Address: 993 State: S
Address: 993 State: M
Address: 993 State: M
Address: 993 State: M
Address: 993 State: S

=====================Simulation Loop #1444=====================
CPU0 Reads from Address: 93
Address: 93 State: M
Address: 93 State: S
Address: 93 State: M
Address: 93 State: S
CPU1 Reads from Address: 153
Address: 153 State: Not in Cache
Address: 153 State: M
Address: 153 State: S
Address: 153 State: Not in Cache
CPU2 Reads from Address: 615
Address: 615 State: S
Address: 615 State: M
Address: 615 State: S
Address: 615 State: S
Address: 615 State: M
CPU3 Reads from Address: 820
Address: 820 State: S
Address: 820 State: M
Address: 820 State: M
Address: 820 State: Not in Cache
Address: 820 State: S

=====================Simulation Loop #1445=====================
CPU0 Writes to Address: 297
Address: 297 State: M
Address: 297 State: M
Address: 297 State: M
Address: 297 State: M
CPU1 Reads from Address: 97
Address: 97 State: M
Address: 97 State: M
Address: 97 State: E
Address: 97 State: E
CPU2 Writes to Address: 783
Address: 783 State: E
Address: 783 State: Not in Cache
Address: 783 State: M
Address: 783 State: Not in Cache
CPU3 Reads from Address: 237
Address: 237 State: Not in Cache
Address: 237 State: S
Address: 237 State: M
Address: 237 State: M

=====================Simulation Loop #1446=====================
CPU0 Reads from Address: 28
Address: 28 State: E
Address: 28 State: E
Address: 28 State: E
Address: 28 State: M
CPU1 Reads from Address: 716
Address: 716 State: S
Address: 716 State: M
Address: 716 State: Not in Cache
Address: 716 State: M
CPU2 Reads from Address: 917
Address: 917 State: E
Address: 917 State: M
Address: 917 State: M
Address: 917 State: Not in Cache
CPU3 Reads from Address: 702
Address: 702 State: S
Address: 702 State: M
Address: 702 State: Not in Cache
Address: 702 State: S

=====================Simulation Loop #1447=====================
CPU0 Reads from Address: 97
Address: 97 State: M
Address: 97 State: M
Address: 97 State: E
Address: 97 State: E
CPU1 Reads from Address: 56
Address: 56 State: S
Address: 56 State: S
Address: 56 State: S
Address: 56 State: M
Address: 56 State: M
CPU2 Writes to Address: 532
Address: 532 State: Not in Cache
Address: 532 State: E
Address: 532 State: M
Address: 532 State: M
CPU3 Reads from Address: 547
Address: 547 State: E
Address: 547 State: Not in Cache
Address: 547 State: E
Address: 547 State: E
Address: 547 State: E

=====================Simulation Loop #1448=====================
CPU0 Reads from Address: 495
Address: 495 State: S
Address: 495 State: S
Address: 495 State: E
Address: 495 State: M
Address: 495 State: E
CPU1 Reads from Address: 397
Address: 397 State: S
Address: 397 State: M
Address: 397 State: S
Address: 397 State: S
Address: 397 State: M
CPU2 Writes to Address: 8
Address: 8 State: M
Address: 8 State: Not in Cache
Address: 8 State: M
Address: 8 State: M
CPU3 Reads from Address: 63
Address: 63 State: S
Address: 63 State: Not in Cache
Address: 63 State: Not in Cache
Address: 63 State: M

=====================Simulation Loop #1449=====================
CPU0 Reads from Address: 894
Address: 894 State: S
Address: 894 State: M
Address: 894 State: M
Address: 894 State: S
CPU1 Writes to Address: 973
Address: 973 State: E
Address: 973 State: M
Address: 973 State: M
Address: 973 State: Not in Cache
CPU2 Writes to Address: 318
Address: 318 State: Not in Cache
Address: 318 State: Not in Cache
Address: 318 State: M
Address: 318 State: S
CPU3 Reads from Address: 790
Address: 790 State: M
Address: 790 State: M
Address: 790 State: Not in Cache
Address: 790 State: M

=====================Simulation Loop #1450=====================
CPU0 Reads from Address: 306
Address: 306 State: S
Address: 306 State: S
Address: 306 State: S
Address: 306 State: M
Address: 306 State: M
CPU1 Writes to Address: 333
Address: 333 State: M
Address: 333 State: M
Address: 333 State: M
Address: 333 State: M
CPU2 Reads from Address: 899
Address: 899 State: M
Address: 899 State: Not in Cache
Address: 899 State: M
Address: 899 State: Not in Cache
CPU3 Reads from Address: 912
Address: 912 State: S
Address: 912 State: M
Address: 912 State: M
Address: 912 State: S

=====================Simulation Loop #1451=====================
CPU0 Writes to Address: 74
Address: 74 State: M
Address: 74 State: Not in Cache
Address: 74 State: M
Address: 74 State: S
CPU1 Writes to Address: 963
Address: 963 State: M
Address: 963 State: M
Address: 963 State: S
Address: 963 State: M
CPU2 Writes to Address: 476
Address: 476 State: S
Address: 476 State: Not in Cache
Address: 476 State: M
Address: 476 State: M
CPU3 Reads from Address: 754
Address: 754 State: M
Address: 754 State: M
Address: 754 State: M
Address: 754 State: E

=====================Simulation Loop #1452=====================
CPU0 Writes to Address: 926
Address: 926 State: M
Address: 926 State: Not in Cache
Address: 926 State: M
Address: 926 State: M
CPU1 Writes to Address: 583
Address: 583 State: Not in Cache
Address: 583 State: M
Address: 583 State: M
Address: 583 State: Not in Cache
CPU2 Writes to Address: 547
Address: 547 State: Not in Cache
Address: 547 State: E
Address: 547 State: M
Address: 547 State: E
CPU3 Writes to Address: 89
Address: 89 State: S
Address: 89 State: E
Address: 89 State: Not in Cache
Address: 89 State: M

=====================Simulation Loop #1453=====================
CPU0 Reads from Address: 332
Address: 332 State: M
Address: 332 State: S
Address: 332 State: Not in Cache
Address: 332 State: E
CPU1 Writes to Address: 11
Address: 11 State: Not in Cache
Address: 11 State: M
Address: 11 State: M
Address: 11 State: E
CPU2 Reads from Address: 388
Address: 388 State: S
Address: 388 State: M
Address: 388 State: Not in Cache
Address: 388 State: S
Address: 388 State: Not in Cache
CPU3 Reads from Address: 466
Address: 466 State: Not in Cache
Address: 466 State: M
Address: 466 State: M
Address: 466 State: M

=====================Simulation Loop #1454=====================
CPU0 Reads from Address: 963
Address: 963 State: M
Address: 963 State: M
Address: 963 State: S
Address: 963 State: M
CPU1 Writes to Address: 746
Address: 746 State: M
Address: 746 State: M
Address: 746 State: Not in Cache
Address: 746 State: S
CPU2 Writes to Address: 519
Address: 519 State: M
Address: 519 State: E
Address: 519 State: M
Address: 519 State: Not in Cache
CPU3 Writes to Address: 377
Address: 377 State: M
Address: 377 State: Not in Cache
Address: 377 State: M
Address: 377 State: M

=====================Simulation Loop #1455=====================
CPU0 Reads from Address: 378
Address: 378 State: S
Address: 378 State: S
Address: 378 State: M
Address: 378 State: S
Address: 378 State: Not in Cache
CPU1 Writes to Address: 28
Address: 28 State: E
Address: 28 State: M
Address: 28 State: E
Address: 28 State: M
CPU2 Writes to Address: 900
Address: 900 State: Not in Cache
Address: 900 State: E
Address: 900 State: M
Address: 900 State: Not in Cache
CPU3 Writes to Address: 416
Address: 416 State: Not in Cache
Address: 416 State: S
Address: 416 State: M
Address: 416 State: M

=====================Simulation Loop #1456=====================
CPU0 Reads from Address: 1021
Address: 1021 State: M
Address: 1021 State: M
Address: 1021 State: E
Address: 1021 State: M
CPU1 Reads from Address: 676
Address: 676 State: Not in Cache
Address: 676 State: M
Address: 676 State: Not in Cache
Address: 676 State: Not in Cache
CPU2 Reads from Address: 468
Address: 468 State: Not in Cache
Address: 468 State: M
Address: 468 State: M
Address: 468 State: M
CPU3 Writes to Address: 266
Address: 266 State: Not in Cache
Address: 266 State: Not in Cache
Address: 266 State: M
Address: 266 State: M

=====================Simulation Loop #1457=====================
CPU0 Writes to Address: 20
Address: 20 State: M
Address: 20 State: Not in Cache
Address: 20 State: Not in Cache
Address: 20 State: E
CPU1 Reads from Address: 48
Address: 48 State: M
Address: 48 State: M
Address: 48 State: M
Address: 48 State: M
CPU2 Reads from Address: 117
Address: 117 State: S
Address: 117 State: M
Address: 117 State: Not in Cache
Address: 117 State: S
Address: 117 State: Not in Cache
CPU3 Writes to Address: 533
Address: 533 State: M
Address: 533 State: M
Address: 533 State: S
Address: 533 State: M

=====================Simulation Loop #1458=====================
CPU0 Writes to Address: 606
Address: 606 State: M
Address: 606 State: M
Address: 606 State: Not in Cache
Address: 606 State: S
CPU1 Reads from Address: 210
Address: 210 State: M
Address: 210 State: M
Address: 210 State: Not in Cache
Address: 210 State: S
CPU2 Writes to Address: 257
Address: 257 State: Not in Cache
Address: 257 State: Not in Cache
Address: 257 State: M
Address: 257 State: M
CPU3 Writes to Address: 822
Address: 822 State: Not in Cache
Address: 822 State: M
Address: 822 State: E
Address: 822 State: M

=====================Simulation Loop #1459=====================
CPU0 Reads from Address: 820
Address: 820 State: M
Address: 820 State: M
Address: 820 State: Not in Cache
Address: 820 State: S
CPU1 Reads from Address: 726
Address: 726 State: M
Address: 726 State: E
Address: 726 State: S
Address: 726 State: M
CPU2 Writes to Address: 270
Address: 270 State: Not in Cache
Address: 270 State: S
Address: 270 State: M
Address: 270 State: E
CPU3 Reads from Address: 379
Address: 379 State: M
Address: 379 State: S
Address: 379 State: Not in Cache
Address: 379 State: M

=====================Simulation Loop #1460=====================
CPU0 Writes to Address: 612
Address: 612 State: M
Address: 612 State: M
Address: 612 State: Not in Cache
Address: 612 State: S
CPU1 Reads from Address: 492
Address: 492 State: M
Address: 492 State: S
Address: 492 State: M
Address: 492 State: Not in Cache
CPU2 Reads from Address: 109
Address: 109 State: S
Address: 109 State: S
Address: 109 State: M
Address: 109 State: E
CPU3 Writes to Address: 818
Address: 818 State: M
Address: 818 State: M
Address: 818 State: M
Address: 818 State: M

=====================Simulation Loop #1461=====================
CPU0 Writes to Address: 584
Address: 584 State: M
Address: 584 State: M
Address: 584 State: M
Address: 584 State: S
CPU1 Reads from Address: 819
Address: 819 State: Not in Cache
Address: 819 State: M
Address: 819 State: M
Address: 819 State: Not in Cache
CPU2 Writes to Address: 964
Address: 964 State: E
Address: 964 State: M
Address: 964 State: M
Address: 964 State: Not in Cache
CPU3 Writes to Address: 960
Address: 960 State: M
Address: 960 State: Not in Cache
Address: 960 State: M
Address: 960 State: M

=====================Simulation Loop #1462=====================
CPU0 Reads from Address: 528
Address: 528 State: S
Address: 528 State: Not in Cache
Address: 528 State: M
Address: 528 State: Not in Cache
CPU1 Reads from Address: 187
Address: 187 State: M
Address: 187 State: S
Address: 187 State: M
Address: 187 State: Not in Cache
CPU2 Reads from Address: 316
Address: 316 State: M
Address: 316 State: M
Address: 316 State: E
Address: 316 State: M
CPU3 Writes to Address: 267
Address: 267 State: M
Address: 267 State: M
Address: 267 State: Not in Cache
Address: 267 State: M

=====================Simulation Loop #1463=====================
CPU0 Reads from Address: 70
Address: 70 State: M
Address: 70 State: M
Address: 70 State: Not in Cache
Address: 70 State: S
CPU1 Writes to Address: 625
Address: 625 State: Not in Cache
Address: 625 State: M
Address: 625 State: M
Address: 625 State: M
CPU2 Reads from Address: 299
Address: 299 State: M
Address: 299 State: Not in Cache
Address: 299 State: M
Address: 299 State: M
CPU3 Writes to Address: 114
Address: 114 State: M
Address: 114 State: M
Address: 114 State: S
Address: 114 State: M

=====================Simulation Loop #1464=====================
CPU0 Reads from Address: 746
Address: 746 State: M
Address: 746 State: M
Address: 746 State: Not in Cache
Address: 746 State: S
CPU1 Writes to Address: 616
Address: 616 State: S
Address: 616 State: M
Address: 616 State: M
Address: 616 State: S
CPU2 Reads from Address: 1014
Address: 1014 State: M
Address: 1014 State: Not in Cache
Address: 1014 State: M
Address: 1014 State: M
CPU3 Writes to Address: 935
Address: 935 State: M
Address: 935 State: M
Address: 935 State: M
Address: 935 State: M

=====================Simulation Loop #1465=====================
CPU0 Reads from Address: 428
Address: 428 State: M
Address: 428 State: M
Address: 428 State: Not in Cache
Address: 428 State: E
CPU1 Reads from Address: 634
Address: 634 State: M
Address: 634 State: S
Address: 634 State: M
Address: 634 State: E
CPU2 Reads from Address: 40
Address: 40 State: M
Address: 40 State: Not in Cache
Address: 40 State: M
Address: 40 State: Not in Cache
CPU3 Writes to Address: 274
Address: 274 State: M
Address: 274 State: M
Address: 274 State: M
Address: 274 State: M

=====================Simulation Loop #1466=====================
CPU0 Reads from Address: 524
Address: 524 State: M
Address: 524 State: Not in Cache
Address: 524 State: Not in Cache
Address: 524 State: M
CPU1 Reads from Address: 22
Address: 22 State: Not in Cache
Address: 22 State: M
Address: 22 State: M
Address: 22 State: S
CPU2 Writes to Address: 615
Address: 615 State: M
Address: 615 State: S
Address: 615 State: M
Address: 615 State: M
CPU3 Writes to Address: 51
Address: 51 State: Not in Cache
Address: 51 State: S
Address: 51 State: M
Address: 51 State: M

=====================Simulation Loop #1467=====================
CPU0 Reads from Address: 80
Address: 80 State: M
Address: 80 State: Not in Cache
Address: 80 State: S
Address: 80 State: M
CPU1 Reads from Address: 972
Address: 972 State: S
Address: 972 State: E
Address: 972 State: S
Address: 972 State: M
Address: 972 State: Not in Cache
CPU2 Writes to Address: 36
Address: 36 State: Not in Cache
Address: 36 State: Not in Cache
Address: 36 State: M
Address: 36 State: M
CPU3 Reads from Address: 955
Address: 955 State: M
Address: 955 State: M
Address: 955 State: Not in Cache
Address: 955 State: S

=====================Simulation Loop #1468=====================
CPU0 Reads from Address: 126
Address: 126 State: S
Address: 126 State: S
Address: 126 State: E
Address: 126 State: M
Address: 126 State: Not in Cache
CPU1 Writes to Address: 730
Address: 730 State: M
Address: 730 State: M
Address: 730 State: S
Address: 730 State: M
CPU2 Writes to Address: 513
Address: 513 State: M
Address: 513 State: M
Address: 513 State: M
Address: 513 State: Not in Cache
CPU3 Reads from Address: 61
Address: 61 State: S
Address: 61 State: M
Address: 61 State: M
Address: 61 State: M
Address: 61 State: S

=====================Simulation Loop #1469=====================
CPU0 Writes to Address: 191
Address: 191 State: M
Address: 191 State: M
Address: 191 State: E
Address: 191 State: S
CPU1 Writes to Address: 845
Address: 845 State: M
Address: 845 State: M
Address: 845 State: E
Address: 845 State: E
CPU2 Writes to Address: 935
Address: 935 State: M
Address: 935 State: M
Address: 935 State: M
Address: 935 State: M
CPU3 Writes to Address: 988
Address: 988 State: M
Address: 988 State: Not in Cache
Address: 988 State: M
Address: 988 State: M

=====================Simulation Loop #1470=====================
CPU0 Reads from Address: 168
Address: 168 State: S
Address: 168 State: S
Address: 168 State: M
Address: 168 State: M
Address: 168 State: M
CPU1 Writes to Address: 839
Address: 839 State: Not in Cache
Address: 839 State: M
Address: 839 State: Not in Cache
Address: 839 State: M
CPU2 Reads from Address: 196
Address: 196 State: M
Address: 196 State: Not in Cache
Address: 196 State: M
Address: 196 State: M
CPU3 Reads from Address: 359
Address: 359 State: M
Address: 359 State: M
Address: 359 State: M
Address: 359 State: M

=====================Simulation Loop #1471=====================
CPU0 Reads from Address: 927
Address: 927 State: M
Address: 927 State: M
Address: 927 State: M
Address: 927 State: S
CPU1 Reads from Address: 153
Address: 153 State: Not in Cache
Address: 153 State: M
Address: 153 State: S
Address: 153 State: Not in Cache
CPU2 Reads from Address: 197
Address: 197 State: Not in Cache
Address: 197 State: Not in Cache
Address: 197 State: E
Address: 197 State: E
CPU3 Writes to Address: 783
Address: 783 State: E
Address: 783 State: Not in Cache
Address: 783 State: M
Address: 783 State: M

=====================Simulation Loop #1472=====================
CPU0 Writes to Address: 479
Address: 479 State: M
Address: 479 State: Not in Cache
Address: 479 State: Not in Cache
Address: 479 State: M
CPU1 Writes to Address: 299
Address: 299 State: M
Address: 299 State: M
Address: 299 State: M
Address: 299 State: M
CPU2 Writes to Address: 154
Address: 154 State: Not in Cache
Address: 154 State: Not in Cache
Address: 154 State: M
Address: 154 State: E
CPU3 Reads from Address: 472
Address: 472 State: S
Address: 472 State: M
Address: 472 State: M
Address: 472 State: S

=====================Simulation Loop #1473=====================
CPU0 Writes to Address: 864
Address: 864 State: M
Address: 864 State: M
Address: 864 State: Not in Cache
Address: 864 State: Not in Cache
CPU1 Writes to Address: 345
Address: 345 State: Not in Cache
Address: 345 State: M
Address: 345 State: M
Address: 345 State: M
CPU2 Reads from Address: 214
Address: 214 State: S
Address: 214 State: Not in Cache
Address: 214 State: M
Address: 214 State: Not in Cache
CPU3 Writes to Address: 995
Address: 995 State: Not in Cache
Address: 995 State: Not in Cache
Address: 995 State: M
Address: 995 State: M

=====================Simulation Loop #1474=====================
CPU0 Writes to Address: 662
Address: 662 State: M
Address: 662 State: S
Address: 662 State: S
Address: 662 State: M
CPU1 Writes to Address: 854
Address: 854 State: M
Address: 854 State: M
Address: 854 State: M
Address: 854 State: Not in Cache
CPU2 Reads from Address: 598
Address: 598 State: M
Address: 598 State: Not in Cache
Address: 598 State: E
Address: 598 State: Not in Cache
CPU3 Reads from Address: 998
Address: 998 State: S
Address: 998 State: E
Address: 998 State: M
Address: 998 State: Not in Cache
Address: 998 State: S

=====================Simulation Loop #1475=====================
CPU0 Reads from Address: 978
Address: 978 State: M
Address: 978 State: E
Address: 978 State: Not in Cache
Address: 978 State: E
CPU1 Reads from Address: 575
Address: 575 State: S
Address: 575 State: M
Address: 575 State: S
Address: 575 State: M
Address: 575 State: E
CPU2 Writes to Address: 744
Address: 744 State: Not in Cache
Address: 744 State: Not in Cache
Address: 744 State: M
Address: 744 State: Not in Cache
CPU3 Reads from Address: 586
Address: 586 State: E
Address: 586 State: M
Address: 586 State: E
Address: 586 State: M

=====================Simulation Loop #1476=====================
CPU0 Writes to Address: 831
Address: 831 State: M
Address: 831 State: M
Address: 831 State: Not in Cache
Address: 831 State: M
CPU1 Writes to Address: 970
Address: 970 State: M
Address: 970 State: M
Address: 970 State: M
Address: 970 State: M
CPU2 Reads from Address: 38
Address: 38 State: M
Address: 38 State: M
Address: 38 State: M
Address: 38 State: Not in Cache
CPU3 Reads from Address: 276
Address: 276 State: S
Address: 276 State: Not in Cache
Address: 276 State: M
Address: 276 State: M
Address: 276 State: S

=====================Simulation Loop #1477=====================
CPU0 Reads from Address: 481
Address: 481 State: M
Address: 481 State: Not in Cache
Address: 481 State: M
Address: 481 State: S
CPU1 Reads from Address: 564
Address: 564 State: Not in Cache
Address: 564 State: M
Address: 564 State: Not in Cache
Address: 564 State: M
CPU2 Writes to Address: 489
Address: 489 State: M
Address: 489 State: Not in Cache
Address: 489 State: M
Address: 489 State: Not in Cache
CPU3 Reads from Address: 424
Address: 424 State: M
Address: 424 State: E
Address: 424 State: S
Address: 424 State: E

=====================Simulation Loop #1478=====================
CPU0 Reads from Address: 184
Address: 184 State: M
Address: 184 State: E
Address: 184 State: Not in Cache
Address: 184 State: E
CPU1 Reads from Address: 990
Address: 990 State: M
Address: 990 State: S
Address: 990 State: M
Address: 990 State: Not in Cache
CPU2 Writes to Address: 128
Address: 128 State: M
Address: 128 State: E
Address: 128 State: M
Address: 128 State: Not in Cache
CPU3 Reads from Address: 574
Address: 574 State: S
Address: 574 State: M
Address: 574 State: S
Address: 574 State: S

=====================Simulation Loop #1479=====================
CPU0 Reads from Address: 433
Address: 433 State: M
Address: 433 State: M
Address: 433 State: Not in Cache
Address: 433 State: S
CPU1 Reads from Address: 926
Address: 926 State: S
Address: 926 State: M
Address: 926 State: S
Address: 926 State: M
Address: 926 State: M
CPU2 Reads from Address: 790
Address: 790 State: S
Address: 790 State: M
Address: 790 State: M
Address: 790 State: S
Address: 790 State: M
CPU3 Reads from Address: 503
Address: 503 State: M
Address: 503 State: Not in Cache
Address: 503 State: S
Address: 503 State: M

=====================Simulation Loop #1480=====================
CPU0 Reads from Address: 365
Address: 365 State: S
Address: 365 State: S
Address: 365 State: E
Address: 365 State: Not in Cache
Address: 365 State: M
CPU1 Writes to Address: 530
Address: 530 State: E
Address: 530 State: M
Address: 530 State: M
Address: 530 State: M
CPU2 Writes to Address: 448
Address: 448 State: Not in Cache
Address: 448 State: Not in Cache
Address: 448 State: M
Address: 448 State: E
CPU3 Writes to Address: 981
Address: 981 State: Not in Cache
Address: 981 State: Not in Cache
Address: 981 State: M
Address: 981 State: M

=====================Simulation Loop #1481=====================
CPU0 Writes to Address: 428
Address: 428 State: M
Address: 428 State: M
Address: 428 State: Not in Cache
Address: 428 State: E
CPU1 Reads from Address: 25
Address: 25 State: S
Address: 25 State: E
Address: 25 State: Not in Cache
Address: 25 State: M
CPU2 Reads from Address: 769
Address: 769 State: Not in Cache
Address: 769 State: M
Address: 769 State: M
Address: 769 State: M
CPU3 Reads from Address: 248
Address: 248 State: M
Address: 248 State: Not in Cache
Address: 248 State: M
Address: 248 State: S

=====================Simulation Loop #1482=====================
CPU0 Reads from Address: 342
Address: 342 State: M
Address: 342 State: S
Address: 342 State: M
Address: 342 State: M
CPU1 Reads from Address: 623
Address: 623 State: E
Address: 623 State: E
Address: 623 State: Not in Cache
Address: 623 State: E
CPU2 Writes to Address: 43
Address: 43 State: Not in Cache
Address: 43 State: Not in Cache
Address: 43 State: M
Address: 43 State: Not in Cache
CPU3 Writes to Address: 603
Address: 603 State: E
Address: 603 State: E
Address: 603 State: E
Address: 603 State: M

=====================Simulation Loop #1483=====================
CPU0 Writes to Address: 831
Address: 831 State: M
Address: 831 State: M
Address: 831 State: Not in Cache
Address: 831 State: M
CPU1 Reads from Address: 447
Address: 447 State: Not in Cache
Address: 447 State: S
Address: 447 State: M
Address: 447 State: M
CPU2 Writes to Address: 37
Address: 37 State: E
Address: 37 State: Not in Cache
Address: 37 State: M
Address: 37 State: M
CPU3 Reads from Address: 432
Address: 432 State: M
Address: 432 State: E
Address: 432 State: S
Address: 432 State: M

=====================Simulation Loop #1484=====================
CPU0 Writes to Address: 555
Address: 555 State: M
Address: 555 State: Not in Cache
Address: 555 State: E
Address: 555 State: M
CPU1 Writes to Address: 444
Address: 444 State: E
Address: 444 State: M
Address: 444 State: E
Address: 444 State: E
CPU2 Reads from Address: 376
Address: 376 State: M
Address: 376 State: S
Address: 376 State: M
Address: 376 State: Not in Cache
CPU3 Reads from Address: 831
Address: 831 State: M
Address: 831 State: M
Address: 831 State: Not in Cache
Address: 831 State: M

=====================Simulation Loop #1485=====================
CPU0 Reads from Address: 327
Address: 327 State: S
Address: 327 State: S
Address: 327 State: E
Address: 327 State: M
Address: 327 State: M
CPU1 Reads from Address: 377
Address: 377 State: S
Address: 377 State: M
Address: 377 State: S
Address: 377 State: M
Address: 377 State: M
CPU2 Writes to Address: 382
Address: 382 State: E
Address: 382 State: M
Address: 382 State: M
Address: 382 State: Not in Cache
CPU3 Reads from Address: 525
Address: 525 State: E
Address: 525 State: Not in Cache
Address: 525 State: E
Address: 525 State: Not in Cache
Address: 525 State: E

=====================Simulation Loop #1486=====================
CPU0 Writes to Address: 774
Address: 774 State: M
Address: 774 State: M
Address: 774 State: Not in Cache
Address: 774 State: Not in Cache
CPU1 Writes to Address: 231
Address: 231 State: M
Address: 231 State: M
Address: 231 State: M
Address: 231 State: M
CPU2 Writes to Address: 496
Address: 496 State: M
Address: 496 State: M
Address: 496 State: M
Address: 496 State: S
CPU3 Reads from Address: 976
Address: 976 State: S
Address: 976 State: Not in Cache
Address: 976 State: M
Address: 976 State: M

=====================Simulation Loop #1487=====================
CPU0 Reads from Address: 551
Address: 551 State: E
Address: 551 State: S
Address: 551 State: M
Address: 551 State: Not in Cache
CPU1 Writes to Address: 11
Address: 11 State: Not in Cache
Address: 11 State: M
Address: 11 State: M
Address: 11 State: E
CPU2 Reads from Address: 882
Address: 882 State: Not in Cache
Address: 882 State: M
Address: 882 State: E
Address: 882 State: Not in Cache
CPU3 Reads from Address: 457
Address: 457 State: M
Address: 457 State: M
Address: 457 State: Not in Cache
Address: 457 State: M

=====================Simulation Loop #1488=====================
CPU0 Writes to Address: 292
Address: 292 State: M
Address: 292 State: S
Address: 292 State: M
Address: 292 State: M
CPU1 Writes to Address: 833
Address: 833 State: S
Address: 833 State: M
Address: 833 State: S
Address: 833 State: M
CPU2 Reads from Address: 1015
Address: 1015 State: S
Address: 1015 State: M
Address: 1015 State: M
Address: 1015 State: S
Address: 1015 State: E
CPU3 Reads from Address: 242
Address: 242 State: E
Address: 242 State: S
Address: 242 State: M
Address: 242 State: M

=====================Simulation Loop #1489=====================
CPU0 Writes to Address: 586
Address: 586 State: M
Address: 586 State: M
Address: 586 State: E
Address: 586 State: M
CPU1 Writes to Address: 770
Address: 770 State: Not in Cache
Address: 770 State: M
Address: 770 State: M
Address: 770 State: M
CPU2 Writes to Address: 17
Address: 17 State: M
Address: 17 State: S
Address: 17 State: M
Address: 17 State: M
CPU3 Reads from Address: 717
Address: 717 State: M
Address: 717 State: M
Address: 717 State: Not in Cache
Address: 717 State: S

=====================Simulation Loop #1490=====================
CPU0 Reads from Address: 423
Address: 423 State: M
Address: 423 State: M
Address: 423 State: Not in Cache
Address: 423 State: M
CPU1 Writes to Address: 200
Address: 200 State: M
Address: 200 State: M
Address: 200 State: M
Address: 200 State: M
CPU2 Reads from Address: 653
Address: 653 State: M
Address: 653 State: M
Address: 653 State: S
Address: 653 State: S
CPU3 Writes to Address: 563
Address: 563 State: M
Address: 563 State: M
Address: 563 State: E
Address: 563 State: M

=====================Simulation Loop #1491=====================
CPU0 Reads from Address: 379
Address: 379 State: M
Address: 379 State: S
Address: 379 State: Not in Cache
Address: 379 State: M
CPU1 Reads from Address: 136
Address: 136 State: Not in Cache
Address: 136 State: M
Address: 136 State: M
Address: 136 State: Not in Cache
CPU2 Reads from Address: 268
Address: 268 State: M
Address: 268 State: M
Address: 268 State: M
Address: 268 State: S
CPU3 Reads from Address: 306
Address: 306 State: S
Address: 306 State: S
Address: 306 State: M
Address: 306 State: M

=====================Simulation Loop #1492=====================
CPU0 Writes to Address: 695
Address: 695 State: M
Address: 695 State: M
Address: 695 State: M
Address: 695 State: M
CPU1 Writes to Address: 786
Address: 786 State: M
Address: 786 State: M
Address: 786 State: Not in Cache
Address: 786 State: M
CPU2 Reads from Address: 387
Address: 387 State: M
Address: 387 State: M
Address: 387 State: M
Address: 387 State: M
CPU3 Writes to Address: 849
Address: 849 State: Not in Cache
Address: 849 State: M
Address: 849 State: M
Address: 849 State: M

=====================Simulation Loop #1493=====================
CPU0 Writes to Address: 503
Address: 503 State: M
Address: 503 State: Not in Cache
Address: 503 State: S
Address: 503 State: M
CPU1 Reads from Address: 753
Address: 753 State: E
Address: 753 State: M
Address: 753 State: Not in Cache
Address: 753 State: M
CPU2 Reads from Address: 78
Address: 78 State: E
Address: 78 State: E
Address: 78 State: M
Address: 78 State: Not in Cache
CPU3 Writes to Address: 276
Address: 276 State: Not in Cache
Address: 276 State: M
Address: 276 State: M
Address: 276 State: M

=====================Simulation Loop #1494=====================
CPU0 Writes to Address: 553
Address: 553 State: M
Address: 553 State: E
Address: 553 State: Not in Cache
Address: 553 State: E
CPU1 Writes to Address: 383
Address: 383 State: M
Address: 383 State: M
Address: 383 State: M
Address: 383 State: M
CPU2 Writes to Address: 741
Address: 741 State: M
Address: 741 State: M
Address: 741 State: M
Address: 741 State: S
CPU3 Reads from Address: 131
Address: 131 State: S
Address: 131 State: M
Address: 131 State: E
Address: 131 State: Not in Cache
Address: 131 State: S

=====================Simulation Loop #1495=====================
CPU0 Reads from Address: 612
Address: 612 State: M
Address: 612 State: M
Address: 612 State: Not in Cache
Address: 612 State: S
CPU1 Reads from Address: 1018
Address: 1018 State: S
Address: 1018 State: M
Address: 1018 State: S
Address: 1018 State: S
Address: 1018 State: Not in Cache
CPU2 Reads from Address: 782
Address: 782 State: S
Address: 782 State: M
Address: 782 State: S
Address: 782 State: S
Address: 782 State: E
CPU3 Writes to Address: 197
Address: 197 State: Not in Cache
Address: 197 State: Not in Cache
Address: 197 State: E
Address: 197 State: M

=====================Simulation Loop #1496=====================
CPU0 Writes to Address: 96
Address: 96 State: M
Address: 96 State: E
Address: 96 State: E
Address: 96 State: E
CPU1 Writes to Address: 471
Address: 471 State: Not in Cache
Address: 471 State: M
Address: 471 State: M
Address: 471 State: M
CPU2 Writes to Address: 539
Address: 539 State: E
Address: 539 State: M
Address: 539 State: M
Address: 539 State: S
CPU3 Writes to Address: 887
Address: 887 State: M
Address: 887 State: M
Address: 887 State: M
Address: 887 State: M

=====================Simulation Loop #1497=====================
CPU0 Reads from Address: 237
Address: 237 State: S
Address: 237 State: S
Address: 237 State: S
Address: 237 State: M
Address: 237 State: M
CPU1 Reads from Address: 654
Address: 654 State: M
Address: 654 State: M
Address: 654 State: Not in Cache
Address: 654 State: Not in Cache
CPU2 Reads from Address: 807
Address: 807 State: M
Address: 807 State: Not in Cache
Address: 807 State: S
Address: 807 State: M
CPU3 Writes to Address: 96
Address: 96 State: M
Address: 96 State: E
Address: 96 State: E
Address: 96 State: M

=====================Simulation Loop #1498=====================
CPU0 Reads from Address: 769
Address: 769 State: S
Address: 769 State: S
Address: 769 State: M
Address: 769 State: M
Address: 769 State: M
CPU1 Writes to Address: 407
Address: 407 State: M
Address: 407 State: M
Address: 407 State: Not in Cache
Address: 407 State: M
CPU2 Reads from Address: 598
Address: 598 State: M
Address: 598 State: Not in Cache
Address: 598 State: E
Address: 598 State: Not in Cache
CPU3 Reads from Address: 696
Address: 696 State: Not in Cache
Address: 696 State: M
Address: 696 State: M
Address: 696 State: M

=====================Simulation Loop #1499=====================
CPU0 Writes to Address: 838
Address: 838 State: M
Address: 838 State: M
Address: 838 State: M
Address: 838 State: M
CPU1 Reads from Address: 268
Address: 268 State: M
Address: 268 State: M
Address: 268 State: M
Address: 268 State: S
CPU2 Reads from Address: 318
Address: 318 State: Not in Cache
Address: 318 State: Not in Cache
Address: 318 State: M
Address: 318 State: S
CPU3 Writes to Address: 657
Address: 657 State: M
Address: 657 State: M
Address: 657 State: S
Address: 657 State: M

=====================Simulation Loop #1500=====================
CPU0 Writes to Address: 25
Address: 25 State: M
Address: 25 State: E
Address: 25 State: Not in Cache
Address: 25 State: M
CPU1 Writes to Address: 855
Address: 855 State: M
Address: 855 State: M
Address: 855 State: M
Address: 855 State: S
CPU2 Writes to Address: 926
Address: 926 State: M
Address: 926 State: S
Address: 926 State: M
Address: 926 State: M
CPU3 Reads from Address: 741
Address: 741 State: M
Address: 741 State: M
Address: 741 State: M
Address: 741 State: S

=======================Simulation Ended=======================
=====Reason for Termination: Maximum loop counter reached=====
=====Event Queue for Simulation=====
****************************************
Clock ticks: 10
****************************************
****************************************
Clock ticks: 20
****************************************
****************************************
Clock ticks: 30
****************************************
****************************************
Clock ticks: 40
****************************************
****************************************
Clock ticks: 50
****************************************
****************************************
Clock ticks: 60
****************************************
****************************************
Clock ticks: 70
****************************************
****************************************
Clock ticks: 80
****************************************
****************************************
Clock ticks: 90
****************************************
****************************************
Clock ticks: 100
****************************************
****************************************
Clock ticks: 110
****************************************
****************************************
Clock ticks: 120
****************************************
****************************************
Clock ticks: 130
****************************************
****************************************
Clock ticks: 140
****************************************
****************************************
Clock ticks: 150
****************************************
****************************************
Clock ticks: 160
****************************************
****************************************
Clock ticks: 170
****************************************
****************************************
Clock ticks: 180
****************************************
****************************************
Clock ticks: 190
****************************************
****************************************
Clock ticks: 200
****************************************
****************************************
Clock ticks: 210
****************************************
****************************************
Clock ticks: 220
****************************************
****************************************
Clock ticks: 230
****************************************
****************************************
Clock ticks: 240
****************************************
****************************************
Clock ticks: 250
****************************************
****************************************
Clock ticks: 260
****************************************
****************************************
Clock ticks: 270
****************************************
****************************************
Clock ticks: 280
****************************************
****************************************
Clock ticks: 290
****************************************
****************************************
Clock ticks: 300
****************************************
****************************************
Clock ticks: 310
****************************************
****************************************
Clock ticks: 320
****************************************
****************************************
Clock ticks: 330
****************************************
****************************************
Clock ticks: 340
****************************************
****************************************
Clock ticks: 350
****************************************
****************************************
Clock ticks: 360
****************************************
****************************************
Clock ticks: 370
****************************************
****************************************
Clock ticks: 380
****************************************
****************************************
Clock ticks: 390
****************************************
****************************************
Clock ticks: 400
****************************************
****************************************
Clock ticks: 410
****************************************
****************************************
Clock ticks: 420
****************************************
****************************************
Clock ticks: 430
****************************************
****************************************
Clock ticks: 440
****************************************
****************************************
Clock ticks: 450
****************************************
****************************************
Clock ticks: 460
****************************************
****************************************
Clock ticks: 470
****************************************
****************************************
Clock ticks: 480
****************************************
****************************************
Clock ticks: 490
****************************************
****************************************
Clock ticks: 500
****************************************
****************************************
Clock ticks: 510
****************************************
****************************************
Clock ticks: 520
****************************************
****************************************
Clock ticks: 530
****************************************
****************************************
Clock ticks: 540
****************************************
****************************************
Clock ticks: 550
****************************************
****************************************
Clock ticks: 560
****************************************
****************************************
Clock ticks: 570
****************************************
****************************************
Clock ticks: 580
****************************************
****************************************
Clock ticks: 590
****************************************
****************************************
Clock ticks: 600
****************************************
****************************************
Clock ticks: 610
****************************************
****************************************
Clock ticks: 620
****************************************
****************************************
Clock ticks: 630
****************************************
****************************************
Clock ticks: 640
****************************************
****************************************
Clock ticks: 650
****************************************
****************************************
Clock ticks: 660
****************************************
****************************************
Clock ticks: 670
****************************************
****************************************
Clock ticks: 680
****************************************
****************************************
Clock ticks: 690
****************************************
****************************************
Clock ticks: 700
****************************************
****************************************
Clock ticks: 710
****************************************
****************************************
Clock ticks: 720
****************************************
****************************************
Clock ticks: 730
****************************************
****************************************
Clock ticks: 740
****************************************
****************************************
Clock ticks: 750
****************************************
****************************************
Clock ticks: 760
****************************************
****************************************
Clock ticks: 770
****************************************
****************************************
Clock ticks: 780
****************************************
****************************************
Clock ticks: 790
****************************************
****************************************
Clock ticks: 800
****************************************
****************************************
Clock ticks: 810
****************************************
****************************************
Clock ticks: 820
****************************************
****************************************
Clock ticks: 830
****************************************
****************************************
Clock ticks: 840
****************************************
****************************************
Clock ticks: 850
****************************************
****************************************
Clock ticks: 860
****************************************
****************************************
Clock ticks: 870
****************************************
****************************************
Clock ticks: 880
****************************************
****************************************
Clock ticks: 890
****************************************
****************************************
Clock ticks: 900
****************************************
****************************************
Clock ticks: 910
****************************************
****************************************
Clock ticks: 920
****************************************
****************************************
Clock ticks: 930
****************************************
****************************************
Clock ticks: 940
****************************************
****************************************
Clock ticks: 950
****************************************
****************************************
Clock ticks: 960
****************************************
****************************************
Clock ticks: 970
****************************************
****************************************
Clock ticks: 980
****************************************
****************************************
Clock ticks: 990
****************************************
****************************************
Clock ticks: 1000
****************************************
****************************************
Clock ticks: 1010
****************************************
****************************************
Clock ticks: 1020
****************************************
****************************************
Clock ticks: 1030
****************************************
****************************************
Clock ticks: 1040
****************************************
****************************************
Clock ticks: 1050
****************************************
****************************************
Clock ticks: 1060
****************************************
****************************************
Clock ticks: 1070
****************************************
****************************************
Clock ticks: 1080
****************************************
****************************************
Clock ticks: 1090
****************************************
****************************************
Clock ticks: 1100
****************************************
****************************************
Clock ticks: 1110
****************************************
****************************************
Clock ticks: 1120
****************************************
****************************************
Clock ticks: 1130
****************************************
****************************************
Clock ticks: 1140
****************************************
****************************************
Clock ticks: 1150
****************************************
****************************************
Clock ticks: 1160
****************************************
****************************************
Clock ticks: 1170
****************************************
****************************************
Clock ticks: 1180
****************************************
****************************************
Clock ticks: 1190
****************************************
****************************************
Clock ticks: 1200
****************************************
****************************************
Clock ticks: 1210
****************************************
****************************************
Clock ticks: 1220
****************************************
****************************************
Clock ticks: 1230
****************************************
****************************************
Clock ticks: 1240
****************************************
****************************************
Clock ticks: 1250
****************************************
****************************************
Clock ticks: 1260
****************************************
****************************************
Clock ticks: 1270
****************************************
****************************************
Clock ticks: 1280
****************************************
****************************************
Clock ticks: 1290
****************************************
****************************************
Clock ticks: 1300
****************************************
****************************************
Clock ticks: 1310
****************************************
****************************************
Clock ticks: 1320
****************************************
****************************************
Clock ticks: 1330
****************************************
****************************************
Clock ticks: 1340
****************************************
****************************************
Clock ticks: 1350
****************************************
****************************************
Clock ticks: 1360
****************************************
****************************************
Clock ticks: 1370
****************************************
****************************************
Clock ticks: 1380
****************************************
****************************************
Clock ticks: 1390
****************************************
****************************************
Clock ticks: 1400
****************************************
****************************************
Clock ticks: 1410
****************************************
****************************************
Clock ticks: 1420
****************************************
****************************************
Clock ticks: 1430
****************************************
****************************************
Clock ticks: 1440
****************************************
****************************************
Clock ticks: 1450
****************************************
****************************************
Clock ticks: 1460
****************************************
****************************************
Clock ticks: 1470
****************************************
****************************************
Clock ticks: 1480
****************************************
****************************************
Clock ticks: 1490
****************************************
****************************************
Clock ticks: 1500
****************************************
****************************************
Clock ticks: 1510
****************************************
****************************************
Clock ticks: 1520
****************************************
****************************************
Clock ticks: 1530
****************************************
****************************************
Clock ticks: 1540
****************************************
****************************************
Clock ticks: 1550
****************************************
****************************************
Clock ticks: 1560
****************************************
****************************************
Clock ticks: 1570
****************************************
****************************************
Clock ticks: 1580
****************************************
****************************************
Clock ticks: 1590
****************************************
****************************************
Clock ticks: 1600
****************************************
****************************************
Clock ticks: 1610
****************************************
****************************************
Clock ticks: 1620
****************************************
****************************************
Clock ticks: 1630
****************************************
****************************************
Clock ticks: 1640
****************************************
****************************************
Clock ticks: 1650
****************************************
****************************************
Clock ticks: 1660
****************************************
****************************************
Clock ticks: 1670
****************************************
****************************************
Clock ticks: 1680
****************************************
****************************************
Clock ticks: 1690
****************************************
****************************************
Clock ticks: 1700
****************************************
****************************************
Clock ticks: 1710
****************************************
****************************************
Clock ticks: 1720
****************************************
****************************************
Clock ticks: 1730
****************************************
****************************************
Clock ticks: 1740
****************************************
****************************************
Clock ticks: 1750
****************************************
****************************************
Clock ticks: 1760
****************************************
****************************************
Clock ticks: 1770
****************************************
****************************************
Clock ticks: 1780
****************************************
****************************************
Clock ticks: 1790
****************************************
****************************************
Clock ticks: 1800
****************************************
****************************************
Clock ticks: 1810
****************************************
****************************************
Clock ticks: 1820
****************************************
****************************************
Clock ticks: 1830
****************************************
****************************************
Clock ticks: 1840
****************************************
****************************************
Clock ticks: 1850
****************************************
****************************************
Clock ticks: 1860
****************************************
****************************************
Clock ticks: 1870
****************************************
****************************************
Clock ticks: 1880
****************************************
****************************************
Clock ticks: 1890
****************************************
****************************************
Clock ticks: 1900
****************************************
****************************************
Clock ticks: 1910
****************************************
****************************************
Clock ticks: 1920
****************************************
****************************************
Clock ticks: 1930
****************************************
****************************************
Clock ticks: 1940
****************************************
****************************************
Clock ticks: 1950
****************************************
****************************************
Clock ticks: 1960
****************************************
****************************************
Clock ticks: 1970
****************************************
****************************************
Clock ticks: 1980
****************************************
****************************************
Clock ticks: 1990
****************************************
****************************************
Clock ticks: 2000
****************************************
****************************************
Clock ticks: 2010
****************************************
****************************************
Clock ticks: 2020
****************************************
****************************************
Clock ticks: 2030
****************************************
****************************************
Clock ticks: 2040
****************************************
****************************************
Clock ticks: 2050
****************************************
****************************************
Clock ticks: 2060
****************************************
****************************************
Clock ticks: 2070
****************************************
****************************************
Clock ticks: 2080
****************************************
****************************************
Clock ticks: 2090
****************************************
****************************************
Clock ticks: 2100
****************************************
****************************************
Clock ticks: 2110
****************************************
****************************************
Clock ticks: 2120
****************************************
****************************************
Clock ticks: 2130
****************************************
****************************************
Clock ticks: 2140
****************************************
****************************************
Clock ticks: 2150
****************************************
****************************************
Clock ticks: 2160
****************************************
****************************************
Clock ticks: 2170
****************************************
****************************************
Clock ticks: 2180
****************************************
****************************************
Clock ticks: 2190
****************************************
****************************************
Clock ticks: 2200
****************************************
****************************************
Clock ticks: 2210
****************************************
****************************************
Clock ticks: 2220
****************************************
****************************************
Clock ticks: 2230
****************************************
****************************************
Clock ticks: 2240
****************************************
****************************************
Clock ticks: 2250
****************************************
****************************************
Clock ticks: 2260
****************************************
****************************************
Clock ticks: 2270
****************************************
****************************************
Clock ticks: 2280
****************************************
****************************************
Clock ticks: 2290
****************************************
****************************************
Clock ticks: 2300
****************************************
****************************************
Clock ticks: 2310
****************************************
****************************************
Clock ticks: 2320
****************************************
****************************************
Clock ticks: 2330
****************************************
****************************************
Clock ticks: 2340
****************************************
****************************************
Clock ticks: 2350
****************************************
****************************************
Clock ticks: 2360
****************************************
****************************************
Clock ticks: 2370
****************************************
****************************************
Clock ticks: 2380
****************************************
****************************************
Clock ticks: 2390
****************************************
****************************************
Clock ticks: 2400
****************************************
****************************************
Clock ticks: 2410
****************************************
****************************************
Clock ticks: 2420
****************************************
****************************************
Clock ticks: 2430
****************************************
****************************************
Clock ticks: 2440
****************************************
****************************************
Clock ticks: 2450
****************************************
****************************************
Clock ticks: 2460
****************************************
****************************************
Clock ticks: 2470
****************************************
****************************************
Clock ticks: 2480
****************************************
****************************************
Clock ticks: 2490
****************************************
****************************************
Clock ticks: 2500
****************************************
****************************************
Clock ticks: 2510
****************************************
****************************************
Clock ticks: 2520
****************************************
****************************************
Clock ticks: 2530
****************************************
****************************************
Clock ticks: 2540
****************************************
****************************************
Clock ticks: 2550
****************************************
****************************************
Clock ticks: 2560
****************************************
****************************************
Clock ticks: 2570
****************************************
****************************************
Clock ticks: 2580
****************************************
****************************************
Clock ticks: 2590
****************************************
****************************************
Clock ticks: 2600
****************************************
****************************************
Clock ticks: 2610
****************************************
****************************************
Clock ticks: 2620
****************************************
****************************************
Clock ticks: 2630
****************************************
****************************************
Clock ticks: 2640
****************************************
****************************************
Clock ticks: 2650
****************************************
****************************************
Clock ticks: 2660
****************************************
****************************************
Clock ticks: 2670
****************************************
****************************************
Clock ticks: 2680
****************************************
****************************************
Clock ticks: 2690
****************************************
****************************************
Clock ticks: 2700
****************************************
****************************************
Clock ticks: 2710
****************************************
****************************************
Clock ticks: 2720
****************************************
****************************************
Clock ticks: 2730
****************************************
****************************************
Clock ticks: 2740
****************************************
****************************************
Clock ticks: 2750
****************************************
****************************************
Clock ticks: 2760
****************************************
****************************************
Clock ticks: 2770
****************************************
****************************************
Clock ticks: 2780
****************************************
****************************************
Clock ticks: 2790
****************************************
****************************************
Clock ticks: 2800
****************************************
****************************************
Clock ticks: 2810
****************************************
****************************************
Clock ticks: 2820
****************************************
****************************************
Clock ticks: 2830
****************************************
****************************************
Clock ticks: 2840
****************************************
****************************************
Clock ticks: 2850
****************************************
****************************************
Clock ticks: 2860
****************************************
****************************************
Clock ticks: 2870
****************************************
****************************************
Clock ticks: 2880
****************************************
****************************************
Clock ticks: 2890
****************************************
****************************************
Clock ticks: 2900
****************************************
****************************************
Clock ticks: 2910
****************************************
****************************************
Clock ticks: 2920
****************************************
****************************************
Clock ticks: 2930
****************************************
****************************************
Clock ticks: 2940
****************************************
****************************************
Clock ticks: 2950
****************************************
****************************************
Clock ticks: 2960
****************************************
****************************************
Clock ticks: 2970
****************************************
****************************************
Clock ticks: 2980
****************************************
****************************************
Clock ticks: 2990
****************************************
****************************************
Clock ticks: 3000
****************************************
****************************************
Clock ticks: 3010
****************************************
****************************************
Clock ticks: 3020
****************************************
****************************************
Clock ticks: 3030
****************************************
****************************************
Clock ticks: 3040
****************************************
****************************************
Clock ticks: 3050
****************************************
****************************************
Clock ticks: 3060
****************************************
****************************************
Clock ticks: 3070
****************************************
****************************************
Clock ticks: 3080
****************************************
****************************************
Clock ticks: 3090
****************************************
****************************************
Clock ticks: 3100
****************************************
****************************************
Clock ticks: 3110
****************************************
****************************************
Clock ticks: 3120
****************************************
****************************************
Clock ticks: 3130
****************************************
****************************************
Clock ticks: 3140
****************************************
****************************************
Clock ticks: 3150
****************************************
****************************************
Clock ticks: 3160
****************************************
****************************************
Clock ticks: 3170
****************************************
****************************************
Clock ticks: 3180
****************************************
****************************************
Clock ticks: 3190
****************************************
****************************************
Clock ticks: 3200
****************************************
****************************************
Clock ticks: 3210
****************************************
****************************************
Clock ticks: 3220
****************************************
****************************************
Clock ticks: 3230
****************************************
****************************************
Clock ticks: 3240
****************************************
****************************************
Clock ticks: 3250
****************************************
****************************************
Clock ticks: 3260
****************************************
****************************************
Clock ticks: 3270
****************************************
****************************************
Clock ticks: 3280
****************************************
****************************************
Clock ticks: 3290
****************************************
****************************************
Clock ticks: 3300
****************************************
****************************************
Clock ticks: 3310
****************************************
****************************************
Clock ticks: 3320
****************************************
****************************************
Clock ticks: 3330
****************************************
****************************************
Clock ticks: 3340
****************************************
****************************************
Clock ticks: 3350
****************************************
****************************************
Clock ticks: 3360
****************************************
****************************************
Clock ticks: 3370
****************************************
****************************************
Clock ticks: 3380
****************************************
****************************************
Clock ticks: 3390
****************************************
****************************************
Clock ticks: 3400
****************************************
****************************************
Clock ticks: 3410
****************************************
****************************************
Clock ticks: 3420
****************************************
****************************************
Clock ticks: 3430
****************************************
****************************************
Clock ticks: 3440
****************************************
****************************************
Clock ticks: 3450
****************************************
****************************************
Clock ticks: 3460
****************************************
****************************************
Clock ticks: 3470
****************************************
****************************************
Clock ticks: 3480
****************************************
****************************************
Clock ticks: 3490
****************************************
****************************************
Clock ticks: 3500
****************************************
****************************************
Clock ticks: 3510
****************************************
****************************************
Clock ticks: 3520
****************************************
****************************************
Clock ticks: 3530
****************************************
****************************************
Clock ticks: 3540
****************************************
****************************************
Clock ticks: 3550
****************************************
****************************************
Clock ticks: 3560
****************************************
****************************************
Clock ticks: 3570
****************************************
****************************************
Clock ticks: 3580
****************************************
****************************************
Clock ticks: 3590
****************************************
****************************************
Clock ticks: 3600
****************************************
****************************************
Clock ticks: 3610
****************************************
****************************************
Clock ticks: 3620
****************************************
****************************************
Clock ticks: 3630
****************************************
****************************************
Clock ticks: 3640
****************************************
****************************************
Clock ticks: 3650
****************************************
****************************************
Clock ticks: 3660
****************************************
****************************************
Clock ticks: 3670
****************************************
****************************************
Clock ticks: 3680
****************************************
****************************************
Clock ticks: 3690
****************************************
****************************************
Clock ticks: 3700
****************************************
****************************************
Clock ticks: 3710
****************************************
****************************************
Clock ticks: 3720
****************************************
****************************************
Clock ticks: 3730
****************************************
****************************************
Clock ticks: 3740
****************************************
****************************************
Clock ticks: 3750
****************************************
****************************************
Clock ticks: 3760
****************************************
****************************************
Clock ticks: 3770
****************************************
****************************************
Clock ticks: 3780
****************************************
****************************************
Clock ticks: 3790
****************************************
****************************************
Clock ticks: 3800
****************************************
****************************************
Clock ticks: 3810
****************************************
****************************************
Clock ticks: 3820
****************************************
****************************************
Clock ticks: 3830
****************************************
****************************************
Clock ticks: 3840
****************************************
****************************************
Clock ticks: 3850
****************************************
****************************************
Clock ticks: 3860
****************************************
****************************************
Clock ticks: 3870
****************************************
****************************************
Clock ticks: 3880
****************************************
****************************************
Clock ticks: 3890
****************************************
****************************************
Clock ticks: 3900
****************************************
****************************************
Clock ticks: 3910
****************************************
****************************************
Clock ticks: 3920
****************************************
****************************************
Clock ticks: 3930
****************************************
****************************************
Clock ticks: 3940
****************************************
****************************************
Clock ticks: 3950
****************************************
****************************************
Clock ticks: 3960
****************************************
****************************************
Clock ticks: 3970
****************************************
****************************************
Clock ticks: 3980
****************************************
****************************************
Clock ticks: 3990
****************************************
****************************************
Clock ticks: 4000
****************************************
****************************************
Clock ticks: 4010
****************************************
****************************************
Clock ticks: 4020
****************************************
****************************************
Clock ticks: 4030
****************************************
****************************************
Clock ticks: 4040
****************************************
****************************************
Clock ticks: 4050
****************************************
****************************************
Clock ticks: 4060
****************************************
****************************************
Clock ticks: 4070
****************************************
****************************************
Clock ticks: 4080
****************************************
****************************************
Clock ticks: 4090
****************************************
****************************************
Clock ticks: 4100
****************************************
****************************************
Clock ticks: 4110
****************************************
****************************************
Clock ticks: 4120
****************************************
****************************************
Clock ticks: 4130
****************************************
****************************************
Clock ticks: 4140
****************************************
****************************************
Clock ticks: 4150
****************************************
****************************************
Clock ticks: 4160
****************************************
****************************************
Clock ticks: 4170
****************************************
****************************************
Clock ticks: 4180
****************************************
****************************************
Clock ticks: 4190
****************************************
****************************************
Clock ticks: 4200
****************************************
****************************************
Clock ticks: 4210
****************************************
****************************************
Clock ticks: 4220
****************************************
****************************************
Clock ticks: 4230
****************************************
****************************************
Clock ticks: 4240
****************************************
****************************************
Clock ticks: 4250
****************************************
****************************************
Clock ticks: 4260
****************************************
****************************************
Clock ticks: 4270
****************************************
****************************************
Clock ticks: 4280
****************************************
****************************************
Clock ticks: 4290
****************************************
****************************************
Clock ticks: 4300
****************************************
****************************************
Clock ticks: 4310
****************************************
****************************************
Clock ticks: 4320
****************************************
****************************************
Clock ticks: 4330
****************************************
****************************************
Clock ticks: 4340
****************************************
****************************************
Clock ticks: 4350
****************************************
****************************************
Clock ticks: 4360
****************************************
****************************************
Clock ticks: 4370
****************************************
****************************************
Clock ticks: 4380
****************************************
****************************************
Clock ticks: 4390
****************************************
****************************************
Clock ticks: 4400
****************************************
****************************************
Clock ticks: 4410
****************************************
****************************************
Clock ticks: 4420
****************************************
****************************************
Clock ticks: 4430
****************************************
****************************************
Clock ticks: 4440
****************************************
****************************************
Clock ticks: 4450
****************************************
****************************************
Clock ticks: 4460
****************************************
****************************************
Clock ticks: 4470
****************************************
****************************************
Clock ticks: 4480
****************************************
****************************************
Clock ticks: 4490
****************************************
****************************************
Clock ticks: 4500
****************************************
****************************************
Clock ticks: 4510
****************************************
****************************************
Clock ticks: 4520
****************************************
****************************************
Clock ticks: 4530
****************************************
****************************************
Clock ticks: 4540
****************************************
****************************************
Clock ticks: 4550
****************************************
****************************************
Clock ticks: 4560
****************************************
****************************************
Clock ticks: 4570
****************************************
****************************************
Clock ticks: 4580
****************************************
****************************************
Clock ticks: 4590
****************************************
****************************************
Clock ticks: 4600
****************************************
****************************************
Clock ticks: 4610
****************************************
****************************************
Clock ticks: 4620
****************************************
****************************************
Clock ticks: 4630
****************************************
****************************************
Clock ticks: 4640
****************************************
****************************************
Clock ticks: 4650
****************************************
****************************************
Clock ticks: 4660
****************************************
****************************************
Clock ticks: 4670
****************************************
****************************************
Clock ticks: 4680
****************************************
****************************************
Clock ticks: 4690
****************************************
****************************************
Clock ticks: 4700
****************************************
****************************************
Clock ticks: 4710
****************************************
****************************************
Clock ticks: 4720
****************************************
****************************************
Clock ticks: 4730
****************************************
****************************************
Clock ticks: 4740
****************************************
****************************************
Clock ticks: 4750
****************************************
****************************************
Clock ticks: 4760
****************************************
****************************************
Clock ticks: 4770
****************************************
****************************************
Clock ticks: 4780
****************************************
****************************************
Clock ticks: 4790
****************************************
****************************************
Clock ticks: 4800
****************************************
****************************************
Clock ticks: 4810
****************************************
****************************************
Clock ticks: 4820
****************************************
****************************************
Clock ticks: 4830
****************************************
****************************************
Clock ticks: 4840
****************************************
****************************************
Clock ticks: 4850
****************************************
****************************************
Clock ticks: 4860
****************************************
****************************************
Clock ticks: 4870
****************************************
****************************************
Clock ticks: 4880
****************************************
****************************************
Clock ticks: 4890
****************************************
****************************************
Clock ticks: 4900
****************************************
****************************************
Clock ticks: 4910
****************************************
****************************************
Clock ticks: 4920
****************************************
****************************************
Clock ticks: 4930
****************************************
****************************************
Clock ticks: 4940
****************************************
****************************************
Clock ticks: 4950
****************************************
****************************************
Clock ticks: 4960
****************************************
****************************************
Clock ticks: 4970
****************************************
****************************************
Clock ticks: 4980
****************************************
****************************************
Clock ticks: 4990
****************************************
****************************************
Clock ticks: 5000
****************************************
****************************************
Clock ticks: 5010
****************************************
****************************************
Clock ticks: 5020
****************************************
****************************************
Clock ticks: 5030
****************************************
****************************************
Clock ticks: 5040
****************************************
****************************************
Clock ticks: 5050
****************************************
****************************************
Clock ticks: 5060
****************************************
****************************************
Clock ticks: 5070
****************************************
****************************************
Clock ticks: 5080
****************************************
****************************************
Clock ticks: 5090
****************************************
****************************************
Clock ticks: 5100
****************************************
****************************************
Clock ticks: 5110
****************************************
****************************************
Clock ticks: 5120
****************************************
****************************************
Clock ticks: 5130
****************************************
****************************************
Clock ticks: 5140
****************************************
****************************************
Clock ticks: 5150
****************************************
****************************************
Clock ticks: 5160
****************************************
****************************************
Clock ticks: 5170
****************************************
****************************************
Clock ticks: 5180
****************************************
****************************************
Clock ticks: 5190
****************************************
****************************************
Clock ticks: 5200
****************************************
****************************************
Clock ticks: 5210
****************************************
****************************************
Clock ticks: 5220
****************************************
****************************************
Clock ticks: 5230
****************************************
****************************************
Clock ticks: 5240
****************************************
****************************************
Clock ticks: 5250
****************************************
****************************************
Clock ticks: 5260
****************************************
****************************************
Clock ticks: 5270
****************************************
****************************************
Clock ticks: 5280
****************************************
****************************************
Clock ticks: 5290
****************************************
****************************************
Clock ticks: 5300
****************************************
****************************************
Clock ticks: 5310
****************************************
****************************************
Clock ticks: 5320
****************************************
****************************************
Clock ticks: 5330
****************************************
****************************************
Clock ticks: 5340
****************************************
****************************************
Clock ticks: 5350
****************************************
****************************************
Clock ticks: 5360
****************************************
****************************************
Clock ticks: 5370
****************************************
****************************************
Clock ticks: 5380
****************************************
****************************************
Clock ticks: 5390
****************************************
****************************************
Clock ticks: 5400
****************************************
****************************************
Clock ticks: 5410
****************************************
****************************************
Clock ticks: 5420
****************************************
****************************************
Clock ticks: 5430
****************************************
****************************************
Clock ticks: 5440
****************************************
****************************************
Clock ticks: 5450
****************************************
****************************************
Clock ticks: 5460
****************************************
****************************************
Clock ticks: 5470
****************************************
****************************************
Clock ticks: 5480
****************************************
****************************************
Clock ticks: 5490
****************************************
****************************************
Clock ticks: 5500
****************************************
****************************************
Clock ticks: 5510
****************************************
****************************************
Clock ticks: 5520
****************************************
****************************************
Clock ticks: 5530
****************************************
****************************************
Clock ticks: 5540
****************************************
****************************************
Clock ticks: 5550
****************************************
****************************************
Clock ticks: 5560
****************************************
****************************************
Clock ticks: 5570
****************************************
****************************************
Clock ticks: 5580
****************************************
****************************************
Clock ticks: 5590
****************************************
****************************************
Clock ticks: 5600
****************************************
****************************************
Clock ticks: 5610
****************************************
****************************************
Clock ticks: 5620
****************************************
****************************************
Clock ticks: 5630
****************************************
****************************************
Clock ticks: 5640
****************************************
****************************************
Clock ticks: 5650
****************************************
****************************************
Clock ticks: 5660
****************************************
****************************************
Clock ticks: 5670
****************************************
****************************************
Clock ticks: 5680
****************************************
****************************************
Clock ticks: 5690
****************************************
****************************************
Clock ticks: 5700
****************************************
****************************************
Clock ticks: 5710
****************************************
****************************************
Clock ticks: 5720
****************************************
****************************************
Clock ticks: 5730
****************************************
****************************************
Clock ticks: 5740
****************************************
****************************************
Clock ticks: 5750
****************************************
****************************************
Clock ticks: 5760
****************************************
****************************************
Clock ticks: 5770
****************************************
****************************************
Clock ticks: 5780
****************************************
****************************************
Clock ticks: 5790
****************************************
****************************************
Clock ticks: 5800
****************************************
****************************************
Clock ticks: 5810
****************************************
****************************************
Clock ticks: 5820
****************************************
****************************************
Clock ticks: 5830
****************************************
****************************************
Clock ticks: 5840
****************************************
****************************************
Clock ticks: 5850
****************************************
****************************************
Clock ticks: 5860
****************************************
****************************************
Clock ticks: 5870
****************************************
****************************************
Clock ticks: 5880
****************************************
****************************************
Clock ticks: 5890
****************************************
****************************************
Clock ticks: 5900
****************************************
****************************************
Clock ticks: 5910
****************************************
****************************************
Clock ticks: 5920
****************************************
****************************************
Clock ticks: 5930
****************************************
****************************************
Clock ticks: 5940
****************************************
****************************************
Clock ticks: 5950
****************************************
****************************************
Clock ticks: 5960
****************************************
****************************************
Clock ticks: 5970
****************************************
****************************************
Clock ticks: 5980
****************************************
****************************************
Clock ticks: 5990
****************************************
****************************************
Clock ticks: 6000
****************************************
****************************************
Clock ticks: 6010
****************************************
****************************************
Clock ticks: 6020
****************************************
****************************************
Clock ticks: 6030
****************************************
****************************************
Clock ticks: 6040
****************************************
****************************************
Clock ticks: 6050
****************************************
****************************************
Clock ticks: 6060
****************************************
****************************************
Clock ticks: 6070
****************************************
****************************************
Clock ticks: 6080
****************************************
****************************************
Clock ticks: 6090
****************************************
****************************************
Clock ticks: 6100
****************************************
****************************************
Clock ticks: 6110
****************************************
****************************************
Clock ticks: 6120
****************************************
****************************************
Clock ticks: 6130
****************************************
****************************************
Clock ticks: 6140
****************************************
****************************************
Clock ticks: 6150
****************************************
****************************************
Clock ticks: 6160
****************************************
****************************************
Clock ticks: 6170
****************************************
****************************************
Clock ticks: 6180
****************************************
****************************************
Clock ticks: 6190
****************************************
****************************************
Clock ticks: 6200
****************************************
****************************************
Clock ticks: 6210
****************************************
****************************************
Clock ticks: 6220
****************************************
****************************************
Clock ticks: 6230
****************************************
****************************************
Clock ticks: 6240
****************************************
****************************************
Clock ticks: 6250
****************************************
****************************************
Clock ticks: 6260
****************************************
****************************************
Clock ticks: 6270
****************************************
****************************************
Clock ticks: 6280
****************************************
****************************************
Clock ticks: 6290
****************************************
****************************************
Clock ticks: 6300
****************************************
****************************************
Clock ticks: 6310
****************************************
****************************************
Clock ticks: 6320
****************************************
****************************************
Clock ticks: 6330
****************************************
****************************************
Clock ticks: 6340
****************************************
****************************************
Clock ticks: 6350
****************************************
****************************************
Clock ticks: 6360
****************************************
****************************************
Clock ticks: 6370
****************************************
****************************************
Clock ticks: 6380
****************************************
****************************************
Clock ticks: 6390
****************************************
****************************************
Clock ticks: 6400
****************************************
****************************************
Clock ticks: 6410
****************************************
****************************************
Clock ticks: 6420
****************************************
****************************************
Clock ticks: 6430
****************************************
****************************************
Clock ticks: 6440
****************************************
****************************************
Clock ticks: 6450
****************************************
****************************************
Clock ticks: 6460
****************************************
****************************************
Clock ticks: 6470
****************************************
****************************************
Clock ticks: 6480
****************************************
****************************************
Clock ticks: 6490
****************************************
****************************************
Clock ticks: 6500
****************************************
****************************************
Clock ticks: 6510
****************************************
****************************************
Clock ticks: 6520
****************************************
****************************************
Clock ticks: 6530
****************************************
****************************************
Clock ticks: 6540
****************************************
****************************************
Clock ticks: 6550
****************************************
****************************************
Clock ticks: 6560
****************************************
****************************************
Clock ticks: 6570
****************************************
****************************************
Clock ticks: 6580
****************************************
****************************************
Clock ticks: 6590
****************************************
****************************************
Clock ticks: 6600
****************************************
****************************************
Clock ticks: 6610
****************************************
****************************************
Clock ticks: 6620
****************************************
****************************************
Clock ticks: 6630
****************************************
****************************************
Clock ticks: 6640
****************************************
****************************************
Clock ticks: 6650
****************************************
****************************************
Clock ticks: 6660
****************************************
****************************************
Clock ticks: 6670
****************************************
****************************************
Clock ticks: 6680
****************************************
****************************************
Clock ticks: 6690
****************************************
****************************************
Clock ticks: 6700
****************************************
****************************************
Clock ticks: 6710
****************************************
****************************************
Clock ticks: 6720
****************************************
****************************************
Clock ticks: 6730
****************************************
****************************************
Clock ticks: 6740
****************************************
****************************************
Clock ticks: 6750
****************************************
****************************************
Clock ticks: 6760
****************************************
****************************************
Clock ticks: 6770
****************************************
****************************************
Clock ticks: 6780
****************************************
****************************************
Clock ticks: 6790
****************************************
****************************************
Clock ticks: 6800
****************************************
****************************************
Clock ticks: 6810
****************************************
****************************************
Clock ticks: 6820
****************************************
****************************************
Clock ticks: 6830
****************************************
****************************************
Clock ticks: 6840
****************************************
****************************************
Clock ticks: 6850
****************************************
****************************************
Clock ticks: 6860
****************************************
****************************************
Clock ticks: 6870
****************************************
****************************************
Clock ticks: 6880
****************************************
****************************************
Clock ticks: 6890
****************************************
****************************************
Clock ticks: 6900
****************************************
****************************************
Clock ticks: 6910
****************************************
****************************************
Clock ticks: 6920
****************************************
****************************************
Clock ticks: 6930
****************************************
****************************************
Clock ticks: 6940
****************************************
****************************************
Clock ticks: 6950
****************************************
****************************************
Clock ticks: 6960
****************************************
****************************************
Clock ticks: 6970
****************************************
****************************************
Clock ticks: 6980
****************************************
****************************************
Clock ticks: 6990
****************************************
****************************************
Clock ticks: 7000
****************************************
****************************************
Clock ticks: 7010
****************************************
****************************************
Clock ticks: 7020
****************************************
****************************************
Clock ticks: 7030
****************************************
****************************************
Clock ticks: 7040
****************************************
****************************************
Clock ticks: 7050
****************************************
****************************************
Clock ticks: 7060
****************************************
****************************************
Clock ticks: 7070
****************************************
****************************************
Clock ticks: 7080
****************************************
****************************************
Clock ticks: 7090
****************************************
****************************************
Clock ticks: 7100
****************************************
****************************************
Clock ticks: 7110
****************************************
****************************************
Clock ticks: 7120
****************************************
****************************************
Clock ticks: 7130
****************************************
****************************************
Clock ticks: 7140
****************************************
****************************************
Clock ticks: 7150
****************************************
****************************************
Clock ticks: 7160
****************************************
****************************************
Clock ticks: 7170
****************************************
****************************************
Clock ticks: 7180
****************************************
****************************************
Clock ticks: 7190
****************************************
****************************************
Clock ticks: 7200
****************************************
****************************************
Clock ticks: 7210
****************************************
****************************************
Clock ticks: 7220
****************************************
****************************************
Clock ticks: 7230
****************************************
****************************************
Clock ticks: 7240
****************************************
****************************************
Clock ticks: 7250
****************************************
****************************************
Clock ticks: 7260
****************************************
****************************************
Clock ticks: 7270
****************************************
****************************************
Clock ticks: 7280
****************************************
****************************************
Clock ticks: 7290
****************************************
****************************************
Clock ticks: 7300
****************************************
****************************************
Clock ticks: 7310
****************************************
****************************************
Clock ticks: 7320
****************************************
****************************************
Clock ticks: 7330
****************************************
****************************************
Clock ticks: 7340
****************************************
****************************************
Clock ticks: 7350
****************************************
****************************************
Clock ticks: 7360
****************************************
****************************************
Clock ticks: 7370
****************************************
****************************************
Clock ticks: 7380
****************************************
****************************************
Clock ticks: 7390
****************************************
****************************************
Clock ticks: 7400
****************************************
****************************************
Clock ticks: 7410
****************************************
****************************************
Clock ticks: 7420
****************************************
****************************************
Clock ticks: 7430
****************************************
****************************************
Clock ticks: 7440
****************************************
****************************************
Clock ticks: 7450
****************************************
****************************************
Clock ticks: 7460
****************************************
****************************************
Clock ticks: 7470
****************************************
****************************************
Clock ticks: 7480
****************************************
****************************************
Clock ticks: 7490
****************************************
****************************************
Clock ticks: 7500
****************************************
****************************************
Clock ticks: 7510
****************************************
****************************************
Clock ticks: 7520
****************************************
****************************************
Clock ticks: 7530
****************************************
****************************************
Clock ticks: 7540
****************************************
****************************************
Clock ticks: 7550
****************************************
****************************************
Clock ticks: 7560
****************************************
****************************************
Clock ticks: 7570
****************************************
****************************************
Clock ticks: 7580
****************************************
****************************************
Clock ticks: 7590
****************************************
****************************************
Clock ticks: 7600
****************************************
****************************************
Clock ticks: 7610
****************************************
****************************************
Clock ticks: 7620
****************************************
****************************************
Clock ticks: 7630
****************************************
****************************************
Clock ticks: 7640
****************************************
****************************************
Clock ticks: 7650
****************************************
****************************************
Clock ticks: 7660
****************************************
****************************************
Clock ticks: 7670
****************************************
****************************************
Clock ticks: 7680
****************************************
****************************************
Clock ticks: 7690
****************************************
****************************************
Clock ticks: 7700
****************************************
****************************************
Clock ticks: 7710
****************************************
****************************************
Clock ticks: 7720
****************************************
****************************************
Clock ticks: 7730
****************************************
****************************************
Clock ticks: 7740
****************************************
****************************************
Clock ticks: 7750
****************************************
****************************************
Clock ticks: 7760
****************************************
****************************************
Clock ticks: 7770
****************************************
****************************************
Clock ticks: 7780
****************************************
****************************************
Clock ticks: 7790
****************************************
****************************************
Clock ticks: 7800
****************************************
****************************************
Clock ticks: 7810
****************************************
****************************************
Clock ticks: 7820
****************************************
****************************************
Clock ticks: 7830
****************************************
****************************************
Clock ticks: 7840
****************************************
****************************************
Clock ticks: 7850
****************************************
****************************************
Clock ticks: 7860
****************************************
****************************************
Clock ticks: 7870
****************************************
****************************************
Clock ticks: 7880
****************************************
****************************************
Clock ticks: 7890
****************************************
****************************************
Clock ticks: 7900
****************************************
****************************************
Clock ticks: 7910
****************************************
****************************************
Clock ticks: 7920
****************************************
****************************************
Clock ticks: 7930
****************************************
****************************************
Clock ticks: 7940
****************************************
****************************************
Clock ticks: 7950
****************************************
****************************************
Clock ticks: 7960
****************************************
****************************************
Clock ticks: 7970
****************************************
****************************************
Clock ticks: 7980
****************************************
****************************************
Clock ticks: 7990
****************************************
****************************************
Clock ticks: 8000
****************************************
****************************************
Clock ticks: 8010
****************************************
****************************************
Clock ticks: 8020
****************************************
****************************************
Clock ticks: 8030
****************************************
****************************************
Clock ticks: 8040
****************************************
****************************************
Clock ticks: 8050
****************************************
****************************************
Clock ticks: 8060
****************************************
****************************************
Clock ticks: 8070
****************************************
****************************************
Clock ticks: 8080
****************************************
****************************************
Clock ticks: 8090
****************************************
****************************************
Clock ticks: 8100
****************************************
****************************************
Clock ticks: 8110
****************************************
****************************************
Clock ticks: 8120
****************************************
****************************************
Clock ticks: 8130
****************************************
****************************************
Clock ticks: 8140
****************************************
****************************************
Clock ticks: 8150
****************************************
****************************************
Clock ticks: 8160
****************************************
****************************************
Clock ticks: 8170
****************************************
****************************************
Clock ticks: 8180
****************************************
****************************************
Clock ticks: 8190
****************************************
****************************************
Clock ticks: 8200
****************************************
****************************************
Clock ticks: 8210
****************************************
****************************************
Clock ticks: 8220
****************************************
****************************************
Clock ticks: 8230
****************************************
****************************************
Clock ticks: 8240
****************************************
****************************************
Clock ticks: 8250
****************************************
****************************************
Clock ticks: 8260
****************************************
****************************************
Clock ticks: 8270
****************************************
****************************************
Clock ticks: 8280
****************************************
****************************************
Clock ticks: 8290
****************************************
****************************************
Clock ticks: 8300
****************************************
****************************************
Clock ticks: 8310
****************************************
****************************************
Clock ticks: 8320
****************************************
****************************************
Clock ticks: 8330
****************************************
****************************************
Clock ticks: 8340
****************************************
****************************************
Clock ticks: 8350
****************************************
****************************************
Clock ticks: 8360
****************************************
****************************************
Clock ticks: 8370
****************************************
****************************************
Clock ticks: 8380
****************************************
****************************************
Clock ticks: 8390
****************************************
****************************************
Clock ticks: 8400
****************************************
****************************************
Clock ticks: 8410
****************************************
****************************************
Clock ticks: 8420
****************************************
****************************************
Clock ticks: 8430
****************************************
****************************************
Clock ticks: 8440
****************************************
****************************************
Clock ticks: 8450
****************************************
****************************************
Clock ticks: 8460
****************************************
****************************************
Clock ticks: 8470
****************************************
****************************************
Clock ticks: 8480
****************************************
****************************************
Clock ticks: 8490
****************************************
****************************************
Clock ticks: 8500
****************************************
****************************************
Clock ticks: 8510
****************************************
****************************************
Clock ticks: 8520
****************************************
****************************************
Clock ticks: 8530
****************************************
****************************************
Clock ticks: 8540
****************************************
****************************************
Clock ticks: 8550
****************************************
****************************************
Clock ticks: 8560
****************************************
****************************************
Clock ticks: 8570
****************************************
****************************************
Clock ticks: 8580
****************************************
****************************************
Clock ticks: 8590
****************************************
****************************************
Clock ticks: 8600
****************************************
****************************************
Clock ticks: 8610
****************************************
****************************************
Clock ticks: 8620
****************************************
****************************************
Clock ticks: 8630
****************************************
****************************************
Clock ticks: 8640
****************************************
****************************************
Clock ticks: 8650
****************************************
****************************************
Clock ticks: 8660
****************************************
****************************************
Clock ticks: 8670
****************************************
****************************************
Clock ticks: 8680
****************************************
****************************************
Clock ticks: 8690
****************************************
****************************************
Clock ticks: 8700
****************************************
****************************************
Clock ticks: 8710
****************************************
****************************************
Clock ticks: 8720
****************************************
****************************************
Clock ticks: 8730
****************************************
****************************************
Clock ticks: 8740
****************************************
****************************************
Clock ticks: 8750
****************************************
****************************************
Clock ticks: 8760
****************************************
****************************************
Clock ticks: 8770
****************************************
****************************************
Clock ticks: 8780
****************************************
****************************************
Clock ticks: 8790
****************************************
****************************************
Clock ticks: 8800
****************************************
****************************************
Clock ticks: 8810
****************************************
****************************************
Clock ticks: 8820
****************************************
****************************************
Clock ticks: 8830
****************************************
****************************************
Clock ticks: 8840
****************************************
****************************************
Clock ticks: 8850
****************************************
****************************************
Clock ticks: 8860
****************************************
****************************************
Clock ticks: 8870
****************************************
****************************************
Clock ticks: 8880
****************************************
****************************************
Clock ticks: 8890
****************************************
****************************************
Clock ticks: 8900
****************************************
****************************************
Clock ticks: 8910
****************************************
****************************************
Clock ticks: 8920
****************************************
****************************************
Clock ticks: 8930
****************************************
****************************************
Clock ticks: 8940
****************************************
****************************************
Clock ticks: 8950
****************************************
****************************************
Clock ticks: 8960
****************************************
****************************************
Clock ticks: 8970
****************************************
****************************************
Clock ticks: 8980
****************************************
****************************************
Clock ticks: 8990
****************************************
****************************************
Clock ticks: 9000
****************************************
****************************************
Clock ticks: 9010
****************************************
****************************************
Clock ticks: 9020
****************************************
****************************************
Clock ticks: 9030
****************************************
****************************************
Clock ticks: 9040
****************************************
****************************************
Clock ticks: 9050
****************************************
****************************************
Clock ticks: 9060
****************************************
****************************************
Clock ticks: 9070
****************************************
****************************************
Clock ticks: 9080
****************************************
****************************************
Clock ticks: 9090
****************************************
****************************************
Clock ticks: 9100
****************************************
****************************************
Clock ticks: 9110
****************************************
****************************************
Clock ticks: 9120
****************************************
****************************************
Clock ticks: 9130
****************************************
****************************************
Clock ticks: 9140
****************************************
****************************************
Clock ticks: 9150
****************************************
****************************************
Clock ticks: 9160
****************************************
****************************************
Clock ticks: 9170
****************************************
****************************************
Clock ticks: 9180
****************************************
****************************************
Clock ticks: 9190
****************************************
****************************************
Clock ticks: 9200
****************************************
****************************************
Clock ticks: 9210
****************************************
****************************************
Clock ticks: 9220
****************************************
****************************************
Clock ticks: 9230
****************************************
****************************************
Clock ticks: 9240
****************************************
****************************************
Clock ticks: 9250
****************************************
****************************************
Clock ticks: 9260
****************************************
****************************************
Clock ticks: 9270
****************************************
****************************************
Clock ticks: 9280
****************************************
****************************************
Clock ticks: 9290
****************************************
****************************************
Clock ticks: 9300
****************************************
****************************************
Clock ticks: 9310
****************************************
****************************************
Clock ticks: 9320
****************************************
****************************************
Clock ticks: 9330
****************************************
****************************************
Clock ticks: 9340
****************************************
****************************************
Clock ticks: 9350
****************************************
****************************************
Clock ticks: 9360
****************************************
****************************************
Clock ticks: 9370
****************************************
****************************************
Clock ticks: 9380
****************************************
****************************************
Clock ticks: 9390
****************************************
****************************************
Clock ticks: 9400
****************************************
****************************************
Clock ticks: 9410
****************************************
****************************************
Clock ticks: 9420
****************************************
****************************************
Clock ticks: 9430
****************************************
****************************************
Clock ticks: 9440
****************************************
****************************************
Clock ticks: 9450
****************************************
****************************************
Clock ticks: 9460
****************************************
****************************************
Clock ticks: 9470
****************************************
****************************************
Clock ticks: 9480
****************************************
****************************************
Clock ticks: 9490
****************************************
****************************************
Clock ticks: 9500
****************************************
****************************************
Clock ticks: 9510
****************************************
****************************************
Clock ticks: 9520
****************************************
****************************************
Clock ticks: 9530
****************************************
****************************************
Clock ticks: 9540
****************************************
****************************************
Clock ticks: 9550
****************************************
****************************************
Clock ticks: 9560
****************************************
****************************************
Clock ticks: 9570
****************************************
****************************************
Clock ticks: 9580
****************************************
****************************************
Clock ticks: 9590
****************************************
****************************************
Clock ticks: 9600
****************************************
****************************************
Clock ticks: 9610
****************************************
****************************************
Clock ticks: 9620
****************************************
****************************************
Clock ticks: 9630
****************************************
****************************************
Clock ticks: 9640
****************************************
****************************************
Clock ticks: 9650
****************************************
****************************************
Clock ticks: 9660
****************************************
****************************************
Clock ticks: 9670
****************************************
****************************************
Clock ticks: 9680
****************************************
****************************************
Clock ticks: 9690
****************************************
****************************************
Clock ticks: 9700
****************************************
****************************************
Clock ticks: 9710
****************************************
****************************************
Clock ticks: 9720
****************************************
****************************************
Clock ticks: 9730
****************************************
****************************************
Clock ticks: 9740
****************************************
****************************************
Clock ticks: 9750
****************************************
****************************************
Clock ticks: 9760
****************************************
****************************************
Clock ticks: 9770
****************************************
****************************************
Clock ticks: 9780
****************************************
****************************************
Clock ticks: 9790
****************************************
****************************************
Clock ticks: 9800
****************************************
****************************************
Clock ticks: 9810
****************************************
****************************************
Clock ticks: 9820
****************************************
****************************************
Clock ticks: 9830
****************************************
****************************************
Clock ticks: 9840
****************************************
****************************************
Clock ticks: 9850
****************************************
****************************************
Clock ticks: 9860
****************************************
****************************************
Clock ticks: 9870
****************************************
****************************************
Clock ticks: 9880
****************************************
****************************************
Clock ticks: 9890
****************************************
****************************************
Clock ticks: 9900
****************************************
****************************************
Clock ticks: 9910
****************************************
****************************************
Clock ticks: 9920
****************************************
****************************************
Clock ticks: 9930
****************************************
****************************************
Clock ticks: 9940
****************************************
****************************************
Clock ticks: 9950
****************************************
****************************************
Clock ticks: 9960
****************************************
****************************************
Clock ticks: 9970
****************************************
****************************************
Clock ticks: 9980
****************************************
****************************************
Clock ticks: 9990
****************************************
****************************************
Clock ticks: 10000
****************************************
****************************************
Clock ticks: 10010
****************************************
****************************************
Clock ticks: 10020
****************************************
****************************************
Clock ticks: 10030
****************************************
****************************************
Clock ticks: 10040
****************************************
****************************************
Clock ticks: 10050
****************************************
****************************************
Clock ticks: 10060
****************************************
****************************************
Clock ticks: 10070
****************************************
****************************************
Clock ticks: 10080
****************************************
****************************************
Clock ticks: 10090
****************************************
****************************************
Clock ticks: 10100
****************************************
****************************************
Clock ticks: 10110
****************************************
****************************************
Clock ticks: 10120
****************************************
****************************************
Clock ticks: 10130
****************************************
****************************************
Clock ticks: 10140
****************************************
****************************************
Clock ticks: 10150
****************************************
****************************************
Clock ticks: 10160
****************************************
****************************************
Clock ticks: 10170
****************************************
****************************************
Clock ticks: 10180
****************************************
****************************************
Clock ticks: 10190
****************************************
****************************************
Clock ticks: 10200
****************************************
****************************************
Clock ticks: 10210
****************************************
****************************************
Clock ticks: 10220
****************************************
****************************************
Clock ticks: 10230
****************************************
****************************************
Clock ticks: 10240
****************************************
****************************************
Clock ticks: 10250
****************************************
****************************************
Clock ticks: 10260
****************************************
****************************************
Clock ticks: 10270
****************************************
****************************************
Clock ticks: 10280
****************************************
****************************************
Clock ticks: 10290
****************************************
****************************************
Clock ticks: 10300
****************************************
****************************************
Clock ticks: 10310
****************************************
****************************************
Clock ticks: 10320
****************************************
****************************************
Clock ticks: 10330
****************************************
****************************************
Clock ticks: 10340
****************************************
****************************************
Clock ticks: 10350
****************************************
****************************************
Clock ticks: 10360
****************************************
****************************************
Clock ticks: 10370
****************************************
****************************************
Clock ticks: 10380
****************************************
****************************************
Clock ticks: 10390
****************************************
****************************************
Clock ticks: 10400
****************************************
****************************************
Clock ticks: 10410
****************************************
****************************************
Clock ticks: 10420
****************************************
****************************************
Clock ticks: 10430
****************************************
****************************************
Clock ticks: 10440
****************************************
****************************************
Clock ticks: 10450
****************************************
****************************************
Clock ticks: 10460
****************************************
****************************************
Clock ticks: 10470
****************************************
****************************************
Clock ticks: 10480
****************************************
****************************************
Clock ticks: 10490
****************************************
****************************************
Clock ticks: 10500
****************************************
****************************************
Clock ticks: 10510
****************************************
****************************************
Clock ticks: 10520
****************************************
****************************************
Clock ticks: 10530
****************************************
****************************************
Clock ticks: 10540
****************************************
****************************************
Clock ticks: 10550
****************************************
****************************************
Clock ticks: 10560
****************************************
****************************************
Clock ticks: 10570
****************************************
****************************************
Clock ticks: 10580
****************************************
****************************************
Clock ticks: 10590
****************************************
****************************************
Clock ticks: 10600
****************************************
****************************************
Clock ticks: 10610
****************************************
****************************************
Clock ticks: 10620
****************************************
****************************************
Clock ticks: 10630
****************************************
****************************************
Clock ticks: 10640
****************************************
****************************************
Clock ticks: 10650
****************************************
****************************************
Clock ticks: 10660
****************************************
****************************************
Clock ticks: 10670
****************************************
****************************************
Clock ticks: 10680
****************************************
****************************************
Clock ticks: 10690
****************************************
****************************************
Clock ticks: 10700
****************************************
****************************************
Clock ticks: 10710
****************************************
****************************************
Clock ticks: 10720
****************************************
****************************************
Clock ticks: 10730
****************************************
****************************************
Clock ticks: 10740
****************************************
****************************************
Clock ticks: 10750
****************************************
****************************************
Clock ticks: 10760
****************************************
****************************************
Clock ticks: 10770
****************************************
****************************************
Clock ticks: 10780
****************************************
****************************************
Clock ticks: 10790
****************************************
****************************************
Clock ticks: 10800
****************************************
****************************************
Clock ticks: 10810
****************************************
****************************************
Clock ticks: 10820
****************************************
****************************************
Clock ticks: 10830
****************************************
****************************************
Clock ticks: 10840
****************************************
****************************************
Clock ticks: 10850
****************************************
****************************************
Clock ticks: 10860
****************************************
****************************************
Clock ticks: 10870
****************************************
****************************************
Clock ticks: 10880
****************************************
****************************************
Clock ticks: 10890
****************************************
****************************************
Clock ticks: 10900
****************************************
****************************************
Clock ticks: 10910
****************************************
****************************************
Clock ticks: 10920
****************************************
****************************************
Clock ticks: 10930
****************************************
****************************************
Clock ticks: 10940
****************************************
****************************************
Clock ticks: 10950
****************************************
****************************************
Clock ticks: 10960
****************************************
****************************************
Clock ticks: 10970
****************************************
****************************************
Clock ticks: 10980
****************************************
****************************************
Clock ticks: 10990
****************************************
****************************************
Clock ticks: 11000
****************************************
****************************************
Clock ticks: 11010
****************************************
****************************************
Clock ticks: 11020
****************************************
****************************************
Clock ticks: 11030
****************************************
****************************************
Clock ticks: 11040
****************************************
****************************************
Clock ticks: 11050
****************************************
****************************************
Clock ticks: 11060
****************************************
****************************************
Clock ticks: 11070
****************************************
****************************************
Clock ticks: 11080
****************************************
****************************************
Clock ticks: 11090
****************************************
****************************************
Clock ticks: 11100
****************************************
****************************************
Clock ticks: 11110
****************************************
****************************************
Clock ticks: 11120
****************************************
****************************************
Clock ticks: 11130
****************************************
****************************************
Clock ticks: 11140
****************************************
****************************************
Clock ticks: 11150
****************************************
****************************************
Clock ticks: 11160
****************************************
****************************************
Clock ticks: 11170
****************************************
****************************************
Clock ticks: 11180
****************************************
****************************************
Clock ticks: 11190
****************************************
****************************************
Clock ticks: 11200
****************************************
****************************************
Clock ticks: 11210
****************************************
****************************************
Clock ticks: 11220
****************************************
****************************************
Clock ticks: 11230
****************************************
****************************************
Clock ticks: 11240
****************************************
****************************************
Clock ticks: 11250
****************************************
****************************************
Clock ticks: 11260
****************************************
****************************************
Clock ticks: 11270
****************************************
****************************************
Clock ticks: 11280
****************************************
****************************************
Clock ticks: 11290
****************************************
****************************************
Clock ticks: 11300
****************************************
****************************************
Clock ticks: 11310
****************************************
****************************************
Clock ticks: 11320
****************************************
****************************************
Clock ticks: 11330
****************************************
****************************************
Clock ticks: 11340
****************************************
****************************************
Clock ticks: 11350
****************************************
****************************************
Clock ticks: 11360
****************************************
****************************************
Clock ticks: 11370
****************************************
****************************************
Clock ticks: 11380
****************************************
****************************************
Clock ticks: 11390
****************************************
****************************************
Clock ticks: 11400
****************************************
****************************************
Clock ticks: 11410
****************************************
****************************************
Clock ticks: 11420
****************************************
****************************************
Clock ticks: 11430
****************************************
****************************************
Clock ticks: 11440
****************************************
****************************************
Clock ticks: 11450
****************************************
****************************************
Clock ticks: 11460
****************************************
****************************************
Clock ticks: 11470
****************************************
****************************************
Clock ticks: 11480
****************************************
****************************************
Clock ticks: 11490
****************************************
****************************************
Clock ticks: 11500
****************************************
****************************************
Clock ticks: 11510
****************************************
****************************************
Clock ticks: 11520
****************************************
****************************************
Clock ticks: 11530
****************************************
****************************************
Clock ticks: 11540
****************************************
****************************************
Clock ticks: 11550
****************************************
****************************************
Clock ticks: 11560
****************************************
****************************************
Clock ticks: 11570
****************************************
****************************************
Clock ticks: 11580
****************************************
****************************************
Clock ticks: 11590
****************************************
****************************************
Clock ticks: 11600
****************************************
****************************************
Clock ticks: 11610
****************************************
****************************************
Clock ticks: 11620
****************************************
****************************************
Clock ticks: 11630
****************************************
****************************************
Clock ticks: 11640
****************************************
****************************************
Clock ticks: 11650
****************************************
****************************************
Clock ticks: 11660
****************************************
****************************************
Clock ticks: 11670
****************************************
****************************************
Clock ticks: 11680
****************************************
****************************************
Clock ticks: 11690
****************************************
****************************************
Clock ticks: 11700
****************************************
****************************************
Clock ticks: 11710
****************************************
****************************************
Clock ticks: 11720
****************************************
****************************************
Clock ticks: 11730
****************************************
****************************************
Clock ticks: 11740
****************************************
****************************************
Clock ticks: 11750
****************************************
****************************************
Clock ticks: 11760
****************************************
****************************************
Clock ticks: 11770
****************************************
****************************************
Clock ticks: 11780
****************************************
****************************************
Clock ticks: 11790
****************************************
****************************************
Clock ticks: 11800
****************************************
****************************************
Clock ticks: 11810
****************************************
****************************************
Clock ticks: 11820
****************************************
****************************************
Clock ticks: 11830
****************************************
****************************************
Clock ticks: 11840
****************************************
****************************************
Clock ticks: 11850
****************************************
****************************************
Clock ticks: 11860
****************************************
****************************************
Clock ticks: 11870
****************************************
****************************************
Clock ticks: 11880
****************************************
****************************************
Clock ticks: 11890
****************************************
****************************************
Clock ticks: 11900
****************************************
****************************************
Clock ticks: 11910
****************************************
****************************************
Clock ticks: 11920
****************************************
****************************************
Clock ticks: 11930
****************************************
****************************************
Clock ticks: 11940
****************************************
****************************************
Clock ticks: 11950
****************************************
****************************************
Clock ticks: 11960
****************************************
****************************************
Clock ticks: 11970
****************************************
****************************************
Clock ticks: 11980
****************************************
****************************************
Clock ticks: 11990
****************************************
****************************************
Clock ticks: 12000
****************************************
****************************************
Clock ticks: 12010
****************************************
****************************************
Clock ticks: 12020
****************************************
****************************************
Clock ticks: 12030
****************************************
****************************************
Clock ticks: 12040
****************************************
****************************************
Clock ticks: 12050
****************************************
****************************************
Clock ticks: 12060
****************************************
****************************************
Clock ticks: 12070
****************************************
****************************************
Clock ticks: 12080
****************************************
****************************************
Clock ticks: 12090
****************************************
****************************************
Clock ticks: 12100
****************************************
****************************************
Clock ticks: 12110
****************************************
****************************************
Clock ticks: 12120
****************************************
****************************************
Clock ticks: 12130
****************************************
****************************************
Clock ticks: 12140
****************************************
****************************************
Clock ticks: 12150
****************************************
****************************************
Clock ticks: 12160
****************************************
****************************************
Clock ticks: 12170
****************************************
****************************************
Clock ticks: 12180
****************************************
****************************************
Clock ticks: 12190
****************************************
****************************************
Clock ticks: 12200
****************************************
****************************************
Clock ticks: 12210
****************************************
****************************************
Clock ticks: 12220
****************************************
****************************************
Clock ticks: 12230
****************************************
****************************************
Clock ticks: 12240
****************************************
****************************************
Clock ticks: 12250
****************************************
****************************************
Clock ticks: 12260
****************************************
****************************************
Clock ticks: 12270
****************************************
****************************************
Clock ticks: 12280
****************************************
****************************************
Clock ticks: 12290
****************************************
****************************************
Clock ticks: 12300
****************************************
****************************************
Clock ticks: 12310
****************************************
****************************************
Clock ticks: 12320
****************************************
****************************************
Clock ticks: 12330
****************************************
****************************************
Clock ticks: 12340
****************************************
****************************************
Clock ticks: 12350
****************************************
****************************************
Clock ticks: 12360
****************************************
****************************************
Clock ticks: 12370
****************************************
****************************************
Clock ticks: 12380
****************************************
****************************************
Clock ticks: 12390
****************************************
****************************************
Clock ticks: 12400
****************************************
****************************************
Clock ticks: 12410
****************************************
****************************************
Clock ticks: 12420
****************************************
****************************************
Clock ticks: 12430
****************************************
****************************************
Clock ticks: 12440
****************************************
****************************************
Clock ticks: 12450
****************************************
****************************************
Clock ticks: 12460
****************************************
****************************************
Clock ticks: 12470
****************************************
****************************************
Clock ticks: 12480
****************************************
****************************************
Clock ticks: 12490
****************************************
****************************************
Clock ticks: 12500
****************************************
****************************************
Clock ticks: 12510
****************************************
****************************************
Clock ticks: 12520
****************************************
****************************************
Clock ticks: 12530
****************************************
****************************************
Clock ticks: 12540
****************************************
****************************************
Clock ticks: 12550
****************************************
****************************************
Clock ticks: 12560
****************************************
****************************************
Clock ticks: 12570
****************************************
****************************************
Clock ticks: 12580
****************************************
****************************************
Clock ticks: 12590
****************************************
****************************************
Clock ticks: 12600
****************************************
****************************************
Clock ticks: 12610
****************************************
****************************************
Clock ticks: 12620
****************************************
****************************************
Clock ticks: 12630
****************************************
****************************************
Clock ticks: 12640
****************************************
****************************************
Clock ticks: 12650
****************************************
****************************************
Clock ticks: 12660
****************************************
****************************************
Clock ticks: 12670
****************************************
****************************************
Clock ticks: 12680
****************************************
****************************************
Clock ticks: 12690
****************************************
****************************************
Clock ticks: 12700
****************************************
****************************************
Clock ticks: 12710
****************************************
****************************************
Clock ticks: 12720
****************************************
****************************************
Clock ticks: 12730
****************************************
****************************************
Clock ticks: 12740
****************************************
****************************************
Clock ticks: 12750
****************************************
****************************************
Clock ticks: 12760
****************************************
****************************************
Clock ticks: 12770
****************************************
****************************************
Clock ticks: 12780
****************************************
****************************************
Clock ticks: 12790
****************************************
****************************************
Clock ticks: 12800
****************************************
****************************************
Clock ticks: 12810
****************************************
****************************************
Clock ticks: 12820
****************************************
****************************************
Clock ticks: 12830
****************************************
****************************************
Clock ticks: 12840
****************************************
****************************************
Clock ticks: 12850
****************************************
****************************************
Clock ticks: 12860
****************************************
****************************************
Clock ticks: 12870
****************************************
****************************************
Clock ticks: 12880
****************************************
****************************************
Clock ticks: 12890
****************************************
****************************************
Clock ticks: 12900
****************************************
****************************************
Clock ticks: 12910
****************************************
****************************************
Clock ticks: 12920
****************************************
****************************************
Clock ticks: 12930
****************************************
****************************************
Clock ticks: 12940
****************************************
****************************************
Clock ticks: 12950
****************************************
****************************************
Clock ticks: 12960
****************************************
****************************************
Clock ticks: 12970
****************************************
****************************************
Clock ticks: 12980
****************************************
****************************************
Clock ticks: 12990
****************************************
****************************************
Clock ticks: 13000
****************************************
****************************************
Clock ticks: 13010
****************************************
****************************************
Clock ticks: 13020
****************************************
****************************************
Clock ticks: 13030
****************************************
****************************************
Clock ticks: 13040
****************************************
****************************************
Clock ticks: 13050
****************************************
****************************************
Clock ticks: 13060
****************************************
****************************************
Clock ticks: 13070
****************************************
****************************************
Clock ticks: 13080
****************************************
****************************************
Clock ticks: 13090
****************************************
****************************************
Clock ticks: 13100
****************************************
****************************************
Clock ticks: 13110
****************************************
****************************************
Clock ticks: 13120
****************************************
****************************************
Clock ticks: 13130
****************************************
****************************************
Clock ticks: 13140
****************************************
****************************************
Clock ticks: 13150
****************************************
****************************************
Clock ticks: 13160
****************************************
****************************************
Clock ticks: 13170
****************************************
****************************************
Clock ticks: 13180
****************************************
****************************************
Clock ticks: 13190
****************************************
****************************************
Clock ticks: 13200
****************************************
****************************************
Clock ticks: 13210
****************************************
****************************************
Clock ticks: 13220
****************************************
****************************************
Clock ticks: 13230
****************************************
****************************************
Clock ticks: 13240
****************************************
****************************************
Clock ticks: 13250
****************************************
****************************************
Clock ticks: 13260
****************************************
****************************************
Clock ticks: 13270
****************************************
****************************************
Clock ticks: 13280
****************************************
****************************************
Clock ticks: 13290
****************************************
****************************************
Clock ticks: 13300
****************************************
****************************************
Clock ticks: 13310
****************************************
****************************************
Clock ticks: 13320
****************************************
****************************************
Clock ticks: 13330
****************************************
****************************************
Clock ticks: 13340
****************************************
****************************************
Clock ticks: 13350
****************************************
****************************************
Clock ticks: 13360
****************************************
****************************************
Clock ticks: 13370
****************************************
****************************************
Clock ticks: 13380
****************************************
****************************************
Clock ticks: 13390
****************************************
****************************************
Clock ticks: 13400
****************************************
****************************************
Clock ticks: 13410
****************************************
****************************************
Clock ticks: 13420
****************************************
****************************************
Clock ticks: 13430
****************************************
****************************************
Clock ticks: 13440
****************************************
****************************************
Clock ticks: 13450
****************************************
****************************************
Clock ticks: 13460
****************************************
****************************************
Clock ticks: 13470
****************************************
****************************************
Clock ticks: 13480
****************************************
****************************************
Clock ticks: 13490
****************************************
****************************************
Clock ticks: 13500
****************************************
****************************************
Clock ticks: 13510
****************************************
****************************************
Clock ticks: 13520
****************************************
****************************************
Clock ticks: 13530
****************************************
****************************************
Clock ticks: 13540
****************************************
****************************************
Clock ticks: 13550
****************************************
****************************************
Clock ticks: 13560
****************************************
****************************************
Clock ticks: 13570
****************************************
****************************************
Clock ticks: 13580
****************************************
****************************************
Clock ticks: 13590
****************************************
****************************************
Clock ticks: 13600
****************************************
****************************************
Clock ticks: 13610
****************************************
****************************************
Clock ticks: 13620
****************************************
****************************************
Clock ticks: 13630
****************************************
****************************************
Clock ticks: 13640
****************************************
****************************************
Clock ticks: 13650
****************************************
****************************************
Clock ticks: 13660
****************************************
****************************************
Clock ticks: 13670
****************************************
****************************************
Clock ticks: 13680
****************************************
****************************************
Clock ticks: 13690
****************************************
****************************************
Clock ticks: 13700
****************************************
****************************************
Clock ticks: 13710
****************************************
****************************************
Clock ticks: 13720
****************************************
****************************************
Clock ticks: 13730
****************************************
****************************************
Clock ticks: 13740
****************************************
****************************************
Clock ticks: 13750
****************************************
****************************************
Clock ticks: 13760
****************************************
****************************************
Clock ticks: 13770
****************************************
****************************************
Clock ticks: 13780
****************************************
****************************************
Clock ticks: 13790
****************************************
****************************************
Clock ticks: 13800
****************************************
****************************************
Clock ticks: 13810
****************************************
****************************************
Clock ticks: 13820
****************************************
****************************************
Clock ticks: 13830
****************************************
****************************************
Clock ticks: 13840
****************************************
****************************************
Clock ticks: 13850
****************************************
****************************************
Clock ticks: 13860
****************************************
****************************************
Clock ticks: 13870
****************************************
****************************************
Clock ticks: 13880
****************************************
****************************************
Clock ticks: 13890
****************************************
****************************************
Clock ticks: 13900
****************************************
****************************************
Clock ticks: 13910
****************************************
****************************************
Clock ticks: 13920
****************************************
****************************************
Clock ticks: 13930
****************************************
****************************************
Clock ticks: 13940
****************************************
****************************************
Clock ticks: 13950
****************************************
****************************************
Clock ticks: 13960
****************************************
****************************************
Clock ticks: 13970
****************************************
****************************************
Clock ticks: 13980
****************************************
****************************************
Clock ticks: 13990
****************************************
****************************************
Clock ticks: 14000
****************************************
****************************************
Clock ticks: 14010
****************************************
****************************************
Clock ticks: 14020
****************************************
****************************************
Clock ticks: 14030
****************************************
****************************************
Clock ticks: 14040
****************************************
****************************************
Clock ticks: 14050
****************************************
****************************************
Clock ticks: 14060
****************************************
****************************************
Clock ticks: 14070
****************************************
****************************************
Clock ticks: 14080
****************************************
****************************************
Clock ticks: 14090
****************************************
****************************************
Clock ticks: 14100
****************************************
****************************************
Clock ticks: 14110
****************************************
****************************************
Clock ticks: 14120
****************************************
****************************************
Clock ticks: 14130
****************************************
****************************************
Clock ticks: 14140
****************************************
****************************************
Clock ticks: 14150
****************************************
****************************************
Clock ticks: 14160
****************************************
****************************************
Clock ticks: 14170
****************************************
****************************************
Clock ticks: 14180
****************************************
****************************************
Clock ticks: 14190
****************************************
****************************************
Clock ticks: 14200
****************************************
****************************************
Clock ticks: 14210
****************************************
****************************************
Clock ticks: 14220
****************************************
****************************************
Clock ticks: 14230
****************************************
****************************************
Clock ticks: 14240
****************************************
****************************************
Clock ticks: 14250
****************************************
****************************************
Clock ticks: 14260
****************************************
****************************************
Clock ticks: 14270
****************************************
****************************************
Clock ticks: 14280
****************************************
****************************************
Clock ticks: 14290
****************************************
****************************************
Clock ticks: 14300
****************************************
****************************************
Clock ticks: 14310
****************************************
****************************************
Clock ticks: 14320
****************************************
****************************************
Clock ticks: 14330
****************************************
****************************************
Clock ticks: 14340
****************************************
****************************************
Clock ticks: 14350
****************************************
****************************************
Clock ticks: 14360
****************************************
****************************************
Clock ticks: 14370
****************************************
****************************************
Clock ticks: 14380
****************************************
****************************************
Clock ticks: 14390
****************************************
****************************************
Clock ticks: 14400
****************************************
****************************************
Clock ticks: 14410
****************************************
****************************************
Clock ticks: 14420
****************************************
****************************************
Clock ticks: 14430
****************************************
****************************************
Clock ticks: 14440
****************************************
****************************************
Clock ticks: 14450
****************************************
****************************************
Clock ticks: 14460
****************************************
****************************************
Clock ticks: 14470
****************************************
****************************************
Clock ticks: 14480
****************************************
****************************************
Clock ticks: 14490
****************************************
****************************************
Clock ticks: 14500
****************************************
****************************************
Clock ticks: 14510
****************************************
****************************************
Clock ticks: 14520
****************************************
****************************************
Clock ticks: 14530
****************************************
****************************************
Clock ticks: 14540
****************************************
****************************************
Clock ticks: 14550
****************************************
****************************************
Clock ticks: 14560
****************************************
****************************************
Clock ticks: 14570
****************************************
****************************************
Clock ticks: 14580
****************************************
****************************************
Clock ticks: 14590
****************************************
****************************************
Clock ticks: 14600
****************************************
****************************************
Clock ticks: 14610
****************************************
****************************************
Clock ticks: 14620
****************************************
****************************************
Clock ticks: 14630
****************************************
****************************************
Clock ticks: 14640
****************************************
****************************************
Clock ticks: 14650
****************************************
****************************************
Clock ticks: 14660
****************************************
****************************************
Clock ticks: 14670
****************************************
****************************************
Clock ticks: 14680
****************************************
****************************************
Clock ticks: 14690
****************************************
****************************************
Clock ticks: 14700
****************************************
****************************************
Clock ticks: 14710
****************************************
****************************************
Clock ticks: 14720
****************************************
****************************************
Clock ticks: 14730
****************************************
****************************************
Clock ticks: 14740
****************************************
****************************************
Clock ticks: 14750
****************************************
****************************************
Clock ticks: 14760
****************************************
****************************************
Clock ticks: 14770
****************************************
****************************************
Clock ticks: 14780
****************************************
****************************************
Clock ticks: 14790
****************************************
****************************************
Clock ticks: 14800
****************************************
****************************************
Clock ticks: 14810
****************************************
****************************************
Clock ticks: 14820
****************************************
****************************************
Clock ticks: 14830
****************************************
****************************************
Clock ticks: 14840
****************************************
****************************************
Clock ticks: 14850
****************************************
****************************************
Clock ticks: 14860
****************************************
****************************************
Clock ticks: 14870
****************************************
****************************************
Clock ticks: 14880
****************************************
****************************************
Clock ticks: 14890
****************************************
****************************************
Clock ticks: 14900
****************************************
****************************************
Clock ticks: 14910
****************************************
****************************************
Clock ticks: 14920
****************************************
****************************************
Clock ticks: 14930
****************************************
****************************************
Clock ticks: 14940
****************************************
****************************************
Clock ticks: 14950
****************************************
****************************************
Clock ticks: 14960
****************************************
****************************************
Clock ticks: 14970
****************************************
****************************************
Clock ticks: 14980
****************************************
****************************************
Clock ticks: 14990
****************************************
****************************************
Clock ticks: 15000
****************************************
