s for design expansion...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'xlxn_394' has non-clock connections. These
   problematic connections include: pin i1 on block xlxi_52_xlxi_19 with type
   and2, pin i1 on block xlxi_52_xlxi_15 with type and2, pin i1 on block
   xlxi_52_xlxi_9 with type and2
WARNING:NgdBuild:483 - Attribute "LOC" on "r4_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r3_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r2_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r1_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxn_420" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "sw21b" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "sw21a" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_9/gt' has no load
WARNING:NgdBuild:483 - Attribute "LOC" on "g_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "f_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "e_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "d_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "c_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "b_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "a_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_2_xlxi_1/d7' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_1_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_1_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_2_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_2_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_3_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_3_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_4_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_4_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_122" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_124" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_16" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_96" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_86" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  30

Writing NGD file "lab4.ngd" ...

Writing NGDBUILD log file "lab4.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s200fg456-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   17
Logic Utilization:
  Total Number Slice Registers:     160 out of  4,704    3%
    Number used as Flip Flops:                    157
    Number used as Latches:                         3
  Number of 4 input LUTs:           286 out of  4,704    6%
Logic Distribution:
    Number of occupied Slices:                         261 out of  2,352   11%
    Number of Slices containing only related logic:    261 out of    261  100%
    Number of Slices containing unrelated logic:         0 out of    261    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:       286 out of  4,704    6%
   Number of bonded IOBs:            18 out of    284    6%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

   Number of RPM macros:           23
Total equivalent gate count for design:  3,167
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  59 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "lab4_map.mrp" for details.

Completed process "Map".

Mapping Module lab4 . . .
MAP command line:
map -quiet -p xc2s200-fg456-5 -cm area -pr b -k 4 -c 100 -tx off -o lab4_map.ncd lab4.ngd lab4.pcf
Mapping Module lab4: DONE



Started process "Place & Route".

Release 5.2.03i - Par F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: lab4.pcf

Loading device database for application par from file "lab4_map.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application par from file 'v200.nph' in environment
C:/Xilinx52i.
Device speed data version:  PRODUCTION 1.27 2002-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 284     6%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                  261 out of 2352   11%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)

WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_3_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_4_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_1_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_2_xlxi_4/co has no load

Phase 1.1
Phase 1.1 (Checksum:989e8f) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.8
........................................
Phase 3.8 (Checksum:c20037) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 0 secs 

Writing design to file lab4.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 1 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1140 unrouted;       REAL time: 0 secs 

Phase 2: 1101 unrouted;       REAL time: 8 secs 

Phase 3: 236 unrouted;       REAL time: 8 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Finished Router          REAL time: 9 secs 

Total REAL time to router completion: 9 secs 
Total CPU time to router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          xlxn_394          |  Global  |    5   |  0.006     |  0.705      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_178          |Low-Skew  |   11   |  0.158     |  4.991      |
+----------------------------+----------+--------+------------+-------------+
|     xlxi_1_xlxn_7          |Low-Skew  |    4   |  0.132     |  4.837      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_9_xlxn_16          |Low-Skew  |    4   |  0.345     |  5.147      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_52_xlxn_94          |   Local  |    4   |  0.000     |  1.169      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_414          |   Local  |   14   |  2.252     |  3.804      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_119          |   Local  |    1   |  0.000     |  0.861      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_388          |   Local  |    8   |  0.103     |  3.538      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.060      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.316      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_35    |   Local  |    2   |  0.000     |  1.843      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_24    |   Local  |    2   |  0.000     |  1.044      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.056      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  2.365      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.076      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_34    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.934      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  2.309      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.388      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.076      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_113          |   Local  |    4   |  0.000     |  0.984      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.845      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.330      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_33    |   Local  |    2   |  0.000     |  2.018      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.669      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.503      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.076      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.519      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.090      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.021      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.264      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.046      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_24    |   Local  |    2   |  0.000     |  1.537      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.599      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_35    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.021      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.046      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.300      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.519      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.568      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.848      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.300      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_34    |   Local  |    2   |  0.000     |  1.090      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.500      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.212      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.081      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_398          |   Local  |   10   |  0.229     |  3.528      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.409      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.302      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_35    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.273      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.096      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_34    |   Local  |    2   |  0.000     |  0.849      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.771      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_110          |   Local  |    1   |  0.000     |  1.575      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  2.049      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_5    |   Local  |    2   |  0.000     |  1.300      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_5    |   Local  |    2   |  0.000     |  1.212      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_124          |   Local  |    3   |  0.000     |  1.102      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.273      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_24    |   Local  |    2   |  0.000     |  1.357      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.072      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_3    |   Local  |    2   |  0.000     |  1.300      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.534      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_3    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_2    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_2    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.794      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_1    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_1    |   Local  |    2   |  0.000     |  1.357      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.519      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.609      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_33    |   Local  |    2   |  0.000     |  1.326      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.060      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.483      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_52_xlxn_90          |   Local  |    1   |  0.000     |  0.887      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_33    |   Local  |    2   |  0.000     |  0.882      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 16 secs 
Total CPU time to par completion: 8 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file lab4.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "lab4.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application trce.exe from file 'v200.nph' in environment
C:/Xilinx52i.

Analysis completed Wed Oct 06 11:05:54 2004
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module lab4 . . .
PAR command line: par -w -ol 2 -t 1 lab4_map.ncd lab4.ncd lab4.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.2.03i - Bitgen F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "lab4.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application Bitgen from file 'v200.nph' in environment
C:/Xilinx52i.
Opened constraints file lab4.pcf.

Wed Oct 06 11:05:56 2004

Running DRC.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_3_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_4_xlxi_4/co has no load.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_414 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_178 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_1_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_2_xlxi_4/co has no load.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_119 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_388 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_398 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_110 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_9_xlxn_16 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_90 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 12 warnings.
Creating bit map...
Saving bit stream in "lab4.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

Release 5.2.03i - sch2jhd F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------

Release 5.2.03i - sch2jhd F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 5.2.03i - sch2vhdl F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.

Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 5.2.03i - sch2vhdl F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.

Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/SC201/Calculator/freq_div.vhf in Library work.
Architecture schematic of Entity fjkc_mxilinx_freq_div is up to date.
Architecture schematic of Entity freq_div is up to date.
Compiling vhdl file C:/SC201/Calculator/adder.vhf in Library work.
Architecture schematic of Entity add4_mxilinx_adder is up to date.
Architecture schematic of Entity adder is up to date.
Compiling vhdl file C:/SC201/Calculator/negconverter.vhf in Library work.
Architecture schematic of Entity or12_mxilinx_negconverter is up to date.
Architecture schematic of Entity comp4_mxilinx_negconverter is up to date.
Architecture schematic of Entity negconverter is up to date.
Compiling vhdl file C:/SC201/Calculator/switchcontrol.vhf in Library work.
Architecture schematic of Entity switchcontrol is up to date.
Compiling vhdl file C:/SC201/Calculator/mod1_counter.vhf in Library work.
Architecture schematic of Entity mod1_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod2_counter.vhf in Library work.
Architecture schematic of Entity fjkp_mxilinx_mod2_counter is up to date.
Architecture schematic of Entity mod2_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod3_counter.vhf in Library work.
Architecture schematic of Entity fjkp_mxilinx_mod3_counter is up to date.
Architecture schematic of Entity mod3_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod4_counter.vhf in Library work.
Architecture schematic of Entity fjkc_mxilinx_mod4_counter is up to date.
Architecture schematic of Entity mod4_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/multi_divider.vhf in Library work.
Architecture schematic of Entity multi_divider is up to date.
Compiling vhdl file C:/SC201/Calculator/bcdadder.vhf in Library work.
Entity <bcdadder> (Architecture <schematic>) compiled.
Compiling vhdl file C:/SC201/Calculator/bcdregister.vhf in Library work.
Architecture schematic of Entity bcdregister is up to date.
Compiling vhdl file C:/SC201/Calculator/onetwoswitch.vhf in Library work.
Architecture schematic of Entity onetwoswitch is up to date.
Compiling vhdl file C:/SC201/Calculator/twooneswitch.vhf in Library work.
Architecture schematic of Entity twooneswitch is up to date.
Compiling vhdl file C:/SC201/Calculator/decodera.vhf in Library work.
Architecture schematic of Entity decodera is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderb.vhf in Library work.
Architecture schematic of Entity decoderb is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderc.vhf in Library work.
Architecture schematic of Entity decoderc is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderd.vhf in Library work.
Architecture schematic of Entity decoderd is up to date.
Compiling vhdl file C:/SC201/Calculator/controlunit.vhf in Library work.
Architecture schematic of Entity or8_mxilinx_controlunit is up to date.
Architecture schematic of Entity or7_mxilinx_controlunit is up to date.
Architecture schematic of Entity d3_8e_mxilinx_controlunit is up to date.
Architecture schematic of Entity controlunit is up to date.
Compiling vhdl file C:/SC201/Calculator/control.vhf in Library work.
Architecture schematic of Entity comp4_mxilinx_control is up to date.
Architecture schematic of Entity compm4_mxilinx_control is up to date.
Architecture schematic of Entity control is up to date.
Compiling vhdl file C:/SC201/Calculator/decoder.vhf in Library work.
Architecture schematic of Entity decoder is up to date.
Compiling vhdl file C:/SC201/Calculator/inputregister.vhf in Library work.
Architecture schematic of Entity inputregister is up to date.
Compiling vhdl file C:/SC201/Calculator/registera.vhf in Library work.
Entity <registera> (Architecture <schematic>) compiled.
Compiling vhdl file C:/SC201/Calculator/ring.vhf in Library work.
Architecture schematic of Entity ring is up to date.
Compiling vhdl file C:/SC201/Calculator/sevensegdec.vhf in Library work.
Architecture schematic of Entity sevensegdec is up to date.
Compiling vhdl file C:/SC201/Calculator/sevensegenable.vhf in Library work.
Architecture schematic of Entity nor8_mxilinx_sevensegenable is up to date.
Architecture schematic of Entity nor12_mxilinx_sevensegenable is up to date.
Architecture schematic of Entity sevensegenable is up to date.
Compiling vhdl file C:/SC201/Calculator/shiftregister4x4.vhf in Library work.
Architecture schematic of Entity shiftregister4x4 is up to date.
Compiling vhdl file C:/SC201/Calculator/switchcontrolmain.vhf in Library work.
Architecture schematic of Entity switchcontrolmain is up to date.
Compiling vhdl file C:/SC201/Calculator/lab4.vhf in Library work.
Architecture schematic of Entity m2_1e_mxilinx_lab4 is up to date.
Architecture schematic of Entity m4_1e_mxilinx_lab4 is up to date.
Architecture schematic of Entity comp4_mxilinx_lab4 is up to date.
Architecture schematic of Entity lab4 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <lab4> (Architecture <schematic>).
    Set user-defined property "LOC =  a11" for signal <pulse> in unit <lab4>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <lab4>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <lab4>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <lab4>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <lab4>.
    Set user-defined property "LOC =  AA13" for signal <a> in unit <lab4>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <lab4>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <lab4>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <lab4>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <lab4>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <lab4>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <lab4>.
    Set user-defined property "LOC =  w17" for signal <ledovrflow> in unit <lab4>.
    Set user-defined property "LOC =  AA14" for signal <ena> in unit <lab4>.
    Set user-defined property "LOC =  AA18" for signal <enb> in unit <lab4>.
    Set user-defined property "LOC =  V14" for signal <c1> in unit <lab4>.
    Set user-defined property "LOC =  Y14" for signal <c2> in unit <lab4>.
    Set user-defined property "LOC =  W15" for signal <c3> in unit <lab4>.
    Set user-defined property "LOC =  AB15" for signal <c4> in unit <lab4>.
    Set user-defined property "LOC =  V15" for signal <sw21a>.
    Set user-defined property "LOC =  Y16" for signal <sw21b>.
    Set user-defined property "LOC =  AA17" for signal <xlxn_420>.
    Set user-defined property "HU_SET =  XLXI_24_2" for instance <xlxi_24> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_46_6" for instance <xlxi_46> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_45_5" for instance <xlxi_45> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_44_4" for instance <xlxi_44> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_43_3" for instance <xlxi_43> in unit <lab4>.
    Set user-defined property "LOC =  AA13" for signal <a> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <sevensegdec>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <sevensegdec>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <sevensegdec>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <sevensegdec>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <sevensegdec>.
Entity <lab4> analyzed. Unit <lab4> generated.

Analyzing Entity <comp4_mxilinx_lab4> (Architecture <schematic>).
Entity <comp4_mxilinx_lab4> analyzed. Unit <comp4_mxilinx_lab4> generated.

Analyzing Entity <control> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_15_1" for instance <xlxi_15> in unit <control>.
    Set user-defined property "HU_SET =  XLXI_16_2" for instance <xlxi_16> in unit <control>.
    Set user-defined property "HU_SET =  XLXI_18_3" for instance <xlxi_18> in unit <control>.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 362: Unconnected output port 'gt' of component 'compm4_mxilinx_control'.
    Set user-defined property "HU_SET =  XLXI_9_0" for instance <xlxi_9> in unit <control>.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 366: Unconnected output port 'out1' of component 'controlunit'.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 366: Unconnected output port 'out7' of component 'controlunit'.
    Set user-defined property "INIT =  0" for instance <xlxi_6> in unit <control>.
    Set user-defined property "INIT =  0" for instance <xlxi_19> in unit <control>.
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <decoder> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decodera>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decodera>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderb>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderb>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderb>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderc>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderc>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderc>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderc>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderd>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderd>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderd>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderd>.
Entity <decoder> analyzed. Unit <decoder> generated.

Analyzing Entity <inputregister> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_1> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_2> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_3> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_4> in unit <inputregister>.
Entity <inputregister> analyzed. Unit <inputregister> generated.

Analyzing Entity <m4_1e_mxilinx_lab4> (Architecture <schematic>).
    Set user-defined property "HU_SET =  I_M23_0" for instance <i_m23> in unit <m4_1e_mxilinx_lab4>.
    Set user-defined property "HU_SET =  I_M01_1" for instance <i_m01> in unit <m4_1e_mxilinx_lab4>.
Entity <m4_1e_mxilinx_lab4> analyzed. Unit <m4_1e_mxilinx_lab4> generated.

Analyzing Entity <registera> (Architecture <schematic>).
Entity <registera> analyzed. Unit <registera> generated.

Analyzing Entity <ring> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_13> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_14> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_15> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_16> in unit <ring>.
Entity <ring> analyzed. Unit <ring> generated.

Analyzing Entity <sevensegdec> (Architecture <schematic>).
    Set user-defined property "LOC =  AA13" for signal <a> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <sevensegdec>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <sevensegdec>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <sevensegdec>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <sevensegdec>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <sevensegdec>.
Entity <sevensegdec> analyzed. Unit <sevensegdec> generated.

Analyzing Entity <sevensegenable> (Architecture <schematic>).
    Set user-defined property "LOC =  v15" for signal <ctrl_signal> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod1_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod4_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_5_0" for instance <xlxi_5> in unit <sevensegenable>.
    Set user-defined property "HU_SET =  XLXI_6_1" for instance <xlxi_6> in unit <sevensegenable>.
Entity <sevensegenable> analyzed. Unit <sevensegenable> generated.

Analyzing Entity <shiftregister4x4> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_27> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_28> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_29> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_30> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_31> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_32> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_34> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_35> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_36> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_37> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_38> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_39> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_40> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_41> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_42> in unit <shiftregister4x4>.
Entity <shiftregister4x4> analyzed. Unit <shiftregister4x4> generated.

Analyzing Entity <switchcontrolmain> (Architecture <schematic>).
Entity <switchcontrolmain> analyzed. Unit <switchcontrolmain> generated.

Analyzing Entity <comp4_mxilinx_control> (Architecture <schematic>).
Entity <comp4_mxilinx_control> analyzed. Unit <comp4_mxilinx_control> generated.

Analyzing Entity <compm4_mxilinx_control> (Architecture <schematic>).
Entity <compm4_mxilinx_control> analyzed. Unit <compm4_mxilinx_control> generated.

Analyzing Entity <controlunit> (Architecture <schematic>).
WARNING:Xst:753 - C:/SC201/Calculator/controlunit.vhf line 453: Unconnected output port 'd7' of component 'd3_8e_mxilinx_controlunit'.
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <xlxi_1> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_4> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_3> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_2> in unit <controlunit>.
    Set user-defined property "HU_SET =  XLXI_17_1" for instance <xlxi_17> in unit <controlunit>.
    Set user-defined property "HU_SET =  XLXI_22_2" for instance <xlxi_22> in unit <controlunit>.
Entity <controlunit> analyzed. Unit <controlunit> generated.

Analyzing Entity <multi_divider> (Architecture <schematic>).
Entity <multi_divider> analyzed. Unit <multi_divider> generated.

Analyzing Entity <decodera> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decodera>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decodera>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decodera>.
Entity <decodera> analyzed. Unit <decodera> generated.

Analyzing Entity <decoderb> (Architecture <schematic>).
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderb>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderb>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderb>.
Entity <decoderb> analyzed. Unit <decoderb> generated.

Analyzing Entity <decoderc> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderc>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderc>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderc>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderc>.
Entity <decoderc> analyzed. Unit <decoderc> generated.

Analyzing Entity <decoderd> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderd>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderd>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderd>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderd>.
Entity <decoderd> analyzed. Unit <decoderd> generated.

Analyzing Entity <m2_1e_mxilinx_lab4> (Architecture <schematic>).
Entity <m2_1e_mxilinx_lab4> analyzed. Unit <m2_1e_mxilinx_lab4> generated.

Analyzing Entity <bcdadder> (Architecture <schematic>).
WARNING:Xst:753 - C:/SC201/Calculator/bcdadder.vhf line 322: Unconnected output port 'overflow' of component 'ninecompl'.
WARNING:Xst:766 - C:/SC201/Calculator/bcdadder.vhf line 322: Generating a Black Box for component <ninecompl>.
Entity <bcdadder> analyzed. Unit <bcdadder> generated.

Analyzing Entity <bcdregister> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_35> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_36> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_37> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_38> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_39> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_40> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_41> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_42> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_43> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_44> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_45> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_46> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_47> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_48> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_49> in unit <bcdregister>.
Entity <bcdregister> analyzed. Unit <bcdregister> generated.

Analyzing Entity <onetwoswitch> (Architecture <schematic>).
Entity <onetwoswitch> analyzed. Unit <onetwoswitch> generated.

Analyzing Entity <twooneswitch> (Architecture <schematic>).
Entity <twooneswitch> analyzed. Unit <twooneswitch> generated.

Analyzing Entity <mod1_counter> (Architecture <schematic>).
    Set user-defined property "LOC =  v15" for signal <ctrl_signal> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod1_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod1_counter>.
    Set user-defined property "INIT =  0" for instance <xlxi_32> in unit <mod1_counter>.
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <mod1_counter>.
Entity <mod1_counter> analyzed. Unit <mod1_counter> generated.

Analyzing Entity <mod2_counter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_31_0" for instance <xlxi_31> in unit <mod2_counter>.
    Set user-defined property "HU_SET =  XLXI_32_1" for instance <xlxi_32> in unit <mod2_counter>.
Entity <mod2_counter> analyzed. Unit <mod2_counter> generated.

Analyzing Entity <mod3_counter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_31_0" for instance <xlxi_31> in unit <mod3_counter>.
    Set user-defined property "HU_SET =  XLXI_32_1" for instance <xlxi_32> in unit <mod3_counter>.
Entity <mod3_counter> analyzed. Unit <mod3_counter> generated.

Analyzing Entity <mod4_counter> (Architecture <schematic>).
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod4_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <xlxi_3> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <xlxi_4> in unit <mod4_counter>.
Entity <mod4_counter> analyzed. Unit <mod4_counter> generated.

Analyzing Entity <nor12_mxilinx_sevensegenable> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_185> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_142> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <nor12_mxilinx_sevensegenable>.
Entity <nor12_mxilinx_sevensegenable> analyzed. Unit <nor12_mxilinx_sevensegenable> generated.

Analyzing Entity <nor8_mxilinx_sevensegenable> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_144> in unit <nor8_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <nor8_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <nor8_mxilinx_sevensegenable>.
Entity <nor8_mxilinx_sevensegenable> analyzed. Unit <nor8_mxilinx_sevensegenable> generated.

Analyzing Entity <switchcontrol> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_1> in unit <switchcontrol>.
Entity <switchcontrol> analyzed. Unit <switchcontrol> generated.

Analyzing Entity <d3_8e_mxilinx_controlunit> (Architecture <schematic>).
Entity <d3_8e_mxilinx_controlunit> analyzed. Unit <d3_8e_mxilinx_controlunit> generated.

Analyzing Entity <or7_mxilinx_controlunit> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_111> in unit <or7_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_110> in unit <or7_mxilinx_controlunit>.
Entity <or7_mxilinx_controlunit> analyzed. Unit <or7_mxilinx_controlunit> generated.

Analyzing Entity <or8_mxilinx_controlunit> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_117> in unit <or8_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_116> in unit <or8_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_91> in unit <or8_mxilinx_controlunit>.
Entity <or8_mxilinx_controlunit> analyzed. Unit <or8_mxilinx_controlunit> generated.

Analyzing Entity <freq_div> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_10_0" for instance <xlxi_10> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_11_1" for instance <xlxi_11> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_12_2" for instance <xlxi_12> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_2_3" for instance <xlxi_2> in unit <freq_div>.
Entity <freq_div> analyzed. Unit <freq_div> generated.

Analyzing Entity <adder> (Architecture <schematic>).
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 245: Unconnected output port 'ofl' of component 'add4_mxilinx_adder'.
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <xlxi_3> in unit <adder>.
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 250: Unconnected output port 'co' of component 'add4_mxilinx_adder'.
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 250: Unconnected output port 'ofl' of component 'add4_mxilinx_adder'.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <xlxi_4> in unit <adder>.
Entity <adder> analyzed. Unit <adder> generated.

Analyzing Entity <negconverter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <xlxi_6> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <xlxi_7> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <xlxi_8> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <xlxi_9> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_10_8" for instance <xlxi_10> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_11_9" for instance <xlxi_11> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <xlxi_5> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <xlxi_4> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <xlxi_3> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <xlxi_2> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_21_10" for instance <xlxi_21> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_22_11" for instance <xlxi_22> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_23_12" for instance <xlxi_23> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_24_13" for instance <xlxi_24> in unit <negconverter>.
Entity <negconverter> analyzed. Unit <negconverter> generated.

Analyzing Entity <fjkp_mxilinx_mod2_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  1" for instance <i_36_32> in unit <fjkp_mxilinx_mod2_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkp_mxilinx_mod2_counter>.
Entity <fjkp_mxilinx_mod2_counter> analyzed. Unit <fjkp_mxilinx_mod2_counter> generated.

Analyzing Entity <fjkp_mxilinx_mod3_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  1" for instance <i_36_32> in unit <fjkp_mxilinx_mod3_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkp_mxilinx_mod3_counter>.
Entity <fjkp_mxilinx_mod3_counter> analyzed. Unit <fjkp_mxilinx_mod3_counter> generated.

Analyzing Entity <fjkc_mxilinx_mod4_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <i_36_32> in unit <fjkc_mxilinx_mod4_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkc_mxilinx_mod4_counter>.
Entity <fjkc_mxilinx_mod4_counter> analyzed. Unit <fjkc_mxilinx_mod4_counter> generated.

Analyzing Entity <fjkc_mxilinx_freq_div> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <i_36_32> in unit <fjkc_mxilinx_freq_div>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkc_mxilinx_freq_div>.
Entity <fjkc_mxilinx_freq_div> analyzed. Unit <fjkc_mxilinx_freq_div> generated.

Analyzing Entity <add4_mxilinx_adder> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_206> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_182> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_175> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_178> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_58> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_62> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_55> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_111> in unit <add4_mxilinx_adder>.
Entity <add4_mxilinx_adder> analyzed. Unit <add4_mxilinx_adder> generated.

Analyzing Entity <comp4_mxilinx_negconverter> (Architecture <schematic>).
Entity <comp4_mxilinx_negconverter> analyzed. Unit <comp4_mxilinx_negconverter> generated.

Analyzing Entity <or12_mxilinx_negconverter> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_187> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_142> in unit <or12_mxilinx_negconverter>.
Entity <or12_mxilinx_negconverter> analyzed. Unit <or12_mxilinx_negconverter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <or12_mxilinx_negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <or12_mxilinx_negconverter> synthesized.


Synthesizing Unit <comp4_mxilinx_negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
Unit <comp4_mxilinx_negconverter> synthesized.


Synthesizing Unit <add4_mxilinx_adder>.
    Related source file is C:/SC201/Calculator/adder.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <add4_mxilinx_adder> synthesized.


Synthesizing Unit <fjkc_mxilinx_freq_div>.
    Related source file is C:/SC201/Calculator/freq_div.vhf.
Unit <fjkc_mxilinx_freq_div> synthesized.


Synthesizing Unit <fjkc_mxilinx_mod4_counter>.
    Related source file is C:/SC201/Calculator/mod4_counter.vhf.
Unit <fjkc_mxilinx_mod4_counter> synthesized.


Synthesizing Unit <fjkp_mxilinx_mod3_counter>.
    Related source file is C:/SC201/Calculator/mod3_counter.vhf.
Unit <fjkp_mxilinx_mod3_counter> synthesized.


Synthesizing Unit <fjkp_mxilinx_mod2_counter>.
    Related source file is C:/SC201/Calculator/mod2_counter.vhf.
Unit <fjkp_mxilinx_mod2_counter> synthesized.


Synthesizing Unit <negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
Unit <negconverter> synthesized.


Synthesizing Unit <adder>.
    Related source file is C:/SC201/Calculator/adder.vhf.
Unit <adder> synthesized.


Synthesizing Unit <freq_div>.
    Related source file is C:/SC201/Calculator/freq_div.vhf.
Unit <freq_div> synthesized.


Synthesizing Unit <or8_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <or8_mxilinx_controlunit> synthesized.


Synthesizing Unit <or7_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <or7_mxilinx_controlunit> synthesized.


Synthesizing Unit <d3_8e_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <d3_8e_mxilinx_controlunit> synthesized.


Synthesizing Unit <switchcontrol>.
    Related source file is C:/SC201/Calculator/switchcontrol.vhf.
Unit <switchcontrol> synthesized.


Synthesizing Unit <nor8_mxilinx_sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <nor8_mxilinx_sevensegenable> synthesized.


Synthesizing Unit <nor12_mxilinx_sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <nor12_mxilinx_sevensegenable> synthesized.


Synthesizing Unit <mod4_counter>.
    Related source file is C:/SC201/Calculator/mod4_counter.vhf.
Unit <mod4_counter> synthesized.


Synthesizing Unit <mod3_counter>.
    Related source file is C:/SC201/Calculator/mod3_counter.vhf.
Unit <mod3_counter> synthesized.


Synthesizing Unit <mod2_counter>.
    Related source file is C:/SC201/Calculator/mod2_counter.vhf.
Unit <mod2_counter> synthesized.


Synthesizing Unit <mod1_counter>.
    Related source file is C:/SC201/Calculator/mod1_counter.vhf.
Unit <mod1_counter> synthesized.


Synthesizing Unit <twooneswitch>.
    Related source file is C:/SC201/Calculator/twooneswitch.vhf.
Unit <twooneswitch> synthesized.


Synthesizing Unit <onetwoswitch>.
    Related source file is C:/SC201/Calculator/onetwoswitch.vhf.
Unit <onetwoswitch> synthesized.


Synthesizing Unit <bcdregister>.
    Related source file is C:/SC201/Calculator/bcdregister.vhf.
Unit <bcdregister> synthesized.


Synthesizing Unit <bcdadder>.
    Related source file is C:/SC201/Calculator/bcdadder.vhf.
Unit <bcdadder> synthesized.


Synthesizing Unit <m2_1e_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <m2_1e_mxilinx_lab4> synthesized.


Synthesizing Unit <decoderd>.
    Related source file is C:/SC201/Calculator/decoderd.vhf.
Unit <decoderd> synthesized.


Synthesizing Unit <decoderc>.
    Related source file is C:/SC201/Calculator/decoderc.vhf.
Unit <decoderc> synthesized.


Synthesizing Unit <decoderb>.
    Related source file is C:/SC201/Calculator/decoderb.vhf.
Unit <decoderb> synthesized.


Synthesizing Unit <decodera>.
    Related source file is C:/SC201/Calculator/decodera.vhf.
Unit <decodera> synthesized.


Synthesizing Unit <multi_divider>.
    Related source file is C:/SC201/Calculator/multi_divider.vhf.
Unit <multi_divider> synthesized.


Synthesizing Unit <controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <controlunit> synthesized.


Synthesizing Unit <compm4_mxilinx_control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <compm4_mxilinx_control> synthesized.


Synthesizing Unit <comp4_mxilinx_control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <comp4_mxilinx_control> synthesized.


Synthesizing Unit <switchcontrolmain>.
    Related source file is C:/SC201/Calculator/switchcontrolmain.vhf.
Unit <switchcontrolmain> synthesized.


Synthesizing Unit <shiftregister4x4>.
    Related source file is C:/SC201/Calculator/shiftregister4x4.vhf.
Unit <shiftregister4x4> synthesized.


Synthesizing Unit <sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
Unit <sevensegenable> synthesized.


Synthesizing Unit <sevensegdec>.
    Related source file is C:/SC201/Calculator/sevensegdec.vhf.
Unit <sevensegdec> synthesized.


Synthesizing Unit <ring>.
    Related source file is C:/SC201/Calculator/ring.vhf.
Unit <ring> synthesized.


Synthesizing Unit <registera>.
    Related source file is C:/SC201/Calculator/registera.vhf.
Unit <registera> synthesized.


Synthesizing Unit <m4_1e_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <m4_1e_mxilinx_lab4> synthesized.


Synthesizing Unit <inputregister>.
    Related source file is C:/SC201/Calculator/inputregister.vhf.
Unit <inputregister> synthesized.


Synthesizing Unit <decoder>.
    Related source file is C:/SC201/Calculator/decoder.vhf.
Unit <decoder> synthesized.


Synthesizing Unit <control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <control> synthesized.


Synthesizing Unit <comp4_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <comp4_mxilinx_lab4> synthesized.


Synthesizing Unit <lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <lab4> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx52i/data/librtl.xst" Consulted

Optimizing unit <lab4> ...

Optimizing unit <comp4_mxilinx_lab4> ...

Optimizing unit <sevensegdec> ...

Optimizing unit <comp4_mxilinx_control> ...

Optimizing unit <compm4_mxilinx_control> ...

Optimizing unit <m2_1e_mxilinx_lab4> ...

Optimizing unit <nor12_mxilinx_sevensegenable> ...

Optimizing unit <nor8_mxilinx_sevensegenable> ...

Optimizing unit <d3_8e_mxilinx_controlunit> ...

Optimizing unit <or7_mxilinx_controlunit> ...

Optimizing unit <or8_mxilinx_controlunit> ...

Optimizing unit <fjkp_mxilinx_mod2_counter> ...

Optimizing unit <fjkp_mxilinx_mod3_counter> ...

Optimizing unit <fjkc_mxilinx_mod4_counter> ...

Optimizing unit <fjkc_mxilinx_freq_div> ...

Optimizing unit <add4_mxilinx_adder> ...

Optimizing unit <comp4_mxilinx_negconverter> ...

Optimizing unit <or12_mxilinx_negconverter> ...

Optimizing unit <m4_1e_mxilinx_lab4> ...

Optimizing unit <controlunit> ...

Optimizing unit <negconverter> ...

Optimizing unit <bcdadder> ...

Optimizing unit <sevensegenable> ...

Mapping all equations...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx52i.
Building and optimizing final netlist ...
WARNING:Xst:382 - Register xlxi_52_xlxi_1_xlxi_33 is equivalent to xlxi_52_xlxi_1_xlxi_32
Found area constraint ratio of 100 (+ 5) on block lab4, actual ratio is 6.
WARNING:Xst:382 - Register xlxi_52_xlxi_1_xlxi_33 is equivalent to xlxi_52_xlxi_1_xlxi_32

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200fg456-5 

 Number of Slices:                     155  out of   2352     6%  
 Number of Slice Flip Flops:           160  out of   4704     3%  
 Number of 4 input LUTs:                 8  out of   4704     0%  
 Number of bonded IOBs:                 19  out of    288     6%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
xlxi_9_xlxi_22_xlxi_1_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xst_gnd:g                          | NONE                   | 5     |
xlxi_25:g                          | NONE                   | 2     |
xlxi_52_xlxi_4_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_23:o                          | NONE(*)(xlxi_3_xlxi_27_xlxi_33)| 16    |
xlxi_9_xlxi_22_xlxi_3_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_3/i_36_32:q    | NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_5_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_5_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_12/i_36_32:q| NONE                   | 1     |
pulse                              | ibufg+bufg             | 2     |
xlxi_9_xlxi_22_xlxi_1_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_26:o                   | NONE(*)(xlxi_9_xlxi_13)| 4     |
xlxi_9_xlxi_22_xlxi_2_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_5_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32:q| NONE                   | 3     |
xlxi_1_xlxi_5_xlxi_1_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_31/i_36_32:q   | NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_2_xlxi_1/i_36_34:o     | NONE(*)(xlxi_8_xlxi_29)| 16    |
xlxi_1_xlxi_2_xlxi_1/i_36_33:o     | NONE(*)(xlxi_3_xlxi_28_xlxi_37)| 16    |
xlxi_1_xlxi_2_xlxi_1/i_36_35:o     | NONE(*)(xlxi_2_xlxi_2) | 4     |
xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_31/i_36_32:q   | NONE                   | 1     |
xlxi_52_xlxi_9:o                   | NONE(*)(xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_15:o                  | NONE(*)(xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_19:o                  | NONE(*)(xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.457ns (Maximum Frequency: 80.276MHz)
   Minimum input arrival time before clock: 15.102ns
   Maximum output required time after clock: 61.978ns
   Maximum combinational path delay: 10.466ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd c:\sc201\calculator/_ngo -i -p xc2s200-fg456-5
lab4.ngc lab4.ngd 

Reading NGO file "C:/SC201/Calculator/lab4.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...
ERROR:NgdBuild:604 - logical block 'xlxi_3_xlxi_16_xlxi_97' with type
   'ninecompl' could not be resolved. A pin name misspelling can cause this, a
   missing edif or ngc file, or the misspelling of a type name. Symbol
   'ninecompl' is not supported in target 'spartan2'.
WARNING:NgdBuild:477 - clock net 'xlxn_394' has non-clock connections. These
   problematic connections include: pin i1 on block xlxi_52_xlxi_19 with type
   and2, pin i1 on block xlxi_52_xlxi_15 with type and2, pin i1 on block
   xlxi_52_xlxi_9 with type and2
WARNING:NgdBuild:483 - Attribute "LOC" on "r4_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r3_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r2_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r1_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxn_420" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "sw21b" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "sw21a" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_9/gt' has no load
WARNING:NgdBuild:483 - Attribute "LOC" on "g_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "f_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "e_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "d_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "c_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "b_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "a_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_2_xlxi_1/d7' has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_1_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_1_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_2_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_2_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_3_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_3_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_4_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_4_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_122" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_124" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_16" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_96" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_86" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:  30


One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "lab4.bld"...
ERROR: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------

Release 5.2.03i - sch2jhd F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 5.2.03i - sch2vhdl F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.

Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/SC201/Calculator/adder.vhf in Library work.
Architecture schematic of Entity add4_mxilinx_adder is up to date.
Architecture schematic of Entity adder is up to date.
Compiling vhdl file C:/SC201/Calculator/negconverter.vhf in Library work.
Architecture schematic of Entity or12_mxilinx_negconverter is up to date.
Architecture schematic of Entity comp4_mxilinx_negconverter is up to date.
Architecture schematic of Entity negconverter is up to date.
Compiling vhdl file C:/SC201/Calculator/freq_div.vhf in Library work.
Architecture schematic of Entity fjkc_mxilinx_freq_div is up to date.
Architecture schematic of Entity freq_div is up to date.
Compiling vhdl file C:/SC201/Calculator/ninecompl.vhf in Library work.
Entity <ninecompl> (Architecture <schematic>) compiled.
Compiling vhdl file C:/SC201/Calculator/switchcontrol.vhf in Library work.
Architecture schematic of Entity switchcontrol is up to date.
Compiling vhdl file C:/SC201/Calculator/mod1_counter.vhf in Library work.
Architecture schematic of Entity mod1_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod2_counter.vhf in Library work.
Architecture schematic of Entity fjkp_mxilinx_mod2_counter is up to date.
Architecture schematic of Entity mod2_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod3_counter.vhf in Library work.
Architecture schematic of Entity fjkp_mxilinx_mod3_counter is up to date.
Architecture schematic of Entity mod3_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod4_counter.vhf in Library work.
Architecture schematic of Entity fjkc_mxilinx_mod4_counter is up to date.
Architecture schematic of Entity mod4_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/multi_divider.vhf in Library work.
Architecture schematic of Entity multi_divider is up to date.
Compiling vhdl file C:/SC201/Calculator/bcdadder.vhf in Library work.
Architecture schematic of Entity bcdadder is up to date.
Compiling vhdl file C:/SC201/Calculator/bcdregister.vhf in Library work.
Architecture schematic of Entity bcdregister is up to date.
Compiling vhdl file C:/SC201/Calculator/onetwoswitch.vhf in Library work.
Architecture schematic of Entity onetwoswitch is up to date.
Compiling vhdl file C:/SC201/Calculator/twooneswitch.vhf in Library work.
Architecture schematic of Entity twooneswitch is up to date.
Compiling vhdl file C:/SC201/Calculator/decodera.vhf in Library work.
Architecture schematic of Entity decodera is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderb.vhf in Library work.
Architecture schematic of Entity decoderb is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderc.vhf in Library work.
Architecture schematic of Entity decoderc is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderd.vhf in Library work.
Architecture schematic of Entity decoderd is up to date.
Compiling vhdl file C:/SC201/Calculator/controlunit.vhf in Library work.
Architecture schematic of Entity or8_mxilinx_controlunit is up to date.
Architecture schematic of Entity or7_mxilinx_controlunit is up to date.
Architecture schematic of Entity d3_8e_mxilinx_controlunit is up to date.
Architecture schematic of Entity controlunit is up to date.
Compiling vhdl file C:/SC201/Calculator/control.vhf in Library work.
Architecture schematic of Entity comp4_mxilinx_control is up to date.
Architecture schematic of Entity compm4_mxilinx_control is up to date.
Architecture schematic of Entity control is up to date.
Compiling vhdl file C:/SC201/Calculator/decoder.vhf in Library work.
Architecture schematic of Entity decoder is up to date.
Compiling vhdl file C:/SC201/Calculator/inputregister.vhf in Library work.
Architecture schematic of Entity inputregister is up to date.
Compiling vhdl file C:/SC201/Calculator/registera.vhf in Library work.
Architecture schematic of Entity registera is up to date.
Compiling vhdl file C:/SC201/Calculator/ring.vhf in Library work.
Architecture schematic of Entity ring is up to date.
Compiling vhdl file C:/SC201/Calculator/sevensegdec.vhf in Library work.
Architecture schematic of Entity sevensegdec is up to date.
Compiling vhdl file C:/SC201/Calculator/sevensegenable.vhf in Library work.
Architecture schematic of Entity nor8_mxilinx_sevensegenable is up to date.
Architecture schematic of Entity nor12_mxilinx_sevensegenable is up to date.
Architecture schematic of Entity sevensegenable is up to date.
Compiling vhdl file C:/SC201/Calculator/shiftregister4x4.vhf in Library work.
Architecture schematic of Entity shiftregister4x4 is up to date.
Compiling vhdl file C:/SC201/Calculator/switchcontrolmain.vhf in Library work.
Architecture schematic of Entity switchcontrolmain is up to date.
Compiling vhdl file C:/SC201/Calculator/lab4.vhf in Library work.
Architecture schematic of Entity m2_1e_mxilinx_lab4 is up to date.
Architecture schematic of Entity m4_1e_mxilinx_lab4 is up to date.
Architecture schematic of Entity comp4_mxilinx_lab4 is up to date.
Architecture schematic of Entity lab4 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <lab4> (Architecture <schematic>).
    Set user-defined property "LOC =  a11" for signal <pulse> in unit <lab4>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <lab4>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <lab4>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <lab4>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <lab4>.
    Set user-defined property "LOC =  AA13" for signal <a> in unit <lab4>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <lab4>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <lab4>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <lab4>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <lab4>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <lab4>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <lab4>.
    Set user-defined property "LOC =  w17" for signal <ledovrflow> in unit <lab4>.
    Set user-defined property "LOC =  AA14" for signal <ena> in unit <lab4>.
    Set user-defined property "LOC =  AA18" for signal <enb> in unit <lab4>.
    Set user-defined property "LOC =  V14" for signal <c1> in unit <lab4>.
    Set user-defined property "LOC =  Y14" for signal <c2> in unit <lab4>.
    Set user-defined property "LOC =  W15" for signal <c3> in unit <lab4>.
    Set user-defined property "LOC =  AB15" for signal <c4> in unit <lab4>.
    Set user-defined property "LOC =  V15" for signal <sw21a>.
    Set user-defined property "LOC =  Y16" for signal <sw21b>.
    Set user-defined property "LOC =  AA17" for signal <xlxn_420>.
    Set user-defined property "HU_SET =  XLXI_24_2" for instance <xlxi_24> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_46_6" for instance <xlxi_46> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_45_5" for instance <xlxi_45> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_44_4" for instance <xlxi_44> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_43_3" for instance <xlxi_43> in unit <lab4>.
    Set user-defined property "LOC =  AA13" for signal <a> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <sevensegdec>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <sevensegdec>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <sevensegdec>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <sevensegdec>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <sevensegdec>.
Entity <lab4> analyzed. Unit <lab4> generated.

Analyzing Entity <comp4_mxilinx_lab4> (Architecture <schematic>).
Entity <comp4_mxilinx_lab4> analyzed. Unit <comp4_mxilinx_lab4> generated.

Analyzing Entity <control> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_15_1" for instance <xlxi_15> in unit <control>.
    Set user-defined property "HU_SET =  XLXI_16_2" for instance <xlxi_16> in unit <control>.
    Set user-defined property "HU_SET =  XLXI_18_3" for instance <xlxi_18> in unit <control>.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 362: Unconnected output port 'gt' of component 'compm4_mxilinx_control'.
    Set user-defined property "HU_SET =  XLXI_9_0" for instance <xlxi_9> in unit <control>.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 366: Unconnected output port 'out1' of component 'controlunit'.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 366: Unconnected output port 'out7' of component 'controlunit'.
    Set user-defined property "INIT =  0" for instance <xlxi_6> in unit <control>.
    Set user-defined property "INIT =  0" for instance <xlxi_19> in unit <control>.
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <decoder> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decodera>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decodera>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderb>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderb>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderb>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderc>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderc>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderc>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderc>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderd>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderd>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderd>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderd>.
Entity <decoder> analyzed. Unit <decoder> generated.

Analyzing Entity <inputregister> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_1> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_2> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_3> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_4> in unit <inputregister>.
Entity <inputregister> analyzed. Unit <inputregister> generated.

Analyzing Entity <m4_1e_mxilinx_lab4> (Architecture <schematic>).
    Set user-defined property "HU_SET =  I_M23_0" for instance <i_m23> in unit <m4_1e_mxilinx_lab4>.
    Set user-defined property "HU_SET =  I_M01_1" for instance <i_m01> in unit <m4_1e_mxilinx_lab4>.
Entity <m4_1e_mxilinx_lab4> analyzed. Unit <m4_1e_mxilinx_lab4> generated.

Analyzing Entity <registera> (Architecture <schematic>).
Entity <registera> analyzed. Unit <registera> generated.

Analyzing Entity <ring> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_13> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_14> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_15> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_16> in unit <ring>.
Entity <ring> analyzed. Unit <ring> generated.

Analyzing Entity <sevensegdec> (Architecture <schematic>).
    Set user-defined property "LOC =  AA13" for signal <a> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <sevensegdec>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <sevensegdec>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <sevensegdec>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <sevensegdec>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <sevensegdec>.
Entity <sevensegdec> analyzed. Unit <sevensegdec> generated.

Analyzing Entity <sevensegenable> (Architecture <schematic>).
    Set user-defined property "LOC =  v15" for signal <ctrl_signal> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod1_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod4_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_5_0" for instance <xlxi_5> in unit <sevensegenable>.
    Set user-defined property "HU_SET =  XLXI_6_1" for instance <xlxi_6> in unit <sevensegenable>.
Entity <sevensegenable> analyzed. Unit <sevensegenable> generated.

Analyzing Entity <shiftregister4x4> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_27> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_28> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_29> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_30> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_31> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_32> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_34> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_35> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_36> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_37> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_38> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_39> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_40> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_41> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_42> in unit <shiftregister4x4>.
Entity <shiftregister4x4> analyzed. Unit <shiftregister4x4> generated.

Analyzing Entity <switchcontrolmain> (Architecture <schematic>).
Entity <switchcontrolmain> analyzed. Unit <switchcontrolmain> generated.

Analyzing Entity <comp4_mxilinx_control> (Architecture <schematic>).
Entity <comp4_mxilinx_control> analyzed. Unit <comp4_mxilinx_control> generated.

Analyzing Entity <compm4_mxilinx_control> (Architecture <schematic>).
Entity <compm4_mxilinx_control> analyzed. Unit <compm4_mxilinx_control> generated.

Analyzing Entity <controlunit> (Architecture <schematic>).
WARNING:Xst:753 - C:/SC201/Calculator/controlunit.vhf line 453: Unconnected output port 'd7' of component 'd3_8e_mxilinx_controlunit'.
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <xlxi_1> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_4> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_3> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_2> in unit <controlunit>.
    Set user-defined property "HU_SET =  XLXI_17_1" for instance <xlxi_17> in unit <controlunit>.
    Set user-defined property "HU_SET =  XLXI_22_2" for instance <xlxi_22> in unit <controlunit>.
Entity <controlunit> analyzed. Unit <controlunit> generated.

Analyzing Entity <multi_divider> (Architecture <schematic>).
Entity <multi_divider> analyzed. Unit <multi_divider> generated.

Analyzing Entity <decodera> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decodera>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decodera>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decodera>.
Entity <decodera> analyzed. Unit <decodera> generated.

Analyzing Entity <decoderb> (Architecture <schematic>).
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderb>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderb>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderb>.
Entity <decoderb> analyzed. Unit <decoderb> generated.

Analyzing Entity <decoderc> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderc>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderc>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderc>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderc>.
Entity <decoderc> analyzed. Unit <decoderc> generated.

Analyzing Entity <decoderd> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderd>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderd>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderd>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderd>.
Entity <decoderd> analyzed. Unit <decoderd> generated.

Analyzing Entity <m2_1e_mxilinx_lab4> (Architecture <schematic>).
Entity <m2_1e_mxilinx_lab4> analyzed. Unit <m2_1e_mxilinx_lab4> generated.

Analyzing Entity <bcdadder> (Architecture <schematic>).
WARNING:Xst:753 - C:/SC201/Calculator/bcdadder.vhf line 322: Unconnected output port 'overflow' of component 'ninecompl'.
Entity <bcdadder> analyzed. Unit <bcdadder> generated.

Analyzing Entity <bcdregister> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_35> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_36> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_37> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_38> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_39> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_40> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_41> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_42> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_43> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_44> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_45> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_46> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_47> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_48> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_49> in unit <bcdregister>.
Entity <bcdregister> analyzed. Unit <bcdregister> generated.

Analyzing Entity <onetwoswitch> (Architecture <schematic>).
Entity <onetwoswitch> analyzed. Unit <onetwoswitch> generated.

Analyzing Entity <twooneswitch> (Architecture <schematic>).
Entity <twooneswitch> analyzed. Unit <twooneswitch> generated.

Analyzing Entity <mod1_counter> (Architecture <schematic>).
    Set user-defined property "LOC =  v15" for signal <ctrl_signal> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod1_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod1_counter>.
    Set user-defined property "INIT =  0" for instance <xlxi_32> in unit <mod1_counter>.
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <mod1_counter>.
Entity <mod1_counter> analyzed. Unit <mod1_counter> generated.

Analyzing Entity <mod2_counter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_31_0" for instance <xlxi_31> in unit <mod2_counter>.
    Set user-defined property "HU_SET =  XLXI_32_1" for instance <xlxi_32> in unit <mod2_counter>.
Entity <mod2_counter> analyzed. Unit <mod2_counter> generated.

Analyzing Entity <mod3_counter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_31_0" for instance <xlxi_31> in unit <mod3_counter>.
    Set user-defined property "HU_SET =  XLXI_32_1" for instance <xlxi_32> in unit <mod3_counter>.
Entity <mod3_counter> analyzed. Unit <mod3_counter> generated.

Analyzing Entity <mod4_counter> (Architecture <schematic>).
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod4_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <xlxi_3> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <xlxi_4> in unit <mod4_counter>.
Entity <mod4_counter> analyzed. Unit <mod4_counter> generated.

Analyzing Entity <nor12_mxilinx_sevensegenable> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_185> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_142> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <nor12_mxilinx_sevensegenable>.
Entity <nor12_mxilinx_sevensegenable> analyzed. Unit <nor12_mxilinx_sevensegenable> generated.

Analyzing Entity <nor8_mxilinx_sevensegenable> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_144> in unit <nor8_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <nor8_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <nor8_mxilinx_sevensegenable>.
Entity <nor8_mxilinx_sevensegenable> analyzed. Unit <nor8_mxilinx_sevensegenable> generated.

Analyzing Entity <switchcontrol> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_1> in unit <switchcontrol>.
Entity <switchcontrol> analyzed. Unit <switchcontrol> generated.

Analyzing Entity <d3_8e_mxilinx_controlunit> (Architecture <schematic>).
Entity <d3_8e_mxilinx_controlunit> analyzed. Unit <d3_8e_mxilinx_controlunit> generated.

Analyzing Entity <or7_mxilinx_controlunit> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_111> in unit <or7_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_110> in unit <or7_mxilinx_controlunit>.
Entity <or7_mxilinx_controlunit> analyzed. Unit <or7_mxilinx_controlunit> generated.

Analyzing Entity <or8_mxilinx_controlunit> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_117> in unit <or8_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_116> in unit <or8_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_91> in unit <or8_mxilinx_controlunit>.
Entity <or8_mxilinx_controlunit> analyzed. Unit <or8_mxilinx_controlunit> generated.

Analyzing Entity <freq_div> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_10_0" for instance <xlxi_10> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_11_1" for instance <xlxi_11> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_12_2" for instance <xlxi_12> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_2_3" for instance <xlxi_2> in unit <freq_div>.
Entity <freq_div> analyzed. Unit <freq_div> generated.

Analyzing Entity <adder> (Architecture <schematic>).
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 245: Unconnected output port 'ofl' of component 'add4_mxilinx_adder'.
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <xlxi_3> in unit <adder>.
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 250: Unconnected output port 'co' of component 'add4_mxilinx_adder'.
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 250: Unconnected output port 'ofl' of component 'add4_mxilinx_adder'.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <xlxi_4> in unit <adder>.
Entity <adder> analyzed. Unit <adder> generated.

Analyzing Entity <negconverter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <xlxi_6> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <xlxi_7> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <xlxi_8> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <xlxi_9> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_10_8" for instance <xlxi_10> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_11_9" for instance <xlxi_11> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <xlxi_5> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <xlxi_4> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <xlxi_3> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <xlxi_2> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_21_10" for instance <xlxi_21> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_22_11" for instance <xlxi_22> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_23_12" for instance <xlxi_23> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_24_13" for instance <xlxi_24> in unit <negconverter>.
Entity <negconverter> analyzed. Unit <negconverter> generated.

Analyzing Entity <ninecompl> (Architecture <schematic>).
Entity <ninecompl> analyzed. Unit <ninecompl> generated.

Analyzing Entity <fjkp_mxilinx_mod2_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  1" for instance <i_36_32> in unit <fjkp_mxilinx_mod2_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkp_mxilinx_mod2_counter>.
Entity <fjkp_mxilinx_mod2_counter> analyzed. Unit <fjkp_mxilinx_mod2_counter> generated.

Analyzing Entity <fjkp_mxilinx_mod3_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  1" for instance <i_36_32> in unit <fjkp_mxilinx_mod3_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkp_mxilinx_mod3_counter>.
Entity <fjkp_mxilinx_mod3_counter> analyzed. Unit <fjkp_mxilinx_mod3_counter> generated.

Analyzing Entity <fjkc_mxilinx_mod4_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <i_36_32> in unit <fjkc_mxilinx_mod4_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkc_mxilinx_mod4_counter>.
Entity <fjkc_mxilinx_mod4_counter> analyzed. Unit <fjkc_mxilinx_mod4_counter> generated.

Analyzing Entity <fjkc_mxilinx_freq_div> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <i_36_32> in unit <fjkc_mxilinx_freq_div>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkc_mxilinx_freq_div>.
Entity <fjkc_mxilinx_freq_div> analyzed. Unit <fjkc_mxilinx_freq_div> generated.

Analyzing Entity <add4_mxilinx_adder> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_206> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_182> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_175> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_178> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_58> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_62> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_55> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_111> in unit <add4_mxilinx_adder>.
Entity <add4_mxilinx_adder> analyzed. Unit <add4_mxilinx_adder> generated.

Analyzing Entity <comp4_mxilinx_negconverter> (Architecture <schematic>).
Entity <comp4_mxilinx_negconverter> analyzed. Unit <comp4_mxilinx_negconverter> generated.

Analyzing Entity <or12_mxilinx_negconverter> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_187> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_142> in unit <or12_mxilinx_negconverter>.
Entity <or12_mxilinx_negconverter> analyzed. Unit <or12_mxilinx_negconverter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <or12_mxilinx_negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <or12_mxilinx_negconverter> synthesized.


Synthesizing Unit <comp4_mxilinx_negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
Unit <comp4_mxilinx_negconverter> synthesized.


Synthesizing Unit <add4_mxilinx_adder>.
    Related source file is C:/SC201/Calculator/adder.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <add4_mxilinx_adder> synthesized.


Synthesizing Unit <fjkc_mxilinx_freq_div>.
    Related source file is C:/SC201/Calculator/freq_div.vhf.
Unit <fjkc_mxilinx_freq_div> synthesized.


Synthesizing Unit <fjkc_mxilinx_mod4_counter>.
    Related source file is C:/SC201/Calculator/mod4_counter.vhf.
Unit <fjkc_mxilinx_mod4_counter> synthesized.


Synthesizing Unit <fjkp_mxilinx_mod3_counter>.
    Related source file is C:/SC201/Calculator/mod3_counter.vhf.
Unit <fjkp_mxilinx_mod3_counter> synthesized.


Synthesizing Unit <fjkp_mxilinx_mod2_counter>.
    Related source file is C:/SC201/Calculator/mod2_counter.vhf.
Unit <fjkp_mxilinx_mod2_counter> synthesized.


Synthesizing Unit <ninecompl>.
    Related source file is C:/SC201/Calculator/ninecompl.vhf.
Unit <ninecompl> synthesized.


Synthesizing Unit <negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
Unit <negconverter> synthesized.


Synthesizing Unit <adder>.
    Related source file is C:/SC201/Calculator/adder.vhf.
Unit <adder> synthesized.


Synthesizing Unit <freq_div>.
    Related source file is C:/SC201/Calculator/freq_div.vhf.
Unit <freq_div> synthesized.


Synthesizing Unit <or8_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <or8_mxilinx_controlunit> synthesized.


Synthesizing Unit <or7_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <or7_mxilinx_controlunit> synthesized.


Synthesizing Unit <d3_8e_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <d3_8e_mxilinx_controlunit> synthesized.


Synthesizing Unit <switchcontrol>.
    Related source file is C:/SC201/Calculator/switchcontrol.vhf.
Unit <switchcontrol> synthesized.


Synthesizing Unit <nor8_mxilinx_sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <nor8_mxilinx_sevensegenable> synthesized.


Synthesizing Unit <nor12_mxilinx_sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <nor12_mxilinx_sevensegenable> synthesized.


Synthesizing Unit <mod4_counter>.
    Related source file is C:/SC201/Calculator/mod4_counter.vhf.
Unit <mod4_counter> synthesized.


Synthesizing Unit <mod3_counter>.
    Related source file is C:/SC201/Calculator/mod3_counter.vhf.
Unit <mod3_counter> synthesized.


Synthesizing Unit <mod2_counter>.
    Related source file is C:/SC201/Calculator/mod2_counter.vhf.
Unit <mod2_counter> synthesized.


Synthesizing Unit <mod1_counter>.
    Related source file is C:/SC201/Calculator/mod1_counter.vhf.
Unit <mod1_counter> synthesized.


Synthesizing Unit <twooneswitch>.
    Related source file is C:/SC201/Calculator/twooneswitch.vhf.
Unit <twooneswitch> synthesized.


Synthesizing Unit <onetwoswitch>.
    Related source file is C:/SC201/Calculator/onetwoswitch.vhf.
Unit <onetwoswitch> synthesized.


Synthesizing Unit <bcdregister>.
    Related source file is C:/SC201/Calculator/bcdregister.vhf.
Unit <bcdregister> synthesized.


Synthesizing Unit <bcdadder>.
    Related source file is C:/SC201/Calculator/bcdadder.vhf.
Unit <bcdadder> synthesized.


Synthesizing Unit <m2_1e_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <m2_1e_mxilinx_lab4> synthesized.


Synthesizing Unit <decoderd>.
    Related source file is C:/SC201/Calculator/decoderd.vhf.
Unit <decoderd> synthesized.


Synthesizing Unit <decoderc>.
    Related source file is C:/SC201/Calculator/decoderc.vhf.
Unit <decoderc> synthesized.


Synthesizing Unit <decoderb>.
    Related source file is C:/SC201/Calculator/decoderb.vhf.
Unit <decoderb> synthesized.


Synthesizing Unit <decodera>.
    Related source file is C:/SC201/Calculator/decodera.vhf.
Unit <decodera> synthesized.


Synthesizing Unit <multi_divider>.
    Related source file is C:/SC201/Calculator/multi_divider.vhf.
Unit <multi_divider> synthesized.


Synthesizing Unit <controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <controlunit> synthesized.


Synthesizing Unit <compm4_mxilinx_control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <compm4_mxilinx_control> synthesized.


Synthesizing Unit <comp4_mxilinx_control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <comp4_mxilinx_control> synthesized.


Synthesizing Unit <switchcontrolmain>.
    Related source file is C:/SC201/Calculator/switchcontrolmain.vhf.
Unit <switchcontrolmain> synthesized.


Synthesizing Unit <shiftregister4x4>.
    Related source file is C:/SC201/Calculator/shiftregister4x4.vhf.
Unit <shiftregister4x4> synthesized.


Synthesizing Unit <sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
Unit <sevensegenable> synthesized.


Synthesizing Unit <sevensegdec>.
    Related source file is C:/SC201/Calculator/sevensegdec.vhf.
Unit <sevensegdec> synthesized.


Synthesizing Unit <ring>.
    Related source file is C:/SC201/Calculator/ring.vhf.
Unit <ring> synthesized.


Synthesizing Unit <registera>.
    Related source file is C:/SC201/Calculator/registera.vhf.
Unit <registera> synthesized.


Synthesizing Unit <m4_1e_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <m4_1e_mxilinx_lab4> synthesized.


Synthesizing Unit <inputregister>.
    Related source file is C:/SC201/Calculator/inputregister.vhf.
Unit <inputregister> synthesized.


Synthesizing Unit <decoder>.
    Related source file is C:/SC201/Calculator/decoder.vhf.
Unit <decoder> synthesized.


Synthesizing Unit <control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <control> synthesized.


Synthesizing Unit <comp4_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <comp4_mxilinx_lab4> synthesized.


Synthesizing Unit <lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <lab4> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx52i/data/librtl.xst" Consulted

Optimizing unit <lab4> ...

Optimizing unit <comp4_mxilinx_lab4> ...

Optimizing unit <sevensegdec> ...

Optimizing unit <comp4_mxilinx_control> ...

Optimizing unit <compm4_mxilinx_control> ...

Optimizing unit <m2_1e_mxilinx_lab4> ...

Optimizing unit <nor12_mxilinx_sevensegenable> ...

Optimizing unit <nor8_mxilinx_sevensegenable> ...

Optimizing unit <d3_8e_mxilinx_controlunit> ...

Optimizing unit <or7_mxilinx_controlunit> ...

Optimizing unit <or8_mxilinx_controlunit> ...

Optimizing unit <fjkp_mxilinx_mod2_counter> ...

Optimizing unit <fjkp_mxilinx_mod3_counter> ...

Optimizing unit <fjkc_mxilinx_mod4_counter> ...

Optimizing unit <fjkc_mxilinx_freq_div> ...

Optimizing unit <add4_mxilinx_adder> ...

Optimizing unit <comp4_mxilinx_negconverter> ...

Optimizing unit <or12_mxilinx_negconverter> ...

Optimizing unit <m4_1e_mxilinx_lab4> ...

Optimizing unit <controlunit> ...

Optimizing unit <negconverter> ...

Optimizing unit <ninecompl> ...

Optimizing unit <sevensegenable> ...

Optimizing unit <bcdadder> ...

Mapping all equations...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx52i.
Building and optimizing final netlist ...
WARNING:Xst:382 - Register xlxi_52_xlxi_1_xlxi_33 is equivalent to xlxi_52_xlxi_1_xlxi_32
Found area constraint ratio of 100 (+ 5) on block lab4, actual ratio is 7.
WARNING:Xst:382 - Register xlxi_52_xlxi_1_xlxi_33 is equivalent to xlxi_52_xlxi_1_xlxi_32

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200fg456-5 

 Number of Slices:                     171  out of   2352     7%  
 Number of Slice Flip Flops:           160  out of   4704     3%  
 Number of 4 input LUTs:                 8  out of   4704     0%  
 Number of bonded IOBs:                 19  out of    288     6%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
xlxi_52_xlxi_2_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_31/i_36_32:q   | NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_26:o                   | NONE(*)(xlxi_9_xlxi_13)| 4     |
xlxi_1_xlxi_5_xlxi_5_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32:q| NONE                   | 3     |
xlxi_52_xlxi_2_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
pulse                              | ibufg+bufg             | 2     |
xlxi_25:g                          | NONE                   | 2     |
xlxi_23:o                          | NONE(*)(xlxi_3_xlxi_27_xlxi_33)| 16    |
xst_gnd:g                          | NONE                   | 5     |
xlxi_1_xlxi_5_xlxi_5_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_5_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_3/i_36_32:q    | NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_2_xlxi_1/i_36_34:o     | NONE(*)(xlxi_8_xlxi_30)| 16    |
xlxi_1_xlxi_2_xlxi_1/i_36_33:o     | NONE(*)(xlxi_3_xlxi_28_xlxi_33)| 16    |
xlxi_1_xlxi_2_xlxi_1/i_36_35:o     | NONE(*)(xlxi_2_xlxi_4) | 4     |
xlxi_52_xlxi_2_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_31/i_36_32:q   | NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_19:o                  | NONE(*)(xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_9:o                   | NONE(*)(xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_15:o                  | NONE(*)(xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 106.443ns (Maximum Frequency: 9.395MHz)
   Minimum input arrival time before clock: 15.102ns
   Maximum output required time after clock: 103.852ns
   Maximum combinational path delay: 10.466ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd c:\sc201\calculator/_ngo -i -p xc2s200-fg456-5
lab4.ngc lab4.ngd 

Reading NGO file "C:/SC201/Calculator/lab4.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'xlxn_394' has non-clock connections. These
   problematic connections include: pin i1 on block xlxi_52_xlxi_19 with type
   and2, pin i1 on block xlxi_52_xlxi_15 with type and2, pin i1 on block
   xlxi_52_xlxi_9 with type and2
WARNING:NgdBuild:483 - Attribute "LOC" on "r4_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r3_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r2_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r1_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxn_420" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "sw21b" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "sw21a" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_9/gt' has no load
WARNING:NgdBuild:483 - Attribute "LOC" on "g_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "f_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "e_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "d_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "c_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "b_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "a_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_2_xlxi_1/d7' has no load
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_122" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_124" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_16" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_96" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_86" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_1_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_1_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_2_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_2_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_3_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_3_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_4_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_4_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_4/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_4/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_4/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/ofl'
   has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  38

Writing NGD file "lab4.ngd" ...

Writing NGDBUILD log file "lab4.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s200fg456-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   25
Logic Utilization:
  Total Number Slice Registers:     160 out of  4,704    3%
    Number used as Flip Flops:                    157
    Number used as Latches:                         3
  Number of 4 input LUTs:           419 out of  4,704    8%
Logic Distribution:
    Number of occupied Slices:                         329 out of  2,352   13%
    Number of Slices containing only related logic:    329 out of    329  100%
    Number of Slices containing unrelated logic:         0 out of    329    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:       419 out of  4,704    8%
   Number of bonded IOBs:            18 out of    284    6%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

   Number of RPM macros:           43
Total equivalent gate count for design:  4,133
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  60 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "lab4_map.mrp" for details.

Completed process "Map".

Mapping Module lab4 . . .
MAP command line:
map -quiet -p xc2s200-fg456-5 -cm area -pr b -k 4 -c 100 -tx off -o lab4_map.ncd lab4.ngd lab4.pcf
Mapping Module lab4: DONE



Started process "Place & Route".

Release 5.2.03i - Par F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: lab4.pcf

Loading device database for application par from file "lab4_map.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application par from file 'v200.nph' in environment
C:/Xilinx52i.
Device speed data version:  PRODUCTION 1.27 2002-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 284     6%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                  329 out of 2352   13%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)

WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_3_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_4_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_1_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_2_xlxi_4/co has no load

Phase 1.1
Phase 1.1 (Checksum:98a00f) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.8
.................................
Phase 3.8 (Checksum:c5bf92) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 2 secs 

Writing design to file lab4.ncd.

Total REAL time to placer completion: 2 secs 
Total CPU time to placer completion: 1 secs 


Starting Router          REAL time: 2 secs 

Phase 1: 1494 unrouted;       REAL time: 2 secs 

Phase 2: 1460 unrouted;       REAL time: 8 secs 

Phase 3: 342 unrouted;       REAL time: 8 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Finished Router          REAL time: 9 secs 

Total REAL time to router completion: 9 secs 
Total CPU time to router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          xlxn_394          |  Global  |    5   |  0.000     |  0.783      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_178          |Low-Skew  |   11   |  0.322     |  5.497      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_52_xlxn_94          |   Local  |    4   |  0.000     |  1.097      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_414          |   Local  |   14   |  1.487     |  3.587      |
+----------------------------+----------+--------+------------+-------------+
|     xlxi_1_xlxn_7          |   Local  |    4   |  2.308     |  3.690      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_398          |   Local  |   10   |  0.070     |  3.286      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_388          |   Local  |    8   |  1.237     |  3.613      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_9_xlxn_16          |   Local  |    4   |  1.554     |  3.177      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_113          |   Local  |    4   |  0.000     |  1.115      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_124          |   Local  |    3   |  0.000     |  0.928      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_119          |   Local  |    1   |  0.000     |  1.659      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.477      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_35    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.523      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_24    |   Local  |    2   |  0.000     |  1.796      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.632      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.506      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_34    |   Local  |    2   |  0.000     |  1.067      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.410      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.295      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  0.934      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.295      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.316      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  2.091      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.534      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.665      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.523      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_33    |   Local  |    2   |  0.000     |  2.030      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.594      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.519      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.811      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.067      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.104      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.534      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.050      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_24    |   Local  |    2   |  0.000     |  1.012      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.759      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_35    |   Local  |    2   |  0.000     |  1.669      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.030      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.281      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.068      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.264      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.056      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.782      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_34    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.104      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.795      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.012      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.326      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  0.888      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.321      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.371      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_35    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.297      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  0.920      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.533      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_34    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.839      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_110          |   Local  |    1   |  0.000     |  1.345      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.364      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_5    |   Local  |    2   |  0.000     |  1.072      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_5    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_24    |   Local  |    2   |  0.000     |  1.297      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.299      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_3    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.299      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_3    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.046      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_2    |   Local  |    2   |  0.000     |  1.115      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_2    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.607      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_1    |   Local  |    2   |  0.000     |  0.888      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.095      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_1    |   Local  |    2   |  0.000     |  1.500      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.046      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_33    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.988      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.542      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.375      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.336      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.552      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.519      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_52_xlxn_90          |   Local  |    1   |  0.000     |  1.764      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_33    |   Local  |    2   |  0.000     |  1.021      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 16 secs 
Total CPU time to par completion: 9 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file lab4.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "lab4.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application trce.exe from file 'v200.nph' in environment
C:/Xilinx52i.

Analysis completed Wed Oct 06 11:43:00 2004
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module lab4 . . .
PAR command line: par -w -ol 2 -t 1 lab4_map.ncd lab4.ncd lab4.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.2.03i - Bitgen F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "lab4.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application Bitgen from file 'v200.nph' in environment
C:/Xilinx52i.
Opened constraints file lab4.pcf.

Wed Oct 06 11:43:02 2004

Running DRC.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_3_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_4_xlxi_4/co has no load.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_414 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_178 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_1_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_2_xlxi_4/co has no load.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_398 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_388 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_9_xlxn_16 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_119 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_110 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_90 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 16 warnings.
Creating bit map...
Saving bit stream in "lab4.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

Release 5.2.03i - sch2jhd F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------

Release 5.2.03i - sch2jhd F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 5.2.03i - sch2vhdl F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.

Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 5.2.03i - sch2vhdl F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.

Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/SC201/Calculator/adder.vhf in Library work.
Architecture schematic of Entity add4_mxilinx_adder is up to date.
Architecture schematic of Entity adder is up to date.
Compiling vhdl file C:/SC201/Calculator/negconverter.vhf in Library work.
Architecture schematic of Entity or12_mxilinx_negconverter is up to date.
Architecture schematic of Entity comp4_mxilinx_negconverter is up to date.
Architecture schematic of Entity negconverter is up to date.
Compiling vhdl file C:/SC201/Calculator/freq_div.vhf in Library work.
Architecture schematic of Entity fjkc_mxilinx_freq_div is up to date.
Architecture schematic of Entity freq_div is up to date.
Compiling vhdl file C:/SC201/Calculator/ninecompl.vhf in Library work.
Architecture schematic of Entity ninecompl is up to date.
Compiling vhdl file C:/SC201/Calculator/switchcontrol.vhf in Library work.
Architecture schematic of Entity switchcontrol is up to date.
Compiling vhdl file C:/SC201/Calculator/mod1_counter.vhf in Library work.
Architecture schematic of Entity mod1_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod2_counter.vhf in Library work.
Architecture schematic of Entity fjkp_mxilinx_mod2_counter is up to date.
Architecture schematic of Entity mod2_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod3_counter.vhf in Library work.
Architecture schematic of Entity fjkp_mxilinx_mod3_counter is up to date.
Architecture schematic of Entity mod3_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod4_counter.vhf in Library work.
Architecture schematic of Entity fjkc_mxilinx_mod4_counter is up to date.
Architecture schematic of Entity mod4_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/multi_divider.vhf in Library work.
Architecture schematic of Entity multi_divider is up to date.
Compiling vhdl file C:/SC201/Calculator/bcdadder.vhf in Library work.
Entity <bcdadder> (Architecture <schematic>) compiled.
Compiling vhdl file C:/SC201/Calculator/bcdregister.vhf in Library work.
Architecture schematic of Entity bcdregister is up to date.
Compiling vhdl file C:/SC201/Calculator/onetwoswitch.vhf in Library work.
Architecture schematic of Entity onetwoswitch is up to date.
Compiling vhdl file C:/SC201/Calculator/twooneswitch.vhf in Library work.
Architecture schematic of Entity twooneswitch is up to date.
Compiling vhdl file C:/SC201/Calculator/decodera.vhf in Library work.
Architecture schematic of Entity decodera is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderb.vhf in Library work.
Architecture schematic of Entity decoderb is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderc.vhf in Library work.
Architecture schematic of Entity decoderc is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderd.vhf in Library work.
Architecture schematic of Entity decoderd is up to date.
Compiling vhdl file C:/SC201/Calculator/controlunit.vhf in Library work.
Architecture schematic of Entity or8_mxilinx_controlunit is up to date.
Architecture schematic of Entity or7_mxilinx_controlunit is up to date.
Architecture schematic of Entity d3_8e_mxilinx_controlunit is up to date.
Architecture schematic of Entity controlunit is up to date.
Compiling vhdl file C:/SC201/Calculator/control.vhf in Library work.
Architecture schematic of Entity comp4_mxilinx_control is up to date.
Architecture schematic of Entity compm4_mxilinx_control is up to date.
Architecture schematic of Entity control is up to date.
Compiling vhdl file C:/SC201/Calculator/decoder.vhf in Library work.
Architecture schematic of Entity decoder is up to date.
Compiling vhdl file C:/SC201/Calculator/inputregister.vhf in Library work.
Architecture schematic of Entity inputregister is up to date.
Compiling vhdl file C:/SC201/Calculator/registera.vhf in Library work.
Entity <registera> (Architecture <schematic>) compiled.
Compiling vhdl file C:/SC201/Calculator/ring.vhf in Library work.
Architecture schematic of Entity ring is up to date.
Compiling vhdl file C:/SC201/Calculator/sevensegdec.vhf in Library work.
Architecture schematic of Entity sevensegdec is up to date.
Compiling vhdl file C:/SC201/Calculator/sevensegenable.vhf in Library work.
Architecture schematic of Entity nor8_mxilinx_sevensegenable is up to date.
Architecture schematic of Entity nor12_mxilinx_sevensegenable is up to date.
Architecture schematic of Entity sevensegenable is up to date.
Compiling vhdl file C:/SC201/Calculator/shiftregister4x4.vhf in Library work.
Architecture schematic of Entity shiftregister4x4 is up to date.
Compiling vhdl file C:/SC201/Calculator/switchcontrolmain.vhf in Library work.
Architecture schematic of Entity switchcontrolmain is up to date.
Compiling vhdl file C:/SC201/Calculator/lab4.vhf in Library work.
Architecture schematic of Entity m2_1e_mxilinx_lab4 is up to date.
Architecture schematic of Entity m4_1e_mxilinx_lab4 is up to date.
Architecture schematic of Entity comp4_mxilinx_lab4 is up to date.
Architecture schematic of Entity lab4 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <lab4> (Architecture <schematic>).
    Set user-defined property "LOC =  a11" for signal <pulse> in unit <lab4>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <lab4>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <lab4>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <lab4>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <lab4>.
    Set user-defined property "LOC =  AA13" for signal <a> in unit <lab4>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <lab4>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <lab4>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <lab4>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <lab4>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <lab4>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <lab4>.
    Set user-defined property "LOC =  w17" for signal <ledovrflow> in unit <lab4>.
    Set user-defined property "LOC =  AA14" for signal <ena> in unit <lab4>.
    Set user-defined property "LOC =  AA18" for signal <enb> in unit <lab4>.
    Set user-defined property "LOC =  V14" for signal <c1> in unit <lab4>.
    Set user-defined property "LOC =  Y14" for signal <c2> in unit <lab4>.
    Set user-defined property "LOC =  W15" for signal <c3> in unit <lab4>.
    Set user-defined property "LOC =  AB15" for signal <c4> in unit <lab4>.
    Set user-defined property "LOC =  V15" for signal <sw21a>.
    Set user-defined property "LOC =  Y16" for signal <sw21b>.
    Set user-defined property "LOC =  AA17" for signal <xlxn_420>.
    Set user-defined property "HU_SET =  XLXI_24_2" for instance <xlxi_24> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_46_6" for instance <xlxi_46> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_45_5" for instance <xlxi_45> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_44_4" for instance <xlxi_44> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_43_3" for instance <xlxi_43> in unit <lab4>.
WARNING:Xst:753 - C:/SC201/Calculator/lab4.vhf line 613: Unconnected output port 'xlxn_431' of component 'registera'.
    Set user-defined property "LOC =  W14" for signal <xlxn_431> in unit <registera>.
    Set user-defined property "LOC =  AA13" for signal <a> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <sevensegdec>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <sevensegdec>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <sevensegdec>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <sevensegdec>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <sevensegdec>.
Entity <lab4> analyzed. Unit <lab4> generated.

Analyzing Entity <comp4_mxilinx_lab4> (Architecture <schematic>).
Entity <comp4_mxilinx_lab4> analyzed. Unit <comp4_mxilinx_lab4> generated.

Analyzing Entity <control> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_15_1" for instance <xlxi_15> in unit <control>.
    Set user-defined property "HU_SET =  XLXI_16_2" for instance <xlxi_16> in unit <control>.
    Set user-defined property "HU_SET =  XLXI_18_3" for instance <xlxi_18> in unit <control>.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 362: Unconnected output port 'gt' of component 'compm4_mxilinx_control'.
    Set user-defined property "HU_SET =  XLXI_9_0" for instance <xlxi_9> in unit <control>.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 366: Unconnected output port 'out1' of component 'controlunit'.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 366: Unconnected output port 'out7' of component 'controlunit'.
    Set user-defined property "INIT =  0" for instance <xlxi_6> in unit <control>.
    Set user-defined property "INIT =  0" for instance <xlxi_19> in unit <control>.
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <decoder> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decodera>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decodera>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderb>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderb>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderb>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderc>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderc>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderc>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderc>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderd>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderd>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderd>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderd>.
Entity <decoder> analyzed. Unit <decoder> generated.

Analyzing Entity <inputregister> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_1> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_2> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_3> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_4> in unit <inputregister>.
Entity <inputregister> analyzed. Unit <inputregister> generated.

Analyzing Entity <m4_1e_mxilinx_lab4> (Architecture <schematic>).
    Set user-defined property "HU_SET =  I_M23_0" for instance <i_m23> in unit <m4_1e_mxilinx_lab4>.
    Set user-defined property "HU_SET =  I_M01_1" for instance <i_m01> in unit <m4_1e_mxilinx_lab4>.
Entity <m4_1e_mxilinx_lab4> analyzed. Unit <m4_1e_mxilinx_lab4> generated.

Analyzing Entity <registera> (Architecture <schematic>).
    Set user-defined property "LOC =  W14" for signal <xlxn_431> in unit <registera>.
    Set user-defined property "LOC =  W14" for signal <neg> in unit <bcdadder>.
Entity <registera> analyzed. Unit <registera> generated.

Analyzing Entity <ring> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_13> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_14> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_15> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_16> in unit <ring>.
Entity <ring> analyzed. Unit <ring> generated.

Analyzing Entity <sevensegdec> (Architecture <schematic>).
    Set user-defined property "LOC =  AA13" for signal <a> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <sevensegdec>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <sevensegdec>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <sevensegdec>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <sevensegdec>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <sevensegdec>.
Entity <sevensegdec> analyzed. Unit <sevensegdec> generated.

Analyzing Entity <sevensegenable> (Architecture <schematic>).
    Set user-defined property "LOC =  v15" for signal <ctrl_signal> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod1_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod4_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_5_0" for instance <xlxi_5> in unit <sevensegenable>.
    Set user-defined property "HU_SET =  XLXI_6_1" for instance <xlxi_6> in unit <sevensegenable>.
Entity <sevensegenable> analyzed. Unit <sevensegenable> generated.

Analyzing Entity <shiftregister4x4> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_27> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_28> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_29> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_30> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_31> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_32> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_34> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_35> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_36> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_37> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_38> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_39> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_40> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_41> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_42> in unit <shiftregister4x4>.
Entity <shiftregister4x4> analyzed. Unit <shiftregister4x4> generated.

Analyzing Entity <switchcontrolmain> (Architecture <schematic>).
Entity <switchcontrolmain> analyzed. Unit <switchcontrolmain> generated.

Analyzing Entity <comp4_mxilinx_control> (Architecture <schematic>).
Entity <comp4_mxilinx_control> analyzed. Unit <comp4_mxilinx_control> generated.

Analyzing Entity <compm4_mxilinx_control> (Architecture <schematic>).
Entity <compm4_mxilinx_control> analyzed. Unit <compm4_mxilinx_control> generated.

Analyzing Entity <controlunit> (Architecture <schematic>).
WARNING:Xst:753 - C:/SC201/Calculator/controlunit.vhf line 453: Unconnected output port 'd7' of component 'd3_8e_mxilinx_controlunit'.
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <xlxi_1> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_4> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_3> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_2> in unit <controlunit>.
    Set user-defined property "HU_SET =  XLXI_17_1" for instance <xlxi_17> in unit <controlunit>.
    Set user-defined property "HU_SET =  XLXI_22_2" for instance <xlxi_22> in unit <controlunit>.
Entity <controlunit> analyzed. Unit <controlunit> generated.

Analyzing Entity <multi_divider> (Architecture <schematic>).
Entity <multi_divider> analyzed. Unit <multi_divider> generated.

Analyzing Entity <decodera> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decodera>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decodera>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decodera>.
Entity <decodera> analyzed. Unit <decodera> generated.

Analyzing Entity <decoderb> (Architecture <schematic>).
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderb>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderb>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderb>.
Entity <decoderb> analyzed. Unit <decoderb> generated.

Analyzing Entity <decoderc> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderc>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderc>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderc>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderc>.
Entity <decoderc> analyzed. Unit <decoderc> generated.

Analyzing Entity <decoderd> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderd>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderd>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderd>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderd>.
Entity <decoderd> analyzed. Unit <decoderd> generated.

Analyzing Entity <m2_1e_mxilinx_lab4> (Architecture <schematic>).
Entity <m2_1e_mxilinx_lab4> analyzed. Unit <m2_1e_mxilinx_lab4> generated.

Analyzing Entity <bcdadder> (Architecture <schematic>).
    Set user-defined property "LOC =  W14" for signal <neg> in unit <bcdadder>.
WARNING:Xst:753 - C:/SC201/Calculator/bcdadder.vhf line 326: Unconnected output port 'overflow' of component 'ninecompl'.
Entity <bcdadder> analyzed. Unit <bcdadder> generated.

Analyzing Entity <bcdregister> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_35> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_36> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_37> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_38> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_39> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_40> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_41> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_42> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_43> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_44> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_45> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_46> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_47> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_48> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_49> in unit <bcdregister>.
Entity <bcdregister> analyzed. Unit <bcdregister> generated.

Analyzing Entity <onetwoswitch> (Architecture <schematic>).
Entity <onetwoswitch> analyzed. Unit <onetwoswitch> generated.

Analyzing Entity <twooneswitch> (Architecture <schematic>).
Entity <twooneswitch> analyzed. Unit <twooneswitch> generated.

Analyzing Entity <mod1_counter> (Architecture <schematic>).
    Set user-defined property "LOC =  v15" for signal <ctrl_signal> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod1_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod1_counter>.
    Set user-defined property "INIT =  0" for instance <xlxi_32> in unit <mod1_counter>.
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <mod1_counter>.
Entity <mod1_counter> analyzed. Unit <mod1_counter> generated.

Analyzing Entity <mod2_counter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_31_0" for instance <xlxi_31> in unit <mod2_counter>.
    Set user-defined property "HU_SET =  XLXI_32_1" for instance <xlxi_32> in unit <mod2_counter>.
Entity <mod2_counter> analyzed. Unit <mod2_counter> generated.

Analyzing Entity <mod3_counter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_31_0" for instance <xlxi_31> in unit <mod3_counter>.
    Set user-defined property "HU_SET =  XLXI_32_1" for instance <xlxi_32> in unit <mod3_counter>.
Entity <mod3_counter> analyzed. Unit <mod3_counter> generated.

Analyzing Entity <mod4_counter> (Architecture <schematic>).
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod4_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <xlxi_3> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <xlxi_4> in unit <mod4_counter>.
Entity <mod4_counter> analyzed. Unit <mod4_counter> generated.

Analyzing Entity <nor12_mxilinx_sevensegenable> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_185> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_142> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <nor12_mxilinx_sevensegenable>.
Entity <nor12_mxilinx_sevensegenable> analyzed. Unit <nor12_mxilinx_sevensegenable> generated.

Analyzing Entity <nor8_mxilinx_sevensegenable> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_144> in unit <nor8_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <nor8_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <nor8_mxilinx_sevensegenable>.
Entity <nor8_mxilinx_sevensegenable> analyzed. Unit <nor8_mxilinx_sevensegenable> generated.

Analyzing Entity <switchcontrol> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_1> in unit <switchcontrol>.
Entity <switchcontrol> analyzed. Unit <switchcontrol> generated.

Analyzing Entity <d3_8e_mxilinx_controlunit> (Architecture <schematic>).
Entity <d3_8e_mxilinx_controlunit> analyzed. Unit <d3_8e_mxilinx_controlunit> generated.

Analyzing Entity <or7_mxilinx_controlunit> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_111> in unit <or7_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_110> in unit <or7_mxilinx_controlunit>.
Entity <or7_mxilinx_controlunit> analyzed. Unit <or7_mxilinx_controlunit> generated.

Analyzing Entity <or8_mxilinx_controlunit> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_117> in unit <or8_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_116> in unit <or8_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_91> in unit <or8_mxilinx_controlunit>.
Entity <or8_mxilinx_controlunit> analyzed. Unit <or8_mxilinx_controlunit> generated.

Analyzing Entity <freq_div> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_10_0" for instance <xlxi_10> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_11_1" for instance <xlxi_11> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_12_2" for instance <xlxi_12> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_2_3" for instance <xlxi_2> in unit <freq_div>.
Entity <freq_div> analyzed. Unit <freq_div> generated.

Analyzing Entity <adder> (Architecture <schematic>).
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 245: Unconnected output port 'ofl' of component 'add4_mxilinx_adder'.
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <xlxi_3> in unit <adder>.
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 250: Unconnected output port 'co' of component 'add4_mxilinx_adder'.
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 250: Unconnected output port 'ofl' of component 'add4_mxilinx_adder'.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <xlxi_4> in unit <adder>.
Entity <adder> analyzed. Unit <adder> generated.

Analyzing Entity <negconverter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <xlxi_6> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <xlxi_7> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <xlxi_8> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <xlxi_9> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_10_8" for instance <xlxi_10> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_11_9" for instance <xlxi_11> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <xlxi_5> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <xlxi_4> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <xlxi_3> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <xlxi_2> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_21_10" for instance <xlxi_21> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_22_11" for instance <xlxi_22> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_23_12" for instance <xlxi_23> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_24_13" for instance <xlxi_24> in unit <negconverter>.
Entity <negconverter> analyzed. Unit <negconverter> generated.

Analyzing Entity <ninecompl> (Architecture <schematic>).
Entity <ninecompl> analyzed. Unit <ninecompl> generated.

Analyzing Entity <fjkp_mxilinx_mod2_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  1" for instance <i_36_32> in unit <fjkp_mxilinx_mod2_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkp_mxilinx_mod2_counter>.
Entity <fjkp_mxilinx_mod2_counter> analyzed. Unit <fjkp_mxilinx_mod2_counter> generated.

Analyzing Entity <fjkp_mxilinx_mod3_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  1" for instance <i_36_32> in unit <fjkp_mxilinx_mod3_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkp_mxilinx_mod3_counter>.
Entity <fjkp_mxilinx_mod3_counter> analyzed. Unit <fjkp_mxilinx_mod3_counter> generated.

Analyzing Entity <fjkc_mxilinx_mod4_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <i_36_32> in unit <fjkc_mxilinx_mod4_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkc_mxilinx_mod4_counter>.
Entity <fjkc_mxilinx_mod4_counter> analyzed. Unit <fjkc_mxilinx_mod4_counter> generated.

Analyzing Entity <fjkc_mxilinx_freq_div> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <i_36_32> in unit <fjkc_mxilinx_freq_div>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkc_mxilinx_freq_div>.
Entity <fjkc_mxilinx_freq_div> analyzed. Unit <fjkc_mxilinx_freq_div> generated.

Analyzing Entity <add4_mxilinx_adder> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_206> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_182> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_175> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_178> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_58> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_62> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_55> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_111> in unit <add4_mxilinx_adder>.
Entity <add4_mxilinx_adder> analyzed. Unit <add4_mxilinx_adder> generated.

Analyzing Entity <comp4_mxilinx_negconverter> (Architecture <schematic>).
Entity <comp4_mxilinx_negconverter> analyzed. Unit <comp4_mxilinx_negconverter> generated.

Analyzing Entity <or12_mxilinx_negconverter> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_187> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_142> in unit <or12_mxilinx_negconverter>.
Entity <or12_mxilinx_negconverter> analyzed. Unit <or12_mxilinx_negconverter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <or12_mxilinx_negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <or12_mxilinx_negconverter> synthesized.


Synthesizing Unit <comp4_mxilinx_negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
Unit <comp4_mxilinx_negconverter> synthesized.


Synthesizing Unit <add4_mxilinx_adder>.
    Related source file is C:/SC201/Calculator/adder.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <add4_mxilinx_adder> synthesized.


Synthesizing Unit <fjkc_mxilinx_freq_div>.
    Related source file is C:/SC201/Calculator/freq_div.vhf.
Unit <fjkc_mxilinx_freq_div> synthesized.


Synthesizing Unit <fjkc_mxilinx_mod4_counter>.
    Related source file is C:/SC201/Calculator/mod4_counter.vhf.
Unit <fjkc_mxilinx_mod4_counter> synthesized.


Synthesizing Unit <fjkp_mxilinx_mod3_counter>.
    Related source file is C:/SC201/Calculator/mod3_counter.vhf.
Unit <fjkp_mxilinx_mod3_counter> synthesized.


Synthesizing Unit <fjkp_mxilinx_mod2_counter>.
    Related source file is C:/SC201/Calculator/mod2_counter.vhf.
Unit <fjkp_mxilinx_mod2_counter> synthesized.


Synthesizing Unit <ninecompl>.
    Related source file is C:/SC201/Calculator/ninecompl.vhf.
Unit <ninecompl> synthesized.


Synthesizing Unit <negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
Unit <negconverter> synthesized.


Synthesizing Unit <adder>.
    Related source file is C:/SC201/Calculator/adder.vhf.
Unit <adder> synthesized.


Synthesizing Unit <freq_div>.
    Related source file is C:/SC201/Calculator/freq_div.vhf.
Unit <freq_div> synthesized.


Synthesizing Unit <or8_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <or8_mxilinx_controlunit> synthesized.


Synthesizing Unit <or7_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <or7_mxilinx_controlunit> synthesized.


Synthesizing Unit <d3_8e_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <d3_8e_mxilinx_controlunit> synthesized.


Synthesizing Unit <switchcontrol>.
    Related source file is C:/SC201/Calculator/switchcontrol.vhf.
Unit <switchcontrol> synthesized.


Synthesizing Unit <nor8_mxilinx_sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <nor8_mxilinx_sevensegenable> synthesized.


Synthesizing Unit <nor12_mxilinx_sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <nor12_mxilinx_sevensegenable> synthesized.


Synthesizing Unit <mod4_counter>.
    Related source file is C:/SC201/Calculator/mod4_counter.vhf.
Unit <mod4_counter> synthesized.


Synthesizing Unit <mod3_counter>.
    Related source file is C:/SC201/Calculator/mod3_counter.vhf.
Unit <mod3_counter> synthesized.


Synthesizing Unit <mod2_counter>.
    Related source file is C:/SC201/Calculator/mod2_counter.vhf.
Unit <mod2_counter> synthesized.


Synthesizing Unit <mod1_counter>.
    Related source file is C:/SC201/Calculator/mod1_counter.vhf.
Unit <mod1_counter> synthesized.


Synthesizing Unit <twooneswitch>.
    Related source file is C:/SC201/Calculator/twooneswitch.vhf.
Unit <twooneswitch> synthesized.


Synthesizing Unit <onetwoswitch>.
    Related source file is C:/SC201/Calculator/onetwoswitch.vhf.
Unit <onetwoswitch> synthesized.


Synthesizing Unit <bcdregister>.
    Related source file is C:/SC201/Calculator/bcdregister.vhf.
Unit <bcdregister> synthesized.


Synthesizing Unit <bcdadder>.
    Related source file is C:/SC201/Calculator/bcdadder.vhf.
Unit <bcdadder> synthesized.


Synthesizing Unit <m2_1e_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <m2_1e_mxilinx_lab4> synthesized.


Synthesizing Unit <decoderd>.
    Related source file is C:/SC201/Calculator/decoderd.vhf.
Unit <decoderd> synthesized.


Synthesizing Unit <decoderc>.
    Related source file is C:/SC201/Calculator/decoderc.vhf.
Unit <decoderc> synthesized.


Synthesizing Unit <decoderb>.
    Related source file is C:/SC201/Calculator/decoderb.vhf.
Unit <decoderb> synthesized.


Synthesizing Unit <decodera>.
    Related source file is C:/SC201/Calculator/decodera.vhf.
Unit <decodera> synthesized.


Synthesizing Unit <multi_divider>.
    Related source file is C:/SC201/Calculator/multi_divider.vhf.
Unit <multi_divider> synthesized.


Synthesizing Unit <controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <controlunit> synthesized.


Synthesizing Unit <compm4_mxilinx_control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <compm4_mxilinx_control> synthesized.


Synthesizing Unit <comp4_mxilinx_control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <comp4_mxilinx_control> synthesized.


Synthesizing Unit <switchcontrolmain>.
    Related source file is C:/SC201/Calculator/switchcontrolmain.vhf.
Unit <switchcontrolmain> synthesized.


Synthesizing Unit <shiftregister4x4>.
    Related source file is C:/SC201/Calculator/shiftregister4x4.vhf.
Unit <shiftregister4x4> synthesized.


Synthesizing Unit <sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
Unit <sevensegenable> synthesized.


Synthesizing Unit <sevensegdec>.
    Related source file is C:/SC201/Calculator/sevensegdec.vhf.
Unit <sevensegdec> synthesized.


Synthesizing Unit <ring>.
    Related source file is C:/SC201/Calculator/ring.vhf.
Unit <ring> synthesized.


Synthesizing Unit <registera>.
    Related source file is C:/SC201/Calculator/registera.vhf.
Unit <registera> synthesized.


Synthesizing Unit <m4_1e_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <m4_1e_mxilinx_lab4> synthesized.


Synthesizing Unit <inputregister>.
    Related source file is C:/SC201/Calculator/inputregister.vhf.
Unit <inputregister> synthesized.


Synthesizing Unit <decoder>.
    Related source file is C:/SC201/Calculator/decoder.vhf.
Unit <decoder> synthesized.


Synthesizing Unit <control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <control> synthesized.


Synthesizing Unit <comp4_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <comp4_mxilinx_lab4> synthesized.


Synthesizing Unit <lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <lab4> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx52i/data/librtl.xst" Consulted

Optimizing unit <lab4> ...

Optimizing unit <comp4_mxilinx_lab4> ...

Optimizing unit <sevensegdec> ...

Optimizing unit <comp4_mxilinx_control> ...

Optimizing unit <compm4_mxilinx_control> ...

Optimizing unit <m2_1e_mxilinx_lab4> ...

Optimizing unit <nor12_mxilinx_sevensegenable> ...

Optimizing unit <nor8_mxilinx_sevensegenable> ...

Optimizing unit <d3_8e_mxilinx_controlunit> ...

Optimizing unit <or7_mxilinx_controlunit> ...

Optimizing unit <or8_mxilinx_controlunit> ...

Optimizing unit <fjkp_mxilinx_mod2_counter> ...

Optimizing unit <fjkp_mxilinx_mod3_counter> ...

Optimizing unit <fjkc_mxilinx_mod4_counter> ...

Optimizing unit <fjkc_mxilinx_freq_div> ...

Optimizing unit <add4_mxilinx_adder> ...

Optimizing unit <comp4_mxilinx_negconverter> ...

Optimizing unit <or12_mxilinx_negconverter> ...

Optimizing unit <m4_1e_mxilinx_lab4> ...

Optimizing unit <controlunit> ...

Optimizing unit <negconverter> ...

Optimizing unit <ninecompl> ...

Optimizing unit <sevensegenable> ...

Optimizing unit <bcdadder> ...

Mapping all equations...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx52i.
Building and optimizing final netlist ...
WARNING:Xst:382 - Register xlxi_52_xlxi_1_xlxi_33 is equivalent to xlxi_52_xlxi_1_xlxi_32
Found area constraint ratio of 100 (+ 5) on block lab4, actual ratio is 7.
WARNING:Xst:382 - Register xlxi_52_xlxi_1_xlxi_33 is equivalent to xlxi_52_xlxi_1_xlxi_32

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200fg456-5 

 Number of Slices:                     171  out of   2352     7%  
 Number of Slice Flip Flops:           160  out of   4704     3%  
 Number of 4 input LUTs:                 8  out of   4704     0%  
 Number of bonded IOBs:                 19  out of    288     6%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
xlxi_52_xlxi_2_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_25:g                          | NONE                   | 2     |
pulse                              | ibufg+bufg             | 2     |
xlxi_1_xlxi_5_xlxi_1_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_23:o                          | NONE(*)(xlxi_3_xlxi_27_xlxi_33)| 16    |
xlxi_1_xlxi_5_xlxi_5_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_26:o                   | NONE(*)(xlxi_9_xlxi_13)| 4     |
xlxi_52_xlxi_2_xlxi_31/i_36_32:q   | NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_11/i_36_32:q| NONE                   | 1     |
xst_gnd:g                          | NONE                   | 5     |
xlxi_9_xlxi_22_xlxi_5_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32:q| NONE                   | 3     |
xlxi_1_xlxi_5_xlxi_5_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_5_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_3/i_36_32:q    | NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_2_xlxi_1/i_36_34:o     | NONE(*)(xlxi_8_xlxi_30)| 16    |
xlxi_1_xlxi_2_xlxi_1/i_36_33:o     | NONE(*)(xlxi_3_xlxi_28_xlxi_33)| 16    |
xlxi_1_xlxi_2_xlxi_1/i_36_35:o     | NONE(*)(xlxi_2_xlxi_4) | 4     |
xlxi_52_xlxi_2_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_31/i_36_32:q   | NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_19:o                  | NONE(*)(xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_9:o                   | NONE(*)(xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_15:o                  | NONE(*)(xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 106.443ns (Maximum Frequency: 9.395MHz)
   Minimum input arrival time before clock: 15.102ns
   Maximum output required time after clock: 103.852ns
   Maximum combinational path delay: 10.466ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd c:\sc201\calculator/_ngo -i -p xc2s200-fg456-5
lab4.ngc lab4.ngd 

Reading NGO file "C:/SC201/Calculator/lab4.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'xlxn_394' has non-clock connections. These
   problematic connections include: pin i1 on block xlxi_52_xlxi_19 with type
   and2, pin i1 on block xlxi_52_xlxi_15 with type and2, pin i1 on block
   xlxi_52_xlxi_9 with type and2
WARNING:NgdBuild:483 - Attribute "LOC" on "r4_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r3_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r2_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r1_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxn_420" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "sw21b" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "sw21a" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_9/gt' has no load
WARNING:NgdBuild:483 - Attribute "LOC" on "g_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "f_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "e_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "d_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "c_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "b_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "a_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_2_xlxi_1/d7' has no load
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_122" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_124" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_16" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_96" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_86" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_3_xlxi_16_neg_dummy" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_1_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_1_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_2_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_2_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_3_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_3_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_4_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_4_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_4/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_4/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_4/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/ofl'
   has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  39

Writing NGD file "lab4.ngd" ...

Writing NGDBUILD log file "lab4.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s200fg456-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   25
Logic Utilization:
  Total Number Slice Registers:     160 out of  4,704    3%
    Number used as Flip Flops:                    157
    Number used as Latches:                         3
  Number of 4 input LUTs:           419 out of  4,704    8%
Logic Distribution:
    Number of occupied Slices:                         329 out of  2,352   13%
    Number of Slices containing only related logic:    329 out of    329  100%
    Number of Slices containing unrelated logic:         0 out of    329    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:       419 out of  4,704    8%
   Number of bonded IOBs:            18 out of    284    6%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

   Number of RPM macros:           43
Total equivalent gate count for design:  4,133
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  60 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "lab4_map.mrp" for details.

Completed process "Map".

Mapping Module lab4 . . .
MAP command line:
map -quiet -p xc2s200-fg456-5 -cm area -pr b -k 4 -c 100 -tx off -o lab4_map.ncd lab4.ngd lab4.pcf
Mapping Module lab4: DONE



Started process "Place & Route".

Release 5.2.03i - Par F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: lab4.pcf

Loading device database for application par from file "lab4_map.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application par from file 'v200.nph' in environment
C:/Xilinx52i.
Device speed data version:  PRODUCTION 1.27 2002-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 284     6%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                  329 out of 2352   13%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)

WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_3_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_4_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_1_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_2_xlxi_4/co has no load

Phase 1.1
Phase 1.1 (Checksum:98a00f) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.8
....................................
Phase 3.8 (Checksum:c1754a) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 2 secs 

Writing design to file lab4.ncd.

Total REAL time to placer completion: 2 secs 
Total CPU time to placer completion: 1 secs 


Starting Router          REAL time: 2 secs 

Phase 1: 1494 unrouted;       REAL time: 2 secs 

Phase 2: 1461 unrouted;       REAL time: 8 secs 

Phase 3: 319 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Finished Router          REAL time: 9 secs 

Total REAL time to router completion: 9 secs 
Total CPU time to router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          xlxn_394          |  Global  |    5   |  0.003     |  0.783      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_52_xlxn_94          |   Local  |    4   |  0.000     |  1.183      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_414          |   Local  |   14   |  1.845     |  3.520      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_178          |   Local  |   11   |  0.386     |  3.767      |
+----------------------------+----------+--------+------------+-------------+
|     xlxi_1_xlxn_7          |   Local  |    4   |  2.177     |  3.844      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_398          |   Local  |   10   |  0.078     |  3.378      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_388          |   Local  |    8   |  1.786     |  3.753      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_9_xlxn_16          |   Local  |    4   |  1.679     |  3.275      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_113          |   Local  |    4   |  0.000     |  0.984      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_124          |   Local  |    3   |  0.000     |  1.547      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_119          |   Local  |    1   |  0.000     |  0.861      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.729      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  0.888      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_35    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.466      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_24    |   Local  |    2   |  0.000     |  1.539      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.044      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.855      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.727      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_34    |   Local  |    2   |  0.000     |  1.021      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.549      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.297      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.381      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.768      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.726      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.021      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.493      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_33    |   Local  |    2   |  0.000     |  1.134      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.888      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.737      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.056      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.331      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.557      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.016      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_24    |   Local  |    2   |  0.000     |  1.534      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.410      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_35    |   Local  |    2   |  0.000     |  1.519      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.468      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.371      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.049      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.824      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.373      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.095      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.863      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.676      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_34    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.516      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.085      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.326      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.522      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.060      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.021      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_35    |   Local  |    2   |  0.000     |  1.264      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.046      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.864      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_34    |   Local  |    2   |  0.000     |  1.264      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  2.294      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_110          |   Local  |    1   |  0.000     |  1.316      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.626      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_5    |   Local  |    2   |  0.000     |  1.362      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_5    |   Local  |    2   |  0.000     |  1.160      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.537      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_24    |   Local  |    2   |  0.000     |  1.428      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_3    |   Local  |    2   |  0.000     |  1.519      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.212      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_3    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.021      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_2    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_2    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  2.014      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_1    |   Local  |    2   |  0.000     |  1.371      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_1    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.612      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.778      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_33    |   Local  |    2   |  0.000     |  1.501      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.776      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.592      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.060      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.361      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_52_xlxn_90          |   Local  |    1   |  0.000     |  1.419      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_33    |   Local  |    2   |  0.000     |  1.573      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 16 secs 
Total CPU time to par completion: 9 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file lab4.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "lab4.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application trce.exe from file 'v200.nph' in environment
C:/Xilinx52i.

Analysis completed Wed Oct 06 11:50:28 2004
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module lab4 . . .
PAR command line: par -w -ol 2 -t 1 lab4_map.ncd lab4.ncd lab4.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.2.03i - Bitgen F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "lab4.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application Bitgen from file 'v200.nph' in environment
C:/Xilinx52i.
Opened constraints file lab4.pcf.

Wed Oct 06 11:50:30 2004

Running DRC.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_3_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_4_xlxi_4/co has no load.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_414 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_178 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_1_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_2_xlxi_4/co has no load.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_398 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_388 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_9_xlxn_16 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_119 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_110 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_90 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 16 warnings.
Creating bit map...
Saving bit stream in "lab4.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

Release 5.2.03i - sch2jhd F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 5.2.03i - sch2vhdl F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.

Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/SC201/Calculator/adder.vhf in Library work.
Architecture schematic of Entity add4_mxilinx_adder is up to date.
Architecture schematic of Entity adder is up to date.
Compiling vhdl file C:/SC201/Calculator/negconverter.vhf in Library work.
Architecture schematic of Entity or12_mxilinx_negconverter is up to date.
Architecture schematic of Entity comp4_mxilinx_negconverter is up to date.
Architecture schematic of Entity negconverter is up to date.
Compiling vhdl file C:/SC201/Calculator/freq_div.vhf in Library work.
Architecture schematic of Entity fjkc_mxilinx_freq_div is up to date.
Architecture schematic of Entity freq_div is up to date.
Compiling vhdl file C:/SC201/Calculator/ninecompl.vhf in Library work.
Architecture schematic of Entity ninecompl is up to date.
Compiling vhdl file C:/SC201/Calculator/switchcontrol.vhf in Library work.
Architecture schematic of Entity switchcontrol is up to date.
Compiling vhdl file C:/SC201/Calculator/mod1_counter.vhf in Library work.
Architecture schematic of Entity mod1_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod2_counter.vhf in Library work.
Architecture schematic of Entity fjkp_mxilinx_mod2_counter is up to date.
Architecture schematic of Entity mod2_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod3_counter.vhf in Library work.
Architecture schematic of Entity fjkp_mxilinx_mod3_counter is up to date.
Architecture schematic of Entity mod3_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod4_counter.vhf in Library work.
Architecture schematic of Entity fjkc_mxilinx_mod4_counter is up to date.
Architecture schematic of Entity mod4_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/multi_divider.vhf in Library work.
Architecture schematic of Entity multi_divider is up to date.
Compiling vhdl file C:/SC201/Calculator/bcdadder.vhf in Library work.
Architecture schematic of Entity bcdadder is up to date.
Compiling vhdl file C:/SC201/Calculator/bcdregister.vhf in Library work.
Architecture schematic of Entity bcdregister is up to date.
Compiling vhdl file C:/SC201/Calculator/onetwoswitch.vhf in Library work.
Architecture schematic of Entity onetwoswitch is up to date.
Compiling vhdl file C:/SC201/Calculator/twooneswitch.vhf in Library work.
Architecture schematic of Entity twooneswitch is up to date.
Compiling vhdl file C:/SC201/Calculator/decodera.vhf in Library work.
Architecture schematic of Entity decodera is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderb.vhf in Library work.
Architecture schematic of Entity decoderb is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderc.vhf in Library work.
Architecture schematic of Entity decoderc is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderd.vhf in Library work.
Architecture schematic of Entity decoderd is up to date.
Compiling vhdl file C:/SC201/Calculator/controlunit.vhf in Library work.
Architecture schematic of Entity or8_mxilinx_controlunit is up to date.
Architecture schematic of Entity or7_mxilinx_controlunit is up to date.
Architecture schematic of Entity d3_8e_mxilinx_controlunit is up to date.
Architecture schematic of Entity controlunit is up to date.
Compiling vhdl file C:/SC201/Calculator/control.vhf in Library work.
Architecture schematic of Entity comp4_mxilinx_control is up to date.
Architecture schematic of Entity compm4_mxilinx_control is up to date.
Architecture schematic of Entity control is up to date.
Compiling vhdl file C:/SC201/Calculator/decoder.vhf in Library work.
Architecture schematic of Entity decoder is up to date.
Compiling vhdl file C:/SC201/Calculator/inputregister.vhf in Library work.
Architecture schematic of Entity inputregister is up to date.
Compiling vhdl file C:/SC201/Calculator/registera.vhf in Library work.
Entity <registera> (Architecture <schematic>) compiled.
Compiling vhdl file C:/SC201/Calculator/ring.vhf in Library work.
Architecture schematic of Entity ring is up to date.
Compiling vhdl file C:/SC201/Calculator/sevensegdec.vhf in Library work.
Architecture schematic of Entity sevensegdec is up to date.
Compiling vhdl file C:/SC201/Calculator/sevensegenable.vhf in Library work.
Architecture schematic of Entity nor8_mxilinx_sevensegenable is up to date.
Architecture schematic of Entity nor12_mxilinx_sevensegenable is up to date.
Architecture schematic of Entity sevensegenable is up to date.
Compiling vhdl file C:/SC201/Calculator/shiftregister4x4.vhf in Library work.
Architecture schematic of Entity shiftregister4x4 is up to date.
Compiling vhdl file C:/SC201/Calculator/switchcontrolmain.vhf in Library work.
Architecture schematic of Entity switchcontrolmain is up to date.
Compiling vhdl file C:/SC201/Calculator/lab4.vhf in Library work.
Architecture schematic of Entity m2_1e_mxilinx_lab4 is up to date.
Architecture schematic of Entity m4_1e_mxilinx_lab4 is up to date.
Architecture schematic of Entity comp4_mxilinx_lab4 is up to date.
Architecture schematic of Entity lab4 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <lab4> (Architecture <schematic>).
    Set user-defined property "LOC =  a11" for signal <pulse> in unit <lab4>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <lab4>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <lab4>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <lab4>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <lab4>.
    Set user-defined property "LOC =  AA13" for signal <a> in unit <lab4>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <lab4>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <lab4>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <lab4>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <lab4>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <lab4>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <lab4>.
    Set user-defined property "LOC =  w17" for signal <ledovrflow> in unit <lab4>.
    Set user-defined property "LOC =  AA14" for signal <ena> in unit <lab4>.
    Set user-defined property "LOC =  AA18" for signal <enb> in unit <lab4>.
    Set user-defined property "LOC =  V14" for signal <c1> in unit <lab4>.
    Set user-defined property "LOC =  Y14" for signal <c2> in unit <lab4>.
    Set user-defined property "LOC =  W15" for signal <c3> in unit <lab4>.
    Set user-defined property "LOC =  AB15" for signal <c4> in unit <lab4>.
    Set user-defined property "LOC =  V15" for signal <sw21a>.
    Set user-defined property "LOC =  Y16" for signal <sw21b>.
    Set user-defined property "LOC =  AA17" for signal <xlxn_420>.
    Set user-defined property "HU_SET =  XLXI_24_2" for instance <xlxi_24> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_46_6" for instance <xlxi_46> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_45_5" for instance <xlxi_45> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_44_4" for instance <xlxi_44> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_43_3" for instance <xlxi_43> in unit <lab4>.
WARNING:Xst:753 - C:/SC201/Calculator/lab4.vhf line 613: Unconnected output port 'neg' of component 'registera'.
    Set user-defined property "LOC =  W14" for signal <neg> in unit <registera>.
    Set user-defined property "LOC =  AA13" for signal <a> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <sevensegdec>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <sevensegdec>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <sevensegdec>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <sevensegdec>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <sevensegdec>.
Entity <lab4> analyzed. Unit <lab4> generated.

Analyzing Entity <comp4_mxilinx_lab4> (Architecture <schematic>).
Entity <comp4_mxilinx_lab4> analyzed. Unit <comp4_mxilinx_lab4> generated.

Analyzing Entity <control> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_15_1" for instance <xlxi_15> in unit <control>.
    Set user-defined property "HU_SET =  XLXI_16_2" for instance <xlxi_16> in unit <control>.
    Set user-defined property "HU_SET =  XLXI_18_3" for instance <xlxi_18> in unit <control>.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 362: Unconnected output port 'gt' of component 'compm4_mxilinx_control'.
    Set user-defined property "HU_SET =  XLXI_9_0" for instance <xlxi_9> in unit <control>.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 366: Unconnected output port 'out1' of component 'controlunit'.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 366: Unconnected output port 'out7' of component 'controlunit'.
    Set user-defined property "INIT =  0" for instance <xlxi_6> in unit <control>.
    Set user-defined property "INIT =  0" for instance <xlxi_19> in unit <control>.
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <decoder> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decodera>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decodera>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderb>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderb>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderb>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderc>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderc>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderc>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderc>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderd>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderd>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderd>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderd>.
Entity <decoder> analyzed. Unit <decoder> generated.

Analyzing Entity <inputregister> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_1> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_2> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_3> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_4> in unit <inputregister>.
Entity <inputregister> analyzed. Unit <inputregister> generated.

Analyzing Entity <m4_1e_mxilinx_lab4> (Architecture <schematic>).
    Set user-defined property "HU_SET =  I_M23_0" for instance <i_m23> in unit <m4_1e_mxilinx_lab4>.
    Set user-defined property "HU_SET =  I_M01_1" for instance <i_m01> in unit <m4_1e_mxilinx_lab4>.
Entity <m4_1e_mxilinx_lab4> analyzed. Unit <m4_1e_mxilinx_lab4> generated.

Analyzing Entity <registera> (Architecture <schematic>).
    Set user-defined property "LOC =  W14" for signal <neg> in unit <registera>.
    Set user-defined property "LOC =  W14" for signal <neg> in unit <bcdadder>.
Entity <registera> analyzed. Unit <registera> generated.

Analyzing Entity <ring> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_13> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_14> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_15> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_16> in unit <ring>.
Entity <ring> analyzed. Unit <ring> generated.

Analyzing Entity <sevensegdec> (Architecture <schematic>).
    Set user-defined property "LOC =  AA13" for signal <a> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <sevensegdec>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <sevensegdec>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <sevensegdec>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <sevensegdec>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <sevensegdec>.
Entity <sevensegdec> analyzed. Unit <sevensegdec> generated.

Analyzing Entity <sevensegenable> (Architecture <schematic>).
    Set user-defined property "LOC =  v15" for signal <ctrl_signal> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod1_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod4_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_5_0" for instance <xlxi_5> in unit <sevensegenable>.
    Set user-defined property "HU_SET =  XLXI_6_1" for instance <xlxi_6> in unit <sevensegenable>.
Entity <sevensegenable> analyzed. Unit <sevensegenable> generated.

Analyzing Entity <shiftregister4x4> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_27> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_28> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_29> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_30> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_31> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_32> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_34> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_35> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_36> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_37> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_38> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_39> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_40> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_41> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_42> in unit <shiftregister4x4>.
Entity <shiftregister4x4> analyzed. Unit <shiftregister4x4> generated.

Analyzing Entity <switchcontrolmain> (Architecture <schematic>).
Entity <switchcontrolmain> analyzed. Unit <switchcontrolmain> generated.

Analyzing Entity <comp4_mxilinx_control> (Architecture <schematic>).
Entity <comp4_mxilinx_control> analyzed. Unit <comp4_mxilinx_control> generated.

Analyzing Entity <compm4_mxilinx_control> (Architecture <schematic>).
Entity <compm4_mxilinx_control> analyzed. Unit <compm4_mxilinx_control> generated.

Analyzing Entity <controlunit> (Architecture <schematic>).
WARNING:Xst:753 - C:/SC201/Calculator/controlunit.vhf line 453: Unconnected output port 'd7' of component 'd3_8e_mxilinx_controlunit'.
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <xlxi_1> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_4> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_3> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_2> in unit <controlunit>.
    Set user-defined property "HU_SET =  XLXI_17_1" for instance <xlxi_17> in unit <controlunit>.
    Set user-defined property "HU_SET =  XLXI_22_2" for instance <xlxi_22> in unit <controlunit>.
Entity <controlunit> analyzed. Unit <controlunit> generated.

Analyzing Entity <multi_divider> (Architecture <schematic>).
Entity <multi_divider> analyzed. Unit <multi_divider> generated.

Analyzing Entity <decodera> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decodera>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decodera>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decodera>.
Entity <decodera> analyzed. Unit <decodera> generated.

Analyzing Entity <decoderb> (Architecture <schematic>).
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderb>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderb>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderb>.
Entity <decoderb> analyzed. Unit <decoderb> generated.

Analyzing Entity <decoderc> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderc>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderc>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderc>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderc>.
Entity <decoderc> analyzed. Unit <decoderc> generated.

Analyzing Entity <decoderd> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderd>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderd>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderd>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderd>.
Entity <decoderd> analyzed. Unit <decoderd> generated.

Analyzing Entity <m2_1e_mxilinx_lab4> (Architecture <schematic>).
Entity <m2_1e_mxilinx_lab4> analyzed. Unit <m2_1e_mxilinx_lab4> generated.

Analyzing Entity <bcdadder> (Architecture <schematic>).
    Set user-defined property "LOC =  W14" for signal <neg> in unit <bcdadder>.
WARNING:Xst:753 - C:/SC201/Calculator/bcdadder.vhf line 326: Unconnected output port 'overflow' of component 'ninecompl'.
Entity <bcdadder> analyzed. Unit <bcdadder> generated.

Analyzing Entity <bcdregister> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_35> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_36> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_37> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_38> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_39> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_40> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_41> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_42> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_43> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_44> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_45> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_46> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_47> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_48> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_49> in unit <bcdregister>.
Entity <bcdregister> analyzed. Unit <bcdregister> generated.

Analyzing Entity <onetwoswitch> (Architecture <schematic>).
Entity <onetwoswitch> analyzed. Unit <onetwoswitch> generated.

Analyzing Entity <twooneswitch> (Architecture <schematic>).
Entity <twooneswitch> analyzed. Unit <twooneswitch> generated.

Analyzing Entity <mod1_counter> (Architecture <schematic>).
    Set user-defined property "LOC =  v15" for signal <ctrl_signal> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod1_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod1_counter>.
    Set user-defined property "INIT =  0" for instance <xlxi_32> in unit <mod1_counter>.
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <mod1_counter>.
Entity <mod1_counter> analyzed. Unit <mod1_counter> generated.

Analyzing Entity <mod2_counter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_31_0" for instance <xlxi_31> in unit <mod2_counter>.
    Set user-defined property "HU_SET =  XLXI_32_1" for instance <xlxi_32> in unit <mod2_counter>.
Entity <mod2_counter> analyzed. Unit <mod2_counter> generated.

Analyzing Entity <mod3_counter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_31_0" for instance <xlxi_31> in unit <mod3_counter>.
    Set user-defined property "HU_SET =  XLXI_32_1" for instance <xlxi_32> in unit <mod3_counter>.
Entity <mod3_counter> analyzed. Unit <mod3_counter> generated.

Analyzing Entity <mod4_counter> (Architecture <schematic>).
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod4_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <xlxi_3> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <xlxi_4> in unit <mod4_counter>.
Entity <mod4_counter> analyzed. Unit <mod4_counter> generated.

Analyzing Entity <nor12_mxilinx_sevensegenable> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_185> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_142> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <nor12_mxilinx_sevensegenable>.
Entity <nor12_mxilinx_sevensegenable> analyzed. Unit <nor12_mxilinx_sevensegenable> generated.

Analyzing Entity <nor8_mxilinx_sevensegenable> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_144> in unit <nor8_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <nor8_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <nor8_mxilinx_sevensegenable>.
Entity <nor8_mxilinx_sevensegenable> analyzed. Unit <nor8_mxilinx_sevensegenable> generated.

Analyzing Entity <switchcontrol> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_1> in unit <switchcontrol>.
Entity <switchcontrol> analyzed. Unit <switchcontrol> generated.

Analyzing Entity <d3_8e_mxilinx_controlunit> (Architecture <schematic>).
Entity <d3_8e_mxilinx_controlunit> analyzed. Unit <d3_8e_mxilinx_controlunit> generated.

Analyzing Entity <or7_mxilinx_controlunit> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_111> in unit <or7_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_110> in unit <or7_mxilinx_controlunit>.
Entity <or7_mxilinx_controlunit> analyzed. Unit <or7_mxilinx_controlunit> generated.

Analyzing Entity <or8_mxilinx_controlunit> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_117> in unit <or8_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_116> in unit <or8_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_91> in unit <or8_mxilinx_controlunit>.
Entity <or8_mxilinx_controlunit> analyzed. Unit <or8_mxilinx_controlunit> generated.

Analyzing Entity <freq_div> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_10_0" for instance <xlxi_10> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_11_1" for instance <xlxi_11> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_12_2" for instance <xlxi_12> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_2_3" for instance <xlxi_2> in unit <freq_div>.
Entity <freq_div> analyzed. Unit <freq_div> generated.

Analyzing Entity <adder> (Architecture <schematic>).
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 245: Unconnected output port 'ofl' of component 'add4_mxilinx_adder'.
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <xlxi_3> in unit <adder>.
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 250: Unconnected output port 'co' of component 'add4_mxilinx_adder'.
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 250: Unconnected output port 'ofl' of component 'add4_mxilinx_adder'.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <xlxi_4> in unit <adder>.
Entity <adder> analyzed. Unit <adder> generated.

Analyzing Entity <negconverter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <xlxi_6> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <xlxi_7> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <xlxi_8> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <xlxi_9> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_10_8" for instance <xlxi_10> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_11_9" for instance <xlxi_11> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <xlxi_5> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <xlxi_4> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <xlxi_3> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <xlxi_2> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_21_10" for instance <xlxi_21> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_22_11" for instance <xlxi_22> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_23_12" for instance <xlxi_23> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_24_13" for instance <xlxi_24> in unit <negconverter>.
Entity <negconverter> analyzed. Unit <negconverter> generated.

Analyzing Entity <ninecompl> (Architecture <schematic>).
Entity <ninecompl> analyzed. Unit <ninecompl> generated.

Analyzing Entity <fjkp_mxilinx_mod2_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  1" for instance <i_36_32> in unit <fjkp_mxilinx_mod2_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkp_mxilinx_mod2_counter>.
Entity <fjkp_mxilinx_mod2_counter> analyzed. Unit <fjkp_mxilinx_mod2_counter> generated.

Analyzing Entity <fjkp_mxilinx_mod3_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  1" for instance <i_36_32> in unit <fjkp_mxilinx_mod3_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkp_mxilinx_mod3_counter>.
Entity <fjkp_mxilinx_mod3_counter> analyzed. Unit <fjkp_mxilinx_mod3_counter> generated.

Analyzing Entity <fjkc_mxilinx_mod4_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <i_36_32> in unit <fjkc_mxilinx_mod4_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkc_mxilinx_mod4_counter>.
Entity <fjkc_mxilinx_mod4_counter> analyzed. Unit <fjkc_mxilinx_mod4_counter> generated.

Analyzing Entity <fjkc_mxilinx_freq_div> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <i_36_32> in unit <fjkc_mxilinx_freq_div>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkc_mxilinx_freq_div>.
Entity <fjkc_mxilinx_freq_div> analyzed. Unit <fjkc_mxilinx_freq_div> generated.

Analyzing Entity <add4_mxilinx_adder> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_206> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_182> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_175> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_178> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_58> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_62> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_55> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_111> in unit <add4_mxilinx_adder>.
Entity <add4_mxilinx_adder> analyzed. Unit <add4_mxilinx_adder> generated.

Analyzing Entity <comp4_mxilinx_negconverter> (Architecture <schematic>).
Entity <comp4_mxilinx_negconverter> analyzed. Unit <comp4_mxilinx_negconverter> generated.

Analyzing Entity <or12_mxilinx_negconverter> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_187> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_142> in unit <or12_mxilinx_negconverter>.
Entity <or12_mxilinx_negconverter> analyzed. Unit <or12_mxilinx_negconverter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <or12_mxilinx_negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <or12_mxilinx_negconverter> synthesized.


Synthesizing Unit <comp4_mxilinx_negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
Unit <comp4_mxilinx_negconverter> synthesized.


Synthesizing Unit <add4_mxilinx_adder>.
    Related source file is C:/SC201/Calculator/adder.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <add4_mxilinx_adder> synthesized.


Synthesizing Unit <fjkc_mxilinx_freq_div>.
    Related source file is C:/SC201/Calculator/freq_div.vhf.
Unit <fjkc_mxilinx_freq_div> synthesized.


Synthesizing Unit <fjkc_mxilinx_mod4_counter>.
    Related source file is C:/SC201/Calculator/mod4_counter.vhf.
Unit <fjkc_mxilinx_mod4_counter> synthesized.


Synthesizing Unit <fjkp_mxilinx_mod3_counter>.
    Related source file is C:/SC201/Calculator/mod3_counter.vhf.
Unit <fjkp_mxilinx_mod3_counter> synthesized.


Synthesizing Unit <fjkp_mxilinx_mod2_counter>.
    Related source file is C:/SC201/Calculator/mod2_counter.vhf.
Unit <fjkp_mxilinx_mod2_counter> synthesized.


Synthesizing Unit <ninecompl>.
    Related source file is C:/SC201/Calculator/ninecompl.vhf.
Unit <ninecompl> synthesized.


Synthesizing Unit <negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
Unit <negconverter> synthesized.


Synthesizing Unit <adder>.
    Related source file is C:/SC201/Calculator/adder.vhf.
Unit <adder> synthesized.


Synthesizing Unit <freq_div>.
    Related source file is C:/SC201/Calculator/freq_div.vhf.
Unit <freq_div> synthesized.


Synthesizing Unit <or8_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <or8_mxilinx_controlunit> synthesized.


Synthesizing Unit <or7_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <or7_mxilinx_controlunit> synthesized.


Synthesizing Unit <d3_8e_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <d3_8e_mxilinx_controlunit> synthesized.


Synthesizing Unit <switchcontrol>.
    Related source file is C:/SC201/Calculator/switchcontrol.vhf.
Unit <switchcontrol> synthesized.


Synthesizing Unit <nor8_mxilinx_sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <nor8_mxilinx_sevensegenable> synthesized.


Synthesizing Unit <nor12_mxilinx_sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <nor12_mxilinx_sevensegenable> synthesized.


Synthesizing Unit <mod4_counter>.
    Related source file is C:/SC201/Calculator/mod4_counter.vhf.
Unit <mod4_counter> synthesized.


Synthesizing Unit <mod3_counter>.
    Related source file is C:/SC201/Calculator/mod3_counter.vhf.
Unit <mod3_counter> synthesized.


Synthesizing Unit <mod2_counter>.
    Related source file is C:/SC201/Calculator/mod2_counter.vhf.
Unit <mod2_counter> synthesized.


Synthesizing Unit <mod1_counter>.
    Related source file is C:/SC201/Calculator/mod1_counter.vhf.
Unit <mod1_counter> synthesized.


Synthesizing Unit <twooneswitch>.
    Related source file is C:/SC201/Calculator/twooneswitch.vhf.
Unit <twooneswitch> synthesized.


Synthesizing Unit <onetwoswitch>.
    Related source file is C:/SC201/Calculator/onetwoswitch.vhf.
Unit <onetwoswitch> synthesized.


Synthesizing Unit <bcdregister>.
    Related source file is C:/SC201/Calculator/bcdregister.vhf.
Unit <bcdregister> synthesized.


Synthesizing Unit <bcdadder>.
    Related source file is C:/SC201/Calculator/bcdadder.vhf.
Unit <bcdadder> synthesized.


Synthesizing Unit <m2_1e_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <m2_1e_mxilinx_lab4> synthesized.


Synthesizing Unit <decoderd>.
    Related source file is C:/SC201/Calculator/decoderd.vhf.
Unit <decoderd> synthesized.


Synthesizing Unit <decoderc>.
    Related source file is C:/SC201/Calculator/decoderc.vhf.
Unit <decoderc> synthesized.


Synthesizing Unit <decoderb>.
    Related source file is C:/SC201/Calculator/decoderb.vhf.
Unit <decoderb> synthesized.


Synthesizing Unit <decodera>.
    Related source file is C:/SC201/Calculator/decodera.vhf.
Unit <decodera> synthesized.


Synthesizing Unit <multi_divider>.
    Related source file is C:/SC201/Calculator/multi_divider.vhf.
Unit <multi_divider> synthesized.


Synthesizing Unit <controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <controlunit> synthesized.


Synthesizing Unit <compm4_mxilinx_control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <compm4_mxilinx_control> synthesized.


Synthesizing Unit <comp4_mxilinx_control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <comp4_mxilinx_control> synthesized.


Synthesizing Unit <switchcontrolmain>.
    Related source file is C:/SC201/Calculator/switchcontrolmain.vhf.
Unit <switchcontrolmain> synthesized.


Synthesizing Unit <shiftregister4x4>.
    Related source file is C:/SC201/Calculator/shiftregister4x4.vhf.
Unit <shiftregister4x4> synthesized.


Synthesizing Unit <sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
Unit <sevensegenable> synthesized.


Synthesizing Unit <sevensegdec>.
    Related source file is C:/SC201/Calculator/sevensegdec.vhf.
Unit <sevensegdec> synthesized.


Synthesizing Unit <ring>.
    Related source file is C:/SC201/Calculator/ring.vhf.
Unit <ring> synthesized.


Synthesizing Unit <registera>.
    Related source file is C:/SC201/Calculator/registera.vhf.
Unit <registera> synthesized.


Synthesizing Unit <m4_1e_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <m4_1e_mxilinx_lab4> synthesized.


Synthesizing Unit <inputregister>.
    Related source file is C:/SC201/Calculator/inputregister.vhf.
Unit <inputregister> synthesized.


Synthesizing Unit <decoder>.
    Related source file is C:/SC201/Calculator/decoder.vhf.
Unit <decoder> synthesized.


Synthesizing Unit <control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <control> synthesized.


Synthesizing Unit <comp4_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <comp4_mxilinx_lab4> synthesized.


Synthesizing Unit <lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <lab4> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx52i/data/librtl.xst" Consulted

Optimizing unit <lab4> ...

Optimizing unit <comp4_mxilinx_lab4> ...

Optimizing unit <sevensegdec> ...

Optimizing unit <comp4_mxilinx_control> ...

Optimizing unit <compm4_mxilinx_control> ...

Optimizing unit <m2_1e_mxilinx_lab4> ...

Optimizing unit <nor12_mxilinx_sevensegenable> ...

Optimizing unit <nor8_mxilinx_sevensegenable> ...

Optimizing unit <d3_8e_mxilinx_controlunit> ...

Optimizing unit <or7_mxilinx_controlunit> ...

Optimizing unit <or8_mxilinx_controlunit> ...

Optimizing unit <fjkp_mxilinx_mod2_counter> ...

Optimizing unit <fjkp_mxilinx_mod3_counter> ...

Optimizing unit <fjkc_mxilinx_mod4_counter> ...

Optimizing unit <fjkc_mxilinx_freq_div> ...

Optimizing unit <add4_mxilinx_adder> ...

Optimizing unit <comp4_mxilinx_negconverter> ...

Optimizing unit <or12_mxilinx_negconverter> ...

Optimizing unit <m4_1e_mxilinx_lab4> ...

Optimizing unit <controlunit> ...

Optimizing unit <negconverter> ...

Optimizing unit <ninecompl> ...

Optimizing unit <sevensegenable> ...

Optimizing unit <bcdadder> ...

Mapping all equations...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx52i.
Building and optimizing final netlist ...
WARNING:Xst:382 - Register xlxi_52_xlxi_1_xlxi_33 is equivalent to xlxi_52_xlxi_1_xlxi_32
Found area constraint ratio of 100 (+ 5) on block lab4, actual ratio is 7.
WARNING:Xst:382 - Register xlxi_52_xlxi_1_xlxi_33 is equivalent to xlxi_52_xlxi_1_xlxi_32

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200fg456-5 

 Number of Slices:                     171  out of   2352     7%  
 Number of Slice Flip Flops:           160  out of   4704     3%  
 Number of 4 input LUTs:                 8  out of   4704     0%  
 Number of bonded IOBs:                 19  out of    288     6%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
xlxi_1_xlxi_5_xlxi_4_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_5_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_26:o                   | NONE(*)(xlxi_9_xlxi_13)| 4     |
xlxi_1_xlxi_5_xlxi_2_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_31/i_36_32:q   | NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_2/i_36_32:q| NONE                   | 1     |
xst_gnd:g                          | NONE                   | 5     |
xlxi_25:g                          | NONE                   | 2     |
pulse                              | ibufg+bufg             | 2     |
xlxi_23:o                          | NONE(*)(xlxi_3_xlxi_27_xlxi_33)| 16    |
xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32:q| NONE                   | 3     |
xlxi_1_xlxi_5_xlxi_5_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_5_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_3/i_36_32:q    | NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_2_xlxi_1/i_36_34:o     | NONE(*)(xlxi_8_xlxi_30)| 16    |
xlxi_1_xlxi_2_xlxi_1/i_36_33:o     | NONE(*)(xlxi_3_xlxi_28_xlxi_33)| 16    |
xlxi_1_xlxi_2_xlxi_1/i_36_35:o     | NONE(*)(xlxi_2_xlxi_4) | 4     |
xlxi_52_xlxi_3_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_31/i_36_32:q   | NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_19:o                  | NONE(*)(xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_9:o                   | NONE(*)(xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_15:o                  | NONE(*)(xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 106.443ns (Maximum Frequency: 9.395MHz)
   Minimum input arrival time before clock: 15.102ns
   Maximum output required time after clock: 103.852ns
   Maximum combinational path delay: 10.466ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd c:\sc201\calculator/_ngo -i -p xc2s200-fg456-5
lab4.ngc lab4.ngd 

Reading NGO file "C:/SC201/Calculator/lab4.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'xlxn_394' has non-clock connections. These
   problematic connections include: pin i1 on block xlxi_52_xlxi_19 with type
   and2, pin i1 on block xlxi_52_xlxi_15 with type and2, pin i1 on block
   xlxi_52_xlxi_9 with type and2
WARNING:NgdBuild:483 - Attribute "LOC" on "r4_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r3_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r2_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r1_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxn_420" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "sw21b" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "sw21a" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_9/gt' has no load
WARNING:NgdBuild:483 - Attribute "LOC" on "g_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "f_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "e_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "d_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "c_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "b_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "a_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_2_xlxi_1/d7' has no load
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_122" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_124" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_16" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_96" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_86" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_3_xlxi_16_neg_dummy" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_1_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_1_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_2_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_2_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_3_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_3_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_4_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_4_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_4/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_4/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_4/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/ofl'
   has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  39

Writing NGD file "lab4.ngd" ...

Writing NGDBUILD log file "lab4.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s200fg456-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   25
Logic Utilization:
  Total Number Slice Registers:     160 out of  4,704    3%
    Number used as Flip Flops:                    157
    Number used as Latches:                         3
  Number of 4 input LUTs:           419 out of  4,704    8%
Logic Distribution:
    Number of occupied Slices:                         329 out of  2,352   13%
    Number of Slices containing only related logic:    329 out of    329  100%
    Number of Slices containing unrelated logic:         0 out of    329    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:       419 out of  4,704    8%
   Number of bonded IOBs:            18 out of    284    6%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

   Number of RPM macros:           43
Total equivalent gate count for design:  4,133
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  60 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "lab4_map.mrp" for details.

Completed process "Map".

Mapping Module lab4 . . .
MAP command line:
map -quiet -p xc2s200-fg456-5 -cm area -pr b -k 4 -c 100 -tx off -o lab4_map.ncd lab4.ngd lab4.pcf
Mapping Module lab4: DONE



Started process "Place & Route".

Release 5.2.03i - Par F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: lab4.pcf

Loading device database for application par from file "lab4_map.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application par from file 'v200.nph' in environment
C:/Xilinx52i.
Device speed data version:  PRODUCTION 1.27 2002-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 284     6%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                  329 out of 2352   13%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)

WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_3_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_4_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_1_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_2_xlxi_4/co has no load

Phase 1.1
Phase 1.1 (Checksum:98a00f) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.8
....................................
Phase 3.8 (Checksum:c1754a) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 2 secs 

Writing design to file lab4.ncd.

Total REAL time to placer completion: 2 secs 
Total CPU time to placer completion: 1 secs 


Starting Router          REAL time: 2 secs 

Phase 1: 1494 unrouted;       REAL time: 2 secs 

Phase 2: 1461 unrouted;       REAL time: 8 secs 

Phase 3: 319 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Finished Router          REAL time: 9 secs 

Total REAL time to router completion: 9 secs 
Total CPU time to router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          xlxn_394          |  Global  |    5   |  0.003     |  0.783      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_52_xlxn_94          |   Local  |    4   |  0.000     |  1.183      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_414          |   Local  |   14   |  1.845     |  3.520      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_178          |   Local  |   11   |  0.386     |  3.767      |
+----------------------------+----------+--------+------------+-------------+
|     xlxi_1_xlxn_7          |   Local  |    4   |  2.177     |  3.844      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_398          |   Local  |   10   |  0.078     |  3.378      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_388          |   Local  |    8   |  1.786     |  3.753      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_9_xlxn_16          |   Local  |    4   |  1.679     |  3.275      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_113          |   Local  |    4   |  0.000     |  0.984      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_124          |   Local  |    3   |  0.000     |  1.547      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_119          |   Local  |    1   |  0.000     |  0.861      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.729      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  0.888      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_35    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.466      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_24    |   Local  |    2   |  0.000     |  1.539      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.044      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.855      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.727      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_34    |   Local  |    2   |  0.000     |  1.021      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.549      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.297      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.381      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.768      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.726      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.021      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.493      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_33    |   Local  |    2   |  0.000     |  1.134      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.888      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.737      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.056      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.331      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.557      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.016      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_24    |   Local  |    2   |  0.000     |  1.534      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.410      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_35    |   Local  |    2   |  0.000     |  1.519      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.468      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.371      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.049      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.824      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.373      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.095      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.863      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.676      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_34    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.516      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.085      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.326      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.522      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.060      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.021      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_35    |   Local  |    2   |  0.000     |  1.264      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.046      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.864      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_34    |   Local  |    2   |  0.000     |  1.264      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  2.294      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_110          |   Local  |    1   |  0.000     |  1.316      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.626      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_5    |   Local  |    2   |  0.000     |  1.362      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_5    |   Local  |    2   |  0.000     |  1.160      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.537      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_24    |   Local  |    2   |  0.000     |  1.428      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_3    |   Local  |    2   |  0.000     |  1.519      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.212      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_3    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.021      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_2    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_2    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  2.014      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_1    |   Local  |    2   |  0.000     |  1.371      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_1    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.612      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.778      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_33    |   Local  |    2   |  0.000     |  1.501      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.776      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.592      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.060      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.361      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_52_xlxn_90          |   Local  |    1   |  0.000     |  1.419      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_33    |   Local  |    2   |  0.000     |  1.573      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 16 secs 
Total CPU time to par completion: 9 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file lab4.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "lab4.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application trce.exe from file 'v200.nph' in environment
C:/Xilinx52i.

Analysis completed Wed Oct 06 11:53:51 2004
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module lab4 . . .
PAR command line: par -w -ol 2 -t 1 lab4_map.ncd lab4.ncd lab4.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.2.03i - Bitgen F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "lab4.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application Bitgen from file 'v200.nph' in environment
C:/Xilinx52i.
Opened constraints file lab4.pcf.

Wed Oct 06 11:53:53 2004

Running DRC.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_3_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_4_xlxi_4/co has no load.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_414 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_178 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_1_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_2_xlxi_4/co has no load.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_398 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_388 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_9_xlxn_16 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_119 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_110 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_90 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 16 warnings.
Creating bit map...
Saving bit stream in "lab4.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

Release 5.2.03i - sch2jhd F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Release 5.2.03i - sch2jhd F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 5.2.03i - sch2vhdl F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.

Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 5.2.03i - sch2vhdl F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.

Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/SC201/Calculator/adder.vhf in Library work.
Architecture schematic of Entity add4_mxilinx_adder is up to date.
Architecture schematic of Entity adder is up to date.
Compiling vhdl file C:/SC201/Calculator/negconverter.vhf in Library work.
Architecture schematic of Entity or12_mxilinx_negconverter is up to date.
Architecture schematic of Entity comp4_mxilinx_negconverter is up to date.
Architecture schematic of Entity negconverter is up to date.
Compiling vhdl file C:/SC201/Calculator/freq_div.vhf in Library work.
Architecture schematic of Entity fjkc_mxilinx_freq_div is up to date.
Architecture schematic of Entity freq_div is up to date.
Compiling vhdl file C:/SC201/Calculator/ninecompl.vhf in Library work.
Architecture schematic of Entity ninecompl is up to date.
Compiling vhdl file C:/SC201/Calculator/switchcontrol.vhf in Library work.
Architecture schematic of Entity switchcontrol is up to date.
Compiling vhdl file C:/SC201/Calculator/mod1_counter.vhf in Library work.
Architecture schematic of Entity mod1_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod2_counter.vhf in Library work.
Architecture schematic of Entity fjkp_mxilinx_mod2_counter is up to date.
Architecture schematic of Entity mod2_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod3_counter.vhf in Library work.
Architecture schematic of Entity fjkp_mxilinx_mod3_counter is up to date.
Architecture schematic of Entity mod3_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod4_counter.vhf in Library work.
Architecture schematic of Entity fjkc_mxilinx_mod4_counter is up to date.
Architecture schematic of Entity mod4_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/multi_divider.vhf in Library work.
Architecture schematic of Entity multi_divider is up to date.
Compiling vhdl file C:/SC201/Calculator/bcdadder.vhf in Library work.
Entity <bcdadder> (Architecture <schematic>) compiled.
Compiling vhdl file C:/SC201/Calculator/bcdregister.vhf in Library work.
Architecture schematic of Entity bcdregister is up to date.
Compiling vhdl file C:/SC201/Calculator/onetwoswitch.vhf in Library work.
Architecture schematic of Entity onetwoswitch is up to date.
Compiling vhdl file C:/SC201/Calculator/twooneswitch.vhf in Library work.
Architecture schematic of Entity twooneswitch is up to date.
Compiling vhdl file C:/SC201/Calculator/decodera.vhf in Library work.
Architecture schematic of Entity decodera is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderb.vhf in Library work.
Architecture schematic of Entity decoderb is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderc.vhf in Library work.
Architecture schematic of Entity decoderc is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderd.vhf in Library work.
Architecture schematic of Entity decoderd is up to date.
Compiling vhdl file C:/SC201/Calculator/controlunit.vhf in Library work.
Architecture schematic of Entity or8_mxilinx_controlunit is up to date.
Architecture schematic of Entity or7_mxilinx_controlunit is up to date.
Architecture schematic of Entity d3_8e_mxilinx_controlunit is up to date.
Architecture schematic of Entity controlunit is up to date.
Compiling vhdl file C:/SC201/Calculator/control.vhf in Library work.
Architecture schematic of Entity comp4_mxilinx_control is up to date.
Architecture schematic of Entity compm4_mxilinx_control is up to date.
Architecture schematic of Entity control is up to date.
Compiling vhdl file C:/SC201/Calculator/decoder.vhf in Library work.
Architecture schematic of Entity decoder is up to date.
Compiling vhdl file C:/SC201/Calculator/inputregister.vhf in Library work.
Architecture schematic of Entity inputregister is up to date.
Compiling vhdl file C:/SC201/Calculator/registera.vhf in Library work.
Entity <registera> (Architecture <schematic>) compiled.
Compiling vhdl file C:/SC201/Calculator/ring.vhf in Library work.
Architecture schematic of Entity ring is up to date.
Compiling vhdl file C:/SC201/Calculator/sevensegdec.vhf in Library work.
Architecture schematic of Entity sevensegdec is up to date.
Compiling vhdl file C:/SC201/Calculator/sevensegenable.vhf in Library work.
Architecture schematic of Entity nor8_mxilinx_sevensegenable is up to date.
Architecture schematic of Entity nor12_mxilinx_sevensegenable is up to date.
Architecture schematic of Entity sevensegenable is up to date.
Compiling vhdl file C:/SC201/Calculator/shiftregister4x4.vhf in Library work.
Architecture schematic of Entity shiftregister4x4 is up to date.
Compiling vhdl file C:/SC201/Calculator/switchcontrolmain.vhf in Library work.
Architecture schematic of Entity switchcontrolmain is up to date.
Compiling vhdl file C:/SC201/Calculator/lab4.vhf in Library work.
Architecture schematic of Entity m2_1e_mxilinx_lab4 is up to date.
Architecture schematic of Entity m4_1e_mxilinx_lab4 is up to date.
Architecture schematic of Entity comp4_mxilinx_lab4 is up to date.
Architecture schematic of Entity lab4 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <lab4> (Architecture <schematic>).
    Set user-defined property "LOC =  a11" for signal <pulse> in unit <lab4>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <lab4>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <lab4>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <lab4>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <lab4>.
    Set user-defined property "LOC =  AA13" for signal <a> in unit <lab4>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <lab4>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <lab4>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <lab4>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <lab4>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <lab4>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <lab4>.
    Set user-defined property "LOC =  w17" for signal <ledovrflow> in unit <lab4>.
    Set user-defined property "LOC =  AA14" for signal <ena> in unit <lab4>.
    Set user-defined property "LOC =  AA18" for signal <enb> in unit <lab4>.
    Set user-defined property "LOC =  V14" for signal <c1> in unit <lab4>.
    Set user-defined property "LOC =  Y14" for signal <c2> in unit <lab4>.
    Set user-defined property "LOC =  W15" for signal <c3> in unit <lab4>.
    Set user-defined property "LOC =  AB15" for signal <c4> in unit <lab4>.
    Set user-defined property "LOC =  V15" for signal <sw21a>.
    Set user-defined property "LOC =  Y16" for signal <sw21b>.
    Set user-defined property "LOC =  AA17" for signal <xlxn_420>.
    Set user-defined property "HU_SET =  XLXI_24_2" for instance <xlxi_24> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_46_6" for instance <xlxi_46> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_45_5" for instance <xlxi_45> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_44_4" for instance <xlxi_44> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_43_3" for instance <xlxi_43> in unit <lab4>.
    Set user-defined property "LOC =  AA13" for signal <a> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <sevensegdec>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <sevensegdec>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <sevensegdec>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <sevensegdec>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <sevensegdec>.
Entity <lab4> analyzed. Unit <lab4> generated.

Analyzing Entity <comp4_mxilinx_lab4> (Architecture <schematic>).
Entity <comp4_mxilinx_lab4> analyzed. Unit <comp4_mxilinx_lab4> generated.

Analyzing Entity <control> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_15_1" for instance <xlxi_15> in unit <control>.
    Set user-defined property "HU_SET =  XLXI_16_2" for instance <xlxi_16> in unit <control>.
    Set user-defined property "HU_SET =  XLXI_18_3" for instance <xlxi_18> in unit <control>.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 362: Unconnected output port 'gt' of component 'compm4_mxilinx_control'.
    Set user-defined property "HU_SET =  XLXI_9_0" for instance <xlxi_9> in unit <control>.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 366: Unconnected output port 'out1' of component 'controlunit'.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 366: Unconnected output port 'out7' of component 'controlunit'.
    Set user-defined property "INIT =  0" for instance <xlxi_6> in unit <control>.
    Set user-defined property "INIT =  0" for instance <xlxi_19> in unit <control>.
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <decoder> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decodera>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decodera>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderb>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderb>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderb>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderc>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderc>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderc>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderc>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderd>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderd>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderd>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderd>.
Entity <decoder> analyzed. Unit <decoder> generated.

Analyzing Entity <inputregister> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_1> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_2> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_3> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_4> in unit <inputregister>.
Entity <inputregister> analyzed. Unit <inputregister> generated.

Analyzing Entity <m4_1e_mxilinx_lab4> (Architecture <schematic>).
    Set user-defined property "HU_SET =  I_M23_0" for instance <i_m23> in unit <m4_1e_mxilinx_lab4>.
    Set user-defined property "HU_SET =  I_M01_1" for instance <i_m01> in unit <m4_1e_mxilinx_lab4>.
Entity <m4_1e_mxilinx_lab4> analyzed. Unit <m4_1e_mxilinx_lab4> generated.

Analyzing Entity <registera> (Architecture <schematic>).
Entity <registera> analyzed. Unit <registera> generated.

Analyzing Entity <ring> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_13> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_14> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_15> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_16> in unit <ring>.
Entity <ring> analyzed. Unit <ring> generated.

Analyzing Entity <sevensegdec> (Architecture <schematic>).
    Set user-defined property "LOC =  AA13" for signal <a> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <sevensegdec>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <sevensegdec>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <sevensegdec>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <sevensegdec>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <sevensegdec>.
Entity <sevensegdec> analyzed. Unit <sevensegdec> generated.

Analyzing Entity <sevensegenable> (Architecture <schematic>).
    Set user-defined property "LOC =  v15" for signal <ctrl_signal> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod1_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod4_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_5_0" for instance <xlxi_5> in unit <sevensegenable>.
    Set user-defined property "HU_SET =  XLXI_6_1" for instance <xlxi_6> in unit <sevensegenable>.
Entity <sevensegenable> analyzed. Unit <sevensegenable> generated.

Analyzing Entity <shiftregister4x4> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_27> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_28> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_29> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_30> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_31> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_32> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_34> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_35> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_36> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_37> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_38> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_39> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_40> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_41> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_42> in unit <shiftregister4x4>.
Entity <shiftregister4x4> analyzed. Unit <shiftregister4x4> generated.

Analyzing Entity <switchcontrolmain> (Architecture <schematic>).
Entity <switchcontrolmain> analyzed. Unit <switchcontrolmain> generated.

Analyzing Entity <comp4_mxilinx_control> (Architecture <schematic>).
Entity <comp4_mxilinx_control> analyzed. Unit <comp4_mxilinx_control> generated.

Analyzing Entity <compm4_mxilinx_control> (Architecture <schematic>).
Entity <compm4_mxilinx_control> analyzed. Unit <compm4_mxilinx_control> generated.

Analyzing Entity <controlunit> (Architecture <schematic>).
WARNING:Xst:753 - C:/SC201/Calculator/controlunit.vhf line 453: Unconnected output port 'd7' of component 'd3_8e_mxilinx_controlunit'.
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <xlxi_1> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_4> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_3> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_2> in unit <controlunit>.
    Set user-defined property "HU_SET =  XLXI_17_1" for instance <xlxi_17> in unit <controlunit>.
    Set user-defined property "HU_SET =  XLXI_22_2" for instance <xlxi_22> in unit <controlunit>.
Entity <controlunit> analyzed. Unit <controlunit> generated.

Analyzing Entity <multi_divider> (Architecture <schematic>).
Entity <multi_divider> analyzed. Unit <multi_divider> generated.

Analyzing Entity <decodera> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decodera>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decodera>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decodera>.
Entity <decodera> analyzed. Unit <decodera> generated.

Analyzing Entity <decoderb> (Architecture <schematic>).
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderb>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderb>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderb>.
Entity <decoderb> analyzed. Unit <decoderb> generated.

Analyzing Entity <decoderc> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderc>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderc>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderc>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderc>.
Entity <decoderc> analyzed. Unit <decoderc> generated.

Analyzing Entity <decoderd> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderd>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderd>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderd>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderd>.
Entity <decoderd> analyzed. Unit <decoderd> generated.

Analyzing Entity <m2_1e_mxilinx_lab4> (Architecture <schematic>).
Entity <m2_1e_mxilinx_lab4> analyzed. Unit <m2_1e_mxilinx_lab4> generated.

Analyzing Entity <bcdadder> (Architecture <schematic>).
    Set user-defined property "LOC =  W14" for signal <neg>.
WARNING:Xst:753 - C:/SC201/Calculator/bcdadder.vhf line 324: Unconnected output port 'overflow' of component 'ninecompl'.
Entity <bcdadder> analyzed. Unit <bcdadder> generated.

Analyzing Entity <bcdregister> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_35> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_36> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_37> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_38> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_39> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_40> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_41> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_42> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_43> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_44> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_45> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_46> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_47> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_48> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_49> in unit <bcdregister>.
Entity <bcdregister> analyzed. Unit <bcdregister> generated.

Analyzing Entity <onetwoswitch> (Architecture <schematic>).
Entity <onetwoswitch> analyzed. Unit <onetwoswitch> generated.

Analyzing Entity <twooneswitch> (Architecture <schematic>).
Entity <twooneswitch> analyzed. Unit <twooneswitch> generated.

Analyzing Entity <mod1_counter> (Architecture <schematic>).
    Set user-defined property "LOC =  v15" for signal <ctrl_signal> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod1_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod1_counter>.
    Set user-defined property "INIT =  0" for instance <xlxi_32> in unit <mod1_counter>.
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <mod1_counter>.
Entity <mod1_counter> analyzed. Unit <mod1_counter> generated.

Analyzing Entity <mod2_counter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_31_0" for instance <xlxi_31> in unit <mod2_counter>.
    Set user-defined property "HU_SET =  XLXI_32_1" for instance <xlxi_32> in unit <mod2_counter>.
Entity <mod2_counter> analyzed. Unit <mod2_counter> generated.

Analyzing Entity <mod3_counter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_31_0" for instance <xlxi_31> in unit <mod3_counter>.
    Set user-defined property "HU_SET =  XLXI_32_1" for instance <xlxi_32> in unit <mod3_counter>.
Entity <mod3_counter> analyzed. Unit <mod3_counter> generated.

Analyzing Entity <mod4_counter> (Architecture <schematic>).
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod4_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <xlxi_3> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <xlxi_4> in unit <mod4_counter>.
Entity <mod4_counter> analyzed. Unit <mod4_counter> generated.

Analyzing Entity <nor12_mxilinx_sevensegenable> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_185> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_142> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <nor12_mxilinx_sevensegenable>.
Entity <nor12_mxilinx_sevensegenable> analyzed. Unit <nor12_mxilinx_sevensegenable> generated.

Analyzing Entity <nor8_mxilinx_sevensegenable> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_144> in unit <nor8_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <nor8_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <nor8_mxilinx_sevensegenable>.
Entity <nor8_mxilinx_sevensegenable> analyzed. Unit <nor8_mxilinx_sevensegenable> generated.

Analyzing Entity <switchcontrol> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_1> in unit <switchcontrol>.
Entity <switchcontrol> analyzed. Unit <switchcontrol> generated.

Analyzing Entity <d3_8e_mxilinx_controlunit> (Architecture <schematic>).
Entity <d3_8e_mxilinx_controlunit> analyzed. Unit <d3_8e_mxilinx_controlunit> generated.

Analyzing Entity <or7_mxilinx_controlunit> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_111> in unit <or7_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_110> in unit <or7_mxilinx_controlunit>.
Entity <or7_mxilinx_controlunit> analyzed. Unit <or7_mxilinx_controlunit> generated.

Analyzing Entity <or8_mxilinx_controlunit> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_117> in unit <or8_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_116> in unit <or8_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_91> in unit <or8_mxilinx_controlunit>.
Entity <or8_mxilinx_controlunit> analyzed. Unit <or8_mxilinx_controlunit> generated.

Analyzing Entity <freq_div> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_10_0" for instance <xlxi_10> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_11_1" for instance <xlxi_11> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_12_2" for instance <xlxi_12> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_2_3" for instance <xlxi_2> in unit <freq_div>.
Entity <freq_div> analyzed. Unit <freq_div> generated.

Analyzing Entity <adder> (Architecture <schematic>).
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 245: Unconnected output port 'ofl' of component 'add4_mxilinx_adder'.
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <xlxi_3> in unit <adder>.
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 250: Unconnected output port 'co' of component 'add4_mxilinx_adder'.
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 250: Unconnected output port 'ofl' of component 'add4_mxilinx_adder'.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <xlxi_4> in unit <adder>.
Entity <adder> analyzed. Unit <adder> generated.

Analyzing Entity <negconverter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <xlxi_6> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <xlxi_7> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <xlxi_8> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <xlxi_9> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_10_8" for instance <xlxi_10> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_11_9" for instance <xlxi_11> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <xlxi_5> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <xlxi_4> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <xlxi_3> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <xlxi_2> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_21_10" for instance <xlxi_21> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_22_11" for instance <xlxi_22> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_23_12" for instance <xlxi_23> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_24_13" for instance <xlxi_24> in unit <negconverter>.
Entity <negconverter> analyzed. Unit <negconverter> generated.

Analyzing Entity <ninecompl> (Architecture <schematic>).
Entity <ninecompl> analyzed. Unit <ninecompl> generated.

Analyzing Entity <fjkp_mxilinx_mod2_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  1" for instance <i_36_32> in unit <fjkp_mxilinx_mod2_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkp_mxilinx_mod2_counter>.
Entity <fjkp_mxilinx_mod2_counter> analyzed. Unit <fjkp_mxilinx_mod2_counter> generated.

Analyzing Entity <fjkp_mxilinx_mod3_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  1" for instance <i_36_32> in unit <fjkp_mxilinx_mod3_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkp_mxilinx_mod3_counter>.
Entity <fjkp_mxilinx_mod3_counter> analyzed. Unit <fjkp_mxilinx_mod3_counter> generated.

Analyzing Entity <fjkc_mxilinx_mod4_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <i_36_32> in unit <fjkc_mxilinx_mod4_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkc_mxilinx_mod4_counter>.
Entity <fjkc_mxilinx_mod4_counter> analyzed. Unit <fjkc_mxilinx_mod4_counter> generated.

Analyzing Entity <fjkc_mxilinx_freq_div> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <i_36_32> in unit <fjkc_mxilinx_freq_div>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkc_mxilinx_freq_div>.
Entity <fjkc_mxilinx_freq_div> analyzed. Unit <fjkc_mxilinx_freq_div> generated.

Analyzing Entity <add4_mxilinx_adder> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_206> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_182> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_175> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_178> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_58> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_62> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_55> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_111> in unit <add4_mxilinx_adder>.
Entity <add4_mxilinx_adder> analyzed. Unit <add4_mxilinx_adder> generated.

Analyzing Entity <comp4_mxilinx_negconverter> (Architecture <schematic>).
Entity <comp4_mxilinx_negconverter> analyzed. Unit <comp4_mxilinx_negconverter> generated.

Analyzing Entity <or12_mxilinx_negconverter> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_187> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_142> in unit <or12_mxilinx_negconverter>.
Entity <or12_mxilinx_negconverter> analyzed. Unit <or12_mxilinx_negconverter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <or12_mxilinx_negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <or12_mxilinx_negconverter> synthesized.


Synthesizing Unit <comp4_mxilinx_negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
Unit <comp4_mxilinx_negconverter> synthesized.


Synthesizing Unit <add4_mxilinx_adder>.
    Related source file is C:/SC201/Calculator/adder.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <add4_mxilinx_adder> synthesized.


Synthesizing Unit <fjkc_mxilinx_freq_div>.
    Related source file is C:/SC201/Calculator/freq_div.vhf.
Unit <fjkc_mxilinx_freq_div> synthesized.


Synthesizing Unit <fjkc_mxilinx_mod4_counter>.
    Related source file is C:/SC201/Calculator/mod4_counter.vhf.
Unit <fjkc_mxilinx_mod4_counter> synthesized.


Synthesizing Unit <fjkp_mxilinx_mod3_counter>.
    Related source file is C:/SC201/Calculator/mod3_counter.vhf.
Unit <fjkp_mxilinx_mod3_counter> synthesized.


Synthesizing Unit <fjkp_mxilinx_mod2_counter>.
    Related source file is C:/SC201/Calculator/mod2_counter.vhf.
Unit <fjkp_mxilinx_mod2_counter> synthesized.


Synthesizing Unit <ninecompl>.
    Related source file is C:/SC201/Calculator/ninecompl.vhf.
Unit <ninecompl> synthesized.


Synthesizing Unit <negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
Unit <negconverter> synthesized.


Synthesizing Unit <adder>.
    Related source file is C:/SC201/Calculator/adder.vhf.
Unit <adder> synthesized.


Synthesizing Unit <freq_div>.
    Related source file is C:/SC201/Calculator/freq_div.vhf.
Unit <freq_div> synthesized.


Synthesizing Unit <or8_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <or8_mxilinx_controlunit> synthesized.


Synthesizing Unit <or7_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <or7_mxilinx_controlunit> synthesized.


Synthesizing Unit <d3_8e_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <d3_8e_mxilinx_controlunit> synthesized.


Synthesizing Unit <switchcontrol>.
    Related source file is C:/SC201/Calculator/switchcontrol.vhf.
Unit <switchcontrol> synthesized.


Synthesizing Unit <nor8_mxilinx_sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <nor8_mxilinx_sevensegenable> synthesized.


Synthesizing Unit <nor12_mxilinx_sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <nor12_mxilinx_sevensegenable> synthesized.


Synthesizing Unit <mod4_counter>.
    Related source file is C:/SC201/Calculator/mod4_counter.vhf.
Unit <mod4_counter> synthesized.


Synthesizing Unit <mod3_counter>.
    Related source file is C:/SC201/Calculator/mod3_counter.vhf.
Unit <mod3_counter> synthesized.


Synthesizing Unit <mod2_counter>.
    Related source file is C:/SC201/Calculator/mod2_counter.vhf.
Unit <mod2_counter> synthesized.


Synthesizing Unit <mod1_counter>.
    Related source file is C:/SC201/Calculator/mod1_counter.vhf.
Unit <mod1_counter> synthesized.


Synthesizing Unit <twooneswitch>.
    Related source file is C:/SC201/Calculator/twooneswitch.vhf.
Unit <twooneswitch> synthesized.


Synthesizing Unit <onetwoswitch>.
    Related source file is C:/SC201/Calculator/onetwoswitch.vhf.
Unit <onetwoswitch> synthesized.


Synthesizing Unit <bcdregister>.
    Related source file is C:/SC201/Calculator/bcdregister.vhf.
Unit <bcdregister> synthesized.


Synthesizing Unit <bcdadder>.
    Related source file is C:/SC201/Calculator/bcdadder.vhf.
Unit <bcdadder> synthesized.


Synthesizing Unit <m2_1e_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <m2_1e_mxilinx_lab4> synthesized.


Synthesizing Unit <decoderd>.
    Related source file is C:/SC201/Calculator/decoderd.vhf.
Unit <decoderd> synthesized.


Synthesizing Unit <decoderc>.
    Related source file is C:/SC201/Calculator/decoderc.vhf.
Unit <decoderc> synthesized.


Synthesizing Unit <decoderb>.
    Related source file is C:/SC201/Calculator/decoderb.vhf.
Unit <decoderb> synthesized.


Synthesizing Unit <decodera>.
    Related source file is C:/SC201/Calculator/decodera.vhf.
Unit <decodera> synthesized.


Synthesizing Unit <multi_divider>.
    Related source file is C:/SC201/Calculator/multi_divider.vhf.
Unit <multi_divider> synthesized.


Synthesizing Unit <controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <controlunit> synthesized.


Synthesizing Unit <compm4_mxilinx_control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <compm4_mxilinx_control> synthesized.


Synthesizing Unit <comp4_mxilinx_control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <comp4_mxilinx_control> synthesized.


Synthesizing Unit <switchcontrolmain>.
    Related source file is C:/SC201/Calculator/switchcontrolmain.vhf.
Unit <switchcontrolmain> synthesized.


Synthesizing Unit <shiftregister4x4>.
    Related source file is C:/SC201/Calculator/shiftregister4x4.vhf.
Unit <shiftregister4x4> synthesized.


Synthesizing Unit <sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
Unit <sevensegenable> synthesized.


Synthesizing Unit <sevensegdec>.
    Related source file is C:/SC201/Calculator/sevensegdec.vhf.
Unit <sevensegdec> synthesized.


Synthesizing Unit <ring>.
    Related source file is C:/SC201/Calculator/ring.vhf.
Unit <ring> synthesized.


Synthesizing Unit <registera>.
    Related source file is C:/SC201/Calculator/registera.vhf.
Unit <registera> synthesized.


Synthesizing Unit <m4_1e_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <m4_1e_mxilinx_lab4> synthesized.


Synthesizing Unit <inputregister>.
    Related source file is C:/SC201/Calculator/inputregister.vhf.
Unit <inputregister> synthesized.


Synthesizing Unit <decoder>.
    Related source file is C:/SC201/Calculator/decoder.vhf.
Unit <decoder> synthesized.


Synthesizing Unit <control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <control> synthesized.


Synthesizing Unit <comp4_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <comp4_mxilinx_lab4> synthesized.


Synthesizing Unit <lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <lab4> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx52i/data/librtl.xst" Consulted

Optimizing unit <lab4> ...

Optimizing unit <comp4_mxilinx_lab4> ...

Optimizing unit <sevensegdec> ...

Optimizing unit <comp4_mxilinx_control> ...

Optimizing unit <compm4_mxilinx_control> ...

Optimizing unit <m2_1e_mxilinx_lab4> ...

Optimizing unit <nor12_mxilinx_sevensegenable> ...

Optimizing unit <nor8_mxilinx_sevensegenable> ...

Optimizing unit <d3_8e_mxilinx_controlunit> ...

Optimizing unit <or7_mxilinx_controlunit> ...

Optimizing unit <or8_mxilinx_controlunit> ...

Optimizing unit <fjkp_mxilinx_mod2_counter> ...

Optimizing unit <fjkp_mxilinx_mod3_counter> ...

Optimizing unit <fjkc_mxilinx_mod4_counter> ...

Optimizing unit <fjkc_mxilinx_freq_div> ...

Optimizing unit <add4_mxilinx_adder> ...

Optimizing unit <comp4_mxilinx_negconverter> ...

Optimizing unit <or12_mxilinx_negconverter> ...

Optimizing unit <m4_1e_mxilinx_lab4> ...

Optimizing unit <controlunit> ...

Optimizing unit <negconverter> ...

Optimizing unit <ninecompl> ...

Optimizing unit <sevensegenable> ...

Optimizing unit <bcdadder> ...

Mapping all equations...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx52i.
Building and optimizing final netlist ...
WARNING:Xst:382 - Register xlxi_52_xlxi_1_xlxi_33 is equivalent to xlxi_52_xlxi_1_xlxi_32
Found area constraint ratio of 100 (+ 5) on block lab4, actual ratio is 7.
WARNING:Xst:382 - Register xlxi_52_xlxi_1_xlxi_33 is equivalent to xlxi_52_xlxi_1_xlxi_32

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200fg456-5 

 Number of Slices:                     171  out of   2352     7%  
 Number of Slice Flip Flops:           160  out of   4704     3%  
 Number of 4 input LUTs:                 8  out of   4704     0%  
 Number of bonded IOBs:                 19  out of    288     6%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
xlxi_1_xlxi_5_xlxi_4_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_5_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_31/i_36_32:q   | NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_26:o                   | NONE(*)(xlxi_9_xlxi_13)| 4     |
xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32:q| NONE                   | 3     |
xlxi_52_xlxi_2_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_12/i_36_32:q| NONE                   | 1     |
pulse                              | ibufg+bufg             | 2     |
xlxi_25:g                          | NONE                   | 2     |
xst_gnd:g                          | NONE                   | 5     |
xlxi_23:o                          | NONE(*)(xlxi_3_xlxi_27_xlxi_33)| 16    |
xlxi_1_xlxi_5_xlxi_5_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_5_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_3/i_36_32:q    | NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_2_xlxi_1/i_36_34:o     | NONE(*)(xlxi_8_xlxi_30)| 16    |
xlxi_1_xlxi_2_xlxi_1/i_36_33:o     | NONE(*)(xlxi_3_xlxi_28_xlxi_33)| 16    |
xlxi_1_xlxi_2_xlxi_1/i_36_35:o     | NONE(*)(xlxi_2_xlxi_4) | 4     |
xlxi_52_xlxi_3_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_31/i_36_32:q   | NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_19:o                  | NONE(*)(xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_9:o                   | NONE(*)(xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_15:o                  | NONE(*)(xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 106.443ns (Maximum Frequency: 9.395MHz)
   Minimum input arrival time before clock: 15.102ns
   Maximum output required time after clock: 103.852ns
   Maximum combinational path delay: 10.466ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd c:\sc201\calculator/_ngo -i -p xc2s200-fg456-5
lab4.ngc lab4.ngd 

Reading NGO file "C:/SC201/Calculator/lab4.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'xlxn_394' has non-clock connections. These
   problematic connections include: pin i1 on block xlxi_52_xlxi_19 with type
   and2, pin i1 on block xlxi_52_xlxi_15 with type and2, pin i1 on block
   xlxi_52_xlxi_9 with type and2
WARNING:NgdBuild:483 - Attribute "LOC" on "r4_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r3_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r2_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r1_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxn_420" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "sw21b" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "sw21a" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_9/gt' has no load
WARNING:NgdBuild:483 - Attribute "LOC" on "g_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "f_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "e_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "d_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "c_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "b_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "a_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_2_xlxi_1/d7' has no load
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_122" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_124" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_16" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_96" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_86" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_3_xlxi_16_neg" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_1_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_1_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_2_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_2_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_3_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_3_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_4_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_4_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_4/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_4/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_4/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/ofl'
   has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  39

Writing NGD file "lab4.ngd" ...

Writing NGDBUILD log file "lab4.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s200fg456-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   25
Logic Utilization:
  Total Number Slice Registers:     160 out of  4,704    3%
    Number used as Flip Flops:                    157
    Number used as Latches:                         3
  Number of 4 input LUTs:           419 out of  4,704    8%
Logic Distribution:
    Number of occupied Slices:                         329 out of  2,352   13%
    Number of Slices containing only related logic:    329 out of    329  100%
    Number of Slices containing unrelated logic:         0 out of    329    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:       419 out of  4,704    8%
   Number of bonded IOBs:            18 out of    284    6%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

   Number of RPM macros:           43
Total equivalent gate count for design:  4,133
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  60 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "lab4_map.mrp" for details.

Completed process "Map".

Mapping Module lab4 . . .
MAP command line:
map -quiet -p xc2s200-fg456-5 -cm area -pr b -k 4 -c 100 -tx off -o lab4_map.ncd lab4.ngd lab4.pcf
Mapping Module lab4: DONE



Started process "Place & Route".

Release 5.2.03i - Par F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: lab4.pcf

Loading device database for application par from file "lab4_map.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application par from file 'v200.nph' in environment
C:/Xilinx52i.
Device speed data version:  PRODUCTION 1.27 2002-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 284     6%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                  329 out of 2352   13%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)

WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_3_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_4_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_1_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_2_xlxi_4/co has no load

Phase 1.1
Phase 1.1 (Checksum:98a00f) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.8
.................................
Phase 3.8 (Checksum:c5bf92) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 2 secs 

Writing design to file lab4.ncd.

Total REAL time to placer completion: 2 secs 
Total CPU time to placer completion: 1 secs 


Starting Router          REAL time: 2 secs 

Phase 1: 1494 unrouted;       REAL time: 2 secs 

Phase 2: 1460 unrouted;       REAL time: 8 secs 

Phase 3: 342 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Finished Router          REAL time: 9 secs 

Total REAL time to router completion: 9 secs 
Total CPU time to router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          xlxn_394          |  Global  |    5   |  0.000     |  0.783      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_178          |Low-Skew  |   11   |  0.322     |  5.497      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_52_xlxn_94          |   Local  |    4   |  0.000     |  1.097      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_414          |   Local  |   14   |  1.487     |  3.587      |
+----------------------------+----------+--------+------------+-------------+
|     xlxi_1_xlxn_7          |   Local  |    4   |  2.308     |  3.690      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_398          |   Local  |   10   |  0.070     |  3.286      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_388          |   Local  |    8   |  1.237     |  3.613      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_9_xlxn_16          |   Local  |    4   |  1.554     |  3.177      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_113          |   Local  |    4   |  0.000     |  1.115      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_124          |   Local  |    3   |  0.000     |  0.928      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_119          |   Local  |    1   |  0.000     |  1.659      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.477      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_35    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.523      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_24    |   Local  |    2   |  0.000     |  1.796      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.632      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.506      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_34    |   Local  |    2   |  0.000     |  1.067      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.410      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.295      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  0.934      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.295      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.316      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  2.091      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.534      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.665      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.523      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_33    |   Local  |    2   |  0.000     |  2.030      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.594      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.519      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.811      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.067      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.104      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.534      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.050      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_24    |   Local  |    2   |  0.000     |  1.012      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.759      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_35    |   Local  |    2   |  0.000     |  1.669      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.030      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.281      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.068      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.264      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.056      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.782      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_34    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.104      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.795      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.012      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.326      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  0.888      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.321      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.371      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_35    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.297      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  0.920      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.533      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_34    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.839      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_110          |   Local  |    1   |  0.000     |  1.345      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.364      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_5    |   Local  |    2   |  0.000     |  1.072      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_5    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_24    |   Local  |    2   |  0.000     |  1.297      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.299      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_3    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.299      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_3    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.046      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_2    |   Local  |    2   |  0.000     |  1.115      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_2    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.607      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_1    |   Local  |    2   |  0.000     |  0.888      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.095      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_1    |   Local  |    2   |  0.000     |  1.500      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.046      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_33    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.988      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.542      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.375      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.336      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.552      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.519      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_52_xlxn_90          |   Local  |    1   |  0.000     |  1.764      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_33    |   Local  |    2   |  0.000     |  1.021      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 16 secs 
Total CPU time to par completion: 9 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file lab4.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "lab4.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application trce.exe from file 'v200.nph' in environment
C:/Xilinx52i.

Analysis completed Wed Oct 06 11:59:57 2004
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module lab4 . . .
PAR command line: par -w -ol 2 -t 1 lab4_map.ncd lab4.ncd lab4.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.2.03i - Bitgen F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "lab4.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application Bitgen from file 'v200.nph' in environment
C:/Xilinx52i.
Opened constraints file lab4.pcf.

Wed Oct 06 11:59:59 2004

Running DRC.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_3_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_4_xlxi_4/co has no load.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_414 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_178 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_1_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_2_xlxi_4/co has no load.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_398 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_388 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_9_xlxn_16 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_119 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_110 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_90 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 16 warnings.
Creating bit map...
Saving bit stream in "lab4.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

Release 5.2.03i - sch2jhd F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------

Release 5.2.03i - sch2jhd F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 5.2.03i - sch2vhdl F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.

Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 5.2.03i - sch2vhdl F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.

Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/SC201/Calculator/adder.vhf in Library work.
Architecture schematic of Entity add4_mxilinx_adder is up to date.
Architecture schematic of Entity adder is up to date.
Compiling vhdl file C:/SC201/Calculator/negconverter.vhf in Library work.
Architecture schematic of Entity or12_mxilinx_negconverter is up to date.
Architecture schematic of Entity comp4_mxilinx_negconverter is up to date.
Architecture schematic of Entity negconverter is up to date.
Compiling vhdl file C:/SC201/Calculator/freq_div.vhf in Library work.
Architecture schematic of Entity fjkc_mxilinx_freq_div is up to date.
Architecture schematic of Entity freq_div is up to date.
Compiling vhdl file C:/SC201/Calculator/ninecompl.vhf in Library work.
Architecture schematic of Entity ninecompl is up to date.
Compiling vhdl file C:/SC201/Calculator/switchcontrol.vhf in Library work.
Architecture schematic of Entity switchcontrol is up to date.
Compiling vhdl file C:/SC201/Calculator/mod1_counter.vhf in Library work.
Architecture schematic of Entity mod1_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod2_counter.vhf in Library work.
Architecture schematic of Entity fjkp_mxilinx_mod2_counter is up to date.
Architecture schematic of Entity mod2_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod3_counter.vhf in Library work.
Architecture schematic of Entity fjkp_mxilinx_mod3_counter is up to date.
Architecture schematic of Entity mod3_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod4_counter.vhf in Library work.
Architecture schematic of Entity fjkc_mxilinx_mod4_counter is up to date.
Architecture schematic of Entity mod4_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/multi_divider.vhf in Library work.
Architecture schematic of Entity multi_divider is up to date.
Compiling vhdl file C:/SC201/Calculator/bcdadder.vhf in Library work.
Entity <bcdadder> (Architecture <schematic>) compiled.
Compiling vhdl file C:/SC201/Calculator/bcdregister.vhf in Library work.
Architecture schematic of Entity bcdregister is up to date.
Compiling vhdl file C:/SC201/Calculator/onetwoswitch.vhf in Library work.
Architecture schematic of Entity onetwoswitch is up to date.
Compiling vhdl file C:/SC201/Calculator/twooneswitch.vhf in Library work.
Architecture schematic of Entity twooneswitch is up to date.
Compiling vhdl file C:/SC201/Calculator/decodera.vhf in Library work.
Architecture schematic of Entity decodera is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderb.vhf in Library work.
Architecture schematic of Entity decoderb is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderc.vhf in Library work.
Architecture schematic of Entity decoderc is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderd.vhf in Library work.
Architecture schematic of Entity decoderd is up to date.
Compiling vhdl file C:/SC201/Calculator/controlunit.vhf in Library work.
Architecture schematic of Entity or8_mxilinx_controlunit is up to date.
Architecture schematic of Entity or7_mxilinx_controlunit is up to date.
Architecture schematic of Entity d3_8e_mxilinx_controlunit is up to date.
Architecture schematic of Entity controlunit is up to date.
Compiling vhdl file C:/SC201/Calculator/control.vhf in Library work.
Architecture schematic of Entity comp4_mxilinx_control is up to date.
Architecture schematic of Entity compm4_mxilinx_control is up to date.
Architecture schematic of Entity control is up to date.
Compiling vhdl file C:/SC201/Calculator/decoder.vhf in Library work.
Architecture schematic of Entity decoder is up to date.
Compiling vhdl file C:/SC201/Calculator/inputregister.vhf in Library work.
Architecture schematic of Entity inputregister is up to date.
Compiling vhdl file C:/SC201/Calculator/registera.vhf in Library work.
Entity <registera> (Architecture <schematic>) compiled.
Compiling vhdl file C:/SC201/Calculator/ring.vhf in Library work.
Architecture schematic of Entity ring is up to date.
Compiling vhdl file C:/SC201/Calculator/sevensegdec.vhf in Library work.
Architecture schematic of Entity sevensegdec is up to date.
Compiling vhdl file C:/SC201/Calculator/sevensegenable.vhf in Library work.
Architecture schematic of Entity nor8_mxilinx_sevensegenable is up to date.
Architecture schematic of Entity nor12_mxilinx_sevensegenable is up to date.
Architecture schematic of Entity sevensegenable is up to date.
Compiling vhdl file C:/SC201/Calculator/shiftregister4x4.vhf in Library work.
Architecture schematic of Entity shiftregister4x4 is up to date.
Compiling vhdl file C:/SC201/Calculator/switchcontrolmain.vhf in Library work.
Architecture schematic of Entity switchcontrolmain is up to date.
Compiling vhdl file C:/SC201/Calculator/lab4.vhf in Library work.
Architecture schematic of Entity m2_1e_mxilinx_lab4 is up to date.
Architecture schematic of Entity m4_1e_mxilinx_lab4 is up to date.
Architecture schematic of Entity comp4_mxilinx_lab4 is up to date.
Architecture schematic of Entity lab4 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <lab4> (Architecture <schematic>).
    Set user-defined property "LOC =  a11" for signal <pulse> in unit <lab4>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <lab4>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <lab4>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <lab4>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <lab4>.
    Set user-defined property "LOC =  AA13" for signal <a> in unit <lab4>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <lab4>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <lab4>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <lab4>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <lab4>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <lab4>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <lab4>.
    Set user-defined property "LOC =  w17" for signal <ledovrflow> in unit <lab4>.
    Set user-defined property "LOC =  AA14" for signal <ena> in unit <lab4>.
    Set user-defined property "LOC =  AA18" for signal <enb> in unit <lab4>.
    Set user-defined property "LOC =  V14" for signal <c1> in unit <lab4>.
    Set user-defined property "LOC =  Y14" for signal <c2> in unit <lab4>.
    Set user-defined property "LOC =  W15" for signal <c3> in unit <lab4>.
    Set user-defined property "LOC =  AB15" for signal <c4> in unit <lab4>.
    Set user-defined property "LOC =  V15" for signal <sw21a>.
    Set user-defined property "LOC =  Y16" for signal <sw21b>.
    Set user-defined property "LOC =  AA17" for signal <xlxn_420>.
    Set user-defined property "HU_SET =  XLXI_24_2" for instance <xlxi_24> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_46_6" for instance <xlxi_46> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_45_5" for instance <xlxi_45> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_44_4" for instance <xlxi_44> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_43_3" for instance <xlxi_43> in unit <lab4>.
WARNING:Xst:753 - C:/SC201/Calculator/lab4.vhf line 613: Unconnected output port 'neg' of component 'registera'.
    Set user-defined property "LOC =  W14" for signal <neg> in unit <registera>.
    Set user-defined property "LOC =  AA13" for signal <a> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <sevensegdec>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <sevensegdec>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <sevensegdec>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <sevensegdec>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <sevensegdec>.
Entity <lab4> analyzed. Unit <lab4> generated.

Analyzing Entity <comp4_mxilinx_lab4> (Architecture <schematic>).
Entity <comp4_mxilinx_lab4> analyzed. Unit <comp4_mxilinx_lab4> generated.

Analyzing Entity <control> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_15_1" for instance <xlxi_15> in unit <control>.
    Set user-defined property "HU_SET =  XLXI_16_2" for instance <xlxi_16> in unit <control>.
    Set user-defined property "HU_SET =  XLXI_18_3" for instance <xlxi_18> in unit <control>.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 362: Unconnected output port 'gt' of component 'compm4_mxilinx_control'.
    Set user-defined property "HU_SET =  XLXI_9_0" for instance <xlxi_9> in unit <control>.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 366: Unconnected output port 'out1' of component 'controlunit'.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 366: Unconnected output port 'out7' of component 'controlunit'.
    Set user-defined property "INIT =  0" for instance <xlxi_6> in unit <control>.
    Set user-defined property "INIT =  0" for instance <xlxi_19> in unit <control>.
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <decoder> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decodera>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decodera>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderb>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderb>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderb>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderc>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderc>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderc>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderc>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderd>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderd>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderd>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderd>.
Entity <decoder> analyzed. Unit <decoder> generated.

Analyzing Entity <inputregister> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_1> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_2> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_3> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_4> in unit <inputregister>.
Entity <inputregister> analyzed. Unit <inputregister> generated.

Analyzing Entity <m4_1e_mxilinx_lab4> (Architecture <schematic>).
    Set user-defined property "HU_SET =  I_M23_0" for instance <i_m23> in unit <m4_1e_mxilinx_lab4>.
    Set user-defined property "HU_SET =  I_M01_1" for instance <i_m01> in unit <m4_1e_mxilinx_lab4>.
Entity <m4_1e_mxilinx_lab4> analyzed. Unit <m4_1e_mxilinx_lab4> generated.

Analyzing Entity <registera> (Architecture <schematic>).
    Set user-defined property "LOC =  W14" for signal <neg> in unit <registera>.
    Set user-defined property "LOC =  W14" for signal <neg> in unit <bcdadder>.
Entity <registera> analyzed. Unit <registera> generated.

Analyzing Entity <ring> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_13> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_14> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_15> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_16> in unit <ring>.
Entity <ring> analyzed. Unit <ring> generated.

Analyzing Entity <sevensegdec> (Architecture <schematic>).
    Set user-defined property "LOC =  AA13" for signal <a> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <sevensegdec>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <sevensegdec>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <sevensegdec>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <sevensegdec>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <sevensegdec>.
Entity <sevensegdec> analyzed. Unit <sevensegdec> generated.

Analyzing Entity <sevensegenable> (Architecture <schematic>).
    Set user-defined property "LOC =  v15" for signal <ctrl_signal> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod1_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod4_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_5_0" for instance <xlxi_5> in unit <sevensegenable>.
    Set user-defined property "HU_SET =  XLXI_6_1" for instance <xlxi_6> in unit <sevensegenable>.
Entity <sevensegenable> analyzed. Unit <sevensegenable> generated.

Analyzing Entity <shiftregister4x4> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_27> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_28> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_29> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_30> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_31> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_32> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_34> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_35> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_36> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_37> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_38> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_39> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_40> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_41> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_42> in unit <shiftregister4x4>.
Entity <shiftregister4x4> analyzed. Unit <shiftregister4x4> generated.

Analyzing Entity <switchcontrolmain> (Architecture <schematic>).
Entity <switchcontrolmain> analyzed. Unit <switchcontrolmain> generated.

Analyzing Entity <comp4_mxilinx_control> (Architecture <schematic>).
Entity <comp4_mxilinx_control> analyzed. Unit <comp4_mxilinx_control> generated.

Analyzing Entity <compm4_mxilinx_control> (Architecture <schematic>).
Entity <compm4_mxilinx_control> analyzed. Unit <compm4_mxilinx_control> generated.

Analyzing Entity <controlunit> (Architecture <schematic>).
WARNING:Xst:753 - C:/SC201/Calculator/controlunit.vhf line 453: Unconnected output port 'd7' of component 'd3_8e_mxilinx_controlunit'.
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <xlxi_1> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_4> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_3> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_2> in unit <controlunit>.
    Set user-defined property "HU_SET =  XLXI_17_1" for instance <xlxi_17> in unit <controlunit>.
    Set user-defined property "HU_SET =  XLXI_22_2" for instance <xlxi_22> in unit <controlunit>.
Entity <controlunit> analyzed. Unit <controlunit> generated.

Analyzing Entity <multi_divider> (Architecture <schematic>).
Entity <multi_divider> analyzed. Unit <multi_divider> generated.

Analyzing Entity <decodera> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decodera>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decodera>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decodera>.
Entity <decodera> analyzed. Unit <decodera> generated.

Analyzing Entity <decoderb> (Architecture <schematic>).
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderb>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderb>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderb>.
Entity <decoderb> analyzed. Unit <decoderb> generated.

Analyzing Entity <decoderc> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderc>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderc>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderc>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderc>.
Entity <decoderc> analyzed. Unit <decoderc> generated.

Analyzing Entity <decoderd> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderd>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderd>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderd>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderd>.
Entity <decoderd> analyzed. Unit <decoderd> generated.

Analyzing Entity <m2_1e_mxilinx_lab4> (Architecture <schematic>).
Entity <m2_1e_mxilinx_lab4> analyzed. Unit <m2_1e_mxilinx_lab4> generated.

Analyzing Entity <bcdadder> (Architecture <schematic>).
    Set user-defined property "LOC =  W14" for signal <neg> in unit <bcdadder>.
WARNING:Xst:753 - C:/SC201/Calculator/bcdadder.vhf line 326: Unconnected output port 'overflow' of component 'ninecompl'.
Entity <bcdadder> analyzed. Unit <bcdadder> generated.

Analyzing Entity <bcdregister> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_35> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_36> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_37> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_38> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_39> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_40> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_41> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_42> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_43> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_44> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_45> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_46> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_47> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_48> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_49> in unit <bcdregister>.
Entity <bcdregister> analyzed. Unit <bcdregister> generated.

Analyzing Entity <onetwoswitch> (Architecture <schematic>).
Entity <onetwoswitch> analyzed. Unit <onetwoswitch> generated.

Analyzing Entity <twooneswitch> (Architecture <schematic>).
Entity <twooneswitch> analyzed. Unit <twooneswitch> generated.

Analyzing Entity <mod1_counter> (Architecture <schematic>).
    Set user-defined property "LOC =  v15" for signal <ctrl_signal> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod1_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod1_counter>.
    Set user-defined property "INIT =  0" for instance <xlxi_32> in unit <mod1_counter>.
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <mod1_counter>.
Entity <mod1_counter> analyzed. Unit <mod1_counter> generated.

Analyzing Entity <mod2_counter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_31_0" for instance <xlxi_31> in unit <mod2_counter>.
    Set user-defined property "HU_SET =  XLXI_32_1" for instance <xlxi_32> in unit <mod2_counter>.
Entity <mod2_counter> analyzed. Unit <mod2_counter> generated.

Analyzing Entity <mod3_counter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_31_0" for instance <xlxi_31> in unit <mod3_counter>.
    Set user-defined property "HU_SET =  XLXI_32_1" for instance <xlxi_32> in unit <mod3_counter>.
Entity <mod3_counter> analyzed. Unit <mod3_counter> generated.

Analyzing Entity <mod4_counter> (Architecture <schematic>).
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod4_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <xlxi_3> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <xlxi_4> in unit <mod4_counter>.
Entity <mod4_counter> analyzed. Unit <mod4_counter> generated.

Analyzing Entity <nor12_mxilinx_sevensegenable> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_185> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_142> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <nor12_mxilinx_sevensegenable>.
Entity <nor12_mxilinx_sevensegenable> analyzed. Unit <nor12_mxilinx_sevensegenable> generated.

Analyzing Entity <nor8_mxilinx_sevensegenable> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_144> in unit <nor8_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <nor8_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <nor8_mxilinx_sevensegenable>.
Entity <nor8_mxilinx_sevensegenable> analyzed. Unit <nor8_mxilinx_sevensegenable> generated.

Analyzing Entity <switchcontrol> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_1> in unit <switchcontrol>.
Entity <switchcontrol> analyzed. Unit <switchcontrol> generated.

Analyzing Entity <d3_8e_mxilinx_controlunit> (Architecture <schematic>).
Entity <d3_8e_mxilinx_controlunit> analyzed. Unit <d3_8e_mxilinx_controlunit> generated.

Analyzing Entity <or7_mxilinx_controlunit> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_111> in unit <or7_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_110> in unit <or7_mxilinx_controlunit>.
Entity <or7_mxilinx_controlunit> analyzed. Unit <or7_mxilinx_controlunit> generated.

Analyzing Entity <or8_mxilinx_controlunit> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_117> in unit <or8_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_116> in unit <or8_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_91> in unit <or8_mxilinx_controlunit>.
Entity <or8_mxilinx_controlunit> analyzed. Unit <or8_mxilinx_controlunit> generated.

Analyzing Entity <freq_div> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_10_0" for instance <xlxi_10> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_11_1" for instance <xlxi_11> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_12_2" for instance <xlxi_12> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_2_3" for instance <xlxi_2> in unit <freq_div>.
Entity <freq_div> analyzed. Unit <freq_div> generated.

Analyzing Entity <adder> (Architecture <schematic>).
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 245: Unconnected output port 'ofl' of component 'add4_mxilinx_adder'.
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <xlxi_3> in unit <adder>.
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 250: Unconnected output port 'co' of component 'add4_mxilinx_adder'.
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 250: Unconnected output port 'ofl' of component 'add4_mxilinx_adder'.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <xlxi_4> in unit <adder>.
Entity <adder> analyzed. Unit <adder> generated.

Analyzing Entity <negconverter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <xlxi_6> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <xlxi_7> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <xlxi_8> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <xlxi_9> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_10_8" for instance <xlxi_10> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_11_9" for instance <xlxi_11> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <xlxi_5> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <xlxi_4> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <xlxi_3> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <xlxi_2> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_21_10" for instance <xlxi_21> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_22_11" for instance <xlxi_22> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_23_12" for instance <xlxi_23> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_24_13" for instance <xlxi_24> in unit <negconverter>.
Entity <negconverter> analyzed. Unit <negconverter> generated.

Analyzing Entity <ninecompl> (Architecture <schematic>).
Entity <ninecompl> analyzed. Unit <ninecompl> generated.

Analyzing Entity <fjkp_mxilinx_mod2_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  1" for instance <i_36_32> in unit <fjkp_mxilinx_mod2_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkp_mxilinx_mod2_counter>.
Entity <fjkp_mxilinx_mod2_counter> analyzed. Unit <fjkp_mxilinx_mod2_counter> generated.

Analyzing Entity <fjkp_mxilinx_mod3_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  1" for instance <i_36_32> in unit <fjkp_mxilinx_mod3_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkp_mxilinx_mod3_counter>.
Entity <fjkp_mxilinx_mod3_counter> analyzed. Unit <fjkp_mxilinx_mod3_counter> generated.

Analyzing Entity <fjkc_mxilinx_mod4_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <i_36_32> in unit <fjkc_mxilinx_mod4_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkc_mxilinx_mod4_counter>.
Entity <fjkc_mxilinx_mod4_counter> analyzed. Unit <fjkc_mxilinx_mod4_counter> generated.

Analyzing Entity <fjkc_mxilinx_freq_div> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <i_36_32> in unit <fjkc_mxilinx_freq_div>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkc_mxilinx_freq_div>.
Entity <fjkc_mxilinx_freq_div> analyzed. Unit <fjkc_mxilinx_freq_div> generated.

Analyzing Entity <add4_mxilinx_adder> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_206> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_182> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_175> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_178> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_58> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_62> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_55> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_111> in unit <add4_mxilinx_adder>.
Entity <add4_mxilinx_adder> analyzed. Unit <add4_mxilinx_adder> generated.

Analyzing Entity <comp4_mxilinx_negconverter> (Architecture <schematic>).
Entity <comp4_mxilinx_negconverter> analyzed. Unit <comp4_mxilinx_negconverter> generated.

Analyzing Entity <or12_mxilinx_negconverter> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_187> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_142> in unit <or12_mxilinx_negconverter>.
Entity <or12_mxilinx_negconverter> analyzed. Unit <or12_mxilinx_negconverter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <or12_mxilinx_negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <or12_mxilinx_negconverter> synthesized.


Synthesizing Unit <comp4_mxilinx_negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
Unit <comp4_mxilinx_negconverter> synthesized.


Synthesizing Unit <add4_mxilinx_adder>.
    Related source file is C:/SC201/Calculator/adder.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <add4_mxilinx_adder> synthesized.


Synthesizing Unit <fjkc_mxilinx_freq_div>.
    Related source file is C:/SC201/Calculator/freq_div.vhf.
Unit <fjkc_mxilinx_freq_div> synthesized.


Synthesizing Unit <fjkc_mxilinx_mod4_counter>.
    Related source file is C:/SC201/Calculator/mod4_counter.vhf.
Unit <fjkc_mxilinx_mod4_counter> synthesized.


Synthesizing Unit <fjkp_mxilinx_mod3_counter>.
    Related source file is C:/SC201/Calculator/mod3_counter.vhf.
Unit <fjkp_mxilinx_mod3_counter> synthesized.


Synthesizing Unit <fjkp_mxilinx_mod2_counter>.
    Related source file is C:/SC201/Calculator/mod2_counter.vhf.
Unit <fjkp_mxilinx_mod2_counter> synthesized.


Synthesizing Unit <ninecompl>.
    Related source file is C:/SC201/Calculator/ninecompl.vhf.
Unit <ninecompl> synthesized.


Synthesizing Unit <negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
Unit <negconverter> synthesized.


Synthesizing Unit <adder>.
    Related source file is C:/SC201/Calculator/adder.vhf.
Unit <adder> synthesized.


Synthesizing Unit <freq_div>.
    Related source file is C:/SC201/Calculator/freq_div.vhf.
Unit <freq_div> synthesized.


Synthesizing Unit <or8_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <or8_mxilinx_controlunit> synthesized.


Synthesizing Unit <or7_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <or7_mxilinx_controlunit> synthesized.


Synthesizing Unit <d3_8e_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <d3_8e_mxilinx_controlunit> synthesized.


Synthesizing Unit <switchcontrol>.
    Related source file is C:/SC201/Calculator/switchcontrol.vhf.
Unit <switchcontrol> synthesized.


Synthesizing Unit <nor8_mxilinx_sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <nor8_mxilinx_sevensegenable> synthesized.


Synthesizing Unit <nor12_mxilinx_sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <nor12_mxilinx_sevensegenable> synthesized.


Synthesizing Unit <mod4_counter>.
    Related source file is C:/SC201/Calculator/mod4_counter.vhf.
Unit <mod4_counter> synthesized.


Synthesizing Unit <mod3_counter>.
    Related source file is C:/SC201/Calculator/mod3_counter.vhf.
Unit <mod3_counter> synthesized.


Synthesizing Unit <mod2_counter>.
    Related source file is C:/SC201/Calculator/mod2_counter.vhf.
Unit <mod2_counter> synthesized.


Synthesizing Unit <mod1_counter>.
    Related source file is C:/SC201/Calculator/mod1_counter.vhf.
Unit <mod1_counter> synthesized.


Synthesizing Unit <twooneswitch>.
    Related source file is C:/SC201/Calculator/twooneswitch.vhf.
Unit <twooneswitch> synthesized.


Synthesizing Unit <onetwoswitch>.
    Related source file is C:/SC201/Calculator/onetwoswitch.vhf.
Unit <onetwoswitch> synthesized.


Synthesizing Unit <bcdregister>.
    Related source file is C:/SC201/Calculator/bcdregister.vhf.
Unit <bcdregister> synthesized.


Synthesizing Unit <bcdadder>.
    Related source file is C:/SC201/Calculator/bcdadder.vhf.
Unit <bcdadder> synthesized.


Synthesizing Unit <m2_1e_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <m2_1e_mxilinx_lab4> synthesized.


Synthesizing Unit <decoderd>.
    Related source file is C:/SC201/Calculator/decoderd.vhf.
Unit <decoderd> synthesized.


Synthesizing Unit <decoderc>.
    Related source file is C:/SC201/Calculator/decoderc.vhf.
Unit <decoderc> synthesized.


Synthesizing Unit <decoderb>.
    Related source file is C:/SC201/Calculator/decoderb.vhf.
Unit <decoderb> synthesized.


Synthesizing Unit <decodera>.
    Related source file is C:/SC201/Calculator/decodera.vhf.
Unit <decodera> synthesized.


Synthesizing Unit <multi_divider>.
    Related source file is C:/SC201/Calculator/multi_divider.vhf.
Unit <multi_divider> synthesized.


Synthesizing Unit <controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <controlunit> synthesized.


Synthesizing Unit <compm4_mxilinx_control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <compm4_mxilinx_control> synthesized.


Synthesizing Unit <comp4_mxilinx_control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <comp4_mxilinx_control> synthesized.


Synthesizing Unit <switchcontrolmain>.
    Related source file is C:/SC201/Calculator/switchcontrolmain.vhf.
Unit <switchcontrolmain> synthesized.


Synthesizing Unit <shiftregister4x4>.
    Related source file is C:/SC201/Calculator/shiftregister4x4.vhf.
Unit <shiftregister4x4> synthesized.


Synthesizing Unit <sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
Unit <sevensegenable> synthesized.


Synthesizing Unit <sevensegdec>.
    Related source file is C:/SC201/Calculator/sevensegdec.vhf.
Unit <sevensegdec> synthesized.


Synthesizing Unit <ring>.
    Related source file is C:/SC201/Calculator/ring.vhf.
Unit <ring> synthesized.


Synthesizing Unit <registera>.
    Related source file is C:/SC201/Calculator/registera.vhf.
Unit <registera> synthesized.


Synthesizing Unit <m4_1e_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <m4_1e_mxilinx_lab4> synthesized.


Synthesizing Unit <inputregister>.
    Related source file is C:/SC201/Calculator/inputregister.vhf.
Unit <inputregister> synthesized.


Synthesizing Unit <decoder>.
    Related source file is C:/SC201/Calculator/decoder.vhf.
Unit <decoder> synthesized.


Synthesizing Unit <control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <control> synthesized.


Synthesizing Unit <comp4_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <comp4_mxilinx_lab4> synthesized.


Synthesizing Unit <lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <lab4> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx52i/data/librtl.xst" Consulted

Optimizing unit <lab4> ...

Optimizing unit <comp4_mxilinx_lab4> ...

Optimizing unit <sevensegdec> ...

Optimizing unit <comp4_mxilinx_control> ...

Optimizing unit <compm4_mxilinx_control> ...

Optimizing unit <m2_1e_mxilinx_lab4> ...

Optimizing unit <nor12_mxilinx_sevensegenable> ...

Optimizing unit <nor8_mxilinx_sevensegenable> ...

Optimizing unit <d3_8e_mxilinx_controlunit> ...

Optimizing unit <or7_mxilinx_controlunit> ...

Optimizing unit <or8_mxilinx_controlunit> ...

Optimizing unit <fjkp_mxilinx_mod2_counter> ...

Optimizing unit <fjkp_mxilinx_mod3_counter> ...

Optimizing unit <fjkc_mxilinx_mod4_counter> ...

Optimizing unit <fjkc_mxilinx_freq_div> ...

Optimizing unit <add4_mxilinx_adder> ...

Optimizing unit <comp4_mxilinx_negconverter> ...

Optimizing unit <or12_mxilinx_negconverter> ...

Optimizing unit <m4_1e_mxilinx_lab4> ...

Optimizing unit <controlunit> ...

Optimizing unit <negconverter> ...

Optimizing unit <ninecompl> ...

Optimizing unit <sevensegenable> ...

Optimizing unit <bcdadder> ...

Mapping all equations...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx52i.
Building and optimizing final netlist ...
WARNING:Xst:382 - Register xlxi_52_xlxi_1_xlxi_33 is equivalent to xlxi_52_xlxi_1_xlxi_32
Found area constraint ratio of 100 (+ 5) on block lab4, actual ratio is 7.
WARNING:Xst:382 - Register xlxi_52_xlxi_1_xlxi_33 is equivalent to xlxi_52_xlxi_1_xlxi_32

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200fg456-5 

 Number of Slices:                     171  out of   2352     7%  
 Number of Slice Flip Flops:           160  out of   4704     3%  
 Number of 4 input LUTs:                 8  out of   4704     0%  
 Number of bonded IOBs:                 19  out of    288     6%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
xlxi_1_xlxi_5_xlxi_4_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_31/i_36_32:q   | NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_5_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_26:o                   | NONE(*)(xlxi_9_xlxi_13)| 4     |
xlxi_1_xlxi_5_xlxi_2_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_2/i_36_32:q| NONE                   | 1     |
xst_gnd:g                          | NONE                   | 5     |
xlxi_25:g                          | NONE                   | 2     |
pulse                              | ibufg+bufg             | 2     |
xlxi_23:o                          | NONE(*)(xlxi_3_xlxi_27_xlxi_33)| 16    |
xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32:q| NONE                   | 3     |
xlxi_1_xlxi_5_xlxi_5_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_5_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_3/i_36_32:q    | NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_2_xlxi_1/i_36_34:o     | NONE(*)(xlxi_8_xlxi_30)| 16    |
xlxi_1_xlxi_2_xlxi_1/i_36_33:o     | NONE(*)(xlxi_3_xlxi_28_xlxi_33)| 16    |
xlxi_1_xlxi_2_xlxi_1/i_36_35:o     | NONE(*)(xlxi_2_xlxi_4) | 4     |
xlxi_52_xlxi_3_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_31/i_36_32:q   | NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_19:o                  | NONE(*)(xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_9:o                   | NONE(*)(xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_15:o                  | NONE(*)(xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 106.443ns (Maximum Frequency: 9.395MHz)
   Minimum input arrival time before clock: 15.102ns
   Maximum output required time after clock: 103.852ns
   Maximum combinational path delay: 10.466ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd c:\sc201\calculator/_ngo -i -p xc2s200-fg456-5
lab4.ngc lab4.ngd 

Reading NGO file "C:/SC201/Calculator/lab4.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'xlxn_394' has non-clock connections. These
   problematic connections include: pin i1 on block xlxi_52_xlxi_19 with type
   and2, pin i1 on block xlxi_52_xlxi_15 with type and2, pin i1 on block
   xlxi_52_xlxi_9 with type and2
WARNING:NgdBuild:483 - Attribute "LOC" on "r4_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r3_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r2_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r1_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxn_420" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "sw21b" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "sw21a" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_9/gt' has no load
WARNING:NgdBuild:483 - Attribute "LOC" on "g_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "f_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "e_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "d_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "c_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "b_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "a_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_2_xlxi_1/d7' has no load
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_122" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_124" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_16" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_96" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_86" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_3_xlxi_16_neg_dummy" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_1_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_1_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_2_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_2_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_3_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_3_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_4_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_4_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_4/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_4/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_4/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/ofl'
   has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  39

Writing NGD file "lab4.ngd" ...

Writing NGDBUILD log file "lab4.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s200fg456-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   25
Logic Utilization:
  Total Number Slice Registers:     160 out of  4,704    3%
    Number used as Flip Flops:                    157
    Number used as Latches:                         3
  Number of 4 input LUTs:           419 out of  4,704    8%
Logic Distribution:
    Number of occupied Slices:                         329 out of  2,352   13%
    Number of Slices containing only related logic:    329 out of    329  100%
    Number of Slices containing unrelated logic:         0 out of    329    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:       419 out of  4,704    8%
   Number of bonded IOBs:            18 out of    284    6%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

   Number of RPM macros:           43
Total equivalent gate count for design:  4,133
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  60 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "lab4_map.mrp" for details.

Completed process "Map".

Mapping Module lab4 . . .
MAP command line:
map -quiet -p xc2s200-fg456-5 -cm area -pr b -k 4 -c 100 -tx off -o lab4_map.ncd lab4.ngd lab4.pcf
Mapping Module lab4: DONE



Started process "Place & Route".

Release 5.2.03i - Par F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: lab4.pcf

Loading device database for application par from file "lab4_map.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application par from file 'v200.nph' in environment
C:/Xilinx52i.
Device speed data version:  PRODUCTION 1.27 2002-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 284     6%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                  329 out of 2352   13%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)

WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_3_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_4_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_1_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_2_xlxi_4/co has no load

Phase 1.1
Phase 1.1 (Checksum:98a00f) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.8
....................................
Phase 3.8 (Checksum:c1754a) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 2 secs 

Writing design to file lab4.ncd.

Total REAL time to placer completion: 2 secs 
Total CPU time to placer completion: 1 secs 


Starting Router          REAL time: 2 secs 

Phase 1: 1494 unrouted;       REAL time: 2 secs 

Phase 2: 1461 unrouted;       REAL time: 12 secs 

Phase 3: 319 unrouted;       REAL time: 13 secs 

Phase 4: 0 unrouted;       REAL time: 13 secs 

Finished Router          REAL time: 13 secs 

Total REAL time to router completion: 14 secs 
Total CPU time to router completion: 10 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          xlxn_394          |  Global  |    5   |  0.003     |  0.783      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_52_xlxn_94          |   Local  |    4   |  0.000     |  1.183      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_414          |   Local  |   14   |  1.845     |  3.520      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_178          |   Local  |   11   |  0.386     |  3.767      |
+----------------------------+----------+--------+------------+-------------+
|     xlxi_1_xlxn_7          |   Local  |    4   |  2.177     |  3.844      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_398          |   Local  |   10   |  0.078     |  3.378      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_388          |   Local  |    8   |  1.786     |  3.753      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_9_xlxn_16          |   Local  |    4   |  1.679     |  3.275      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_113          |   Local  |    4   |  0.000     |  0.984      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_124          |   Local  |    3   |  0.000     |  1.547      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_119          |   Local  |    1   |  0.000     |  0.861      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.729      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  0.888      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_35    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.466      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_24    |   Local  |    2   |  0.000     |  1.539      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.044      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.855      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.727      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_34    |   Local  |    2   |  0.000     |  1.021      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.549      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.297      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.381      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.768      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.726      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.021      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.493      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_33    |   Local  |    2   |  0.000     |  1.134      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.888      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.737      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.056      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.331      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.557      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.016      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_24    |   Local  |    2   |  0.000     |  1.534      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.410      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_35    |   Local  |    2   |  0.000     |  1.519      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.468      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.371      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.049      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.824      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.373      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.095      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.863      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.676      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_34    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.516      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.085      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.326      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.522      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.060      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.021      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_35    |   Local  |    2   |  0.000     |  1.264      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.046      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.864      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_34    |   Local  |    2   |  0.000     |  1.264      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  2.294      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_110          |   Local  |    1   |  0.000     |  1.316      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.626      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_5    |   Local  |    2   |  0.000     |  1.362      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_5    |   Local  |    2   |  0.000     |  1.160      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.537      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_24    |   Local  |    2   |  0.000     |  1.428      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_3    |   Local  |    2   |  0.000     |  1.519      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.212      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_3    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.021      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_2    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_2    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  2.014      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_1    |   Local  |    2   |  0.000     |  1.371      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_1    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.612      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.778      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_33    |   Local  |    2   |  0.000     |  1.501      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.776      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.592      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.060      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.361      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_52_xlxn_90          |   Local  |    1   |  0.000     |  1.419      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_33    |   Local  |    2   |  0.000     |  1.573      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 21 secs 
Total CPU time to par completion: 10 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file lab4.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "lab4.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application trce.exe from file 'v200.nph' in environment
C:/Xilinx52i.

Analysis completed Wed Oct 06 12:09:44 2004
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module lab4 . . .
PAR command line: par -w -ol 2 -t 1 lab4_map.ncd lab4.ncd lab4.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.2.03i - Bitgen F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "lab4.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application Bitgen from file 'v200.nph' in environment
C:/Xilinx52i.
Opened constraints file lab4.pcf.

Wed Oct 06 12:09:46 2004

Running DRC.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_3_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_4_xlxi_4/co has no load.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_414 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_178 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_1_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_2_xlxi_4/co has no load.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_398 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_388 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_9_xlxn_16 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_119 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_110 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_90 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 16 warnings.
Creating bit map...
Saving bit stream in "lab4.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".




Project Navigator Auto-Make Log File
-------------------------------------

Release 5.2.03i - sch2jhd F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------

Release 5.2.03i - sch2jhd F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 5.2.03i - sch2vhdl F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.

Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 5.2.03i - sch2vhdl F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.

Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/SC201/Calculator/adder.vhf in Library work.
Architecture schematic of Entity add4_mxilinx_adder is up to date.
Architecture schematic of Entity adder is up to date.
Compiling vhdl file C:/SC201/Calculator/negconverter.vhf in Library work.
Architecture schematic of Entity or12_mxilinx_negconverter is up to date.
Architecture schematic of Entity comp4_mxilinx_negconverter is up to date.
Architecture schematic of Entity negconverter is up to date.
Compiling vhdl file C:/SC201/Calculator/freq_div.vhf in Library work.
Architecture schematic of Entity fjkc_mxilinx_freq_div is up to date.
Architecture schematic of Entity freq_div is up to date.
Compiling vhdl file C:/SC201/Calculator/ninecompl.vhf in Library work.
Architecture schematic of Entity ninecompl is up to date.
Compiling vhdl file C:/SC201/Calculator/switchcontrol.vhf in Library work.
Architecture schematic of Entity switchcontrol is up to date.
Compiling vhdl file C:/SC201/Calculator/mod1_counter.vhf in Library work.
Architecture schematic of Entity mod1_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod2_counter.vhf in Library work.
Architecture schematic of Entity fjkp_mxilinx_mod2_counter is up to date.
Architecture schematic of Entity mod2_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod3_counter.vhf in Library work.
Architecture schematic of Entity fjkp_mxilinx_mod3_counter is up to date.
Architecture schematic of Entity mod3_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod4_counter.vhf in Library work.
Architecture schematic of Entity fjkc_mxilinx_mod4_counter is up to date.
Architecture schematic of Entity mod4_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/multi_divider.vhf in Library work.
Architecture schematic of Entity multi_divider is up to date.
Compiling vhdl file C:/SC201/Calculator/bcdadder.vhf in Library work.
Entity <bcdadder> (Architecture <schematic>) compiled.
Compiling vhdl file C:/SC201/Calculator/bcdregister.vhf in Library work.
Architecture schematic of Entity bcdregister is up to date.
Compiling vhdl file C:/SC201/Calculator/onetwoswitch.vhf in Library work.
Architecture schematic of Entity onetwoswitch is up to date.
Compiling vhdl file C:/SC201/Calculator/twooneswitch.vhf in Library work.
Architecture schematic of Entity twooneswitch is up to date.
Compiling vhdl file C:/SC201/Calculator/decodera.vhf in Library work.
Architecture schematic of Entity decodera is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderb.vhf in Library work.
Architecture schematic of Entity decoderb is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderc.vhf in Library work.
Architecture schematic of Entity decoderc is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderd.vhf in Library work.
Architecture schematic of Entity decoderd is up to date.
Compiling vhdl file C:/SC201/Calculator/controlunit.vhf in Library work.
Architecture schematic of Entity or8_mxilinx_controlunit is up to date.
Architecture schematic of Entity or7_mxilinx_controlunit is up to date.
Architecture schematic of Entity d3_8e_mxilinx_controlunit is up to date.
Architecture schematic of Entity controlunit is up to date.
Compiling vhdl file C:/SC201/Calculator/control.vhf in Library work.
Architecture schematic of Entity comp4_mxilinx_control is up to date.
Architecture schematic of Entity compm4_mxilinx_control is up to date.
Architecture schematic of Entity control is up to date.
Compiling vhdl file C:/SC201/Calculator/decoder.vhf in Library work.
Architecture schematic of Entity decoder is up to date.
Compiling vhdl file C:/SC201/Calculator/inputregister.vhf in Library work.
Architecture schematic of Entity inputregister is up to date.
Compiling vhdl file C:/SC201/Calculator/registera.vhf in Library work.
Entity <registera> (Architecture <schematic>) compiled.
Compiling vhdl file C:/SC201/Calculator/ring.vhf in Library work.
Architecture schematic of Entity ring is up to date.
Compiling vhdl file C:/SC201/Calculator/sevensegdec.vhf in Library work.
Architecture schematic of Entity sevensegdec is up to date.
Compiling vhdl file C:/SC201/Calculator/sevensegenable.vhf in Library work.
Architecture schematic of Entity nor8_mxilinx_sevensegenable is up to date.
Architecture schematic of Entity nor12_mxilinx_sevensegenable is up to date.
Architecture schematic of Entity sevensegenable is up to date.
Compiling vhdl file C:/SC201/Calculator/shiftregister4x4.vhf in Library work.
Architecture schematic of Entity shiftregister4x4 is up to date.
Compiling vhdl file C:/SC201/Calculator/switchcontrolmain.vhf in Library work.
Architecture schematic of Entity switchcontrolmain is up to date.
Compiling vhdl file C:/SC201/Calculator/lab4.vhf in Library work.
Architecture schematic of Entity m2_1e_mxilinx_lab4 is up to date.
Architecture schematic of Entity m4_1e_mxilinx_lab4 is up to date.
Architecture schematic of Entity comp4_mxilinx_lab4 is up to date.
Architecture schematic of Entity lab4 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <lab4> (Architecture <schematic>).
    Set user-defined property "LOC =  a11" for signal <pulse> in unit <lab4>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <lab4>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <lab4>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <lab4>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <lab4>.
    Set user-defined property "LOC =  AA13" for signal <a> in unit <lab4>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <lab4>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <lab4>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <lab4>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <lab4>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <lab4>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <lab4>.
    Set user-defined property "LOC =  w17" for signal <ledovrflow> in unit <lab4>.
    Set user-defined property "LOC =  AA14" for signal <ena> in unit <lab4>.
    Set user-defined property "LOC =  AA18" for signal <enb> in unit <lab4>.
    Set user-defined property "LOC =  V14" for signal <c1> in unit <lab4>.
    Set user-defined property "LOC =  Y14" for signal <c2> in unit <lab4>.
    Set user-defined property "LOC =  W15" for signal <c3> in unit <lab4>.
    Set user-defined property "LOC =  AB15" for signal <c4> in unit <lab4>.
    Set user-defined property "LOC =  V15" for signal <sw21a>.
    Set user-defined property "LOC =  Y16" for signal <sw21b>.
    Set user-defined property "LOC =  AA17" for signal <xlxn_420>.
    Set user-defined property "HU_SET =  XLXI_24_2" for instance <xlxi_24> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_46_6" for instance <xlxi_46> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_45_5" for instance <xlxi_45> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_44_4" for instance <xlxi_44> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_43_3" for instance <xlxi_43> in unit <lab4>.
    Set user-defined property "LOC =  AA13" for signal <a> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <sevensegdec>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <sevensegdec>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <sevensegdec>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <sevensegdec>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <sevensegdec>.
Entity <lab4> analyzed. Unit <lab4> generated.

Analyzing Entity <comp4_mxilinx_lab4> (Architecture <schematic>).
Entity <comp4_mxilinx_lab4> analyzed. Unit <comp4_mxilinx_lab4> generated.

Analyzing Entity <control> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_15_1" for instance <xlxi_15> in unit <control>.
    Set user-defined property "HU_SET =  XLXI_16_2" for instance <xlxi_16> in unit <control>.
    Set user-defined property "HU_SET =  XLXI_18_3" for instance <xlxi_18> in unit <control>.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 362: Unconnected output port 'gt' of component 'compm4_mxilinx_control'.
    Set user-defined property "HU_SET =  XLXI_9_0" for instance <xlxi_9> in unit <control>.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 366: Unconnected output port 'out1' of component 'controlunit'.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 366: Unconnected output port 'out7' of component 'controlunit'.
    Set user-defined property "INIT =  0" for instance <xlxi_6> in unit <control>.
    Set user-defined property "INIT =  0" for instance <xlxi_19> in unit <control>.
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <decoder> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decodera>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decodera>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderb>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderb>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderb>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderc>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderc>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderc>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderc>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderd>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderd>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderd>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderd>.
Entity <decoder> analyzed. Unit <decoder> generated.

Analyzing Entity <inputregister> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_1> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_2> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_3> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_4> in unit <inputregister>.
Entity <inputregister> analyzed. Unit <inputregister> generated.

Analyzing Entity <m4_1e_mxilinx_lab4> (Architecture <schematic>).
    Set user-defined property "HU_SET =  I_M23_0" for instance <i_m23> in unit <m4_1e_mxilinx_lab4>.
    Set user-defined property "HU_SET =  I_M01_1" for instance <i_m01> in unit <m4_1e_mxilinx_lab4>.
Entity <m4_1e_mxilinx_lab4> analyzed. Unit <m4_1e_mxilinx_lab4> generated.

Analyzing Entity <registera> (Architecture <schematic>).
Entity <registera> analyzed. Unit <registera> generated.

Analyzing Entity <ring> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_13> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_14> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_15> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_16> in unit <ring>.
Entity <ring> analyzed. Unit <ring> generated.

Analyzing Entity <sevensegdec> (Architecture <schematic>).
    Set user-defined property "LOC =  AA13" for signal <a> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <sevensegdec>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <sevensegdec>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <sevensegdec>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <sevensegdec>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <sevensegdec>.
Entity <sevensegdec> analyzed. Unit <sevensegdec> generated.

Analyzing Entity <sevensegenable> (Architecture <schematic>).
    Set user-defined property "LOC =  v15" for signal <ctrl_signal> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod1_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod4_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_5_0" for instance <xlxi_5> in unit <sevensegenable>.
    Set user-defined property "HU_SET =  XLXI_6_1" for instance <xlxi_6> in unit <sevensegenable>.
Entity <sevensegenable> analyzed. Unit <sevensegenable> generated.

Analyzing Entity <shiftregister4x4> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_27> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_28> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_29> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_30> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_31> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_32> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_34> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_35> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_36> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_37> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_38> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_39> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_40> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_41> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_42> in unit <shiftregister4x4>.
Entity <shiftregister4x4> analyzed. Unit <shiftregister4x4> generated.

Analyzing Entity <switchcontrolmain> (Architecture <schematic>).
Entity <switchcontrolmain> analyzed. Unit <switchcontrolmain> generated.

Analyzing Entity <comp4_mxilinx_control> (Architecture <schematic>).
Entity <comp4_mxilinx_control> analyzed. Unit <comp4_mxilinx_control> generated.

Analyzing Entity <compm4_mxilinx_control> (Architecture <schematic>).
Entity <compm4_mxilinx_control> analyzed. Unit <compm4_mxilinx_control> generated.

Analyzing Entity <controlunit> (Architecture <schematic>).
WARNING:Xst:753 - C:/SC201/Calculator/controlunit.vhf line 453: Unconnected output port 'd7' of component 'd3_8e_mxilinx_controlunit'.
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <xlxi_1> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_4> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_3> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_2> in unit <controlunit>.
    Set user-defined property "HU_SET =  XLXI_17_1" for instance <xlxi_17> in unit <controlunit>.
    Set user-defined property "HU_SET =  XLXI_22_2" for instance <xlxi_22> in unit <controlunit>.
Entity <controlunit> analyzed. Unit <controlunit> generated.

Analyzing Entity <multi_divider> (Architecture <schematic>).
Entity <multi_divider> analyzed. Unit <multi_divider> generated.

Analyzing Entity <decodera> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decodera>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decodera>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decodera>.
Entity <decodera> analyzed. Unit <decodera> generated.

Analyzing Entity <decoderb> (Architecture <schematic>).
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderb>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderb>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderb>.
Entity <decoderb> analyzed. Unit <decoderb> generated.

Analyzing Entity <decoderc> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderc>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderc>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderc>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderc>.
Entity <decoderc> analyzed. Unit <decoderc> generated.

Analyzing Entity <decoderd> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderd>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderd>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderd>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderd>.
Entity <decoderd> analyzed. Unit <decoderd> generated.

Analyzing Entity <m2_1e_mxilinx_lab4> (Architecture <schematic>).
Entity <m2_1e_mxilinx_lab4> analyzed. Unit <m2_1e_mxilinx_lab4> generated.

Analyzing Entity <bcdadder> (Architecture <schematic>).
    Set user-defined property "LOC =  W14" for signal <neg>.
WARNING:Xst:753 - C:/SC201/Calculator/bcdadder.vhf line 324: Unconnected output port 'overflow' of component 'ninecompl'.
Entity <bcdadder> analyzed. Unit <bcdadder> generated.

Analyzing Entity <bcdregister> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_35> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_36> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_37> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_38> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_39> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_40> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_41> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_42> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_43> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_44> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_45> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_46> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_47> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_48> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_49> in unit <bcdregister>.
Entity <bcdregister> analyzed. Unit <bcdregister> generated.

Analyzing Entity <onetwoswitch> (Architecture <schematic>).
Entity <onetwoswitch> analyzed. Unit <onetwoswitch> generated.

Analyzing Entity <twooneswitch> (Architecture <schematic>).
Entity <twooneswitch> analyzed. Unit <twooneswitch> generated.

Analyzing Entity <mod1_counter> (Architecture <schematic>).
    Set user-defined property "LOC =  v15" for signal <ctrl_signal> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod1_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod1_counter>.
    Set user-defined property "INIT =  0" for instance <xlxi_32> in unit <mod1_counter>.
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <mod1_counter>.
Entity <mod1_counter> analyzed. Unit <mod1_counter> generated.

Analyzing Entity <mod2_counter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_31_0" for instance <xlxi_31> in unit <mod2_counter>.
    Set user-defined property "HU_SET =  XLXI_32_1" for instance <xlxi_32> in unit <mod2_counter>.
Entity <mod2_counter> analyzed. Unit <mod2_counter> generated.

Analyzing Entity <mod3_counter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_31_0" for instance <xlxi_31> in unit <mod3_counter>.
    Set user-defined property "HU_SET =  XLXI_32_1" for instance <xlxi_32> in unit <mod3_counter>.
Entity <mod3_counter> analyzed. Unit <mod3_counter> generated.

Analyzing Entity <mod4_counter> (Architecture <schematic>).
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod4_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <xlxi_3> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <xlxi_4> in unit <mod4_counter>.
Entity <mod4_counter> analyzed. Unit <mod4_counter> generated.

Analyzing Entity <nor12_mxilinx_sevensegenable> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_185> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_142> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <nor12_mxilinx_sevensegenable>.
Entity <nor12_mxilinx_sevensegenable> analyzed. Unit <nor12_mxilinx_sevensegenable> generated.

Analyzing Entity <nor8_mxilinx_sevensegenable> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_144> in unit <nor8_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <nor8_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <nor8_mxilinx_sevensegenable>.
Entity <nor8_mxilinx_sevensegenable> analyzed. Unit <nor8_mxilinx_sevensegenable> generated.

Analyzing Entity <switchcontrol> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_1> in unit <switchcontrol>.
Entity <switchcontrol> analyzed. Unit <switchcontrol> generated.

Analyzing Entity <d3_8e_mxilinx_controlunit> (Architecture <schematic>).
Entity <d3_8e_mxilinx_controlunit> analyzed. Unit <d3_8e_mxilinx_controlunit> generated.

Analyzing Entity <or7_mxilinx_controlunit> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_111> in unit <or7_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_110> in unit <or7_mxilinx_controlunit>.
Entity <or7_mxilinx_controlunit> analyzed. Unit <or7_mxilinx_controlunit> generated.

Analyzing Entity <or8_mxilinx_controlunit> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_117> in unit <or8_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_116> in unit <or8_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_91> in unit <or8_mxilinx_controlunit>.
Entity <or8_mxilinx_controlunit> analyzed. Unit <or8_mxilinx_controlunit> generated.

Analyzing Entity <freq_div> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_10_0" for instance <xlxi_10> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_11_1" for instance <xlxi_11> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_12_2" for instance <xlxi_12> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_2_3" for instance <xlxi_2> in unit <freq_div>.
Entity <freq_div> analyzed. Unit <freq_div> generated.

Analyzing Entity <adder> (Architecture <schematic>).
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 245: Unconnected output port 'ofl' of component 'add4_mxilinx_adder'.
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <xlxi_3> in unit <adder>.
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 250: Unconnected output port 'co' of component 'add4_mxilinx_adder'.
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 250: Unconnected output port 'ofl' of component 'add4_mxilinx_adder'.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <xlxi_4> in unit <adder>.
Entity <adder> analyzed. Unit <adder> generated.

Analyzing Entity <negconverter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <xlxi_6> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <xlxi_7> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <xlxi_8> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <xlxi_9> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_10_8" for instance <xlxi_10> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_11_9" for instance <xlxi_11> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <xlxi_5> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <xlxi_4> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <xlxi_3> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <xlxi_2> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_21_10" for instance <xlxi_21> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_22_11" for instance <xlxi_22> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_23_12" for instance <xlxi_23> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_24_13" for instance <xlxi_24> in unit <negconverter>.
Entity <negconverter> analyzed. Unit <negconverter> generated.

Analyzing Entity <ninecompl> (Architecture <schematic>).
Entity <ninecompl> analyzed. Unit <ninecompl> generated.

Analyzing Entity <fjkp_mxilinx_mod2_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  1" for instance <i_36_32> in unit <fjkp_mxilinx_mod2_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkp_mxilinx_mod2_counter>.
Entity <fjkp_mxilinx_mod2_counter> analyzed. Unit <fjkp_mxilinx_mod2_counter> generated.

Analyzing Entity <fjkp_mxilinx_mod3_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  1" for instance <i_36_32> in unit <fjkp_mxilinx_mod3_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkp_mxilinx_mod3_counter>.
Entity <fjkp_mxilinx_mod3_counter> analyzed. Unit <fjkp_mxilinx_mod3_counter> generated.

Analyzing Entity <fjkc_mxilinx_mod4_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <i_36_32> in unit <fjkc_mxilinx_mod4_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkc_mxilinx_mod4_counter>.
Entity <fjkc_mxilinx_mod4_counter> analyzed. Unit <fjkc_mxilinx_mod4_counter> generated.

Analyzing Entity <fjkc_mxilinx_freq_div> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <i_36_32> in unit <fjkc_mxilinx_freq_div>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkc_mxilinx_freq_div>.
Entity <fjkc_mxilinx_freq_div> analyzed. Unit <fjkc_mxilinx_freq_div> generated.

Analyzing Entity <add4_mxilinx_adder> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_206> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_182> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_175> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_178> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_58> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_62> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_55> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_111> in unit <add4_mxilinx_adder>.
Entity <add4_mxilinx_adder> analyzed. Unit <add4_mxilinx_adder> generated.

Analyzing Entity <comp4_mxilinx_negconverter> (Architecture <schematic>).
Entity <comp4_mxilinx_negconverter> analyzed. Unit <comp4_mxilinx_negconverter> generated.

Analyzing Entity <or12_mxilinx_negconverter> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_187> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_142> in unit <or12_mxilinx_negconverter>.
Entity <or12_mxilinx_negconverter> analyzed. Unit <or12_mxilinx_negconverter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <or12_mxilinx_negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <or12_mxilinx_negconverter> synthesized.


Synthesizing Unit <comp4_mxilinx_negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
Unit <comp4_mxilinx_negconverter> synthesized.


Synthesizing Unit <add4_mxilinx_adder>.
    Related source file is C:/SC201/Calculator/adder.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <add4_mxilinx_adder> synthesized.


Synthesizing Unit <fjkc_mxilinx_freq_div>.
    Related source file is C:/SC201/Calculator/freq_div.vhf.
Unit <fjkc_mxilinx_freq_div> synthesized.


Synthesizing Unit <fjkc_mxilinx_mod4_counter>.
    Related source file is C:/SC201/Calculator/mod4_counter.vhf.
Unit <fjkc_mxilinx_mod4_counter> synthesized.


Synthesizing Unit <fjkp_mxilinx_mod3_counter>.
    Related source file is C:/SC201/Calculator/mod3_counter.vhf.
Unit <fjkp_mxilinx_mod3_counter> synthesized.


Synthesizing Unit <fjkp_mxilinx_mod2_counter>.
    Related source file is C:/SC201/Calculator/mod2_counter.vhf.
Unit <fjkp_mxilinx_mod2_counter> synthesized.


Synthesizing Unit <ninecompl>.
    Related source file is C:/SC201/Calculator/ninecompl.vhf.
Unit <ninecompl> synthesized.


Synthesizing Unit <negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
Unit <negconverter> synthesized.


Synthesizing Unit <adder>.
    Related source file is C:/SC201/Calculator/adder.vhf.
Unit <adder> synthesized.


Synthesizing Unit <freq_div>.
    Related source file is C:/SC201/Calculator/freq_div.vhf.
Unit <freq_div> synthesized.


Synthesizing Unit <or8_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <or8_mxilinx_controlunit> synthesized.


Synthesizing Unit <or7_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <or7_mxilinx_controlunit> synthesized.


Synthesizing Unit <d3_8e_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <d3_8e_mxilinx_controlunit> synthesized.


Synthesizing Unit <switchcontrol>.
    Related source file is C:/SC201/Calculator/switchcontrol.vhf.
Unit <switchcontrol> synthesized.


Synthesizing Unit <nor8_mxilinx_sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <nor8_mxilinx_sevensegenable> synthesized.


Synthesizing Unit <nor12_mxilinx_sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <nor12_mxilinx_sevensegenable> synthesized.


Synthesizing Unit <mod4_counter>.
    Related source file is C:/SC201/Calculator/mod4_counter.vhf.
Unit <mod4_counter> synthesized.


Synthesizing Unit <mod3_counter>.
    Related source file is C:/SC201/Calculator/mod3_counter.vhf.
Unit <mod3_counter> synthesized.


Synthesizing Unit <mod2_counter>.
    Related source file is C:/SC201/Calculator/mod2_counter.vhf.
Unit <mod2_counter> synthesized.


Synthesizing Unit <mod1_counter>.
    Related source file is C:/SC201/Calculator/mod1_counter.vhf.
Unit <mod1_counter> synthesized.


Synthesizing Unit <twooneswitch>.
    Related source file is C:/SC201/Calculator/twooneswitch.vhf.
Unit <twooneswitch> synthesized.


Synthesizing Unit <onetwoswitch>.
    Related source file is C:/SC201/Calculator/onetwoswitch.vhf.
Unit <onetwoswitch> synthesized.


Synthesizing Unit <bcdregister>.
    Related source file is C:/SC201/Calculator/bcdregister.vhf.
Unit <bcdregister> synthesized.


Synthesizing Unit <bcdadder>.
    Related source file is C:/SC201/Calculator/bcdadder.vhf.
Unit <bcdadder> synthesized.


Synthesizing Unit <m2_1e_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <m2_1e_mxilinx_lab4> synthesized.


Synthesizing Unit <decoderd>.
    Related source file is C:/SC201/Calculator/decoderd.vhf.
Unit <decoderd> synthesized.


Synthesizing Unit <decoderc>.
    Related source file is C:/SC201/Calculator/decoderc.vhf.
Unit <decoderc> synthesized.


Synthesizing Unit <decoderb>.
    Related source file is C:/SC201/Calculator/decoderb.vhf.
Unit <decoderb> synthesized.


Synthesizing Unit <decodera>.
    Related source file is C:/SC201/Calculator/decodera.vhf.
Unit <decodera> synthesized.


Synthesizing Unit <multi_divider>.
    Related source file is C:/SC201/Calculator/multi_divider.vhf.
Unit <multi_divider> synthesized.


Synthesizing Unit <controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <controlunit> synthesized.


Synthesizing Unit <compm4_mxilinx_control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <compm4_mxilinx_control> synthesized.


Synthesizing Unit <comp4_mxilinx_control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <comp4_mxilinx_control> synthesized.


Synthesizing Unit <switchcontrolmain>.
    Related source file is C:/SC201/Calculator/switchcontrolmain.vhf.
Unit <switchcontrolmain> synthesized.


Synthesizing Unit <shiftregister4x4>.
    Related source file is C:/SC201/Calculator/shiftregister4x4.vhf.
Unit <shiftregister4x4> synthesized.


Synthesizing Unit <sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
Unit <sevensegenable> synthesized.


Synthesizing Unit <sevensegdec>.
    Related source file is C:/SC201/Calculator/sevensegdec.vhf.
Unit <sevensegdec> synthesized.


Synthesizing Unit <ring>.
    Related source file is C:/SC201/Calculator/ring.vhf.
Unit <ring> synthesized.


Synthesizing Unit <registera>.
    Related source file is C:/SC201/Calculator/registera.vhf.
Unit <registera> synthesized.


Synthesizing Unit <m4_1e_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <m4_1e_mxilinx_lab4> synthesized.


Synthesizing Unit <inputregister>.
    Related source file is C:/SC201/Calculator/inputregister.vhf.
Unit <inputregister> synthesized.


Synthesizing Unit <decoder>.
    Related source file is C:/SC201/Calculator/decoder.vhf.
Unit <decoder> synthesized.


Synthesizing Unit <control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <control> synthesized.


Synthesizing Unit <comp4_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <comp4_mxilinx_lab4> synthesized.


Synthesizing Unit <lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <lab4> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx52i/data/librtl.xst" Consulted

Optimizing unit <lab4> ...

Optimizing unit <comp4_mxilinx_lab4> ...

Optimizing unit <sevensegdec> ...

Optimizing unit <comp4_mxilinx_control> ...

Optimizing unit <compm4_mxilinx_control> ...

Optimizing unit <m2_1e_mxilinx_lab4> ...

Optimizing unit <nor12_mxilinx_sevensegenable> ...

Optimizing unit <nor8_mxilinx_sevensegenable> ...

Optimizing unit <d3_8e_mxilinx_controlunit> ...

Optimizing unit <or7_mxilinx_controlunit> ...

Optimizing unit <or8_mxilinx_controlunit> ...

Optimizing unit <fjkp_mxilinx_mod2_counter> ...

Optimizing unit <fjkp_mxilinx_mod3_counter> ...

Optimizing unit <fjkc_mxilinx_mod4_counter> ...

Optimizing unit <fjkc_mxilinx_freq_div> ...

Optimizing unit <add4_mxilinx_adder> ...

Optimizing unit <comp4_mxilinx_negconverter> ...

Optimizing unit <or12_mxilinx_negconverter> ...

Optimizing unit <m4_1e_mxilinx_lab4> ...

Optimizing unit <controlunit> ...

Optimizing unit <negconverter> ...

Optimizing unit <ninecompl> ...

Optimizing unit <sevensegenable> ...

Optimizing unit <bcdadder> ...

Mapping all equations...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx52i.
Building and optimizing final netlist ...
WARNING:Xst:382 - Register xlxi_52_xlxi_1_xlxi_33 is equivalent to xlxi_52_xlxi_1_xlxi_32
Found area constraint ratio of 100 (+ 5) on block lab4, actual ratio is 7.
WARNING:Xst:382 - Register xlxi_52_xlxi_1_xlxi_33 is equivalent to xlxi_52_xlxi_1_xlxi_32

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200fg456-5 

 Number of Slices:                     171  out of   2352     7%  
 Number of Slice Flip Flops:           160  out of   4704     3%  
 Number of 4 input LUTs:                 8  out of   4704     0%  
 Number of bonded IOBs:                 19  out of    288     6%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
xlxi_1_xlxi_5_xlxi_4_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_5_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_31/i_36_32:q   | NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_26:o                   | NONE(*)(xlxi_9_xlxi_13)| 4     |
xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32:q| NONE                   | 3     |
xlxi_52_xlxi_2_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_12/i_36_32:q| NONE                   | 1     |
pulse                              | ibufg+bufg             | 2     |
xlxi_25:g                          | NONE                   | 2     |
xst_gnd:g                          | NONE                   | 5     |
xlxi_23:o                          | NONE(*)(xlxi_3_xlxi_27_xlxi_33)| 16    |
xlxi_1_xlxi_5_xlxi_5_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_5_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_3/i_36_32:q    | NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_2_xlxi_1/i_36_34:o     | NONE(*)(xlxi_8_xlxi_30)| 16    |
xlxi_1_xlxi_2_xlxi_1/i_36_33:o     | NONE(*)(xlxi_3_xlxi_28_xlxi_33)| 16    |
xlxi_1_xlxi_2_xlxi_1/i_36_35:o     | NONE(*)(xlxi_2_xlxi_4) | 4     |
xlxi_52_xlxi_3_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_31/i_36_32:q   | NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_19:o                  | NONE(*)(xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_9:o                   | NONE(*)(xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_15:o                  | NONE(*)(xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 106.443ns (Maximum Frequency: 9.395MHz)
   Minimum input arrival time before clock: 15.102ns
   Maximum output required time after clock: 103.852ns
   Maximum combinational path delay: 10.466ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd c:\sc201\calculator/_ngo -i -p xc2s200-fg456-5
lab4.ngc lab4.ngd 

Reading NGO file "C:/SC201/Calculator/lab4.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'xlxn_394' has non-clock connections. These
   problematic connections include: pin i1 on block xlxi_52_xlxi_19 with type
   and2, pin i1 on block xlxi_52_xlxi_15 with type and2, pin i1 on block
   xlxi_52_xlxi_9 with type and2
WARNING:NgdBuild:483 - Attribute "LOC" on "r4_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r3_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r2_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "r1_ibuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxn_420" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "sw21b" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "sw21a" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_9/gt' has no load
WARNING:NgdBuild:483 - Attribute "LOC" on "g_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "f_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "e_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "d_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "c_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "b_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "a_obuf" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_1_xlxi_2_xlxi_1/d7' has no load
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_122" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_124" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_16" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_96" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_52_xlxn_86" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "LOC" on "xlxi_3_xlxi_16_neg" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_1_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_1_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_2_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_2_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_3_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_3_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_4_xlxi_3/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_4_xlxi_4/ofl' has no
   load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_4/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_4/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_4/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_3/ofl'
   has no load
WARNING:NgdBuild:454 - logical net 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/ofl'
   has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  39

Writing NGD file "lab4.ngd" ...

Writing NGDBUILD log file "lab4.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s200fg456-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   25
Logic Utilization:
  Total Number Slice Registers:     160 out of  4,704    3%
    Number used as Flip Flops:                    157
    Number used as Latches:                         3
  Number of 4 input LUTs:           419 out of  4,704    8%
Logic Distribution:
    Number of occupied Slices:                         329 out of  2,352   13%
    Number of Slices containing only related logic:    329 out of    329  100%
    Number of Slices containing unrelated logic:         0 out of    329    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:       419 out of  4,704    8%
   Number of bonded IOBs:            18 out of    284    6%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

   Number of RPM macros:           43
Total equivalent gate count for design:  4,133
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  60 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "lab4_map.mrp" for details.

Completed process "Map".

Mapping Module lab4 . . .
MAP command line:
map -quiet -p xc2s200-fg456-5 -cm area -pr b -k 4 -c 100 -tx off -o lab4_map.ncd lab4.ngd lab4.pcf
Mapping Module lab4: DONE



Started process "Place & Route".

Release 5.2.03i - Par F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: lab4.pcf

Loading device database for application par from file "lab4_map.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application par from file 'v200.nph' in environment
C:/Xilinx52i.
Device speed data version:  PRODUCTION 1.27 2002-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            18 out of 284     6%
      Number of LOCed External IOBs   18 out of 18    100%

   Number of SLICEs                  329 out of 2352   13%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)

WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_3_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_4_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_1_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_4/co has no load
WARNING:Par:276 - The signal xlxi_3_xlxi_16_xlxi_2_xlxi_4/co has no load

Phase 1.1
Phase 1.1 (Checksum:98a00f) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.8
.................................
Phase 3.8 (Checksum:c5bf92) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 2 secs 

Writing design to file lab4.ncd.

Total REAL time to placer completion: 2 secs 
Total CPU time to placer completion: 1 secs 


Starting Router          REAL time: 2 secs 

Phase 1: 1494 unrouted;       REAL time: 2 secs 

Phase 2: 1460 unrouted;       REAL time: 10 secs 

Phase 3: 342 unrouted;       REAL time: 11 secs 

Phase 4: 0 unrouted;       REAL time: 11 secs 

Finished Router          REAL time: 11 secs 

Total REAL time to router completion: 12 secs 
Total CPU time to router completion: 10 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          xlxn_394          |  Global  |    5   |  0.000     |  0.783      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_178          |Low-Skew  |   11   |  0.322     |  5.497      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_52_xlxn_94          |   Local  |    4   |  0.000     |  1.097      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_414          |   Local  |   14   |  1.487     |  3.587      |
+----------------------------+----------+--------+------------+-------------+
|     xlxi_1_xlxn_7          |   Local  |    4   |  2.308     |  3.690      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_398          |   Local  |   10   |  0.070     |  3.286      |
+----------------------------+----------+--------+------------+-------------+
|          xlxn_388          |   Local  |    8   |  1.237     |  3.613      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_9_xlxn_16          |   Local  |    4   |  1.554     |  3.177      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_113          |   Local  |    4   |  0.000     |  1.115      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_124          |   Local  |    3   |  0.000     |  0.928      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_119          |   Local  |    1   |  0.000     |  1.659      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.477      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_35    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.523      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_24    |   Local  |    2   |  0.000     |  1.796      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.632      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.506      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_34    |   Local  |    2   |  0.000     |  1.067      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.410      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.295      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  0.934      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.295      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.316      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  2.091      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.534      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.665      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.523      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_33    |   Local  |    2   |  0.000     |  2.030      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.594      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.519      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_5_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.811      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.067      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.104      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.534      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.050      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_24    |   Local  |    2   |  0.000     |  1.012      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.759      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_35    |   Local  |    2   |  0.000     |  1.669      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.030      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.281      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.068      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.264      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.056      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.782      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_4_xlxn_34    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.104      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  1.795      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.012      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_3_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.326      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  0.888      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_16    |   Local  |    2   |  0.000     |  1.321      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_16    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.371      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_35    |   Local  |    2   |  0.000     |  0.902      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_1_xlx    |          |        |            |             |
|                    n_14    |   Local  |    2   |  0.000     |  1.297      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_1_xl    |          |        |            |             |
|                   xn_14    |   Local  |    2   |  0.000     |  0.920      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.533      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_34    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.839      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxn_110          |   Local  |    1   |  0.000     |  1.345      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_5_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.364      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_5    |   Local  |    2   |  0.000     |  1.072      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_5    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_3_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_24    |   Local  |    2   |  0.000     |  1.297      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_4_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.299      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_3    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_4_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.299      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_3    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_3_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  1.046      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_2    |   Local  |    2   |  0.000     |  1.115      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_2    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_25_x    |          |        |            |             |
|                  lxn_14    |   Local  |    2   |  0.000     |  1.607      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_1_xlxi_5_xlxi_2_xlx    |          |        |            |             |
|                    n_15    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|    xlxi_1_xlxi_5_xlxn_1    |   Local  |    2   |  0.000     |  0.888      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_9_xlxi_22_xlxi_2_xl    |          |        |            |             |
|                   xn_15    |   Local  |    2   |  0.000     |  1.095      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_9_xlxi_22_xlxn_1    |   Local  |    2   |  0.000     |  1.500      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.051      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.046      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_3_xlxn_33    |   Local  |    2   |  0.000     |  0.890      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.988      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_24_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.542      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_2_xlxi_16_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.375      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_25_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.336      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_16    |   Local  |    2   |  0.000     |  1.552      |
+----------------------------+----------+--------+------------+-------------+
|xlxi_52_xlxi_4_xlxi_23_x    |          |        |            |             |
|                  lxn_15    |   Local  |    2   |  0.000     |  1.519      |
+----------------------------+----------+--------+------------+-------------+
|   xlxi_52_xlxn_90          |   Local  |    1   |  0.000     |  1.764      |
+----------------------------+----------+--------+------------+-------------+
|  xlxi_52_xlxi_2_xlxn_33    |   Local  |    2   |  0.000     |  1.021      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 19 secs 
Total CPU time to par completion: 10 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file lab4.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "lab4.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application trce.exe from file 'v200.nph' in environment
C:/Xilinx52i.

Analysis completed Wed Oct 06 12:16:42 2004
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module lab4 . . .
PAR command line: par -w -ol 2 -t 1 lab4_map.ncd lab4.ncd lab4.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.2.03i - Bitgen F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "lab4.ncd".
   "lab4" is an NCD, version 2.37, device xc2s200, package fg456, speed -5
Loading device for application Bitgen from file 'v200.nph' in environment
C:/Xilinx52i.
Opened constraints file lab4.pcf.

Wed Oct 06 12:16:44 2004

Running DRC.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_3_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_4_xlxi_4/co has no load.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_414 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_178 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_1_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_4/co has no load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_3_xlxi_16_xlxi_2_xlxi_4/co has no load.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_398 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxn_388 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_9_xlxn_16 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_119 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_110 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_52_xlxn_90 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 16 warnings.
Creating bit map...
Saving bit stream in "lab4.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".


