<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<raConfiguration version="9">
  <generalSettings>
    <option key="#Board#" value="board.custom"/>
    <option key="CPU" value="RZA3M"/>
    <option key="Core" value="CA55_0"/>
    <option key="#TargetName#" value="R9A07G066M04GBG"/>
    <option key="#TargetARCHITECTURE#" value="cortex-a55"/>
    <option key="#DeviceCommand#" value="R9A07G066M04GBG"/>
    <option key="#RTOS#" value="_none"/>
    <option key="#pinconfiguration#" value="R9A07G066M04GBG.pincfg"/>
    <option key="#FSPVersion#" value="3.5.0"/>
    <option key="#SELECTED_TOOLCHAIN#" value="gcc-arm-a-profile-aarch64"/>
    <option key="#ToolchainVersion#" value="10.3.1.20210621"/>
  </generalSettings>
  <raBspConfiguration/>
  <raClockConfiguration>
    <node id="board.clock.osc.freq" option="board.clock.osc.freq.value"/>
    <node id="board.clock.pll1" option="board.clock.pll1.value"/>
    <node id="board.clock.iclk.div" option="board.clock.iclk.div.1"/>
    <node id="board.clock.iclk.display" option="board.clock.iclk.display.value"/>
    <node id="board.clock.pll2_1600" option="board.clock.pll2_1600.value"/>
    <node id="board.clock.pll2_1600.div1" option="board.clock.pll2_1600.div1.2"/>
    <node id="board.clock.pll2_1600.div2" option="board.clock.pll2_1600.div2.2"/>
    <node id="board.clock.pll2_533" option="board.clock.pll2_533.value"/>
    <node id="board.clock.sd0clk.sel" option="board.clock.sd0clk.sel.533"/>
    <node id="board.clock.sd0clk.display" option="board.clock.sd0clk.display.value"/>
    <node id="board.clock.pll2_533.div1" option="board.clock.pll2_533.div1.2"/>
    <node id="board.clock.pll2_1600.div3" option="board.clock.pll2_1600.div3.8"/>
    <node id="board.clock.p0clk.div" option="board.clock.p0clk.div.1"/>
    <node id="board.clock.p0clk.display" option="board.clock.p0clk.display.value"/>
    <node id="board.clock.pll2_1600.div4" option="board.clock.pll2_1600.div4.10"/>
    <node id="board.clock.tsuclk.display" option="board.clock.tsuclk.display.value"/>
    <node id="board.clock.pll3_1600" option="board.clock.pll3_1600.value"/>
    <node id="board.clock.pll3_1600.div1" option="board.clock.pll3_1600.div1.2"/>
    <node id="board.clock.pll3_1600.div2" option="board.clock.pll3_1600.div2.2"/>
    <node id="board.clock.atclk.display" option="board.clock.atclk.display.value"/>
    <node id="board.clock.pll3_1600.div3" option="board.clock.pll3_1600.div3.4"/>
    <node id="board.clock.i2clk.div" option="board.clock.i2clk.div.1"/>
    <node id="board.clock.i2clk.display" option="board.clock.i2clk.display.value"/>
    <node id="board.clock.p1clk.div" option="board.clock.p1clk.div.1"/>
    <node id="board.clock.p1clk.display" option="board.clock.p1clk.display.value"/>
    <node id="board.clock.m0clk.display" option="board.clock.m0clk.display.value"/>
    <node id="board.clock.pll3_1600.div4" option="board.clock.pll3_1600.div4.2"/>
    <node id="board.clock.ztclk.display" option="board.clock.ztclk.display.value"/>
    <node id="board.clock.p2clk.div" option="board.clock.p2clk.div.1"/>
    <node id="board.clock.p2clk.display" option="board.clock.p2clk.display.value"/>
    <node id="board.clock.pll3_533" option="board.clock.pll3_533.value"/>
    <node id="board.clock.sel_pll3_3.sel" option="board.clock.sel_pll3_3.sel.400"/>
    <node id="board.clock.div_pll3_c.div" option="board.clock.div_pll3_c.div.1"/>
    <node id="board.clock.div_pll3_c.div.div1" option="board.clock.div_pll3_c.div.div1.2"/>
    <node id="board.clock.spi0clk.display" option="board.clock.spi0clk.display.value"/>
    <node id="board.clock.spi0clk.qspi0spclk.display" option="board.clock.spi0clk.qspi0spclk.display.value"/>
    <node id="board.clock.pll3_400" option="board.clock.pll3_400.value"/>
    <node id="board.clock.div_pll3_c.div.div2" option="board.clock.div_pll3_c.div.div2.2"/>
    <node id="board.clock.spi1clk.display" option="board.clock.spi1clk.display.value"/>
    <node id="board.clock.pll3_533.div1" option="board.clock.pll3_533.div1.2"/>
    <node id="board.clock.m2clk.display" option="board.clock.m2clk.display.value"/>
    <node id="board.clock.osc.div" option="board.clock.osc.div.1000"/>
    <node id="board.clock.pll4" option="board.clock.pll4.1600"/>
    <node id="board.clock.sel_pll4.sel" option="board.clock.sel_pll4.sel.0024"/>
    <node id="board.clock.sel_pll4.div" option="board.clock.sel_pll4.div.2"/>
    <node id="board.clock.s0clk.display" option="board.clock.s0clk.display.value"/>
    <node id="board.clock.pll5_fout1ph0" option="board.clock.pll5_fout1ph0.value"/>
    <node id="board.clock.pll5_foutpostdiv_set" mul="750000000" option="_edit"/>
    <node id="board.clock.pll5_refdiv" option="board.clock.pll5_refdiv.value"/>
    <node id="board.clock.pll5_intin" option="board.clock.pll5_intin.value"/>
    <node id="board.clock.pll5_fracin" option="board.clock.pll5_fracin.value"/>
    <node id="board.clock.pll5_postdiv1" option="board.clock.pll5_postdiv1.value"/>
    <node id="board.clock.pll5_postdiv2" option="board.clock.pll5_postdiv2.value"/>
    <node id="board.clock.pll5_foutpostdiv" option="board.clock.pll5_foutpostdiv.value"/>
    <node id="board.clock.sel_pll5_4.sel" option="board.clock.sel_pll5_4.sel.foutpostdiv"/>
    <node id="board.clock.div_dsi_a.div" option="board.clock.div_dsi_a.div.1"/>
    <node id="board.clock.div_dsi_b.div" option="board.clock.div_dsi_b.div.11"/>
    <node id="board.clock.m3clk.display" option="board.clock.m3clk.display.value"/>
    <node id="board.clock.m1clk.display" option="board.clock.m3clk.display.value"/>
  </raClockConfiguration>
  <raPinConfiguration>
    <pincfg active="true" name="" symbol="">
      <configSetting altId="p9_4.output.toinput.low" configurationId="p9_4"/>
      <configSetting altId="scif0.scif0_rxd.p6_1" configurationId="scif0.scif0_rxd" isUsedByDriver="true"/>
      <configSetting altId="scif0.scif0_txd.p6_0" configurationId="scif0.scif0_txd" isUsedByDriver="true"/>
      <configSetting altId="scif1.scif1_rxd.p9_1" configurationId="scif1.scif1_rxd"/>
      <configSetting altId="scif1.scif1_txd.p9_0" configurationId="scif1.scif1_txd"/>
      <configSetting altId="scif3.scif3_rxd.p4_4" configurationId="scif3.scif3_rxd" isUsedByDriver="true"/>
      <configSetting altId="scif3.scif3_txd.p4_3" configurationId="scif3.scif3_txd" isUsedByDriver="true"/>
    </pincfg>
  </raPinConfiguration>
</raConfiguration>
