
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.045929                       # Number of seconds simulated
sim_ticks                                 45929292000                       # Number of ticks simulated
final_tick                                45929292000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 361303                       # Simulator instruction rate (inst/s)
host_op_rate                                   613122                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              591301458                       # Simulator tick rate (ticks/s)
host_mem_usage                                 668356                       # Number of bytes of host memory used
host_seconds                                    77.68                       # Real time elapsed on the host
sim_insts                                    28064147                       # Number of instructions simulated
sim_ops                                      47624178                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          818624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             841280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       490752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          490752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            12791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          7668                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7668                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             493280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           17823571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              18316851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        493280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           493280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        10684946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10684946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        10684946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            493280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          17823571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             29001797                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4488681                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2193959                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           107                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    35206240                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     45929292000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         91858584                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    28064147                       # Number of instructions committed
system.cpu.committedOps                      47624178                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              47536491                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      772572                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4056706                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     47536491                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            90177659                       # number of times the integer registers were read
system.cpu.num_int_register_writes           39127149                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             22557891                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            16666268                       # number of times the CC registers were written
system.cpu.num_mem_refs                       6682634                       # number of memory refs
system.cpu.num_load_insts                     4488676                       # Number of load instructions
system.cpu.num_store_insts                    2193958                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   91858584                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           6415422                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 86266      0.18%      0.18% # Class of executed instruction
system.cpu.op_class::IntAlu                  40654300     85.36%     85.55% # Class of executed instruction
system.cpu.op_class::IntMult                   200004      0.42%     85.97% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::MemRead                  4488608      9.43%     95.39% # Class of executed instruction
system.cpu.op_class::MemWrite                 2193523      4.61%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   47624178                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.269498                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6682640                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45168                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            147.950762                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   508.269498                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.992714                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992714                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13410448                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13410448                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      4450112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4450112                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2177405                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2177405                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       6627517                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6627517                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      6627517                       # number of overall hits
system.cpu.dcache.overall_hits::total         6627517                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38569                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        16554                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16554                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        55123                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          55123                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        55123                       # number of overall misses
system.cpu.dcache.overall_misses::total         55123                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3171961000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3171961000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    862282500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    862282500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   4034243500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4034243500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   4034243500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4034243500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      4488681                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4488681                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2193959                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2193959                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      6682640                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6682640                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      6682640                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6682640                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008593                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.007545                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007545                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.008249                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008249                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.008249                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008249                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 82241.204076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82241.204076                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52089.072128                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52089.072128                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 73186.210838                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73186.210838                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 73186.210838                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73186.210838                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43184                       # number of writebacks
system.cpu.dcache.writebacks::total             43184                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38569                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38569                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        16554                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16554                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        55123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        55123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        55123                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        55123                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3133392000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3133392000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    845728500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    845728500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   3979120500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3979120500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   3979120500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3979120500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008593                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008593                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.007545                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007545                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.008249                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008249                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.008249                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008249                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 81241.204076                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81241.204076                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51089.072128                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51089.072128                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72186.210838                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72186.210838                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72186.210838                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72186.210838                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44656                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.183667                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35206240                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          99452.655367                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.183667                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547234                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547234                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          70412834                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         70412834                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     35205886                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        35205886                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      35205886                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         35205886                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     35205886                       # number of overall hits
system.cpu.icache.overall_hits::total        35205886                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     61650500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61650500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     61650500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61650500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     61650500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61650500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     35206240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     35206240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     35206240                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     35206240                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     35206240                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     35206240                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 174153.954802                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 174153.954802                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 174153.954802                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 174153.954802                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 174153.954802                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 174153.954802                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     61296500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61296500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     61296500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61296500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     61296500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61296500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 173153.954802                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 173153.954802                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 173153.954802                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 173153.954802                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 173153.954802                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 173153.954802                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1993.848536                       # Cycle average of tags in use
system.l2.tags.total_refs                      100178                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24105                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.155901                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.091546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         20.881631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1972.875360                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.010196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.963318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973559                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1468                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    825529                       # Number of tag accesses
system.l2.tags.data_accesses                   825529                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43184                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43184                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              9955                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 9955                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   189                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21245                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21434                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21434                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21434                       # number of overall hits
system.l2.overall_hits::total                   21434                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6410                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6410                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17324                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17324                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23734                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24088                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data              23734                       # number of overall misses
system.l2.overall_misses::total                 24088                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    714385000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     714385000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     60762500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60762500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   2852466000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2852466000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      60762500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    3566851000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3627613500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     60762500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   3566851000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3627613500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43184                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43184                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          9955                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             9955                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45168                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45522                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45168                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45522                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.971359                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971359                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.449169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.449169                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.525461                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.529151                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.525461                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.529151                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 111448.517941                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111448.517941                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 171645.480226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 171645.480226                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 164654.006003                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 164654.006003                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 171645.480226                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 150284.444257                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150598.368482                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 171645.480226                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 150284.444257                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150598.368482                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21575                       # number of writebacks
system.l2.writebacks::total                     21575                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6410                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6410                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17324                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17324                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24088                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24088                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    650285000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    650285000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     57222500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57222500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   2679226000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2679226000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     57222500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   3329511000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3386733500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     57222500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   3329511000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3386733500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.971359                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971359                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.449169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.449169                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.525461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.529151                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.525461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.529151                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 101448.517941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101448.517941                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 161645.480226                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 161645.480226                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 154654.006003                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 154654.006003                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 161645.480226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 140284.444257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 140598.368482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 161645.480226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 140284.444257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 140598.368482                       # average overall mshr miss latency
system.l2.replacements                          22057                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  3793.623090                       # Cycle average of tags in use
system.l3.tags.total_refs                       45764                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     21732                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.105835                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      759.160999                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         51.864940                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       2982.597151                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.185342                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.012662                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.728173                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.926178                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          326                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         3649                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    113444                       # Number of tag accesses
system.l3.tags.data_accesses                   113444                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21575                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21575                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 33                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    33                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          10910                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             10910                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 10943                       # number of demand (read+write) hits
system.l3.demand_hits::total                    10943                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                10943                       # number of overall hits
system.l3.overall_hits::total                   10943                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6377                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6377                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         6414                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            6768                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               12791                       # number of demand (read+write) misses
system.l3.demand_misses::total                  13145                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data              12791                       # number of overall misses
system.l3.overall_misses::total                 13145                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    579428500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     579428500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     53328500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   2203415999                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   2256744499                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      53328500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    2782844499                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       2836172999                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     53328500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   2782844499                       # number of overall miss cycles
system.l3.overall_miss_latency::total      2836172999                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21575                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21575                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6410                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6410                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17324                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17678                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23734                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24088                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23734                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24088                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.994852                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.994852                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.370238                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.382849                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.538931                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.545707                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.538931                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.545707                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 90862.239297                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 90862.239297                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 150645.480226                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 343532.272997                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 333443.336141                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 150645.480226                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 217562.700258                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 215760.593305                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 150645.480226                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 217562.700258                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 215760.593305                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                 7668                       # number of writebacks
system.l3.writebacks::total                      7668                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           92                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            92                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6377                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6377                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         6414                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         6768                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          12791                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             13145                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         12791                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            13145                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    515658500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    515658500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     49788500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   2139275999                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   2189064499                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     49788500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   2654934499                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   2704722999                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     49788500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   2654934499                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   2704722999                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.994852                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.994852                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.370238                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.382849                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.538931                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.545707                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.538931                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.545707                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 80862.239297                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 80862.239297                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 140645.480226                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 333532.272997                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 323443.336141                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 140645.480226                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 207562.700258                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 205760.593305                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 140645.480226                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 207562.700258                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 205760.593305                       # average overall mshr miss latency
system.l3.replacements                          17636                       # number of replacements
system.membus.snoop_filter.tot_requests         23728                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        10583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6768                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7668                       # Transaction distribution
system.membus.trans_dist::CleanEvict              177                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6377                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6377                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6768                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        34135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        34135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1332032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1332032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1332032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13145                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13145    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13145                       # Request fanout histogram
system.membus.reqLayer2.occupancy            54915000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           65742500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       100178                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        54656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4853                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4853                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             38923                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        64759                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11837                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9955                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6599                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6599                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38569                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       154902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                155655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5654528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5680064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           31940                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1380800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            87417                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055516                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.228985                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  82564     94.45%     94.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4853      5.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              87417                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           93318000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          72729500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        45938                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           9883                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         9883                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  45929292000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17678                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        29243                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           10161                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6410                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6410                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17678                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        69944                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2922432                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           17636                       # Total snoops (count)
system.tol3bus.snoopTraffic                    490752                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            41805                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.236407                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.424880                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  31922     76.36%     76.36% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   9883     23.64%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              41805                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44584918                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36132081                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
