<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: assert0 test with UVM
rc: 1 (means success: 0)
tags: uvm uvm-assertions
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/uvm/src /tmpfs/src/github/sv-tests/tests/chapter-16
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a> <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv</a>
defines: 
time_elapsed: 4.070s
ram usage: 108704 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpam5rhndi/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/uvm/src -I/tmpfs/src/github/sv-tests/tests/chapter-16 <a href="../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a> <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_recorder_defines.svh:81:12: Unused macro argument &#34;TR_HANDLE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_packer_defines.svh:496:8: Unused macro argument &#34;TYPE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_packer_defines.svh:523:8: Unused macro argument &#34;TYPE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_packer_defines.svh:550:8: Unused macro argument &#34;TYPE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_object_defines.svh:793:8: Unused macro argument &#34;ARG&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_object_defines.svh:793:8: Unused macro argument &#34;FLAG&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_object_defines.svh:797:8: Unused macro argument &#34;ARG&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_object_defines.svh:806:8: Unused macro argument &#34;OP&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:301:8: Unused macro argument &#34;CB&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:301:8: Unused macro argument &#34;OPER&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:302:8: Unused macro argument &#34;CB&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:302:8: Unused macro argument &#34;OBJ&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:302:8: Unused macro argument &#34;OPER&#34;.

[WRN:PA0205] 1800.2-2017-1.0/src/uvm_pkg.sv:28: No timescale set for &#34;uvm_pkg&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-12" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:12</a>: No timescale set for &#34;inverter&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-21" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:21</a>: No timescale set for &#34;inverter_if&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-59" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:59</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-12" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:12</a>: Compile module &#34;work@inverter&#34;.

[INF:CP0304] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-21" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:21</a>: Compile interface &#34;work@inverter_if&#34;.

[INF:CP0303] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-59" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:59</a>: Compile module &#34;work@top&#34;.

[INF:CP0302] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-30" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:30</a>: Compile class &#34;work@env&#34;.

[ERR:CP0316] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-9" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:9</a>: Undefined package &#34;uvm_pkg&#34;.

[NTE:CP0309] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-14" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:14</a>: Implicit port type (wire) for &#34;b&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-59" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:59</a>: Top level module &#34;work@top&#34;.

[ERR:EL0528] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-9" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:9</a>: Undefined imported package: &#34;uvm_pkg&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[ERR:CP0328] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-30" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:30</a>: Undefined base class &#34;uvm_env&#34; extended by &#34;work@env&#34;.

[ERR:CP0317] <a href="../../../third_party/tests/uvm/src/macros/uvm_message_defines.svh.html#l-116" target="file-frame">third_party/tests/uvm/src/macros/uvm_message_defines.svh:116</a>: Undefined type &#34;uvm_phase&#34;.

[ERR:EL0514] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-34" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:34</a>: Undefined variable: super.

[ERR:CP0317] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-45" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:45</a>: Undefined type &#34;uvm_phase&#34;.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 17
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpam5rhndi/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_inverter
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpam5rhndi/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 69560e94, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1599047454335/work=/usr/local/src/conda/uhdm-integration-0.0_0129_g3867371 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpam5rhndi/yosys-script&#39; --

1. Executing UHDM frontend.
slpp_all/surelog.uhdm:0: ERROR: Can&#39;t resolve function name `\new&#39;.

</pre>
</body>