# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:50:57 on Jul 11,2025
# vlog -reportprogress 300 ram_tb.v "+acc" 
# -- Compiling module ram
# -- Compiling module ram_tb
# 
# Top level modules:
# 	ram_tb
# End time: 16:50:57 on Jul 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim ram_tb 
# Start time: 16:50:58 on Jul 11,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.ram_tb(fast)
# Loading work.ram(fast)
# ** Note: $finish    : ram_tb.v(60)
#    Time: 250 ns  Iteration: 0  Instance: /ram_tb
# 1
# Break in Module ram_tb at ram_tb.v line 60
# Causality operation skipped due to absence of debug database file
# End time: 17:23:33 on Jul 11,2025, Elapsed time: 0:32:35
# Errors: 0, Warnings: 1
