----------------------------------------------------------------------------- 
-- Altera DSP Builder Advanced Flow Tools Release Version 13.0
-- Quartus II development tool and MATLAB/Simulink Interface
-- 
-- Legal Notice: Copyright 2012 Altera Corporation.  All rights reserved.    
-- Your use of  Altera  Corporation's design tools,  logic functions and other 
-- software and tools,  and its AMPP  partner logic functions, and  any output 
-- files  any of the  foregoing  device programming or simulation files),  and 
-- any associated  documentation or information are expressly subject  to  the 
-- terms and conditions  of the Altera Program License Subscription Agreement, 
-- Altera  MegaCore  Function  License  Agreement, or other applicable license 
-- agreement,  including,  without limitation,  that your use  is for the sole 
-- purpose of  programming  logic  devices  manufactured by Altera and sold by 
-- Altera or its authorized  distributors.  Please  refer  to  the  applicable 
-- agreement for further details.
----------------------------------------------------------------------------- 

-- VHDL created from DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5
-- VHDL created on Thu Oct  4 07:10:09 2012


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
use IEEE.MATH_REAL.all;
use std.TextIO.all;
use work.dspba_library_package.all;
USE work.DirectRFTest_and_DPD_SV_safe_path.all;

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
LIBRARY lpm;
USE lpm.lpm_components.all;

-- Text written from /data/rkay/daily_build/13.0/38.3/p4/ip/aion/src/mip_common/hw_model.cpp:1242
entity DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5 is
    port (
        valid_s : in std_logic_vector(0 downto 0);
        channel_s : in std_logic_vector(7 downto 0);
        sop_s : in std_logic_vector(0 downto 0);
        eop_s : in std_logic_vector(0 downto 0);
        xr1_re : in std_logic_vector(15 downto 0);
        xr1_im : in std_logic_vector(15 downto 0);
        xr_re : in std_logic_vector(15 downto 0);
        xr_im : in std_logic_vector(15 downto 0);
        Arb_s : in std_logic_vector(0 downto 0);
        busIn_d : in std_logic_vector(31 downto 0);
        busIn_a : in std_logic_vector(11 downto 0);
        busIn_w : in std_logic_vector(0 downto 0);
        busOut_v : out std_logic_vector(0 downto 0);
        busOut_r : out std_logic_vector(31 downto 0);
        v_s : out std_logic_vector(0 downto 0);
        c_s : out std_logic_vector(7 downto 0);
        sop_out_s : out std_logic_vector(0 downto 0);
        eop_out_s : out std_logic_vector(0 downto 0);
        zr_re : out std_logic_vector(15 downto 0);
        zr_im : out std_logic_vector(15 downto 0);
        zr1_re : out std_logic_vector(15 downto 0);
        zr1_im : out std_logic_vector(15 downto 0);
        clk : in std_logic;
        areset : in std_logic;
        bus_clk : in std_logic;
        bus_areset : in std_logic
        );
end;

architecture normal of DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5 is

    attribute altera_attribute : string;
    attribute altera_attribute of normal : architecture is "-name NOT_GATE_PUSH_BACK OFF; -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON; -name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410";

    signal GND_q : std_logic_vector (0 downto 0);
    signal VCC_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_M_q : std_logic_vector (15 downto 0);
    signal Forward_path_Addrss_Generator_angle_q : std_logic_vector (2 downto 0);
    signal Forward_path_FirstStage_Add_R_add_a : std_logic_vector(32 downto 0);
    signal Forward_path_FirstStage_Add_R_add_b : std_logic_vector(32 downto 0);
    signal Forward_path_FirstStage_Add_R_add_o : std_logic_vector (32 downto 0);
    signal Forward_path_FirstStage_Add_R_add_q : std_logic_vector (32 downto 0);
    signal Forward_path_FirstStage_Add1_R_add_a : std_logic_vector(32 downto 0);
    signal Forward_path_FirstStage_Add1_R_add_b : std_logic_vector(32 downto 0);
    signal Forward_path_FirstStage_Add1_R_add_o : std_logic_vector (32 downto 0);
    signal Forward_path_FirstStage_Add1_R_add_q : std_logic_vector (32 downto 0);
    signal Forward_path_FirstStage_Delay2_q : std_logic_vector (10 downto 0);
    signal Forward_path_FirstStage_Delay5_q : std_logic_vector (10 downto 0);
    signal busReadSelector_q : std_logic_vector (31 downto 0);
    signal busReadSelector_v : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_DualMem_reset0 : std_logic;
    signal Forward_path_FirstStage_Dual_Bank_LUT_DualMem_reset1 : std_logic;
    signal Forward_path_FirstStage_Dual_Bank_LUT_DualMem_iq : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_DualMem_ia : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_DualMem_ir : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_DualMem_aa : std_logic_vector (10 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_DualMem_ab : std_logic_vector (10 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_DualMem_q : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_DualMem_r : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_reset0 : std_logic;
    signal Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_reset1 : std_logic;
    signal Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_iq : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_ia : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_ir : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_aa : std_logic_vector (10 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_ab : std_logic_vector (10 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_q : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_r : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux_q : std_logic_vector (21 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux3_q : std_logic_vector (21 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux_q : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux3_q : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_reset0 : std_logic;
    signal Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_reset1 : std_logic;
    signal Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_iq : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_ia : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_ir : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_aa : std_logic_vector (10 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_ab : std_logic_vector (10 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_q : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_r : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_reset0 : std_logic;
    signal Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_reset1 : std_logic;
    signal Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_iq : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_ia : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_ir : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_aa : std_logic_vector (10 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_ab : std_logic_vector (10 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_q : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_r : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux_q : std_logic_vector (21 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux3_q : std_logic_vector (21 downto 0);
    signal Forward_path_laststage_Add_R_add_a : std_logic_vector(32 downto 0);
    signal Forward_path_laststage_Add_R_add_b : std_logic_vector(32 downto 0);
    signal Forward_path_laststage_Add_R_add_o : std_logic_vector (32 downto 0);
    signal Forward_path_laststage_Add_R_add_q : std_logic_vector (32 downto 0);
    signal Forward_path_laststage_Add1_R_add_a : std_logic_vector(32 downto 0);
    signal Forward_path_laststage_Add1_R_add_b : std_logic_vector(32 downto 0);
    signal Forward_path_laststage_Add1_R_add_o : std_logic_vector (32 downto 0);
    signal Forward_path_laststage_Add1_R_add_q : std_logic_vector (32 downto 0);
    signal Forward_path_laststage_Add2_R_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_laststage_Add2_R_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_laststage_Add2_R_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_laststage_Add2_R_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_laststage_Add2_I_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_laststage_Add2_I_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_laststage_Add2_I_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_laststage_Add2_I_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_laststage_Add3_R_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_laststage_Add3_R_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_laststage_Add3_R_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_laststage_Add3_R_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_laststage_Add3_I_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_laststage_Add3_I_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_laststage_Add3_I_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_laststage_Add3_I_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_laststage_Delay_re_re_q : std_logic_vector (15 downto 0);
    signal Forward_path_laststage_Delay_im_im_q : std_logic_vector (15 downto 0);
    signal Forward_path_laststage_Delay5_q : std_logic_vector (10 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_Delay5_q : std_logic_vector (0 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_DualMem_reset0 : std_logic;
    signal Forward_path_laststage_Dual_Bank_LUT_DualMem_reset1 : std_logic;
    signal Forward_path_laststage_Dual_Bank_LUT_DualMem_iq : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_DualMem_ia : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_DualMem_ir : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_DualMem_aa : std_logic_vector (10 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_DualMem_ab : std_logic_vector (10 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_DualMem_q : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_DualMem_r : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_DualMem1_reset0 : std_logic;
    signal Forward_path_laststage_Dual_Bank_LUT_DualMem1_reset1 : std_logic;
    signal Forward_path_laststage_Dual_Bank_LUT_DualMem1_iq : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_DualMem1_ia : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_DualMem1_ir : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_DualMem1_aa : std_logic_vector (10 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_DualMem1_ab : std_logic_vector (10 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_DualMem1_q : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_DualMem1_r : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_switch_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_switch_Mux_q : std_logic_vector (21 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_switch_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_switch_Mux3_q : std_logic_vector (21 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_switch2_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_switch2_Mux_q : std_logic_vector (0 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_switch2_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_switch2_Mux3_q : std_logic_vector (0 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_DualMem_reset0 : std_logic;
    signal Forward_path_laststage_Dual_Bank_LUT1_DualMem_reset1 : std_logic;
    signal Forward_path_laststage_Dual_Bank_LUT1_DualMem_iq : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_DualMem_ia : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_DualMem_ir : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_DualMem_aa : std_logic_vector (10 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_DualMem_ab : std_logic_vector (10 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_DualMem_q : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_DualMem_r : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_DualMem1_reset0 : std_logic;
    signal Forward_path_laststage_Dual_Bank_LUT1_DualMem1_reset1 : std_logic;
    signal Forward_path_laststage_Dual_Bank_LUT1_DualMem1_iq : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_DualMem1_ia : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_DualMem1_ir : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_DualMem1_aa : std_logic_vector (10 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_DualMem1_ab : std_logic_vector (10 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_DualMem1_q : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_DualMem1_r : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_switch_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_switch_Mux_q : std_logic_vector (21 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_switch_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_switch_Mux3_q : std_logic_vector (21 downto 0);
    signal Forward_path_middelstage_Add_R_add_a : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage_Add_R_add_b : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage_Add_R_add_o : std_logic_vector (32 downto 0);
    signal Forward_path_middelstage_Add_R_add_q : std_logic_vector (32 downto 0);
    signal Forward_path_middelstage_Add1_R_add_a : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage_Add1_R_add_b : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage_Add1_R_add_o : std_logic_vector (32 downto 0);
    signal Forward_path_middelstage_Add1_R_add_q : std_logic_vector (32 downto 0);
    signal Forward_path_middelstage_Add2_R_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage_Add2_R_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage_Add2_R_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage_Add2_R_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage_Add2_I_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage_Add2_I_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage_Add2_I_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage_Add2_I_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage_Add3_R_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage_Add3_R_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage_Add3_R_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage_Add3_R_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage_Add3_I_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage_Add3_I_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage_Add3_I_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage_Add3_I_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage_Delay_re_re_q : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Delay_im_im_q : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_DualMem_reset0 : std_logic;
    signal Forward_path_middelstage_Dual_Bank_LUT_DualMem_reset1 : std_logic;
    signal Forward_path_middelstage_Dual_Bank_LUT_DualMem_iq : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_DualMem_ia : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_DualMem_ir : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_DualMem_aa : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_DualMem_ab : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_DualMem_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_DualMem_r : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_DualMem1_reset0 : std_logic;
    signal Forward_path_middelstage_Dual_Bank_LUT_DualMem1_reset1 : std_logic;
    signal Forward_path_middelstage_Dual_Bank_LUT_DualMem1_iq : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_DualMem1_ia : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_DualMem1_ir : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_DualMem1_aa : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_DualMem1_ab : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_DualMem1_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_DualMem1_r : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_switch_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_switch_Mux_q : std_logic_vector (21 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_switch_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_switch_Mux3_q : std_logic_vector (21 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_DualMem_reset0 : std_logic;
    signal Forward_path_middelstage_Dual_Bank_LUT1_DualMem_reset1 : std_logic;
    signal Forward_path_middelstage_Dual_Bank_LUT1_DualMem_iq : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_DualMem_ia : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_DualMem_ir : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_DualMem_aa : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_DualMem_ab : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_DualMem_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_DualMem_r : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_reset0 : std_logic;
    signal Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_reset1 : std_logic;
    signal Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_iq : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_ia : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_ir : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_aa : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_ab : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_r : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux_q : std_logic_vector (21 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux3_q : std_logic_vector (21 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux3_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Add_R_add_a : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage1_Add_R_add_b : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage1_Add_R_add_o : std_logic_vector (32 downto 0);
    signal Forward_path_middelstage1_Add_R_add_q : std_logic_vector (32 downto 0);
    signal Forward_path_middelstage1_Add1_R_add_a : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage1_Add1_R_add_b : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage1_Add1_R_add_o : std_logic_vector (32 downto 0);
    signal Forward_path_middelstage1_Add1_R_add_q : std_logic_vector (32 downto 0);
    signal Forward_path_middelstage1_Add2_R_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage1_Add2_R_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage1_Add2_R_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage1_Add2_R_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage1_Add2_I_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage1_Add2_I_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage1_Add2_I_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage1_Add2_I_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage1_Add3_R_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage1_Add3_R_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage1_Add3_R_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage1_Add3_R_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage1_Add3_I_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage1_Add3_I_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage1_Add3_I_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage1_Add3_I_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_DualMem_reset0 : std_logic;
    signal Forward_path_middelstage1_Dual_Bank_LUT_DualMem_reset1 : std_logic;
    signal Forward_path_middelstage1_Dual_Bank_LUT_DualMem_iq : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_DualMem_ia : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_DualMem_ir : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_DualMem_aa : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_DualMem_ab : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_DualMem_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_DualMem_r : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_reset0 : std_logic;
    signal Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_reset1 : std_logic;
    signal Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_iq : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_ia : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_ir : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_aa : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_ab : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_r : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux_q : std_logic_vector (21 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux3_q : std_logic_vector (21 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux3_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_reset0 : std_logic;
    signal Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_reset1 : std_logic;
    signal Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_iq : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_ia : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_ir : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_aa : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_ab : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_r : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_reset0 : std_logic;
    signal Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_reset1 : std_logic;
    signal Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_iq : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_ia : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_ir : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_aa : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_ab : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_r : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux_q : std_logic_vector (21 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux3_q : std_logic_vector (21 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux3_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Add_R_add_a : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage2_Add_R_add_b : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage2_Add_R_add_o : std_logic_vector (32 downto 0);
    signal Forward_path_middelstage2_Add_R_add_q : std_logic_vector (32 downto 0);
    signal Forward_path_middelstage2_Add1_R_add_a : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage2_Add1_R_add_b : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage2_Add1_R_add_o : std_logic_vector (32 downto 0);
    signal Forward_path_middelstage2_Add1_R_add_q : std_logic_vector (32 downto 0);
    signal Forward_path_middelstage2_Add2_R_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage2_Add2_R_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage2_Add2_R_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage2_Add2_R_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage2_Add2_I_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage2_Add2_I_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage2_Add2_I_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage2_Add2_I_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage2_Add3_R_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage2_Add3_R_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage2_Add3_R_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage2_Add3_R_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage2_Add3_I_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage2_Add3_I_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage2_Add3_I_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage2_Add3_I_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_DualMem_reset0 : std_logic;
    signal Forward_path_middelstage2_Dual_Bank_LUT_DualMem_reset1 : std_logic;
    signal Forward_path_middelstage2_Dual_Bank_LUT_DualMem_iq : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_DualMem_ia : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_DualMem_ir : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_DualMem_aa : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_DualMem_ab : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_DualMem_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_DualMem_r : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_reset0 : std_logic;
    signal Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_reset1 : std_logic;
    signal Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_iq : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_ia : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_ir : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_aa : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_ab : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_r : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux_q : std_logic_vector (21 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux3_q : std_logic_vector (21 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux3_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_reset0 : std_logic;
    signal Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_reset1 : std_logic;
    signal Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_iq : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_ia : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_ir : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_aa : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_ab : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_r : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_reset0 : std_logic;
    signal Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_reset1 : std_logic;
    signal Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_iq : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_ia : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_ir : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_aa : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_ab : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_r : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux_q : std_logic_vector (21 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux3_q : std_logic_vector (21 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux3_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Add_R_add_a : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage3_Add_R_add_b : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage3_Add_R_add_o : std_logic_vector (32 downto 0);
    signal Forward_path_middelstage3_Add_R_add_q : std_logic_vector (32 downto 0);
    signal Forward_path_middelstage3_Add1_R_add_a : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage3_Add1_R_add_b : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage3_Add1_R_add_o : std_logic_vector (32 downto 0);
    signal Forward_path_middelstage3_Add1_R_add_q : std_logic_vector (32 downto 0);
    signal Forward_path_middelstage3_Add2_R_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage3_Add2_R_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage3_Add2_R_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage3_Add2_R_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage3_Add2_I_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage3_Add2_I_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage3_Add2_I_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage3_Add2_I_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage3_Add3_R_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage3_Add3_R_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage3_Add3_R_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage3_Add3_R_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage3_Add3_I_add_a : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage3_Add3_I_add_b : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage3_Add3_I_add_o : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage3_Add3_I_add_q : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage3_Delay1_re_re_q : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Delay1_im_im_q : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Delay2_q : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage3_Delay5_q : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_DualMem_reset0 : std_logic;
    signal Forward_path_middelstage3_Dual_Bank_LUT_DualMem_reset1 : std_logic;
    signal Forward_path_middelstage3_Dual_Bank_LUT_DualMem_iq : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_DualMem_ia : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_DualMem_ir : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_DualMem_aa : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_DualMem_ab : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_DualMem_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_DualMem_r : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_reset0 : std_logic;
    signal Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_reset1 : std_logic;
    signal Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_iq : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_ia : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_ir : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_aa : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_ab : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_r : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux_q : std_logic_vector (21 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux3_q : std_logic_vector (21 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux3_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_reset0 : std_logic;
    signal Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_reset1 : std_logic;
    signal Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_iq : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_ia : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_ir : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_aa : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_ab : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_r : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_reset0 : std_logic;
    signal Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_reset1 : std_logic;
    signal Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_iq : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_ia : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_ir : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_aa : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_ab : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_r : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux_q : std_logic_vector (21 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux3_q : std_logic_vector (21 downto 0);
    signal DUTID1_dec_q : std_logic_vector(0 downto 0);
    signal DUTID1_dec_h : std_logic_vector(0 downto 0);
    signal DUTID1_q : std_logic_vector (7 downto 0);
    signal BusSlave1_assign_id1_q : std_logic_vector (0 downto 0);
    signal Predistorter_Enable1_dec_q : std_logic_vector(0 downto 0);
    signal Predistorter_Enable1_dec_h : std_logic_vector(0 downto 0);
    signal Predistorter_Enable1_q : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Convert1_re_rnd_in : std_logic_vector (32 downto 0);
    signal Forward_path_FirstStage_Convert1_re_rnd_q : std_logic_vector (17 downto 0);
    signal Forward_path_FirstStage_Convert2_re_rnd_in : std_logic_vector (32 downto 0);
    signal Forward_path_FirstStage_Convert2_re_rnd_q : std_logic_vector (17 downto 0);
    signal Forward_path_laststage_Convert1_re_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_laststage_Convert1_re_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_laststage_Convert1_im_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_laststage_Convert1_im_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_laststage_Convert2_re_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_laststage_Convert2_re_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_laststage_Convert2_im_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_laststage_Convert2_im_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_middelstage_Convert1_re_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage_Convert1_re_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_middelstage_Convert1_im_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage_Convert1_im_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_middelstage_Convert2_re_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage_Convert2_re_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_middelstage_Convert2_im_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage_Convert2_im_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_middelstage1_Convert1_re_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage1_Convert1_re_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_middelstage1_Convert1_im_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage1_Convert1_im_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_middelstage1_Convert2_re_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage1_Convert2_re_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_middelstage1_Convert2_im_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage1_Convert2_im_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_middelstage2_Convert1_re_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage2_Convert1_re_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_middelstage2_Convert1_im_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage2_Convert1_im_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_middelstage2_Convert2_re_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage2_Convert2_re_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_middelstage2_Convert2_im_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage2_Convert2_im_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_middelstage3_Convert1_re_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage3_Convert1_re_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_middelstage3_Convert1_im_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage3_Convert1_im_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_middelstage3_Convert2_re_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage3_Convert2_re_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_middelstage3_Convert2_im_rnd_in : std_logic_vector (33 downto 0);
    signal Forward_path_middelstage3_Convert2_im_rnd_q : std_logic_vector (18 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CnstZero_0_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CnstAtan_s0_q : std_logic_vector (2 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s0_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s0_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s0_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s0_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s0_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s0_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s0_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s0_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s0_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s0_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s0_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s0_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s0_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s0_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s0_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s0_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s0_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CnstAtan_s1_q : std_logic_vector (2 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s1_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s1_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s1_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s1_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s1_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s1_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s1_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s1_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s1_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s1_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s1_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s1_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s1_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s1_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s1_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CnstAtan_s2_q : std_logic_vector (2 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s2_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s2_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s2_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s2_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s2_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s2_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s2_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s2_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s2_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s2_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s2_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s2_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s2_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s2_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s2_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CnstAtan_s3_q : std_logic_vector (2 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s3_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s3_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s3_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s3_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s3_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s3_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s3_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s3_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s3_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s3_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s3_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s3_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s3_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s3_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s3_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CnstAtan_s4_q : std_logic_vector (2 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s4_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s4_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s4_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s4_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s4_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s4_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s4_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s4_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s4_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s4_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s4_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s4_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s4_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s4_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s4_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CnstAtan_s5_q : std_logic_vector (2 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s5_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s5_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s5_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s5_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s5_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s5_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s5_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s5_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s5_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s5_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s5_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s5_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s5_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s5_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s5_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CnstAtan_s6_q : std_logic_vector (2 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s6_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s6_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s6_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s6_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s6_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s6_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s6_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s6_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s6_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s6_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s6_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s6_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s6_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s6_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s6_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CnstAtan_s7_q : std_logic_vector (2 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s7_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s7_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s7_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s7_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s7_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s7_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s7_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s7_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s7_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s7_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s7_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s7_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s7_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s7_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s7_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CnstAtan_s8_q : std_logic_vector (2 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s8_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s8_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s8_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s8_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s8_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s8_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s8_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s8_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s8_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Yout_s8_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s8_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s8_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s8_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s8_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Pout_s8_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s9_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s9_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s9_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s9_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_Xout_s9_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s0_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s0_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s0_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s0_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s0_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s0_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s0_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s0_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s0_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s0_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s0_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s0_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s0_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s0_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s0_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s0_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s0_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s1_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s1_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s1_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s1_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s1_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s1_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s1_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s1_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s1_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s1_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s1_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s1_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s1_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s1_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s1_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s2_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s2_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s2_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s2_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s2_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s2_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s2_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s2_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s2_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s2_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s2_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s2_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s2_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s2_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s2_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s3_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s3_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s3_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s3_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s3_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s3_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s3_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s3_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s3_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s3_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s3_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s3_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s3_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s3_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s3_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s4_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s4_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s4_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s4_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s4_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s4_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s4_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s4_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s4_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s4_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s4_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s4_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s4_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s4_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s4_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s5_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s5_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s5_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s5_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s5_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s5_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s5_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s5_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s5_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s5_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s5_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s5_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s5_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s5_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s5_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s6_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s6_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s6_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s6_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s6_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s6_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s6_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s6_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s6_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s6_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s6_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s6_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s6_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s6_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s6_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s7_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s7_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s7_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s7_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s7_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s7_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s7_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s7_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s7_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s7_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s7_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s7_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s7_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s7_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s7_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s8_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s8_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s8_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s8_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s8_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s8_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s8_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s8_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s8_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Yout_s8_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s8_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s8_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s8_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s8_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Pout_s8_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s9_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s9_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s9_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s9_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_Xout_s9_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_i : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_a1 : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_b1 : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_PAddSubPi_00_constq_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_i : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_a1 : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_b1 : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_i : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_a1 : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_b1 : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_a : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_b : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_i : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_a1 : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_b1 : std_logic_vector(19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_o : std_logic_vector (19 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_cin : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_q : std_logic_vector (17 downto 0);
    type Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_a : Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_a_type;
    type Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_c : Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_c_type;
    type Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_p : Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_p_type;
    type Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_w : Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_w_type;
    type Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_x : Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_x_type;
    type Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_y : Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_y_type;
    type Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_s : Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_s_type;
    signal Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_a : Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_a_type;
    type Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_c : Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_c_type;
    type Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_p : Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_p_type;
    type Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_w : Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_w_type;
    type Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_x : Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_x_type;
    type Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_y : Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_y_type;
    type Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_s : Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_s_type;
    signal Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_a : Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_a_type;
    type Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_c : Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_c_type;
    type Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_p : Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_p_type;
    type Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_w : Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_w_type;
    type Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_x : Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_x_type;
    type Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_y : Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_y_type;
    type Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_s : Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_s_type;
    signal Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_a : Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_a_type;
    type Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_c : Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_c_type;
    type Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_p : Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_p_type;
    type Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_w : Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_w_type;
    type Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_x : Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_x_type;
    type Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_y : Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_y_type;
    type Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_s : Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_s_type;
    signal Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_a : Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_a_type;
    type Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_c : Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_c_type;
    type Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_p : Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_p_type;
    type Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_w : Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_w_type;
    type Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_x : Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_x_type;
    type Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_y : Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_y_type;
    type Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_s : Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_s_type;
    signal Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_a : Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_a_type;
    type Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_c : Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_c_type;
    type Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_p : Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_p_type;
    type Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_w : Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_w_type;
    type Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_x : Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_x_type;
    type Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_y : Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_y_type;
    type Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_s : Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_s_type;
    signal Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_a : Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_a_type;
    type Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_c : Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_c_type;
    type Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_p : Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_p_type;
    type Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_w : Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_w_type;
    type Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_x : Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_x_type;
    type Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_y : Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_y_type;
    type Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_s : Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_s_type;
    signal Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_a : Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_a_type;
    type Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_c : Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_c_type;
    type Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_p : Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_p_type;
    type Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_w : Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_w_type;
    type Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_x : Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_x_type;
    type Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_y : Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_y_type;
    type Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_s : Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_s_type;
    signal Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_a : Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_a_type;
    type Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_c : Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_c_type;
    type Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_p : Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_p_type;
    type Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_w : Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_w_type;
    type Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_x : Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_x_type;
    type Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_y : Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_y_type;
    type Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_s : Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_s_type;
    signal Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_a : Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_a_type;
    type Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_c : Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_c_type;
    type Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_p : Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_p_type;
    type Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_w : Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_w_type;
    type Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_x : Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_x_type;
    type Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_y : Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_y_type;
    type Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_s : Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_s_type;
    signal Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_a : Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_a_type;
    type Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_c : Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_c_type;
    type Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_p : Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_p_type;
    type Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_w : Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_w_type;
    type Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_x : Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_x_type;
    type Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_y : Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_y_type;
    type Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_s : Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_s_type;
    signal Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_a : Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_a_type;
    type Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_c : Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_c_type;
    type Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_p : Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_p_type;
    type Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_w : Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_w_type;
    type Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_x : Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_x_type;
    type Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_y : Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_y_type;
    type Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_s : Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_s_type;
    signal Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_a : Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_a_type;
    type Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_c : Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_c_type;
    type Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_p : Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_p_type;
    type Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_w : Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_w_type;
    type Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_x : Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_x_type;
    type Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_y : Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_y_type;
    type Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_s : Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_s_type;
    signal Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_a : Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_a_type;
    type Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_c : Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_c_type;
    type Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_p : Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_p_type;
    type Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_w : Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_w_type;
    type Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_x : Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_x_type;
    type Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_y : Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_y_type;
    type Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_s : Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_s_type;
    signal Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_a : Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_a_type;
    type Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_c : Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_c_type;
    type Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_p : Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_p_type;
    type Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_w : Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_w_type;
    type Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_x : Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_x_type;
    type Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_y : Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_y_type;
    type Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_s : Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_s_type;
    signal Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_a : Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_a_type;
    type Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_c : Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_c_type;
    type Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_p : Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_p_type;
    type Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_w : Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_w_type;
    type Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_x : Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_x_type;
    type Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_y : Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_y_type;
    type Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_s : Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_s_type;
    signal Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_a : Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_a_type;
    type Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_c : Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_c_type;
    type Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_p : Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_p_type;
    type Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_w : Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_w_type;
    type Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_x : Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_x_type;
    type Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_y : Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_y_type;
    type Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_s : Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_s_type;
    signal Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_a : Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_a_type;
    type Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_c : Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_c_type;
    type Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_p : Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_p_type;
    type Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_w : Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_w_type;
    type Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_x : Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_x_type;
    type Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_y : Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_y_type;
    type Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_s : Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_s_type;
    signal Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_a : Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_a_type;
    type Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_c : Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_c_type;
    type Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_p : Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_p_type;
    type Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_w : Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_w_type;
    type Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_x : Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_x_type;
    type Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_y : Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_y_type;
    type Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_s : Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_s_type;
    signal Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_a : Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_a_type;
    type Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_c : Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_c_type;
    type Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_p : Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_p_type;
    type Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_w : Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_w_type;
    type Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_x : Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_x_type;
    type Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_y : Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_y_type;
    type Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_s : Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_s_type;
    signal Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_a : Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_a_type;
    type Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_c : Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_c_type;
    type Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_p : Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_p_type;
    type Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_w : Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_w_type;
    type Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_x : Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_x_type;
    type Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_y : Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_y_type;
    type Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_s : Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_s_type;
    signal Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_a : Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_a_type;
    type Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_c : Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_c_type;
    type Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_p : Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_p_type;
    type Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_w : Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_w_type;
    type Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_x : Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_x_type;
    type Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_y : Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_y_type;
    type Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_s : Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_s_type;
    signal Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_a : Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_a_type;
    type Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_c : Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_c_type;
    type Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_p : Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_p_type;
    type Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_w : Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_w_type;
    type Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_x : Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_x_type;
    type Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_y : Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_y_type;
    type Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_s : Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_s_type;
    signal Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_a_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_a : Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_a_type;
    type Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_c_type is array(0 to 1) of SIGNED(15 downto 0);
    signal Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_c : Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_c_type;
    type Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_p_type is array(0 to 1) of SIGNED(31 downto 0);
    signal Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_p : Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_p_type;
    type Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_w_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_w : Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_w_type;
    type Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_x_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_x : Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_x_type;
    type Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_y_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_y : Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_y_type;
    type Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_s_type is array(0 to 0) of SIGNED(32 downto 0);
    signal Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_s : Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_s_type;
    signal Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_s0 : std_logic_vector(32 downto 0);
    signal Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_q : std_logic_vector (32 downto 0);
    type Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_a_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_a : Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_a_type;
    type Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_c_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_c : Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_c_type;
    type Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_p_type is array(0 to 3) of SIGNED(31 downto 0);
    signal Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_p : Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_p_type;
    type Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_w_type is array(0 to 3) of SIGNED(43 downto 0);
    signal Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_w : Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_w_type;
    type Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_x_type is array(0 to 3) of SIGNED(43 downto 0);
    signal Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_x : Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_x_type;
    type Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_y_type is array(0 to 3) of SIGNED(43 downto 0);
    signal Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_y : Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_y_type;
    type Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_z_type is array(0 to 0) of SIGNED(43 downto 0);
    signal Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_z : Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_z_type;
    type Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_s_type is array(0 to 3) of SIGNED(43 downto 0);
    signal Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_s : Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_s_type;
    signal Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_s0 : std_logic_vector(33 downto 0);
    signal Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_q : std_logic_vector (33 downto 0);
    type Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_a_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_a : Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_a_type;
    type Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_c_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_c : Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_c_type;
    type Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_p_type is array(0 to 3) of SIGNED(31 downto 0);
    signal Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_p : Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_p_type;
    type Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_w_type is array(0 to 3) of SIGNED(43 downto 0);
    signal Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_w : Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_w_type;
    type Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_x_type is array(0 to 3) of SIGNED(43 downto 0);
    signal Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_x : Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_x_type;
    type Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_y_type is array(0 to 3) of SIGNED(43 downto 0);
    signal Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_y : Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_y_type;
    type Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_z_type is array(0 to 0) of SIGNED(43 downto 0);
    signal Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_z : Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_z_type;
    type Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_s_type is array(0 to 3) of SIGNED(43 downto 0);
    signal Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_s : Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_s_type;
    signal Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_s0 : std_logic_vector(33 downto 0);
    signal Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_q : std_logic_vector (33 downto 0);
    type Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_a_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_a : Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_a_type;
    type Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_c_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_c : Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_c_type;
    type Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_p_type is array(0 to 3) of SIGNED(31 downto 0);
    signal Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_p : Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_p_type;
    type Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_w_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_w : Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_w_type;
    type Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_x_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_x : Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_x_type;
    type Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_y_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_y : Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_y_type;
    type Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_s_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_s : Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_s_type;
    signal Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_s0 : std_logic_vector(33 downto 0);
    signal Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_q : std_logic_vector (33 downto 0);
    type Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_a_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_a : Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_a_type;
    type Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_c_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_c : Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_c_type;
    type Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_p_type is array(0 to 3) of SIGNED(31 downto 0);
    signal Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_p : Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_p_type;
    type Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_w_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_w : Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_w_type;
    type Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_x_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_x : Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_x_type;
    type Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_y_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_y : Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_y_type;
    type Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_s_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_s : Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_s_type;
    signal Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_s0 : std_logic_vector(33 downto 0);
    signal Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_q : std_logic_vector (33 downto 0);
    type Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_a_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_a : Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_a_type;
    type Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_c_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_c : Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_c_type;
    type Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_p_type is array(0 to 3) of SIGNED(31 downto 0);
    signal Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_p : Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_p_type;
    type Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_w_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_w : Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_w_type;
    type Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_x_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_x : Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_x_type;
    type Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_y_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_y : Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_y_type;
    type Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_s_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_s : Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_s_type;
    signal Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_s0 : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_q : std_logic_vector (33 downto 0);
    type Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_a_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_a : Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_a_type;
    type Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_c_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_c : Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_c_type;
    type Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_p_type is array(0 to 3) of SIGNED(31 downto 0);
    signal Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_p : Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_p_type;
    type Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_w_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_w : Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_w_type;
    type Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_x_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_x : Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_x_type;
    type Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_y_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_y : Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_y_type;
    type Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_s_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_s : Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_s_type;
    signal Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_s0 : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_q : std_logic_vector (33 downto 0);
    type Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_a_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_a : Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_a_type;
    type Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_c_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_c : Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_c_type;
    type Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_p_type is array(0 to 3) of SIGNED(31 downto 0);
    signal Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_p : Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_p_type;
    type Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_w_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_w : Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_w_type;
    type Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_x_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_x : Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_x_type;
    type Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_y_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_y : Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_y_type;
    type Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_s_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_s : Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_s_type;
    signal Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_s0 : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_q : std_logic_vector (33 downto 0);
    type Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_a_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_a : Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_a_type;
    type Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_c_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_c : Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_c_type;
    type Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_p_type is array(0 to 3) of SIGNED(31 downto 0);
    signal Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_p : Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_p_type;
    type Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_w_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_w : Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_w_type;
    type Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_x_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_x : Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_x_type;
    type Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_y_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_y : Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_y_type;
    type Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_s_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_s : Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_s_type;
    signal Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_s0 : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_q : std_logic_vector (33 downto 0);
    type Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_a_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_a : Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_a_type;
    type Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_c_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_c : Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_c_type;
    type Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_p_type is array(0 to 3) of SIGNED(31 downto 0);
    signal Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_p : Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_p_type;
    type Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_w_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_w : Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_w_type;
    type Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_x_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_x : Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_x_type;
    type Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_y_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_y : Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_y_type;
    type Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_s_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_s : Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_s_type;
    signal Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_s0 : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_q : std_logic_vector (33 downto 0);
    type Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_a_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_a : Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_a_type;
    type Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_c_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_c : Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_c_type;
    type Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_p_type is array(0 to 3) of SIGNED(31 downto 0);
    signal Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_p : Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_p_type;
    type Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_w_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_w : Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_w_type;
    type Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_x_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_x : Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_x_type;
    type Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_y_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_y : Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_y_type;
    type Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_s_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_s : Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_s_type;
    signal Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_s0 : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_q : std_logic_vector (33 downto 0);
    type Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_a_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_a : Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_a_type;
    type Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_c_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_c : Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_c_type;
    type Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_p_type is array(0 to 3) of SIGNED(31 downto 0);
    signal Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_p : Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_p_type;
    type Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_w_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_w : Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_w_type;
    type Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_x_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_x : Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_x_type;
    type Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_y_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_y : Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_y_type;
    type Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_s_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_s : Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_s_type;
    signal Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_s0 : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_q : std_logic_vector (33 downto 0);
    type Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_a_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_a : Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_a_type;
    type Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_c_type is array(0 to 3) of SIGNED(15 downto 0);
    signal Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_c : Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_c_type;
    type Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_p_type is array(0 to 3) of SIGNED(31 downto 0);
    signal Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_p : Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_p_type;
    type Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_w_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_w : Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_w_type;
    type Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_x_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_x : Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_x_type;
    type Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_y_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_y : Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_y_type;
    type Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_s_type is array(0 to 3) of SIGNED(33 downto 0);
    signal Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_s : Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_s_type;
    signal Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_s0 : std_logic_vector(33 downto 0);
    signal Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_q : std_logic_vector (33 downto 0);
    signal reg_Forward_path_Addrss_Generator_CORDIC_MuxPY_s0_0_to_Forward_path_Addrss_Generator_CORDIC_Yout_s0_6_q : std_logic_vector (0 downto 0);
    signal reg_Forward_path_Addrss_Generator_CORDIC_P_Data_00_0_to_Forward_path_Addrss_Generator_CORDIC_Pout_s0_0_q : std_logic_vector (17 downto 0);
    signal reg_Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0_0_to_Forward_path_Addrss_Generator1_CORDIC_Yout_s0_6_q : std_logic_vector (0 downto 0);
    signal reg_Forward_path_Addrss_Generator_CORDIC_P_Data_00_0_to_Forward_path_Addrss_Generator1_CORDIC_Pout_s0_0_q : std_logic_vector (17 downto 0);
    signal reg_Forward_path_laststage_Lower_0_to_Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_7_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_laststage_Upper_0_to_Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_4_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_laststage_Lower2_0_to_Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage3_Lower_0_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_7_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage3_Upper_0_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_4_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage3_Lower2_0_to_Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage3_Upper2_0_to_Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage2_Lower_0_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_7_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage2_Upper_0_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_4_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage2_Lower2_0_to_Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage2_Upper2_0_to_Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage1_Lower_0_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_7_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage1_Upper_0_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_4_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage1_Lower2_0_to_Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage1_Upper2_0_to_Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage_Lower_0_to_Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_7_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage_Upper_0_to_Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_4_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage_Lower2_0_to_Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage_Upper2_0_to_Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_FirstStage_Lower_0_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_7_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_FirstStage_Upper_0_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_4_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_FirstStage_Lower2_0_to_Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_laststage_Upper_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_13_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_laststage_Lower_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_10_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_laststage_Lower2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage3_Upper_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_13_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage3_Lower_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_10_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage3_Lower2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage3_Upper2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage2_Upper_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_13_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage2_Lower_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_10_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage2_Lower2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage2_Upper2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage1_Upper_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_13_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage1_Lower_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_10_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage1_Lower2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage1_Upper2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage_Upper_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_13_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage_Lower_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_10_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage_Lower2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage_Upper2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_FirstStage_Upper_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_13_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_FirstStage_Lower_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_10_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_FirstStage_Lower2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_FirstStage_Lower3_0_to_Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_FirstStage_Upper3_0_to_Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_FirstStage_Lower1_0_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage_Lower3_0_to_Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage_Upper3_0_to_Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage_Lower1_0_to_Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage1_Lower3_0_to_Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage1_Upper3_0_to_Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage1_Lower1_0_to_Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage2_Lower3_0_to_Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage2_Upper3_0_to_Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage2_Lower1_0_to_Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage3_Lower3_0_to_Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage3_Upper3_0_to_Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage3_Lower1_0_to_Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_laststage_Lower3_0_to_Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_laststage_Upper3_0_to_Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_laststage_Lower1_0_to_Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_FirstStage_Lower3_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_15_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_FirstStage_Upper3_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_12_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_FirstStage_Lower1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage_Lower3_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_15_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage_Upper3_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_12_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage_Lower1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage1_Lower3_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_15_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage1_Upper3_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_12_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage1_Lower1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage2_Lower3_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_15_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage2_Upper3_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_12_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage2_Lower1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage3_Lower3_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_15_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage3_Upper3_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_12_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage3_Lower1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_laststage_Lower3_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_15_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_laststage_Upper3_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_12_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_laststage_Lower1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_9_q : std_logic_vector (15 downto 0);
    signal reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_q : std_logic_vector (15 downto 0);
    signal reg_DUTID1_bus_in_2_to_DUTID1_dec_1_q : std_logic_vector (0 downto 0);
    signal reg_DUTID1_bus_in_0_to_DUTID1_dec_0_q : std_logic_vector (11 downto 0);
    signal reg_Predistorter_Enable1_bus_in_2_to_Predistorter_Enable1_dec_1_q : std_logic_vector (0 downto 0);
    signal reg_Predistorter_Enable1_bus_in_0_to_Predistorter_Enable1_dec_0_q : std_logic_vector (11 downto 0);
    signal ld_Mux_re_q_to_ChannelOut_zr_re_q : std_logic_vector (15 downto 0);
    signal ld_Mux_im_q_to_ChannelOut_zr_im_q : std_logic_vector (15 downto 0);
    signal ld_Mux1_re_q_to_ChannelOut_zr1_re_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_Addrss_Generator_BitCombine_a_q : std_logic_vector (0 downto 0);
    signal ld_Forward_path_Addrss_Generator1_BitCombine_q_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_a_q : std_logic_vector (10 downto 0);
    signal ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q : std_logic_vector (31 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_FirstStage_Dual_Bank_LUT_Mux1_b_q : std_logic_vector (0 downto 0);
    signal ld_Forward_path_FirstStage_Delay5_q_to_Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_a_q : std_logic_vector (10 downto 0);
    signal ld_Forward_path_laststage_Add_R_add_q_to_Forward_path_laststage_Add2_R_add_a_q : std_logic_vector (32 downto 0);
    signal ld_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_q_to_Forward_path_laststage_Add2_I_add_a_q : std_logic_vector (33 downto 0);
    signal ld_Forward_path_laststage_Add1_R_add_q_to_Forward_path_laststage_Add3_R_add_b_q : std_logic_vector (32 downto 0);
    signal ld_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_q_to_Forward_path_laststage_Add3_I_add_b_q : std_logic_vector (33 downto 0);
    signal ld_Forward_path_middelstage3_Delay2_q_to_Forward_path_laststage_Dual_Bank_LUT_DualMem_a_q : std_logic_vector (10 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_switch_Mux_b_q : std_logic_vector (0 downto 0);
    signal ld_Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage_Add_R_add_a_q : std_logic_vector (32 downto 0);
    signal ld_Forward_path_FirstStage_Convert1_im_sel_b_to_Forward_path_middelstage_Add3_I_add_a_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_Mux1_b_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux_b_q : std_logic_vector (0 downto 0);
    signal ld_Forward_path_middelstage_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage_Lower1_a_q : std_logic_vector (31 downto 0);
    signal ld_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage1_Add_R_add_a_q : std_logic_vector (32 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_Mux1_b_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux_b_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_b_q : std_logic_vector (0 downto 0);
    signal ld_Forward_path_middelstage1_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage1_Lower1_a_q : std_logic_vector (31 downto 0);
    signal ld_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage2_Add_R_add_a_q : std_logic_vector (32 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage2_Dual_Bank_LUT1_Mux1_b_q : std_logic_vector (0 downto 0);
    signal ld_Forward_path_middelstage2_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage2_Lower1_a_q : std_logic_vector (31 downto 0);
    signal ld_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage3_Add_R_add_a_q : std_logic_vector (32 downto 0);
    signal ld_Forward_path_middelstage3_Delay5_q_to_Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_a_q : std_logic_vector (10 downto 0);
    signal ld_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage3_Lower1_a_q : std_logic_vector (31 downto 0);
    signal ld_Predistorter_Enable1_reg_boundary2_q_to_Mux_im_b_q : std_logic_vector (0 downto 0);
    signal ld_Predistorter_Enable1_reg_boundary2_q_to_Mux1_im_b_q : std_logic_vector (0 downto 0);
    signal ld_DUTID1_bus_in_v_to_DUTID1_a_q : std_logic_vector (31 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_Addrss_Generator_CORDIC_ShiftY_s0_a_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_Addrss_Generator1_CORDIC_ShiftY_s0_a_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_Addrss_Generator_CORDIC_AorB_00_q_to_Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_o_q : std_logic_vector (0 downto 0);
    signal ld_Forward_path_middelstage_Delay_im_im_q_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_g_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage_Delay_re_re_q_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_j_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage1_Delay_im_im_q_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_g_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage1_Delay_re_re_q_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_j_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage2_Delay_im_im_q_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_g_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage2_Delay_re_re_q_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_j_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_FirstStage_Lower2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_j_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_FirstStage_Lower_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_k_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_g_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_FirstStage_Lower1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_j_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_FirstStage_Delay_re_re_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_k_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage3_Delay1_re_re_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_e_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage3_Delay1_im_im_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_h_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_laststage_Lower_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_k_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage3_Delay_im_im_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_m_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_laststage_Delay_re_re_q_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_k_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_FirstStage_Delay1_re_re_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_e_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_FirstStage_Delay1_im_im_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_h_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_middelstage_Lower_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_k_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_FirstStage_Delay_im_im_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_m_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_FirstStage_Delay1_re_re_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_e_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_FirstStage_Delay1_im_im_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_h_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_middelstage_Upper3_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_12_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_m_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage_Delay1_re_re_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_e_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage_Delay1_im_im_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_h_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_middelstage1_Lower_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_k_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage_Delay_im_im_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_m_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage_Delay1_re_re_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_e_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_g_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage_Delay1_im_im_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_h_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage1_Delay1_re_re_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_e_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage1_Delay1_im_im_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_h_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_middelstage2_Lower2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_j_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_middelstage2_Lower_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_k_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage1_Delay_im_im_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_m_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage1_Delay1_re_re_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_e_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_g_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage1_Delay1_im_im_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_h_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage2_Delay1_re_re_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_e_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage2_Delay1_im_im_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_h_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_middelstage3_Lower2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_j_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_middelstage3_Lower_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_k_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage2_Delay_im_im_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_m_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage2_Delay1_re_re_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_e_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_g_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage2_Delay1_im_im_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_h_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_middelstage3_Lower1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_j_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage3_Delay_re_re_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_k_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_middelstage3_Upper3_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_12_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_m_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_laststage_Lower2_b_to_reg_Forward_path_laststage_Lower2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_9_a_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage3_Upper2_b_to_reg_Forward_path_middelstage3_Upper2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_6_a_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage2_Upper2_b_to_reg_Forward_path_middelstage2_Upper2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_6_a_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage1_Lower2_b_to_reg_Forward_path_middelstage1_Lower2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_9_a_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage1_Upper2_b_to_reg_Forward_path_middelstage1_Upper2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_6_a_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage_Lower2_b_to_reg_Forward_path_middelstage_Lower2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_9_a_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage_Upper2_b_to_reg_Forward_path_middelstage_Upper2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_6_a_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_FirstStage_Upper3_b_to_reg_Forward_path_FirstStage_Upper3_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_12_a_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage_Lower1_b_to_reg_Forward_path_middelstage_Lower1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_9_a_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage_Upper1_b_to_reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_6_a_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage1_Upper3_b_to_reg_Forward_path_middelstage1_Upper3_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_12_a_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage1_Lower1_b_to_reg_Forward_path_middelstage1_Lower1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_9_a_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage2_Upper3_b_to_reg_Forward_path_middelstage2_Upper3_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_12_a_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage2_Lower1_b_to_reg_Forward_path_middelstage2_Lower1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_9_a_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_laststage_Upper3_b_to_reg_Forward_path_laststage_Upper3_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_12_a_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_laststage_Lower1_b_to_reg_Forward_path_laststage_Lower1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_9_a_q : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_replace_mem_reset0 : std_logic;
    signal Forward_path_FirstStage_Delay_re_re_replace_mem_iq : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_replace_mem_ia : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_replace_mem_ir : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_replace_mem_aa : std_logic_vector (3 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_replace_mem_ab : std_logic_vector (3 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_replace_mem_q : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_replace_rdcnt_i : unsigned(3 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_mem_top_q : std_logic_vector (4 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_cmpReg_q : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_sticky_ena_q : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Delay_im_im_replace_mem_reset0 : std_logic;
    signal Forward_path_FirstStage_Delay_im_im_replace_mem_iq : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Delay_im_im_replace_mem_ia : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Delay_im_im_replace_mem_ir : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Delay_im_im_replace_mem_aa : std_logic_vector (3 downto 0);
    signal Forward_path_FirstStage_Delay_im_im_replace_mem_ab : std_logic_vector (3 downto 0);
    signal Forward_path_FirstStage_Delay_im_im_replace_mem_q : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_replace_mem_reset0 : std_logic;
    signal Forward_path_FirstStage_Delay1_re_re_replace_mem_iq : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_replace_mem_ia : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_replace_mem_ir : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_replace_mem_aa : std_logic_vector (4 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_replace_mem_ab : std_logic_vector (4 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_replace_mem_q : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_replace_rdcnt_i : unsigned(4 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_replace_rdcnt_eq : std_logic;
    signal Forward_path_FirstStage_Delay1_re_re_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_mem_top_q : std_logic_vector (5 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_cmpReg_q : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_sticky_ena_q : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Delay1_im_im_replace_mem_reset0 : std_logic;
    signal Forward_path_FirstStage_Delay1_im_im_replace_mem_iq : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Delay1_im_im_replace_mem_ia : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Delay1_im_im_replace_mem_ir : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Delay1_im_im_replace_mem_aa : std_logic_vector (4 downto 0);
    signal Forward_path_FirstStage_Delay1_im_im_replace_mem_ab : std_logic_vector (4 downto 0);
    signal Forward_path_FirstStage_Delay1_im_im_replace_mem_q : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_replace_mem_reset0 : std_logic;
    signal Forward_path_middelstage_Delay1_re_re_replace_mem_iq : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_replace_mem_ia : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_replace_mem_ir : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_replace_mem_aa : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_replace_mem_ab : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_replace_mem_q : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_replace_rdcnt_q : std_logic_vector(0 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_replace_rdcnt_i : unsigned(0 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_replace_rdreg_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_cmpReg_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_sticky_ena_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Delay1_im_im_replace_mem_reset0 : std_logic;
    signal Forward_path_middelstage_Delay1_im_im_replace_mem_iq : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Delay1_im_im_replace_mem_ia : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Delay1_im_im_replace_mem_ir : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Delay1_im_im_replace_mem_aa : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Delay1_im_im_replace_mem_ab : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Delay1_im_im_replace_mem_q : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Delay2_replace_mem_reset0 : std_logic;
    signal Forward_path_middelstage_Delay2_replace_mem_iq : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage_Delay2_replace_mem_ia : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage_Delay2_replace_mem_ir : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage_Delay2_replace_mem_aa : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Delay2_replace_mem_ab : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Delay2_replace_mem_q : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage_Delay2_replace_rdcnt_q : std_logic_vector(0 downto 0);
    signal Forward_path_middelstage_Delay2_replace_rdcnt_i : unsigned(0 downto 0);
    signal Forward_path_middelstage_Delay2_replace_rdreg_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Delay2_cmpReg_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Delay2_sticky_ena_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Delay5_replace_mem_reset0 : std_logic;
    signal Forward_path_middelstage_Delay5_replace_mem_iq : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage_Delay5_replace_mem_ia : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage_Delay5_replace_mem_ir : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage_Delay5_replace_mem_aa : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Delay5_replace_mem_ab : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Delay5_replace_mem_q : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage1_Delay_re_re_replace_mem_reset0 : std_logic;
    signal Forward_path_middelstage1_Delay_re_re_replace_mem_iq : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Delay_re_re_replace_mem_ia : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Delay_re_re_replace_mem_ir : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Delay_re_re_replace_mem_aa : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Delay_re_re_replace_mem_ab : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Delay_re_re_replace_mem_q : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Delay_im_im_replace_mem_reset0 : std_logic;
    signal Forward_path_middelstage1_Delay_im_im_replace_mem_iq : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Delay_im_im_replace_mem_ia : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Delay_im_im_replace_mem_ir : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Delay_im_im_replace_mem_aa : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Delay_im_im_replace_mem_ab : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Delay_im_im_replace_mem_q : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Delay1_re_re_replace_mem_reset0 : std_logic;
    signal Forward_path_middelstage1_Delay1_re_re_replace_mem_iq : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Delay1_re_re_replace_mem_ia : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Delay1_re_re_replace_mem_ir : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Delay1_re_re_replace_mem_aa : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Delay1_re_re_replace_mem_ab : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Delay1_re_re_replace_mem_q : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Delay1_im_im_replace_mem_reset0 : std_logic;
    signal Forward_path_middelstage1_Delay1_im_im_replace_mem_iq : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Delay1_im_im_replace_mem_ia : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Delay1_im_im_replace_mem_ir : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Delay1_im_im_replace_mem_aa : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Delay1_im_im_replace_mem_ab : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Delay1_im_im_replace_mem_q : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Delay2_replace_mem_reset0 : std_logic;
    signal Forward_path_middelstage1_Delay2_replace_mem_iq : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage1_Delay2_replace_mem_ia : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage1_Delay2_replace_mem_ir : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage1_Delay2_replace_mem_aa : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Delay2_replace_mem_ab : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Delay2_replace_mem_q : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage1_Delay5_replace_mem_reset0 : std_logic;
    signal Forward_path_middelstage1_Delay5_replace_mem_iq : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage1_Delay5_replace_mem_ia : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage1_Delay5_replace_mem_ir : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage1_Delay5_replace_mem_aa : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Delay5_replace_mem_ab : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Delay5_replace_mem_q : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage2_Delay_re_re_replace_mem_reset0 : std_logic;
    signal Forward_path_middelstage2_Delay_re_re_replace_mem_iq : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Delay_re_re_replace_mem_ia : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Delay_re_re_replace_mem_ir : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Delay_re_re_replace_mem_aa : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Delay_re_re_replace_mem_ab : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Delay_re_re_replace_mem_q : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Delay_im_im_replace_mem_reset0 : std_logic;
    signal Forward_path_middelstage2_Delay_im_im_replace_mem_iq : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Delay_im_im_replace_mem_ia : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Delay_im_im_replace_mem_ir : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Delay_im_im_replace_mem_aa : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Delay_im_im_replace_mem_ab : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Delay_im_im_replace_mem_q : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Delay1_re_re_replace_mem_reset0 : std_logic;
    signal Forward_path_middelstage2_Delay1_re_re_replace_mem_iq : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Delay1_re_re_replace_mem_ia : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Delay1_re_re_replace_mem_ir : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Delay1_re_re_replace_mem_aa : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Delay1_re_re_replace_mem_ab : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Delay1_re_re_replace_mem_q : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Delay1_im_im_replace_mem_reset0 : std_logic;
    signal Forward_path_middelstage2_Delay1_im_im_replace_mem_iq : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Delay1_im_im_replace_mem_ia : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Delay1_im_im_replace_mem_ir : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Delay1_im_im_replace_mem_aa : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Delay1_im_im_replace_mem_ab : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Delay1_im_im_replace_mem_q : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Delay2_replace_mem_reset0 : std_logic;
    signal Forward_path_middelstage2_Delay2_replace_mem_iq : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage2_Delay2_replace_mem_ia : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage2_Delay2_replace_mem_ir : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage2_Delay2_replace_mem_aa : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Delay2_replace_mem_ab : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Delay2_replace_mem_q : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage2_Delay5_replace_mem_reset0 : std_logic;
    signal Forward_path_middelstage2_Delay5_replace_mem_iq : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage2_Delay5_replace_mem_ia : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage2_Delay5_replace_mem_ir : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage2_Delay5_replace_mem_aa : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Delay5_replace_mem_ab : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Delay5_replace_mem_q : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage3_Delay_re_re_replace_mem_reset0 : std_logic;
    signal Forward_path_middelstage3_Delay_re_re_replace_mem_iq : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Delay_re_re_replace_mem_ia : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Delay_re_re_replace_mem_ir : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Delay_re_re_replace_mem_aa : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Delay_re_re_replace_mem_ab : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Delay_re_re_replace_mem_q : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Delay_im_im_replace_mem_reset0 : std_logic;
    signal Forward_path_middelstage3_Delay_im_im_replace_mem_iq : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Delay_im_im_replace_mem_ia : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Delay_im_im_replace_mem_ir : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Delay_im_im_replace_mem_aa : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Delay_im_im_replace_mem_ab : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Delay_im_im_replace_mem_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt_eq : std_logic;
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut_c_s_outputreg_q : std_logic_vector (7 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_ir : std_logic_vector (7 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt_eq : std_logic;
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt_eq : std_logic;
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_iq : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_ia : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_ir : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt_eq : std_logic;
    signal ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_xr_im_to_Mux_im_c_outputreg_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_iq : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_ia : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_ir : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_iq : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_ia : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_ir : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_im_to_Mux1_im_c_outputreg_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_iq : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_ia : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_ir : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_iq : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_ia : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_ir : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt_eq : std_logic;
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_iq : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_ia : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_ir : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_outputreg_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_iq : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_ia : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_ir : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt_eq : std_logic;
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_outputreg_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_iq : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_ia : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_ir : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_e_outputreg_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_outputreg_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_iq : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_ia : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_ir : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_outputreg_q : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_reset0 : std_logic;
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_iq : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_ia : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_ir : std_logic_vector (15 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_g_outputreg_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage3_Delay1_re_re_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_e_outputreg_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_FirstStage_Delay1_re_re_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_e_outputreg_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage_Delay1_re_re_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_e_outputreg_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_g_outputreg_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage1_Delay1_re_re_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_e_outputreg_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_g_outputreg_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage2_Delay1_re_re_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_e_outputreg_q : std_logic_vector (15 downto 0);
    signal ld_reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_g_outputreg_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_reset0 : std_logic;
    signal ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_iq : std_logic_vector (15 downto 0);
    signal ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_ia : std_logic_vector (15 downto 0);
    signal ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_ir : std_logic_vector (15 downto 0);
    signal ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_reset0 : std_logic;
    signal ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_iq : std_logic_vector (15 downto 0);
    signal ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_ia : std_logic_vector (15 downto 0);
    signal ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_ir : std_logic_vector (15 downto 0);
    signal ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_middelstage_Upper1_b_to_reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_6_a_inputreg_q : std_logic_vector (15 downto 0);
    signal ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_reset0 : std_logic;
    signal ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_iq : std_logic_vector (15 downto 0);
    signal ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_ia : std_logic_vector (15 downto 0);
    signal ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_ir : std_logic_vector (15 downto 0);
    signal ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_q : std_logic_vector (15 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_AorB_00_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_AorB_00_b : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_AorB_00_q : std_logic_vector(0 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_Mux1_s : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_Mux1_q : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux_q : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux3_q : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_Mux1_s : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_Mux1_q : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux_q : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux3_q : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_Mux1_s : std_logic_vector (0 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_Mux1_q : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_switch1_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_switch1_Mux_q : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_switch1_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT_switch1_Mux3_q : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_Mux1_s : std_logic_vector (0 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_Mux1_q : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux_q : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux3_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_Mux1_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_Mux1_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux3_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_Mux1_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_Mux1_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux3_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_Mux1_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_Mux1_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux3_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux3_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_Mux1_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_Mux1_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux3_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_Mux1_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_Mux1_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux3_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_Mux1_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_Mux1_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux3_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_Mux1_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_Mux1_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux_q : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux3_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux3_q : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Convert1_im_rnd_in : std_logic_vector (32 downto 0);
    signal Forward_path_FirstStage_Convert1_im_rnd_q : std_logic_vector (17 downto 0);
    signal Forward_path_FirstStage_Convert2_im_rnd_in : std_logic_vector (32 downto 0);
    signal Forward_path_FirstStage_Convert2_im_rnd_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_SelectP_00_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_SelectP_00_q : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_P_Data_00_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_P_Data_00_q : std_logic_vector (17 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_notEnable_a : std_logic_vector(0 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_notEnable_q : std_logic_vector(0 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_enaAnd_a : std_logic_vector(0 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_enaAnd_b : std_logic_vector(0 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_enaAnd_q : std_logic_vector(0 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_enaAnd_a : std_logic_vector(0 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_enaAnd_b : std_logic_vector(0 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_enaAnd_q : std_logic_vector(0 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_replace_rdmux_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_enaAnd_a : std_logic_vector(0 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_enaAnd_b : std_logic_vector(0 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_enaAnd_q : std_logic_vector(0 downto 0);
    signal Forward_path_middelstage_Delay2_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Delay2_replace_rdmux_q : std_logic_vector (0 downto 0);
    signal Forward_path_middelstage_Delay2_notEnable_a : std_logic_vector(0 downto 0);
    signal Forward_path_middelstage_Delay2_notEnable_q : std_logic_vector(0 downto 0);
    signal Forward_path_middelstage_Delay2_enaAnd_a : std_logic_vector(0 downto 0);
    signal Forward_path_middelstage_Delay2_enaAnd_b : std_logic_vector(0 downto 0);
    signal Forward_path_middelstage_Delay2_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_enaAnd_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_XLtZero_00_a : std_logic_vector(15 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_XLtZero_00_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s0_a : std_logic_vector(15 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s0_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_XLtZero_00_a : std_logic_vector(15 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_XLtZero_00_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s0_a : std_logic_vector(15 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s0_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_XData1_00_sel_inv_a : std_logic_vector(15 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_XData1_00_sel_inv_q : std_logic_vector(15 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_Lower_in : std_logic_vector (11 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_Lower_b : std_logic_vector (10 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_Not_a : std_logic_vector(0 downto 0);
    signal Forward_path_FirstStage_Dual_Bank_LUT_Not_q : std_logic_vector(0 downto 0);
    signal Forward_path_FirstStage_Convert1_re_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Convert1_re_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Convert2_re_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Convert2_re_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_laststage_Convert1_re_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_laststage_Convert1_re_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_laststage_Convert1_im_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_laststage_Convert1_im_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_laststage_Convert2_re_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_laststage_Convert2_re_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_laststage_Convert2_im_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_laststage_Convert2_im_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Convert1_re_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Convert1_re_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Convert1_im_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Convert1_im_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Convert2_re_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Convert2_re_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Convert2_im_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Convert2_im_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Convert1_re_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Convert1_re_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Convert1_im_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Convert1_im_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Convert2_re_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Convert2_re_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Convert2_im_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Convert2_im_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Convert1_re_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Convert1_re_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Convert1_im_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Convert1_im_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Convert2_re_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Convert2_re_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Convert2_im_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Convert2_im_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Convert1_re_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Convert1_re_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Convert1_im_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Convert1_im_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Convert2_re_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Convert2_re_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Convert2_im_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Convert2_im_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftX_s1_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftX_s1_b : std_logic_vector (16 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s1_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s1_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s1_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s1_b : std_logic_vector (16 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s1_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s1_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftX_s2_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftX_s2_b : std_logic_vector (15 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s2_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s2_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s2_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s2_b : std_logic_vector (15 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s2_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s2_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftX_s3_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftX_s3_b : std_logic_vector (14 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s3_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s3_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s3_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s3_b : std_logic_vector (14 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s3_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s3_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftX_s4_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftX_s4_b : std_logic_vector (13 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s4_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s4_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s4_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s4_b : std_logic_vector (13 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s4_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s4_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftX_s5_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftX_s5_b : std_logic_vector (12 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s5_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s5_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s5_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s5_b : std_logic_vector (12 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s5_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s5_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftX_s6_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftX_s6_b : std_logic_vector (11 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s6_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s6_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s6_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s6_b : std_logic_vector (11 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s6_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s6_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftX_s7_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftX_s7_b : std_logic_vector (10 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s7_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s7_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s7_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s7_b : std_logic_vector (10 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s7_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s7_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftX_s8_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftX_s8_b : std_logic_vector (9 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s8_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s8_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s8_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s8_b : std_logic_vector (9 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s8_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s8_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s9_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s9_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s9_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s9_b : std_logic_vector (8 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s9_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s9_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftX_s1_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftX_s1_b : std_logic_vector (16 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s1_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s1_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s1_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s1_b : std_logic_vector (16 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s1_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s1_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftX_s2_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftX_s2_b : std_logic_vector (15 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s2_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s2_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s2_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s2_b : std_logic_vector (15 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s2_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s2_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftX_s3_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftX_s3_b : std_logic_vector (14 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s3_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s3_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s3_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s3_b : std_logic_vector (14 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s3_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s3_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftX_s4_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftX_s4_b : std_logic_vector (13 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s4_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s4_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s4_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s4_b : std_logic_vector (13 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s4_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s4_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftX_s5_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftX_s5_b : std_logic_vector (12 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s5_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s5_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s5_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s5_b : std_logic_vector (12 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s5_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s5_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftX_s6_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftX_s6_b : std_logic_vector (11 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s6_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s6_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s6_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s6_b : std_logic_vector (11 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s6_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s6_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftX_s7_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftX_s7_b : std_logic_vector (10 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s7_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s7_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s7_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s7_b : std_logic_vector (10 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s7_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s7_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftX_s8_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftX_s8_b : std_logic_vector (9 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s8_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s8_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s8_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s8_b : std_logic_vector (9 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s8_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s8_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s9_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s9_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s9_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s9_b : std_logic_vector (8 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s9_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s9_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_BitCombine_q : std_logic_vector (10 downto 0);
    signal Forward_path_Addrss_Generator1_BitCombine_q : std_logic_vector (10 downto 0);
    signal Forward_path_middelstage_Lower1_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Lower1_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Upper1_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Upper1_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Lower1_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Lower1_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Upper1_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Upper1_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Lower1_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Lower1_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Upper1_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Upper1_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Lower1_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Lower1_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Upper1_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Upper1_b : std_logic_vector (15 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s0_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_ShiftY_s0_b : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s0_in : std_logic_vector (17 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_ShiftY_s0_b : std_logic_vector (17 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_cmp_a : std_logic_vector(4 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_cmp_b : std_logic_vector(4 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_cmp_q : std_logic_vector(0 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_nor_a : std_logic_vector(0 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_nor_b : std_logic_vector(0 downto 0);
    signal Forward_path_FirstStage_Delay_re_re_nor_q : std_logic_vector(0 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_cmp_a : std_logic_vector(5 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_cmp_b : std_logic_vector(5 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_cmp_q : std_logic_vector(0 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_nor_a : std_logic_vector(0 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_nor_b : std_logic_vector(0 downto 0);
    signal Forward_path_FirstStage_Delay1_re_re_nor_q : std_logic_vector(0 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_nor_a : std_logic_vector(0 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_nor_b : std_logic_vector(0 downto 0);
    signal Forward_path_middelstage_Delay1_re_re_nor_q : std_logic_vector(0 downto 0);
    signal Forward_path_middelstage_Delay2_nor_a : std_logic_vector(0 downto 0);
    signal Forward_path_middelstage_Delay2_nor_b : std_logic_vector(0 downto 0);
    signal Forward_path_middelstage_Delay2_nor_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_cmp_a : std_logic_vector(5 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_cmp_b : std_logic_vector(5 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_cmp_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_nor_a : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_nor_b : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_valid_s_to_ChannelOut_v_s_nor_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_cmp_a : std_logic_vector(5 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_cmp_b : std_logic_vector(5 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr_re_to_Mux_re_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_cmp_a : std_logic_vector(4 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_cmp_b : std_logic_vector(4 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_cmp_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_nor_a : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_nor_b : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_nor_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_cmp_a : std_logic_vector(4 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_cmp_b : std_logic_vector(4 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_cmp_q : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_nor_a : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_nor_b : std_logic_vector(0 downto 0);
    signal ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_nor_q : std_logic_vector(0 downto 0);
    signal Forward_path_FirstStage_Lower1_in : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Lower1_b : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Upper1_in : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Upper1_b : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Lower_in : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Lower_b : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Upper_in : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Upper_b : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Lower3_in : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Lower3_b : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Upper3_in : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Upper3_b : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Lower2_in : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Lower2_b : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Upper2_in : std_logic_vector (31 downto 0);
    signal Forward_path_FirstStage_Upper2_b : std_logic_vector (15 downto 0);
    signal Forward_path_laststage_Lower1_in : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Lower1_b : std_logic_vector (15 downto 0);
    signal Forward_path_laststage_Upper1_in : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Upper1_b : std_logic_vector (15 downto 0);
    signal Forward_path_laststage_Lower_in : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Lower_b : std_logic_vector (15 downto 0);
    signal Forward_path_laststage_Upper_in : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Upper_b : std_logic_vector (15 downto 0);
    signal Forward_path_laststage_Lower3_in : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Lower3_b : std_logic_vector (15 downto 0);
    signal Forward_path_laststage_Upper3_in : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Upper3_b : std_logic_vector (15 downto 0);
    signal Forward_path_laststage_Lower2_in : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Lower2_b : std_logic_vector (15 downto 0);
    signal Forward_path_laststage_Upper2_in : std_logic_vector (31 downto 0);
    signal Forward_path_laststage_Upper2_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Lower_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Lower_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Upper_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Upper_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Lower3_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Lower3_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Upper3_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Upper3_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Lower2_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Lower2_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage_Upper2_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage_Upper2_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Lower_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Lower_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Upper_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Upper_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Lower3_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Lower3_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Upper3_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Upper3_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Lower2_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Lower2_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage1_Upper2_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage1_Upper2_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Lower_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Lower_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Upper_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Upper_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Lower3_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Lower3_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Upper3_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Upper3_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Lower2_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Lower2_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage2_Upper2_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage2_Upper2_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Lower_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Lower_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Upper_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Upper_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Lower3_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Lower3_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Upper3_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Upper3_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Lower2_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Lower2_b : std_logic_vector (15 downto 0);
    signal Forward_path_middelstage3_Upper2_in : std_logic_vector (31 downto 0);
    signal Forward_path_middelstage3_Upper2_b : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Convert1_im_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Convert1_im_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Convert2_im_sel_in : std_logic_vector (15 downto 0);
    signal Forward_path_FirstStage_Convert2_im_sel_b : std_logic_vector (15 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s0_a : std_logic_vector(17 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s0_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_XgteZero_00_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_XgteZero_00_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_XgteZero_00_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_XgteZero_00_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s0_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s0_q : std_logic_vector (0 downto 0);
    signal Convert1_re_rnd_in : std_logic_vector (15 downto 0);
    signal Convert1_re_rnd_q : std_logic_vector (15 downto 0);
    signal Convert1_im_rnd_in : std_logic_vector (15 downto 0);
    signal Convert1_im_rnd_q : std_logic_vector (15 downto 0);
    signal Convert4_re_rnd_in : std_logic_vector (15 downto 0);
    signal Convert4_re_rnd_q : std_logic_vector (15 downto 0);
    signal Convert4_im_rnd_in : std_logic_vector (15 downto 0);
    signal Convert4_im_rnd_q : std_logic_vector (15 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s1_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s1_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s2_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s2_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s3_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s3_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s4_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s4_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s5_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s5_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s6_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s6_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s7_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s7_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s8_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s8_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s9_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_MuxPY_s9_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s1_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s1_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s2_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s2_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s3_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s3_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s4_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s4_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s5_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s5_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s6_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s6_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s7_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s7_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s8_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s8_q : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s9_s : std_logic_vector (0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_MuxPY_s9_q : std_logic_vector (0 downto 0);
    signal Mux1_re_s : std_logic_vector (0 downto 0);
    signal Mux1_re_q : std_logic_vector (15 downto 0);
    signal Mux1_im_s : std_logic_vector (0 downto 0);
    signal Mux1_im_q : std_logic_vector (15 downto 0);
    signal Mux_re_s : std_logic_vector (0 downto 0);
    signal Mux_re_q : std_logic_vector (15 downto 0);
    signal Mux_im_s : std_logic_vector (0 downto 0);
    signal Mux_im_q : std_logic_vector (15 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s1_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s1_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s2_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s2_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s3_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s3_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s4_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s4_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s5_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s5_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s6_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s6_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s7_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s7_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s8_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s8_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s9_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator_CORDIC_NotYP_s9_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s1_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s1_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s2_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s2_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s3_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s3_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s4_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s4_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s5_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s5_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s6_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s6_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s7_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s7_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s8_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s8_q : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s9_a : std_logic_vector(0 downto 0);
    signal Forward_path_Addrss_Generator1_CORDIC_NotYP_s9_q : std_logic_vector(0 downto 0);
begin


	--busIn(BUSIN,31)

	--ld_DUTID1_bus_in_v_to_DUTID1_a(DELAY,1655)@0
    ld_DUTID1_bus_in_v_to_DUTID1_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => busIn_d, xout => ld_DUTID1_bus_in_v_to_DUTID1_a_q, clk => bus_clk, aclr => bus_areset );

	--Predistorter_Enable1(REG,562)@2
    Predistorter_Enable1: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Predistorter_Enable1_q <= "0";
        ELSIF(bus_clk'EVENT AND bus_clk = '1') THEN
            IF (Predistorter_Enable1_dec_q = "1") THEN
                Predistorter_Enable1_q <= ld_DUTID1_bus_in_v_to_DUTID1_a_q(0 downto 0);
            END IF;
        END IF;
    END PROCESS;


	--reg_Predistorter_Enable1_bus_in_2_to_Predistorter_Enable1_dec_1(REG,1163)@0
    reg_Predistorter_Enable1_bus_in_2_to_Predistorter_Enable1_dec_1: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            reg_Predistorter_Enable1_bus_in_2_to_Predistorter_Enable1_dec_1_q <= "0";
        ELSIF(bus_clk'EVENT AND bus_clk = '1') THEN
            reg_Predistorter_Enable1_bus_in_2_to_Predistorter_Enable1_dec_1_q <= busIn_w;
        END IF;
    END PROCESS;


	--reg_Predistorter_Enable1_bus_in_0_to_Predistorter_Enable1_dec_0(REG,1164)@0
    reg_Predistorter_Enable1_bus_in_0_to_Predistorter_Enable1_dec_0: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            reg_Predistorter_Enable1_bus_in_0_to_Predistorter_Enable1_dec_0_q <= "000000000000";
        ELSIF(bus_clk'EVENT AND bus_clk = '1') THEN
            reg_Predistorter_Enable1_bus_in_0_to_Predistorter_Enable1_dec_0_q <= busIn_a;
        END IF;
    END PROCESS;


	--Predistorter_Enable1_dec(DECODE,561)@1
    Predistorter_Enable1_dec: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Predistorter_Enable1_dec_q <= (others => '0');
            Predistorter_Enable1_dec_h <= (others => '0');
        ELSIF(bus_clk'EVENT AND bus_clk = '1') THEN
            IF UNSIGNED(reg_Predistorter_Enable1_bus_in_0_to_Predistorter_Enable1_dec_0_q(11 downto 0)) = 11 THEN
                Predistorter_Enable1_dec_q <= reg_Predistorter_Enable1_bus_in_2_to_Predistorter_Enable1_dec_1_q;
                Predistorter_Enable1_dec_h <= "1";
            ELSE
                Predistorter_Enable1_dec_q <= "0";
                Predistorter_Enable1_dec_h <= "0";
            END IF;
        END IF;
    END PROCESS;


	--ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd(DELAY,1186)@12
    ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => busIn_d, xout => ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q, clk => bus_clk, aclr => bus_areset );

	--Forward_path_FirstStage_Dual_Bank_LUT_Lower(BITSELECT,38)@12
    Forward_path_FirstStage_Dual_Bank_LUT_Lower_in <= busIn_a;
    Forward_path_FirstStage_Dual_Bank_LUT_Lower_b <= Forward_path_FirstStage_Dual_Bank_LUT_Lower_in(10 downto 0);

	--Forward_path_middelstage_Delay2_notEnable(LOGICAL,2389)
    Forward_path_middelstage_Delay2_notEnable_a <= VCC_q;
    Forward_path_middelstage_Delay2_notEnable_q <= not Forward_path_middelstage_Delay2_notEnable_a;

	--Forward_path_middelstage_Delay2_nor(LOGICAL,2390)
    Forward_path_middelstage_Delay2_nor_a <= Forward_path_middelstage_Delay2_notEnable_q;
    Forward_path_middelstage_Delay2_nor_b <= Forward_path_middelstage_Delay2_sticky_ena_q;
    Forward_path_middelstage_Delay2_nor_q <= not (Forward_path_middelstage_Delay2_nor_a or Forward_path_middelstage_Delay2_nor_b);

	--Forward_path_middelstage_Delay2_cmpReg(REG,2388)
    Forward_path_middelstage_Delay2_cmpReg: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage_Delay2_cmpReg_q <= "0";
        ELSIF(bus_clk'EVENT AND bus_clk = '1') THEN
            Forward_path_middelstage_Delay2_cmpReg_q <= VCC_q;
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Delay2_sticky_ena(REG,2391)
    Forward_path_middelstage_Delay2_sticky_ena: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage_Delay2_sticky_ena_q <= "0";
        ELSIF(bus_clk'EVENT AND bus_clk = '1') THEN
            IF (Forward_path_middelstage_Delay2_nor_q = "1") THEN
                Forward_path_middelstage_Delay2_sticky_ena_q <= Forward_path_middelstage_Delay2_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Delay2_enaAnd(LOGICAL,2392)
    Forward_path_middelstage_Delay2_enaAnd_a <= Forward_path_middelstage_Delay2_sticky_ena_q;
    Forward_path_middelstage_Delay2_enaAnd_b <= VCC_q;
    Forward_path_middelstage_Delay2_enaAnd_q <= Forward_path_middelstage_Delay2_enaAnd_a and Forward_path_middelstage_Delay2_enaAnd_b;

	--Forward_path_Addrss_Generator_CORDIC_AorB_00(LOGICAL,630)@0
    Forward_path_Addrss_Generator_CORDIC_AorB_00_a <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_AorB_00_b <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_AorB_00_q <= not (Forward_path_Addrss_Generator_CORDIC_AorB_00_a or Forward_path_Addrss_Generator_CORDIC_AorB_00_b);

	--ld_Forward_path_Addrss_Generator_CORDIC_AorB_00_q_to_Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_o(DELAY,2012)@0
    ld_Forward_path_Addrss_Generator_CORDIC_AorB_00_q_to_Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_o : dspba_delay
    GENERIC MAP ( width => 1, depth => 11 )
    PORT MAP ( xin => Forward_path_Addrss_Generator_CORDIC_AorB_00_q, xout => ld_Forward_path_Addrss_Generator_CORDIC_AorB_00_q_to_Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_o_q, clk => clk, aclr => areset );

	--GND(CONSTANT,0)
    GND_q <= "0";

	--Forward_path_Addrss_Generator_M(CONSTANT,11)
    Forward_path_Addrss_Generator_M_q <= "0111111111111111";

	--Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s8(LOGICAL,876)@9
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s8_a <= Forward_path_Addrss_Generator1_CORDIC_Yout_s7_q;
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s8_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s8_a(17 downto 17);

	--Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s6(LOGICAL,852)@7
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s6_a <= Forward_path_Addrss_Generator1_CORDIC_Yout_s5_q;
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s6_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s6_a(17 downto 17);

	--Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s4(LOGICAL,828)@5
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s4_a <= Forward_path_Addrss_Generator1_CORDIC_Yout_s3_q;
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s4_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s4_a(17 downto 17);

	--Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s2(LOGICAL,804)@3
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s2_a <= Forward_path_Addrss_Generator1_CORDIC_Yout_s1_q;
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s2_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s2_a(17 downto 17);

	--ChannelIn(PORTIN,3)@0

	--Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s0(LOGICAL,780)@0
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s0_a <= xr1_im;
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s0_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s0_a(15 downto 15);

	--Forward_path_Addrss_Generator_angle(CONSTANT,12)
    Forward_path_Addrss_Generator_angle_q <= "000";

	--Forward_path_Addrss_Generator_CORDIC_PAddSubPi_00_constq(CONSTANT,991)
    Forward_path_Addrss_Generator_CORDIC_PAddSubPi_00_constq_q <= "101000010011010111";

	--Forward_path_Addrss_Generator_CORDIC_SelectP_00(MUX,632)@0
    Forward_path_Addrss_Generator_CORDIC_SelectP_00_s <= Forward_path_Addrss_Generator_CORDIC_AorB_00_q;
    Forward_path_Addrss_Generator_CORDIC_SelectP_00: PROCESS (Forward_path_Addrss_Generator_CORDIC_SelectP_00_s, Forward_path_Addrss_Generator_CORDIC_PAddSubPi_00_constq_q)
    BEGIN
            CASE Forward_path_Addrss_Generator_CORDIC_SelectP_00_s IS
                  WHEN "0" => Forward_path_Addrss_Generator_CORDIC_SelectP_00_q <= Forward_path_Addrss_Generator_CORDIC_PAddSubPi_00_constq_q;
                  WHEN "1" => Forward_path_Addrss_Generator_CORDIC_SelectP_00_q <= STD_LOGIC_VECTOR((17 downto 3 => Forward_path_Addrss_Generator_angle_q(2)) & Forward_path_Addrss_Generator_angle_q);
                  WHEN OTHERS => Forward_path_Addrss_Generator_CORDIC_SelectP_00_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator_CORDIC_P_Data_00(MUX,633)@0
    Forward_path_Addrss_Generator_CORDIC_P_Data_00_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator_CORDIC_P_Data_00: PROCESS (Forward_path_Addrss_Generator_CORDIC_P_Data_00_s, Forward_path_Addrss_Generator_CORDIC_SelectP_00_q)
    BEGIN
            CASE Forward_path_Addrss_Generator_CORDIC_P_Data_00_s IS
                  WHEN "0" => Forward_path_Addrss_Generator_CORDIC_P_Data_00_q <= Forward_path_Addrss_Generator_CORDIC_SelectP_00_q;
                  WHEN "1" => Forward_path_Addrss_Generator_CORDIC_P_Data_00_q <= STD_LOGIC_VECTOR((17 downto 3 => Forward_path_Addrss_Generator_angle_q(2)) & Forward_path_Addrss_Generator_angle_q);
                  WHEN OTHERS => Forward_path_Addrss_Generator_CORDIC_P_Data_00_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s0(LOGICAL,637)@0
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s0_a <= Forward_path_Addrss_Generator_CORDIC_P_Data_00_q;
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s0_q <= not (Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s0_a(17 downto 17));

	--Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0(MUX,783)@0
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0: PROCESS (Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0_s, Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s0_q, Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s0_q)
    BEGIN
            CASE Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0_s IS
                  WHEN "0" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0_q <= Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s0_q;
                  WHEN "1" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s0_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0_0_to_Forward_path_Addrss_Generator1_CORDIC_Yout_s0_6(REG,1063)@0
    reg_Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0_0_to_Forward_path_Addrss_Generator1_CORDIC_Yout_s0_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0_0_to_Forward_path_Addrss_Generator1_CORDIC_Yout_s0_6_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0_0_to_Forward_path_Addrss_Generator1_CORDIC_Yout_s0_6_q <= Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0_q;
        END IF;
    END PROCESS;


	--Forward_path_Addrss_Generator1_CORDIC_XLtZero_00(LOGICAL,767)@0
    Forward_path_Addrss_Generator1_CORDIC_XLtZero_00_a <= xr1_re;
    Forward_path_Addrss_Generator1_CORDIC_XLtZero_00_q <= Forward_path_Addrss_Generator1_CORDIC_XLtZero_00_a(15 downto 15);

	--Forward_path_Addrss_Generator1_CORDIC_XgteZero_00(LOGICAL,768)@0
    Forward_path_Addrss_Generator1_CORDIC_XgteZero_00_a <= Forward_path_Addrss_Generator1_CORDIC_XLtZero_00_q;
    Forward_path_Addrss_Generator1_CORDIC_XgteZero_00_q <= not Forward_path_Addrss_Generator1_CORDIC_XgteZero_00_a;

	--Forward_path_Addrss_Generator_CORDIC_XData1_00_sel_inv(LOGICAL,990)
    Forward_path_Addrss_Generator_CORDIC_XData1_00_sel_inv_a <= Forward_path_Addrss_Generator_M_q;
    Forward_path_Addrss_Generator_CORDIC_XData1_00_sel_inv_q <= not Forward_path_Addrss_Generator_CORDIC_XData1_00_sel_inv_a;

	--Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged(ADDSUB,995)@0
    Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_CnstZero_0_q(17)) & Forward_path_Addrss_Generator_CORDIC_CnstZero_0_q) & Forward_path_Addrss_Generator1_CORDIC_XgteZero_00_q(0);
    Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_b <= STD_LOGIC_VECTOR((18 downto 16 => xr1_re(15)) & xr1_re) & Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_i <= Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_b;
    Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_a1 <= Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_i WHEN (Forward_path_Addrss_Generator_CORDIC_XData1_00_sel_inv_q(0 downto 0) = "1") ELSE Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_a;
    Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_b1 <= (others => '0') WHEN (Forward_path_Addrss_Generator_CORDIC_XData1_00_sel_inv_q(0 downto 0) = "1") ELSE Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_b;
    Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_XgteZero_00_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_a1) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_b1));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_a1) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_b1));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_q <= Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_o(18 downto 1);


	--ld_ChannelIn_xr1_im_to_Forward_path_Addrss_Generator1_CORDIC_ShiftY_s0_a(DELAY,1869)@0
    ld_ChannelIn_xr1_im_to_Forward_path_Addrss_Generator1_CORDIC_ShiftY_s0_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => xr1_im, xout => ld_ChannelIn_xr1_im_to_Forward_path_Addrss_Generator1_CORDIC_ShiftY_s0_a_q, clk => clk, aclr => areset );

	--Forward_path_Addrss_Generator1_CORDIC_Yout_s0(ADDSUB,788)@1
    Forward_path_Addrss_Generator1_CORDIC_Yout_s0_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Yout_s0_a <= STD_LOGIC_VECTOR((18 downto 16 => ld_ChannelIn_xr1_im_to_Forward_path_Addrss_Generator1_CORDIC_ShiftY_s0_a_q(15)) & ld_ChannelIn_xr1_im_to_Forward_path_Addrss_Generator1_CORDIC_ShiftY_s0_a_q) & reg_Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0_0_to_Forward_path_Addrss_Generator1_CORDIC_Yout_s0_6_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Yout_s0_b <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_q(17)) & Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_q) & Forward_path_Addrss_Generator1_CORDIC_Yout_s0_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Yout_s0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Yout_s0_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (reg_Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0_0_to_Forward_path_Addrss_Generator1_CORDIC_Yout_s0_6_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Yout_s0_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s0_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s0_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Yout_s0_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s0_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s0_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Yout_s0_q <= Forward_path_Addrss_Generator1_CORDIC_Yout_s0_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s1(LOGICAL,792)@2
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s1_a <= Forward_path_Addrss_Generator1_CORDIC_Yout_s0_q;
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s1_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s1_a(17 downto 17);

	--Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s1(LOGICAL,793)@2
    Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s1_a <= Forward_path_Addrss_Generator1_CORDIC_Pout_s0_q;
    Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s1_q <= not (Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s1_a(17 downto 17));

	--Forward_path_Addrss_Generator1_CORDIC_MuxPY_s1(MUX,795)@2
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s1_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s1: PROCESS (Forward_path_Addrss_Generator1_CORDIC_MuxPY_s1_s, Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s1_q, Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s1_q)
    BEGIN
            CASE Forward_path_Addrss_Generator1_CORDIC_MuxPY_s1_s IS
                  WHEN "0" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s1_q <= Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s1_q;
                  WHEN "1" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s1_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s1_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator1_CORDIC_NotYP_s1(LOGICAL,796)@2
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s1_a <= Forward_path_Addrss_Generator1_CORDIC_MuxPY_s1_q;
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s1_q <= not Forward_path_Addrss_Generator1_CORDIC_NotYP_s1_a;

	--Forward_path_Addrss_Generator_CORDIC_CnstAtan_s1(CONSTANT,647)
    Forward_path_Addrss_Generator_CORDIC_CnstAtan_s1_q <= "101";

	--Forward_path_Addrss_Generator1_CORDIC_NotYP_s0(LOGICAL,784)@0
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s0_a <= Forward_path_Addrss_Generator1_CORDIC_MuxPY_s0_q;
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_NotYP_s0_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_NotYP_s0_q <= not Forward_path_Addrss_Generator1_CORDIC_NotYP_s0_a;
        END IF;
    END PROCESS;



	--Forward_path_Addrss_Generator_CORDIC_CnstAtan_s0(CONSTANT,635)
    Forward_path_Addrss_Generator_CORDIC_CnstAtan_s0_q <= "010";

	--reg_Forward_path_Addrss_Generator_CORDIC_P_Data_00_0_to_Forward_path_Addrss_Generator1_CORDIC_Pout_s0_0(REG,1064)@0
    reg_Forward_path_Addrss_Generator_CORDIC_P_Data_00_0_to_Forward_path_Addrss_Generator1_CORDIC_Pout_s0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_Addrss_Generator_CORDIC_P_Data_00_0_to_Forward_path_Addrss_Generator1_CORDIC_Pout_s0_0_q <= "000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_Addrss_Generator_CORDIC_P_Data_00_0_to_Forward_path_Addrss_Generator1_CORDIC_Pout_s0_0_q <= Forward_path_Addrss_Generator_CORDIC_P_Data_00_q;
        END IF;
    END PROCESS;


	--Forward_path_Addrss_Generator1_CORDIC_Pout_s0(ADDSUB,789)@1
    Forward_path_Addrss_Generator1_CORDIC_Pout_s0_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Pout_s0_a <= STD_LOGIC_VECTOR((18 downto 18 => reg_Forward_path_Addrss_Generator_CORDIC_P_Data_00_0_to_Forward_path_Addrss_Generator1_CORDIC_Pout_s0_0_q(17)) & reg_Forward_path_Addrss_Generator_CORDIC_P_Data_00_0_to_Forward_path_Addrss_Generator1_CORDIC_Pout_s0_0_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s0_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Pout_s0_b <= STD_LOGIC_VECTOR((18 downto 3 => Forward_path_Addrss_Generator_CORDIC_CnstAtan_s0_q(2)) & Forward_path_Addrss_Generator_CORDIC_CnstAtan_s0_q) & Forward_path_Addrss_Generator1_CORDIC_Pout_s0_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Pout_s0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Pout_s0_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s0_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Pout_s0_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s0_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s0_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Pout_s0_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s0_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s0_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Pout_s0_q <= Forward_path_Addrss_Generator1_CORDIC_Pout_s0_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_Pout_s1(ADDSUB,801)@2
    Forward_path_Addrss_Generator1_CORDIC_Pout_s1_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Pout_s1_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Pout_s0_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Pout_s0_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s1_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Pout_s1_b <= STD_LOGIC_VECTOR((18 downto 3 => Forward_path_Addrss_Generator_CORDIC_CnstAtan_s1_q(2)) & Forward_path_Addrss_Generator_CORDIC_CnstAtan_s1_q) & Forward_path_Addrss_Generator1_CORDIC_Pout_s1_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Pout_s1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Pout_s1_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s1_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Pout_s1_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s1_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s1_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Pout_s1_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s1_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s1_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Pout_s1_q <= Forward_path_Addrss_Generator1_CORDIC_Pout_s1_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s2(LOGICAL,805)@3
    Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s2_a <= Forward_path_Addrss_Generator1_CORDIC_Pout_s1_q;
    Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s2_q <= not (Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s2_a(17 downto 17));

	--Forward_path_Addrss_Generator1_CORDIC_MuxPY_s2(MUX,807)@3
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s2_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s2: PROCESS (Forward_path_Addrss_Generator1_CORDIC_MuxPY_s2_s, Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s2_q, Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s2_q)
    BEGIN
            CASE Forward_path_Addrss_Generator1_CORDIC_MuxPY_s2_s IS
                  WHEN "0" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s2_q <= Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s2_q;
                  WHEN "1" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s2_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s2_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator1_CORDIC_ShiftY_s1(BITSELECT,798)@2
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s1_in <= Forward_path_Addrss_Generator1_CORDIC_Yout_s0_q;
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s1_b <= Forward_path_Addrss_Generator1_CORDIC_ShiftY_s1_in(17 downto 1);

	--Forward_path_Addrss_Generator1_CORDIC_ShiftY_s0(BITSELECT,786)@1
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s0_in <= STD_LOGIC_VECTOR((17 downto 16 => ld_ChannelIn_xr1_im_to_Forward_path_Addrss_Generator1_CORDIC_ShiftY_s0_a_q(15)) & ld_ChannelIn_xr1_im_to_Forward_path_Addrss_Generator1_CORDIC_ShiftY_s0_a_q);
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s0_b <= Forward_path_Addrss_Generator1_CORDIC_ShiftY_s0_in(17 downto 0);

	--Forward_path_Addrss_Generator1_CORDIC_Xout_s0(ADDSUB,787)@1
    Forward_path_Addrss_Generator1_CORDIC_Xout_s0_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s0_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_q(17)) & Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator1_CORDIC_XData1_00_merged_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s0_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s0_b <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_ShiftY_s0_b(17)) & Forward_path_Addrss_Generator1_CORDIC_ShiftY_s0_b) & Forward_path_Addrss_Generator1_CORDIC_Xout_s0_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Xout_s0_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s0_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Xout_s0_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s0_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s0_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Xout_s0_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s0_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s0_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s0_q <= Forward_path_Addrss_Generator1_CORDIC_Xout_s0_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_Xout_s1(ADDSUB,799)@2
    Forward_path_Addrss_Generator1_CORDIC_Xout_s1_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s1_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Xout_s0_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Xout_s0_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s1_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s1_b <= STD_LOGIC_VECTOR((18 downto 17 => Forward_path_Addrss_Generator1_CORDIC_ShiftY_s1_b(16)) & Forward_path_Addrss_Generator1_CORDIC_ShiftY_s1_b) & Forward_path_Addrss_Generator1_CORDIC_Xout_s1_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Xout_s1_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s1_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Xout_s1_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s1_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s1_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Xout_s1_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s1_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s1_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s1_q <= Forward_path_Addrss_Generator1_CORDIC_Xout_s1_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_ShiftX_s2(BITSELECT,809)@3
    Forward_path_Addrss_Generator1_CORDIC_ShiftX_s2_in <= Forward_path_Addrss_Generator1_CORDIC_Xout_s1_q;
    Forward_path_Addrss_Generator1_CORDIC_ShiftX_s2_b <= Forward_path_Addrss_Generator1_CORDIC_ShiftX_s2_in(17 downto 2);

	--Forward_path_Addrss_Generator1_CORDIC_ShiftX_s1(BITSELECT,797)@2
    Forward_path_Addrss_Generator1_CORDIC_ShiftX_s1_in <= Forward_path_Addrss_Generator1_CORDIC_Xout_s0_q;
    Forward_path_Addrss_Generator1_CORDIC_ShiftX_s1_b <= Forward_path_Addrss_Generator1_CORDIC_ShiftX_s1_in(17 downto 1);

	--Forward_path_Addrss_Generator1_CORDIC_Yout_s1(ADDSUB,800)@2
    Forward_path_Addrss_Generator1_CORDIC_Yout_s1_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Yout_s1_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Yout_s0_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Yout_s0_q) & Forward_path_Addrss_Generator1_CORDIC_MuxPY_s1_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Yout_s1_b <= STD_LOGIC_VECTOR((18 downto 17 => Forward_path_Addrss_Generator1_CORDIC_ShiftX_s1_b(16)) & Forward_path_Addrss_Generator1_CORDIC_ShiftX_s1_b) & Forward_path_Addrss_Generator1_CORDIC_Yout_s1_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Yout_s1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Yout_s1_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_MuxPY_s1_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Yout_s1_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s1_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s1_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Yout_s1_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s1_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s1_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Yout_s1_q <= Forward_path_Addrss_Generator1_CORDIC_Yout_s1_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_Yout_s2(ADDSUB,812)@3
    Forward_path_Addrss_Generator1_CORDIC_Yout_s2_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Yout_s2_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Yout_s1_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Yout_s1_q) & Forward_path_Addrss_Generator1_CORDIC_MuxPY_s2_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Yout_s2_b <= STD_LOGIC_VECTOR((18 downto 16 => Forward_path_Addrss_Generator1_CORDIC_ShiftX_s2_b(15)) & Forward_path_Addrss_Generator1_CORDIC_ShiftX_s2_b) & Forward_path_Addrss_Generator1_CORDIC_Yout_s2_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Yout_s2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Yout_s2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_MuxPY_s2_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Yout_s2_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s2_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s2_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Yout_s2_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s2_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s2_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Yout_s2_q <= Forward_path_Addrss_Generator1_CORDIC_Yout_s2_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s3(LOGICAL,816)@4
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s3_a <= Forward_path_Addrss_Generator1_CORDIC_Yout_s2_q;
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s3_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s3_a(17 downto 17);

	--Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s3(LOGICAL,817)@4
    Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s3_a <= Forward_path_Addrss_Generator1_CORDIC_Pout_s2_q;
    Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s3_q <= not (Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s3_a(17 downto 17));

	--Forward_path_Addrss_Generator1_CORDIC_MuxPY_s3(MUX,819)@4
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s3_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s3: PROCESS (Forward_path_Addrss_Generator1_CORDIC_MuxPY_s3_s, Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s3_q, Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s3_q)
    BEGIN
            CASE Forward_path_Addrss_Generator1_CORDIC_MuxPY_s3_s IS
                  WHEN "0" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s3_q <= Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s3_q;
                  WHEN "1" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s3_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s3_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator1_CORDIC_NotYP_s3(LOGICAL,820)@4
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s3_a <= Forward_path_Addrss_Generator1_CORDIC_MuxPY_s3_q;
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s3_q <= not Forward_path_Addrss_Generator1_CORDIC_NotYP_s3_a;

	--Forward_path_Addrss_Generator_CORDIC_CnstAtan_s3(CONSTANT,671)
    Forward_path_Addrss_Generator_CORDIC_CnstAtan_s3_q <= "110";

	--Forward_path_Addrss_Generator1_CORDIC_NotYP_s2(LOGICAL,808)@3
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s2_a <= Forward_path_Addrss_Generator1_CORDIC_MuxPY_s2_q;
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s2_q <= not Forward_path_Addrss_Generator1_CORDIC_NotYP_s2_a;

	--Forward_path_Addrss_Generator_CORDIC_CnstAtan_s2(CONSTANT,659)
    Forward_path_Addrss_Generator_CORDIC_CnstAtan_s2_q <= "001";

	--Forward_path_Addrss_Generator1_CORDIC_Pout_s2(ADDSUB,813)@3
    Forward_path_Addrss_Generator1_CORDIC_Pout_s2_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Pout_s2_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Pout_s1_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Pout_s1_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s2_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Pout_s2_b <= STD_LOGIC_VECTOR((18 downto 3 => Forward_path_Addrss_Generator_CORDIC_CnstAtan_s2_q(2)) & Forward_path_Addrss_Generator_CORDIC_CnstAtan_s2_q) & Forward_path_Addrss_Generator1_CORDIC_Pout_s2_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Pout_s2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Pout_s2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s2_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Pout_s2_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s2_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s2_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Pout_s2_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s2_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s2_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Pout_s2_q <= Forward_path_Addrss_Generator1_CORDIC_Pout_s2_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_Pout_s3(ADDSUB,825)@4
    Forward_path_Addrss_Generator1_CORDIC_Pout_s3_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Pout_s3_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Pout_s2_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Pout_s2_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s3_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Pout_s3_b <= STD_LOGIC_VECTOR((18 downto 3 => Forward_path_Addrss_Generator_CORDIC_CnstAtan_s3_q(2)) & Forward_path_Addrss_Generator_CORDIC_CnstAtan_s3_q) & Forward_path_Addrss_Generator1_CORDIC_Pout_s3_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Pout_s3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Pout_s3_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s3_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Pout_s3_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s3_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s3_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Pout_s3_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s3_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s3_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Pout_s3_q <= Forward_path_Addrss_Generator1_CORDIC_Pout_s3_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s4(LOGICAL,829)@5
    Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s4_a <= Forward_path_Addrss_Generator1_CORDIC_Pout_s3_q;
    Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s4_q <= not (Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s4_a(17 downto 17));

	--Forward_path_Addrss_Generator1_CORDIC_MuxPY_s4(MUX,831)@5
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s4_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s4: PROCESS (Forward_path_Addrss_Generator1_CORDIC_MuxPY_s4_s, Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s4_q, Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s4_q)
    BEGIN
            CASE Forward_path_Addrss_Generator1_CORDIC_MuxPY_s4_s IS
                  WHEN "0" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s4_q <= Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s4_q;
                  WHEN "1" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s4_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s4_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator1_CORDIC_ShiftY_s3(BITSELECT,822)@4
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s3_in <= Forward_path_Addrss_Generator1_CORDIC_Yout_s2_q;
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s3_b <= Forward_path_Addrss_Generator1_CORDIC_ShiftY_s3_in(17 downto 3);

	--Forward_path_Addrss_Generator1_CORDIC_ShiftY_s2(BITSELECT,810)@3
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s2_in <= Forward_path_Addrss_Generator1_CORDIC_Yout_s1_q;
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s2_b <= Forward_path_Addrss_Generator1_CORDIC_ShiftY_s2_in(17 downto 2);

	--Forward_path_Addrss_Generator1_CORDIC_Xout_s2(ADDSUB,811)@3
    Forward_path_Addrss_Generator1_CORDIC_Xout_s2_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s2_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Xout_s1_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Xout_s1_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s2_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s2_b <= STD_LOGIC_VECTOR((18 downto 16 => Forward_path_Addrss_Generator1_CORDIC_ShiftY_s2_b(15)) & Forward_path_Addrss_Generator1_CORDIC_ShiftY_s2_b) & Forward_path_Addrss_Generator1_CORDIC_Xout_s2_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Xout_s2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s2_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Xout_s2_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s2_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s2_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Xout_s2_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s2_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s2_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s2_q <= Forward_path_Addrss_Generator1_CORDIC_Xout_s2_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_Xout_s3(ADDSUB,823)@4
    Forward_path_Addrss_Generator1_CORDIC_Xout_s3_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s3_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Xout_s2_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Xout_s2_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s3_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s3_b <= STD_LOGIC_VECTOR((18 downto 15 => Forward_path_Addrss_Generator1_CORDIC_ShiftY_s3_b(14)) & Forward_path_Addrss_Generator1_CORDIC_ShiftY_s3_b) & Forward_path_Addrss_Generator1_CORDIC_Xout_s3_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Xout_s3_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s3_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Xout_s3_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s3_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s3_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Xout_s3_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s3_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s3_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s3_q <= Forward_path_Addrss_Generator1_CORDIC_Xout_s3_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_ShiftX_s4(BITSELECT,833)@5
    Forward_path_Addrss_Generator1_CORDIC_ShiftX_s4_in <= Forward_path_Addrss_Generator1_CORDIC_Xout_s3_q;
    Forward_path_Addrss_Generator1_CORDIC_ShiftX_s4_b <= Forward_path_Addrss_Generator1_CORDIC_ShiftX_s4_in(17 downto 4);

	--Forward_path_Addrss_Generator1_CORDIC_ShiftX_s3(BITSELECT,821)@4
    Forward_path_Addrss_Generator1_CORDIC_ShiftX_s3_in <= Forward_path_Addrss_Generator1_CORDIC_Xout_s2_q;
    Forward_path_Addrss_Generator1_CORDIC_ShiftX_s3_b <= Forward_path_Addrss_Generator1_CORDIC_ShiftX_s3_in(17 downto 3);

	--Forward_path_Addrss_Generator1_CORDIC_Yout_s3(ADDSUB,824)@4
    Forward_path_Addrss_Generator1_CORDIC_Yout_s3_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Yout_s3_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Yout_s2_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Yout_s2_q) & Forward_path_Addrss_Generator1_CORDIC_MuxPY_s3_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Yout_s3_b <= STD_LOGIC_VECTOR((18 downto 15 => Forward_path_Addrss_Generator1_CORDIC_ShiftX_s3_b(14)) & Forward_path_Addrss_Generator1_CORDIC_ShiftX_s3_b) & Forward_path_Addrss_Generator1_CORDIC_Yout_s3_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Yout_s3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Yout_s3_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_MuxPY_s3_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Yout_s3_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s3_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s3_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Yout_s3_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s3_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s3_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Yout_s3_q <= Forward_path_Addrss_Generator1_CORDIC_Yout_s3_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_Yout_s4(ADDSUB,836)@5
    Forward_path_Addrss_Generator1_CORDIC_Yout_s4_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Yout_s4_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Yout_s3_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Yout_s3_q) & Forward_path_Addrss_Generator1_CORDIC_MuxPY_s4_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Yout_s4_b <= STD_LOGIC_VECTOR((18 downto 14 => Forward_path_Addrss_Generator1_CORDIC_ShiftX_s4_b(13)) & Forward_path_Addrss_Generator1_CORDIC_ShiftX_s4_b) & Forward_path_Addrss_Generator1_CORDIC_Yout_s4_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Yout_s4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Yout_s4_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_MuxPY_s4_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Yout_s4_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s4_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s4_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Yout_s4_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s4_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s4_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Yout_s4_q <= Forward_path_Addrss_Generator1_CORDIC_Yout_s4_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s5(LOGICAL,840)@6
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s5_a <= Forward_path_Addrss_Generator1_CORDIC_Yout_s4_q;
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s5_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s5_a(17 downto 17);

	--Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s5(LOGICAL,841)@6
    Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s5_a <= Forward_path_Addrss_Generator1_CORDIC_Pout_s4_q;
    Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s5_q <= not (Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s5_a(17 downto 17));

	--Forward_path_Addrss_Generator1_CORDIC_MuxPY_s5(MUX,843)@6
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s5_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s5: PROCESS (Forward_path_Addrss_Generator1_CORDIC_MuxPY_s5_s, Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s5_q, Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s5_q)
    BEGIN
            CASE Forward_path_Addrss_Generator1_CORDIC_MuxPY_s5_s IS
                  WHEN "0" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s5_q <= Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s5_q;
                  WHEN "1" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s5_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s5_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator1_CORDIC_NotYP_s5(LOGICAL,844)@6
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s5_a <= Forward_path_Addrss_Generator1_CORDIC_MuxPY_s5_q;
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s5_q <= not Forward_path_Addrss_Generator1_CORDIC_NotYP_s5_a;

	--Forward_path_Addrss_Generator_CORDIC_CnstAtan_s5(CONSTANT,695)
    Forward_path_Addrss_Generator_CORDIC_CnstAtan_s5_q <= "111";

	--Forward_path_Addrss_Generator1_CORDIC_NotYP_s4(LOGICAL,832)@5
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s4_a <= Forward_path_Addrss_Generator1_CORDIC_MuxPY_s4_q;
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s4_q <= not Forward_path_Addrss_Generator1_CORDIC_NotYP_s4_a;

	--Forward_path_Addrss_Generator_CORDIC_CnstAtan_s4(CONSTANT,683)
    Forward_path_Addrss_Generator_CORDIC_CnstAtan_s4_q <= "101";

	--Forward_path_Addrss_Generator1_CORDIC_Pout_s4(ADDSUB,837)@5
    Forward_path_Addrss_Generator1_CORDIC_Pout_s4_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Pout_s4_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Pout_s3_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Pout_s3_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s4_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Pout_s4_b <= STD_LOGIC_VECTOR((18 downto 3 => Forward_path_Addrss_Generator_CORDIC_CnstAtan_s4_q(2)) & Forward_path_Addrss_Generator_CORDIC_CnstAtan_s4_q) & Forward_path_Addrss_Generator1_CORDIC_Pout_s4_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Pout_s4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Pout_s4_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s4_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Pout_s4_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s4_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s4_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Pout_s4_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s4_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s4_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Pout_s4_q <= Forward_path_Addrss_Generator1_CORDIC_Pout_s4_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_Pout_s5(ADDSUB,849)@6
    Forward_path_Addrss_Generator1_CORDIC_Pout_s5_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Pout_s5_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Pout_s4_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Pout_s4_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s5_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Pout_s5_b <= STD_LOGIC_VECTOR((18 downto 3 => Forward_path_Addrss_Generator_CORDIC_CnstAtan_s5_q(2)) & Forward_path_Addrss_Generator_CORDIC_CnstAtan_s5_q) & Forward_path_Addrss_Generator1_CORDIC_Pout_s5_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Pout_s5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Pout_s5_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s5_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Pout_s5_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s5_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s5_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Pout_s5_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s5_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s5_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Pout_s5_q <= Forward_path_Addrss_Generator1_CORDIC_Pout_s5_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s6(LOGICAL,853)@7
    Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s6_a <= Forward_path_Addrss_Generator1_CORDIC_Pout_s5_q;
    Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s6_q <= not (Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s6_a(17 downto 17));

	--Forward_path_Addrss_Generator1_CORDIC_MuxPY_s6(MUX,855)@7
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s6_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s6: PROCESS (Forward_path_Addrss_Generator1_CORDIC_MuxPY_s6_s, Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s6_q, Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s6_q)
    BEGIN
            CASE Forward_path_Addrss_Generator1_CORDIC_MuxPY_s6_s IS
                  WHEN "0" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s6_q <= Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s6_q;
                  WHEN "1" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s6_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s6_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s6_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator1_CORDIC_ShiftY_s5(BITSELECT,846)@6
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s5_in <= Forward_path_Addrss_Generator1_CORDIC_Yout_s4_q;
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s5_b <= Forward_path_Addrss_Generator1_CORDIC_ShiftY_s5_in(17 downto 5);

	--Forward_path_Addrss_Generator1_CORDIC_ShiftY_s4(BITSELECT,834)@5
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s4_in <= Forward_path_Addrss_Generator1_CORDIC_Yout_s3_q;
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s4_b <= Forward_path_Addrss_Generator1_CORDIC_ShiftY_s4_in(17 downto 4);

	--Forward_path_Addrss_Generator1_CORDIC_Xout_s4(ADDSUB,835)@5
    Forward_path_Addrss_Generator1_CORDIC_Xout_s4_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s4_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Xout_s3_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Xout_s3_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s4_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s4_b <= STD_LOGIC_VECTOR((18 downto 14 => Forward_path_Addrss_Generator1_CORDIC_ShiftY_s4_b(13)) & Forward_path_Addrss_Generator1_CORDIC_ShiftY_s4_b) & Forward_path_Addrss_Generator1_CORDIC_Xout_s4_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Xout_s4_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s4_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Xout_s4_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s4_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s4_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Xout_s4_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s4_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s4_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s4_q <= Forward_path_Addrss_Generator1_CORDIC_Xout_s4_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_Xout_s5(ADDSUB,847)@6
    Forward_path_Addrss_Generator1_CORDIC_Xout_s5_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s5_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Xout_s4_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Xout_s4_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s5_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s5_b <= STD_LOGIC_VECTOR((18 downto 13 => Forward_path_Addrss_Generator1_CORDIC_ShiftY_s5_b(12)) & Forward_path_Addrss_Generator1_CORDIC_ShiftY_s5_b) & Forward_path_Addrss_Generator1_CORDIC_Xout_s5_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Xout_s5_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s5_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Xout_s5_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s5_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s5_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Xout_s5_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s5_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s5_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s5_q <= Forward_path_Addrss_Generator1_CORDIC_Xout_s5_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_ShiftX_s6(BITSELECT,857)@7
    Forward_path_Addrss_Generator1_CORDIC_ShiftX_s6_in <= Forward_path_Addrss_Generator1_CORDIC_Xout_s5_q;
    Forward_path_Addrss_Generator1_CORDIC_ShiftX_s6_b <= Forward_path_Addrss_Generator1_CORDIC_ShiftX_s6_in(17 downto 6);

	--Forward_path_Addrss_Generator1_CORDIC_ShiftX_s5(BITSELECT,845)@6
    Forward_path_Addrss_Generator1_CORDIC_ShiftX_s5_in <= Forward_path_Addrss_Generator1_CORDIC_Xout_s4_q;
    Forward_path_Addrss_Generator1_CORDIC_ShiftX_s5_b <= Forward_path_Addrss_Generator1_CORDIC_ShiftX_s5_in(17 downto 5);

	--Forward_path_Addrss_Generator1_CORDIC_Yout_s5(ADDSUB,848)@6
    Forward_path_Addrss_Generator1_CORDIC_Yout_s5_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Yout_s5_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Yout_s4_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Yout_s4_q) & Forward_path_Addrss_Generator1_CORDIC_MuxPY_s5_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Yout_s5_b <= STD_LOGIC_VECTOR((18 downto 13 => Forward_path_Addrss_Generator1_CORDIC_ShiftX_s5_b(12)) & Forward_path_Addrss_Generator1_CORDIC_ShiftX_s5_b) & Forward_path_Addrss_Generator1_CORDIC_Yout_s5_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Yout_s5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Yout_s5_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_MuxPY_s5_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Yout_s5_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s5_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s5_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Yout_s5_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s5_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s5_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Yout_s5_q <= Forward_path_Addrss_Generator1_CORDIC_Yout_s5_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_Yout_s6(ADDSUB,860)@7
    Forward_path_Addrss_Generator1_CORDIC_Yout_s6_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Yout_s6_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Yout_s5_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Yout_s5_q) & Forward_path_Addrss_Generator1_CORDIC_MuxPY_s6_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Yout_s6_b <= STD_LOGIC_VECTOR((18 downto 12 => Forward_path_Addrss_Generator1_CORDIC_ShiftX_s6_b(11)) & Forward_path_Addrss_Generator1_CORDIC_ShiftX_s6_b) & Forward_path_Addrss_Generator1_CORDIC_Yout_s6_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Yout_s6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Yout_s6_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_MuxPY_s6_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Yout_s6_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s6_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s6_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Yout_s6_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s6_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s6_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Yout_s6_q <= Forward_path_Addrss_Generator1_CORDIC_Yout_s6_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s7(LOGICAL,864)@8
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s7_a <= Forward_path_Addrss_Generator1_CORDIC_Yout_s6_q;
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s7_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s7_a(17 downto 17);

	--Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s7(LOGICAL,865)@8
    Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s7_a <= Forward_path_Addrss_Generator1_CORDIC_Pout_s6_q;
    Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s7_q <= not (Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s7_a(17 downto 17));

	--Forward_path_Addrss_Generator1_CORDIC_MuxPY_s7(MUX,867)@8
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s7_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s7: PROCESS (Forward_path_Addrss_Generator1_CORDIC_MuxPY_s7_s, Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s7_q, Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s7_q)
    BEGIN
            CASE Forward_path_Addrss_Generator1_CORDIC_MuxPY_s7_s IS
                  WHEN "0" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s7_q <= Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s7_q;
                  WHEN "1" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s7_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s7_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s7_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator1_CORDIC_NotYP_s7(LOGICAL,868)@8
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s7_a <= Forward_path_Addrss_Generator1_CORDIC_MuxPY_s7_q;
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s7_q <= not Forward_path_Addrss_Generator1_CORDIC_NotYP_s7_a;

	--Forward_path_Addrss_Generator_CORDIC_CnstAtan_s7(CONSTANT,719)
    Forward_path_Addrss_Generator_CORDIC_CnstAtan_s7_q <= "100";

	--Forward_path_Addrss_Generator1_CORDIC_NotYP_s6(LOGICAL,856)@7
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s6_a <= Forward_path_Addrss_Generator1_CORDIC_MuxPY_s6_q;
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s6_q <= not Forward_path_Addrss_Generator1_CORDIC_NotYP_s6_a;

	--Forward_path_Addrss_Generator_CORDIC_CnstAtan_s6(CONSTANT,707)
    Forward_path_Addrss_Generator_CORDIC_CnstAtan_s6_q <= "011";

	--Forward_path_Addrss_Generator1_CORDIC_Pout_s6(ADDSUB,861)@7
    Forward_path_Addrss_Generator1_CORDIC_Pout_s6_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Pout_s6_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Pout_s5_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Pout_s5_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s6_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Pout_s6_b <= STD_LOGIC_VECTOR((18 downto 3 => Forward_path_Addrss_Generator_CORDIC_CnstAtan_s6_q(2)) & Forward_path_Addrss_Generator_CORDIC_CnstAtan_s6_q) & Forward_path_Addrss_Generator1_CORDIC_Pout_s6_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Pout_s6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Pout_s6_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s6_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Pout_s6_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s6_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s6_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Pout_s6_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s6_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s6_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Pout_s6_q <= Forward_path_Addrss_Generator1_CORDIC_Pout_s6_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_Pout_s7(ADDSUB,873)@8
    Forward_path_Addrss_Generator1_CORDIC_Pout_s7_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Pout_s7_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Pout_s6_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Pout_s6_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s7_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Pout_s7_b <= STD_LOGIC_VECTOR((18 downto 3 => Forward_path_Addrss_Generator_CORDIC_CnstAtan_s7_q(2)) & Forward_path_Addrss_Generator_CORDIC_CnstAtan_s7_q) & Forward_path_Addrss_Generator1_CORDIC_Pout_s7_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Pout_s7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Pout_s7_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s7_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Pout_s7_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s7_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s7_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Pout_s7_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s7_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s7_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Pout_s7_q <= Forward_path_Addrss_Generator1_CORDIC_Pout_s7_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s8(LOGICAL,877)@9
    Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s8_a <= Forward_path_Addrss_Generator1_CORDIC_Pout_s7_q;
    Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s8_q <= not (Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s8_a(17 downto 17));

	--Forward_path_Addrss_Generator1_CORDIC_MuxPY_s8(MUX,879)@9
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s8_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s8: PROCESS (Forward_path_Addrss_Generator1_CORDIC_MuxPY_s8_s, Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s8_q, Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s8_q)
    BEGIN
            CASE Forward_path_Addrss_Generator1_CORDIC_MuxPY_s8_s IS
                  WHEN "0" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s8_q <= Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s8_q;
                  WHEN "1" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s8_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s8_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s8_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator1_CORDIC_ShiftY_s7(BITSELECT,870)@8
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s7_in <= Forward_path_Addrss_Generator1_CORDIC_Yout_s6_q;
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s7_b <= Forward_path_Addrss_Generator1_CORDIC_ShiftY_s7_in(17 downto 7);

	--Forward_path_Addrss_Generator1_CORDIC_ShiftY_s6(BITSELECT,858)@7
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s6_in <= Forward_path_Addrss_Generator1_CORDIC_Yout_s5_q;
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s6_b <= Forward_path_Addrss_Generator1_CORDIC_ShiftY_s6_in(17 downto 6);

	--Forward_path_Addrss_Generator1_CORDIC_Xout_s6(ADDSUB,859)@7
    Forward_path_Addrss_Generator1_CORDIC_Xout_s6_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s6_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Xout_s5_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Xout_s5_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s6_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s6_b <= STD_LOGIC_VECTOR((18 downto 12 => Forward_path_Addrss_Generator1_CORDIC_ShiftY_s6_b(11)) & Forward_path_Addrss_Generator1_CORDIC_ShiftY_s6_b) & Forward_path_Addrss_Generator1_CORDIC_Xout_s6_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Xout_s6_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s6_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Xout_s6_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s6_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s6_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Xout_s6_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s6_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s6_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s6_q <= Forward_path_Addrss_Generator1_CORDIC_Xout_s6_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_Xout_s7(ADDSUB,871)@8
    Forward_path_Addrss_Generator1_CORDIC_Xout_s7_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s7_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Xout_s6_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Xout_s6_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s7_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s7_b <= STD_LOGIC_VECTOR((18 downto 11 => Forward_path_Addrss_Generator1_CORDIC_ShiftY_s7_b(10)) & Forward_path_Addrss_Generator1_CORDIC_ShiftY_s7_b) & Forward_path_Addrss_Generator1_CORDIC_Xout_s7_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Xout_s7_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s7_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Xout_s7_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s7_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s7_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Xout_s7_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s7_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s7_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s7_q <= Forward_path_Addrss_Generator1_CORDIC_Xout_s7_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_ShiftX_s8(BITSELECT,881)@9
    Forward_path_Addrss_Generator1_CORDIC_ShiftX_s8_in <= Forward_path_Addrss_Generator1_CORDIC_Xout_s7_q;
    Forward_path_Addrss_Generator1_CORDIC_ShiftX_s8_b <= Forward_path_Addrss_Generator1_CORDIC_ShiftX_s8_in(17 downto 8);

	--Forward_path_Addrss_Generator1_CORDIC_ShiftX_s7(BITSELECT,869)@8
    Forward_path_Addrss_Generator1_CORDIC_ShiftX_s7_in <= Forward_path_Addrss_Generator1_CORDIC_Xout_s6_q;
    Forward_path_Addrss_Generator1_CORDIC_ShiftX_s7_b <= Forward_path_Addrss_Generator1_CORDIC_ShiftX_s7_in(17 downto 7);

	--Forward_path_Addrss_Generator1_CORDIC_Yout_s7(ADDSUB,872)@8
    Forward_path_Addrss_Generator1_CORDIC_Yout_s7_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Yout_s7_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Yout_s6_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Yout_s6_q) & Forward_path_Addrss_Generator1_CORDIC_MuxPY_s7_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Yout_s7_b <= STD_LOGIC_VECTOR((18 downto 11 => Forward_path_Addrss_Generator1_CORDIC_ShiftX_s7_b(10)) & Forward_path_Addrss_Generator1_CORDIC_ShiftX_s7_b) & Forward_path_Addrss_Generator1_CORDIC_Yout_s7_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Yout_s7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Yout_s7_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_MuxPY_s7_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Yout_s7_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s7_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s7_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Yout_s7_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s7_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s7_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Yout_s7_q <= Forward_path_Addrss_Generator1_CORDIC_Yout_s7_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_Yout_s8(ADDSUB,884)@9
    Forward_path_Addrss_Generator1_CORDIC_Yout_s8_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Yout_s8_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Yout_s7_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Yout_s7_q) & Forward_path_Addrss_Generator1_CORDIC_MuxPY_s8_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Yout_s8_b <= STD_LOGIC_VECTOR((18 downto 10 => Forward_path_Addrss_Generator1_CORDIC_ShiftX_s8_b(9)) & Forward_path_Addrss_Generator1_CORDIC_ShiftX_s8_b) & Forward_path_Addrss_Generator1_CORDIC_Yout_s8_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Yout_s8: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Yout_s8_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_MuxPY_s8_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Yout_s8_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s8_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s8_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Yout_s8_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s8_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Yout_s8_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Yout_s8_q <= Forward_path_Addrss_Generator1_CORDIC_Yout_s8_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s9(LOGICAL,888)@10
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s9_a <= Forward_path_Addrss_Generator1_CORDIC_Yout_s8_q;
    Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s9_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s9_a(17 downto 17);

	--Forward_path_Addrss_Generator1_CORDIC_NotYP_s8(LOGICAL,880)@9
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s8_a <= Forward_path_Addrss_Generator1_CORDIC_MuxPY_s8_q;
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s8_q <= not Forward_path_Addrss_Generator1_CORDIC_NotYP_s8_a;

	--Forward_path_Addrss_Generator_CORDIC_CnstAtan_s8(CONSTANT,731)
    Forward_path_Addrss_Generator_CORDIC_CnstAtan_s8_q <= "010";

	--Forward_path_Addrss_Generator1_CORDIC_Pout_s8(ADDSUB,885)@9
    Forward_path_Addrss_Generator1_CORDIC_Pout_s8_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Pout_s8_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Pout_s7_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Pout_s7_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s8_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Pout_s8_b <= STD_LOGIC_VECTOR((18 downto 3 => Forward_path_Addrss_Generator_CORDIC_CnstAtan_s8_q(2)) & Forward_path_Addrss_Generator_CORDIC_CnstAtan_s8_q) & Forward_path_Addrss_Generator1_CORDIC_Pout_s8_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Pout_s8: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Pout_s8_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s8_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Pout_s8_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s8_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s8_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Pout_s8_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s8_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Pout_s8_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Pout_s8_q <= Forward_path_Addrss_Generator1_CORDIC_Pout_s8_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s9(LOGICAL,889)@10
    Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s9_a <= Forward_path_Addrss_Generator1_CORDIC_Pout_s8_q;
    Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s9_q <= not (Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s9_a(17 downto 17));

	--Forward_path_Addrss_Generator1_CORDIC_MuxPY_s9(MUX,891)@10
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s9_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator1_CORDIC_MuxPY_s9: PROCESS (Forward_path_Addrss_Generator1_CORDIC_MuxPY_s9_s, Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s9_q, Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s9_q)
    BEGIN
            CASE Forward_path_Addrss_Generator1_CORDIC_MuxPY_s9_s IS
                  WHEN "0" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s9_q <= Forward_path_Addrss_Generator1_CORDIC_CmpPGeZero_s9_q;
                  WHEN "1" => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s9_q <= Forward_path_Addrss_Generator1_CORDIC_CmpYLtZero_s9_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator1_CORDIC_MuxPY_s9_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator1_CORDIC_NotYP_s9(LOGICAL,892)@10
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s9_a <= Forward_path_Addrss_Generator1_CORDIC_MuxPY_s9_q;
    Forward_path_Addrss_Generator1_CORDIC_NotYP_s9_q <= not Forward_path_Addrss_Generator1_CORDIC_NotYP_s9_a;

	--Forward_path_Addrss_Generator1_CORDIC_ShiftY_s9(BITSELECT,894)@10
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s9_in <= Forward_path_Addrss_Generator1_CORDIC_Yout_s8_q;
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s9_b <= Forward_path_Addrss_Generator1_CORDIC_ShiftY_s9_in(17 downto 9);

	--Forward_path_Addrss_Generator1_CORDIC_ShiftY_s8(BITSELECT,882)@9
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s8_in <= Forward_path_Addrss_Generator1_CORDIC_Yout_s7_q;
    Forward_path_Addrss_Generator1_CORDIC_ShiftY_s8_b <= Forward_path_Addrss_Generator1_CORDIC_ShiftY_s8_in(17 downto 8);

	--Forward_path_Addrss_Generator1_CORDIC_Xout_s8(ADDSUB,883)@9
    Forward_path_Addrss_Generator1_CORDIC_Xout_s8_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s8_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Xout_s7_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Xout_s7_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s8_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s8_b <= STD_LOGIC_VECTOR((18 downto 10 => Forward_path_Addrss_Generator1_CORDIC_ShiftY_s8_b(9)) & Forward_path_Addrss_Generator1_CORDIC_ShiftY_s8_b) & Forward_path_Addrss_Generator1_CORDIC_Xout_s8_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s8: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Xout_s8_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s8_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Xout_s8_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s8_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s8_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Xout_s8_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s8_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s8_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s8_q <= Forward_path_Addrss_Generator1_CORDIC_Xout_s8_o(18 downto 1);


	--Forward_path_Addrss_Generator1_CORDIC_Xout_s9(ADDSUB,895)@10
    Forward_path_Addrss_Generator1_CORDIC_Xout_s9_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s9_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Xout_s8_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Xout_s8_q) & Forward_path_Addrss_Generator1_CORDIC_NotYP_s9_q(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s9_b <= STD_LOGIC_VECTOR((18 downto 9 => Forward_path_Addrss_Generator1_CORDIC_ShiftY_s9_b(8)) & Forward_path_Addrss_Generator1_CORDIC_ShiftY_s9_b) & Forward_path_Addrss_Generator1_CORDIC_Xout_s9_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_Xout_s9: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_Xout_s9_o <= (others => '0');
        ELSIF(bus_clk'EVENT AND bus_clk = '1') THEN
            IF (Forward_path_Addrss_Generator1_CORDIC_NotYP_s9_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_Xout_s9_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s9_a) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s9_b));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_Xout_s9_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s9_a) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_Xout_s9_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_Xout_s9_q <= Forward_path_Addrss_Generator1_CORDIC_Xout_s9_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_CnstZero_0(CONSTANT,619)
    Forward_path_Addrss_Generator_CORDIC_CnstZero_0_q <= "000000000000000000";

	--Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged(ADDSUB,1000)@11
    Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_cin <= GND_q;
    Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_CnstZero_0_q(17)) & Forward_path_Addrss_Generator_CORDIC_CnstZero_0_q) & ld_Forward_path_Addrss_Generator_CORDIC_AorB_00_q_to_Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_o_q(0);
    Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_b <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator1_CORDIC_Xout_s9_q(17)) & Forward_path_Addrss_Generator1_CORDIC_Xout_s9_q) & Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_cin(0);
    Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_i <= Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_b;
    Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_a1 <= Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_i WHEN (Forward_path_Addrss_Generator_M_q(0 downto 0) = "1") ELSE Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_a;
    Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_b1 <= (others => '0') WHEN (Forward_path_Addrss_Generator_M_q(0 downto 0) = "1") ELSE Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_b;
    Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Forward_path_Addrss_Generator_CORDIC_AorB_00_q_to_Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_o_q = "1") THEN
                Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_a1) + SIGNED(Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_b1));
            ELSE
                Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_a1) - SIGNED(Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_b1));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_q <= Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_o(18 downto 1);


	--ld_ChannelIn_Arb_s_to_Forward_path_Addrss_Generator_BitCombine_a(DELAY,1173)@0
    ld_ChannelIn_Arb_s_to_Forward_path_Addrss_Generator_BitCombine_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 12 )
    PORT MAP ( xin => Arb_s, xout => ld_ChannelIn_Arb_s_to_Forward_path_Addrss_Generator_BitCombine_a_q, clk => clk, aclr => areset );

	--Forward_path_Addrss_Generator1_BitCombine(BITJOIN,13)@12
    Forward_path_Addrss_Generator1_BitCombine_q <= Forward_path_Addrss_Generator1_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator1_CORDIC_SelXOut_Last_merged_q(9 downto 0) & ld_ChannelIn_Arb_s_to_Forward_path_Addrss_Generator_BitCombine_a_q;

	--Forward_path_FirstStage_Delay2(DELAY,29)@12
    Forward_path_FirstStage_Delay2 : dspba_delay
    GENERIC MAP ( width => 11, depth => 2 )
    PORT MAP ( xin => Forward_path_Addrss_Generator1_BitCombine_q, xout => Forward_path_FirstStage_Delay2_q, clk => bus_clk, aclr => bus_areset );

	--Forward_path_middelstage_Delay2_replace_mem(DUALMEM,2383)
    Forward_path_middelstage_Delay2_replace_mem_reset0 <= bus_areset;
    Forward_path_middelstage_Delay2_replace_mem_ia <= Forward_path_FirstStage_Delay2_q;
    Forward_path_middelstage_Delay2_replace_mem_aa <= Forward_path_middelstage_Delay2_replace_rdreg_q;
    Forward_path_middelstage_Delay2_replace_mem_ab <= Forward_path_middelstage_Delay2_replace_rdmux_q;
    Forward_path_middelstage_Delay2_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 11,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay2_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage_Delay2_replace_mem_reset0,
        clock1 => bus_clk,
        address_b => Forward_path_middelstage_Delay2_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage_Delay2_replace_mem_iq,
        address_a => Forward_path_middelstage_Delay2_replace_mem_aa,
        data_a => Forward_path_middelstage_Delay2_replace_mem_ia
    );
        Forward_path_middelstage_Delay2_replace_mem_q <= Forward_path_middelstage_Delay2_replace_mem_iq(10 downto 0);

	--Forward_path_middelstage1_Delay2_replace_mem(DUALMEM,2443)
    Forward_path_middelstage1_Delay2_replace_mem_reset0 <= bus_areset;
    Forward_path_middelstage1_Delay2_replace_mem_ia <= Forward_path_middelstage_Delay2_replace_mem_q;
    Forward_path_middelstage1_Delay2_replace_mem_aa <= Forward_path_middelstage_Delay2_replace_rdreg_q;
    Forward_path_middelstage1_Delay2_replace_mem_ab <= Forward_path_middelstage_Delay2_replace_rdmux_q;
    Forward_path_middelstage1_Delay2_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 11,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay2_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage1_Delay2_replace_mem_reset0,
        clock1 => bus_clk,
        address_b => Forward_path_middelstage1_Delay2_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage1_Delay2_replace_mem_iq,
        address_a => Forward_path_middelstage1_Delay2_replace_mem_aa,
        data_a => Forward_path_middelstage1_Delay2_replace_mem_ia
    );
        Forward_path_middelstage1_Delay2_replace_mem_q <= Forward_path_middelstage1_Delay2_replace_mem_iq(10 downto 0);

	--Forward_path_middelstage_Delay2_replace_rdcnt(COUNTER,2384)
    -- every=1, low=0, high=1, step=1, init=1
    Forward_path_middelstage_Delay2_replace_rdcnt: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage_Delay2_replace_rdcnt_i <= TO_UNSIGNED(1,1);
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                Forward_path_middelstage_Delay2_replace_rdcnt_i <= Forward_path_middelstage_Delay2_replace_rdcnt_i + 1;
        END IF;
    END PROCESS;
    Forward_path_middelstage_Delay2_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage_Delay2_replace_rdcnt_i,1));


	--Forward_path_middelstage_Delay2_replace_rdreg(REG,2385)
    Forward_path_middelstage_Delay2_replace_rdreg: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage_Delay2_replace_rdreg_q <= "0";
        ELSIF(bus_clk'EVENT AND bus_clk = '1') THEN
            Forward_path_middelstage_Delay2_replace_rdreg_q <= Forward_path_middelstage_Delay2_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Delay2_replace_rdmux(MUX,2386)
    Forward_path_middelstage_Delay2_replace_rdmux_s <= VCC_q;
    Forward_path_middelstage_Delay2_replace_rdmux: PROCESS (Forward_path_middelstage_Delay2_replace_rdmux_s, Forward_path_middelstage_Delay2_replace_rdreg_q, Forward_path_middelstage_Delay2_replace_rdcnt_q)
    BEGIN
            CASE Forward_path_middelstage_Delay2_replace_rdmux_s IS
                  WHEN "0" => Forward_path_middelstage_Delay2_replace_rdmux_q <= Forward_path_middelstage_Delay2_replace_rdreg_q;
                  WHEN "1" => Forward_path_middelstage_Delay2_replace_rdmux_q <= Forward_path_middelstage_Delay2_replace_rdcnt_q;
                  WHEN OTHERS => Forward_path_middelstage_Delay2_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_middelstage2_Delay2_replace_mem(DUALMEM,2503)
    Forward_path_middelstage2_Delay2_replace_mem_reset0 <= bus_areset;
    Forward_path_middelstage2_Delay2_replace_mem_ia <= Forward_path_middelstage1_Delay2_replace_mem_q;
    Forward_path_middelstage2_Delay2_replace_mem_aa <= Forward_path_middelstage_Delay2_replace_rdreg_q;
    Forward_path_middelstage2_Delay2_replace_mem_ab <= Forward_path_middelstage_Delay2_replace_rdmux_q;
    Forward_path_middelstage2_Delay2_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 11,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay2_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage2_Delay2_replace_mem_reset0,
        clock1 => bus_clk,
        address_b => Forward_path_middelstage2_Delay2_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage2_Delay2_replace_mem_iq,
        address_a => Forward_path_middelstage2_Delay2_replace_mem_aa,
        data_a => Forward_path_middelstage2_Delay2_replace_mem_ia
    );
        Forward_path_middelstage2_Delay2_replace_mem_q <= Forward_path_middelstage2_Delay2_replace_mem_iq(10 downto 0);

	--ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_switch_Mux_b(DELAY,1274)@0
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_switch_Mux_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 19 )
    PORT MAP ( xin => Arb_s, xout => ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_switch_Mux_b_q, clk => clk, aclr => areset );

	--Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux(MUX,443)@19
    Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_switch_Mux_b_q;
    Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux_s IS
                      WHEN "0" => Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux_q <= STD_LOGIC_VECTOR(Forward_path_middelstage2_Delay2_replace_mem_q & "00000000000");
                      WHEN "1" => Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN OTHERS => Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_laststage_Dual_Bank_LUT_switch2_Mux(MUX,121)@19
    Forward_path_laststage_Dual_Bank_LUT_switch2_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_switch_Mux_b_q;
    Forward_path_laststage_Dual_Bank_LUT_switch2_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_laststage_Dual_Bank_LUT_switch2_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_laststage_Dual_Bank_LUT_switch2_Mux_s IS
                      WHEN "0" => Forward_path_laststage_Dual_Bank_LUT_switch2_Mux_q <= GND_q;
                      WHEN "1" => Forward_path_laststage_Dual_Bank_LUT_switch2_Mux_q <= busIn_w;
                      WHEN OTHERS => Forward_path_laststage_Dual_Bank_LUT_switch2_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s8(LOGICAL,732)@9
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s8_a <= Forward_path_Addrss_Generator_CORDIC_Yout_s7_q;
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s8_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s8_a(17 downto 17);

	--Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s6(LOGICAL,708)@7
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s6_a <= Forward_path_Addrss_Generator_CORDIC_Yout_s5_q;
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s6_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s6_a(17 downto 17);

	--Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s4(LOGICAL,684)@5
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s4_a <= Forward_path_Addrss_Generator_CORDIC_Yout_s3_q;
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s4_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s4_a(17 downto 17);

	--Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s2(LOGICAL,660)@3
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s2_a <= Forward_path_Addrss_Generator_CORDIC_Yout_s1_q;
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s2_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s2_a(17 downto 17);

	--Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s0(LOGICAL,636)@0
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s0_a <= xr_im;
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s0_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s0_a(15 downto 15);

	--Forward_path_Addrss_Generator_CORDIC_MuxPY_s0(MUX,639)@0
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s0_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s0: PROCESS (Forward_path_Addrss_Generator_CORDIC_MuxPY_s0_s, Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s0_q, Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s0_q)
    BEGIN
            CASE Forward_path_Addrss_Generator_CORDIC_MuxPY_s0_s IS
                  WHEN "0" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s0_q <= Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s0_q;
                  WHEN "1" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s0_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s0_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator_CORDIC_MuxPY_s0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Forward_path_Addrss_Generator_CORDIC_MuxPY_s0_0_to_Forward_path_Addrss_Generator_CORDIC_Yout_s0_6(REG,1061)@0
    reg_Forward_path_Addrss_Generator_CORDIC_MuxPY_s0_0_to_Forward_path_Addrss_Generator_CORDIC_Yout_s0_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_Addrss_Generator_CORDIC_MuxPY_s0_0_to_Forward_path_Addrss_Generator_CORDIC_Yout_s0_6_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_Addrss_Generator_CORDIC_MuxPY_s0_0_to_Forward_path_Addrss_Generator_CORDIC_Yout_s0_6_q <= Forward_path_Addrss_Generator_CORDIC_MuxPY_s0_q;
        END IF;
    END PROCESS;


	--Forward_path_Addrss_Generator_CORDIC_XLtZero_00(LOGICAL,623)@0
    Forward_path_Addrss_Generator_CORDIC_XLtZero_00_a <= xr_re;
    Forward_path_Addrss_Generator_CORDIC_XLtZero_00_q <= Forward_path_Addrss_Generator_CORDIC_XLtZero_00_a(15 downto 15);

	--Forward_path_Addrss_Generator_CORDIC_XgteZero_00(LOGICAL,624)@0
    Forward_path_Addrss_Generator_CORDIC_XgteZero_00_a <= Forward_path_Addrss_Generator_CORDIC_XLtZero_00_q;
    Forward_path_Addrss_Generator_CORDIC_XgteZero_00_q <= not Forward_path_Addrss_Generator_CORDIC_XgteZero_00_a;

	--Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged(ADDSUB,989)@0
    Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_CnstZero_0_q(17)) & Forward_path_Addrss_Generator_CORDIC_CnstZero_0_q) & Forward_path_Addrss_Generator_CORDIC_XgteZero_00_q(0);
    Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_b <= STD_LOGIC_VECTOR((18 downto 16 => xr_re(15)) & xr_re) & Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_cin(0);
    Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_i <= Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_b;
    Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_a1 <= Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_i WHEN (Forward_path_Addrss_Generator_CORDIC_XData1_00_sel_inv_q(0 downto 0) = "1") ELSE Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_a;
    Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_b1 <= (others => '0') WHEN (Forward_path_Addrss_Generator_CORDIC_XData1_00_sel_inv_q(0 downto 0) = "1") ELSE Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_b;
    Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_XgteZero_00_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_a1) + SIGNED(Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_b1));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_a1) - SIGNED(Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_b1));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_q <= Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_o(18 downto 1);


	--ld_ChannelIn_xr_im_to_Forward_path_Addrss_Generator_CORDIC_ShiftY_s0_a(DELAY,1725)@0
    ld_ChannelIn_xr_im_to_Forward_path_Addrss_Generator_CORDIC_ShiftY_s0_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => xr_im, xout => ld_ChannelIn_xr_im_to_Forward_path_Addrss_Generator_CORDIC_ShiftY_s0_a_q, clk => clk, aclr => areset );

	--Forward_path_Addrss_Generator_CORDIC_Yout_s0(ADDSUB,644)@1
    Forward_path_Addrss_Generator_CORDIC_Yout_s0_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Yout_s0_a <= STD_LOGIC_VECTOR((18 downto 16 => ld_ChannelIn_xr_im_to_Forward_path_Addrss_Generator_CORDIC_ShiftY_s0_a_q(15)) & ld_ChannelIn_xr_im_to_Forward_path_Addrss_Generator_CORDIC_ShiftY_s0_a_q) & reg_Forward_path_Addrss_Generator_CORDIC_MuxPY_s0_0_to_Forward_path_Addrss_Generator_CORDIC_Yout_s0_6_q(0);
    Forward_path_Addrss_Generator_CORDIC_Yout_s0_b <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_q(17)) & Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_q) & Forward_path_Addrss_Generator_CORDIC_Yout_s0_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Yout_s0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Yout_s0_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (reg_Forward_path_Addrss_Generator_CORDIC_MuxPY_s0_0_to_Forward_path_Addrss_Generator_CORDIC_Yout_s0_6_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Yout_s0_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s0_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s0_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Yout_s0_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s0_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s0_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Yout_s0_q <= Forward_path_Addrss_Generator_CORDIC_Yout_s0_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s1(LOGICAL,648)@2
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s1_a <= Forward_path_Addrss_Generator_CORDIC_Yout_s0_q;
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s1_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s1_a(17 downto 17);

	--Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s1(LOGICAL,649)@2
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s1_a <= Forward_path_Addrss_Generator_CORDIC_Pout_s0_q;
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s1_q <= not (Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s1_a(17 downto 17));

	--Forward_path_Addrss_Generator_CORDIC_MuxPY_s1(MUX,651)@2
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s1_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s1: PROCESS (Forward_path_Addrss_Generator_CORDIC_MuxPY_s1_s, Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s1_q, Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s1_q)
    BEGIN
            CASE Forward_path_Addrss_Generator_CORDIC_MuxPY_s1_s IS
                  WHEN "0" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s1_q <= Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s1_q;
                  WHEN "1" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s1_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s1_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator_CORDIC_MuxPY_s1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator_CORDIC_NotYP_s1(LOGICAL,652)@2
    Forward_path_Addrss_Generator_CORDIC_NotYP_s1_a <= Forward_path_Addrss_Generator_CORDIC_MuxPY_s1_q;
    Forward_path_Addrss_Generator_CORDIC_NotYP_s1_q <= not Forward_path_Addrss_Generator_CORDIC_NotYP_s1_a;

	--Forward_path_Addrss_Generator_CORDIC_NotYP_s0(LOGICAL,640)@0
    Forward_path_Addrss_Generator_CORDIC_NotYP_s0_a <= Forward_path_Addrss_Generator_CORDIC_MuxPY_s0_q;
    Forward_path_Addrss_Generator_CORDIC_NotYP_s0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_NotYP_s0_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_NotYP_s0_q <= not Forward_path_Addrss_Generator_CORDIC_NotYP_s0_a;
        END IF;
    END PROCESS;



	--reg_Forward_path_Addrss_Generator_CORDIC_P_Data_00_0_to_Forward_path_Addrss_Generator_CORDIC_Pout_s0_0(REG,1062)@0
    reg_Forward_path_Addrss_Generator_CORDIC_P_Data_00_0_to_Forward_path_Addrss_Generator_CORDIC_Pout_s0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_Addrss_Generator_CORDIC_P_Data_00_0_to_Forward_path_Addrss_Generator_CORDIC_Pout_s0_0_q <= "000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_Addrss_Generator_CORDIC_P_Data_00_0_to_Forward_path_Addrss_Generator_CORDIC_Pout_s0_0_q <= Forward_path_Addrss_Generator_CORDIC_P_Data_00_q;
        END IF;
    END PROCESS;


	--Forward_path_Addrss_Generator_CORDIC_Pout_s0(ADDSUB,645)@1
    Forward_path_Addrss_Generator_CORDIC_Pout_s0_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Pout_s0_a <= STD_LOGIC_VECTOR((18 downto 18 => reg_Forward_path_Addrss_Generator_CORDIC_P_Data_00_0_to_Forward_path_Addrss_Generator_CORDIC_Pout_s0_0_q(17)) & reg_Forward_path_Addrss_Generator_CORDIC_P_Data_00_0_to_Forward_path_Addrss_Generator_CORDIC_Pout_s0_0_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s0_q(0);
    Forward_path_Addrss_Generator_CORDIC_Pout_s0_b <= STD_LOGIC_VECTOR((18 downto 3 => Forward_path_Addrss_Generator_CORDIC_CnstAtan_s0_q(2)) & Forward_path_Addrss_Generator_CORDIC_CnstAtan_s0_q) & Forward_path_Addrss_Generator_CORDIC_Pout_s0_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Pout_s0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Pout_s0_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s0_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Pout_s0_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s0_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s0_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Pout_s0_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s0_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s0_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Pout_s0_q <= Forward_path_Addrss_Generator_CORDIC_Pout_s0_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_Pout_s1(ADDSUB,657)@2
    Forward_path_Addrss_Generator_CORDIC_Pout_s1_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Pout_s1_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Pout_s0_q(17)) & Forward_path_Addrss_Generator_CORDIC_Pout_s0_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s1_q(0);
    Forward_path_Addrss_Generator_CORDIC_Pout_s1_b <= STD_LOGIC_VECTOR((18 downto 3 => Forward_path_Addrss_Generator_CORDIC_CnstAtan_s1_q(2)) & Forward_path_Addrss_Generator_CORDIC_CnstAtan_s1_q) & Forward_path_Addrss_Generator_CORDIC_Pout_s1_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Pout_s1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Pout_s1_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s1_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Pout_s1_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s1_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s1_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Pout_s1_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s1_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s1_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Pout_s1_q <= Forward_path_Addrss_Generator_CORDIC_Pout_s1_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s2(LOGICAL,661)@3
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s2_a <= Forward_path_Addrss_Generator_CORDIC_Pout_s1_q;
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s2_q <= not (Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s2_a(17 downto 17));

	--Forward_path_Addrss_Generator_CORDIC_MuxPY_s2(MUX,663)@3
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s2_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s2: PROCESS (Forward_path_Addrss_Generator_CORDIC_MuxPY_s2_s, Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s2_q, Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s2_q)
    BEGIN
            CASE Forward_path_Addrss_Generator_CORDIC_MuxPY_s2_s IS
                  WHEN "0" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s2_q <= Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s2_q;
                  WHEN "1" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s2_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s2_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator_CORDIC_MuxPY_s2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator_CORDIC_ShiftY_s1(BITSELECT,654)@2
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s1_in <= Forward_path_Addrss_Generator_CORDIC_Yout_s0_q;
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s1_b <= Forward_path_Addrss_Generator_CORDIC_ShiftY_s1_in(17 downto 1);

	--Forward_path_Addrss_Generator_CORDIC_ShiftY_s0(BITSELECT,642)@1
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s0_in <= STD_LOGIC_VECTOR((17 downto 16 => ld_ChannelIn_xr_im_to_Forward_path_Addrss_Generator_CORDIC_ShiftY_s0_a_q(15)) & ld_ChannelIn_xr_im_to_Forward_path_Addrss_Generator_CORDIC_ShiftY_s0_a_q);
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s0_b <= Forward_path_Addrss_Generator_CORDIC_ShiftY_s0_in(17 downto 0);

	--Forward_path_Addrss_Generator_CORDIC_Xout_s0(ADDSUB,643)@1
    Forward_path_Addrss_Generator_CORDIC_Xout_s0_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Xout_s0_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_q(17)) & Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_00_Forward_path_Addrss_Generator_CORDIC_XData1_00_merged_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s0_q(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s0_b <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_ShiftY_s0_b(17)) & Forward_path_Addrss_Generator_CORDIC_ShiftY_s0_b) & Forward_path_Addrss_Generator_CORDIC_Xout_s0_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Xout_s0_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s0_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Xout_s0_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s0_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s0_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Xout_s0_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s0_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s0_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Xout_s0_q <= Forward_path_Addrss_Generator_CORDIC_Xout_s0_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_Xout_s1(ADDSUB,655)@2
    Forward_path_Addrss_Generator_CORDIC_Xout_s1_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Xout_s1_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Xout_s0_q(17)) & Forward_path_Addrss_Generator_CORDIC_Xout_s0_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s1_q(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s1_b <= STD_LOGIC_VECTOR((18 downto 17 => Forward_path_Addrss_Generator_CORDIC_ShiftY_s1_b(16)) & Forward_path_Addrss_Generator_CORDIC_ShiftY_s1_b) & Forward_path_Addrss_Generator_CORDIC_Xout_s1_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Xout_s1_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s1_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Xout_s1_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s1_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s1_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Xout_s1_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s1_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s1_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Xout_s1_q <= Forward_path_Addrss_Generator_CORDIC_Xout_s1_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_ShiftX_s2(BITSELECT,665)@3
    Forward_path_Addrss_Generator_CORDIC_ShiftX_s2_in <= Forward_path_Addrss_Generator_CORDIC_Xout_s1_q;
    Forward_path_Addrss_Generator_CORDIC_ShiftX_s2_b <= Forward_path_Addrss_Generator_CORDIC_ShiftX_s2_in(17 downto 2);

	--Forward_path_Addrss_Generator_CORDIC_ShiftX_s1(BITSELECT,653)@2
    Forward_path_Addrss_Generator_CORDIC_ShiftX_s1_in <= Forward_path_Addrss_Generator_CORDIC_Xout_s0_q;
    Forward_path_Addrss_Generator_CORDIC_ShiftX_s1_b <= Forward_path_Addrss_Generator_CORDIC_ShiftX_s1_in(17 downto 1);

	--Forward_path_Addrss_Generator_CORDIC_Yout_s1(ADDSUB,656)@2
    Forward_path_Addrss_Generator_CORDIC_Yout_s1_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Yout_s1_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Yout_s0_q(17)) & Forward_path_Addrss_Generator_CORDIC_Yout_s0_q) & Forward_path_Addrss_Generator_CORDIC_MuxPY_s1_q(0);
    Forward_path_Addrss_Generator_CORDIC_Yout_s1_b <= STD_LOGIC_VECTOR((18 downto 17 => Forward_path_Addrss_Generator_CORDIC_ShiftX_s1_b(16)) & Forward_path_Addrss_Generator_CORDIC_ShiftX_s1_b) & Forward_path_Addrss_Generator_CORDIC_Yout_s1_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Yout_s1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Yout_s1_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_MuxPY_s1_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Yout_s1_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s1_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s1_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Yout_s1_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s1_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s1_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Yout_s1_q <= Forward_path_Addrss_Generator_CORDIC_Yout_s1_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_Yout_s2(ADDSUB,668)@3
    Forward_path_Addrss_Generator_CORDIC_Yout_s2_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Yout_s2_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Yout_s1_q(17)) & Forward_path_Addrss_Generator_CORDIC_Yout_s1_q) & Forward_path_Addrss_Generator_CORDIC_MuxPY_s2_q(0);
    Forward_path_Addrss_Generator_CORDIC_Yout_s2_b <= STD_LOGIC_VECTOR((18 downto 16 => Forward_path_Addrss_Generator_CORDIC_ShiftX_s2_b(15)) & Forward_path_Addrss_Generator_CORDIC_ShiftX_s2_b) & Forward_path_Addrss_Generator_CORDIC_Yout_s2_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Yout_s2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Yout_s2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_MuxPY_s2_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Yout_s2_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s2_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s2_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Yout_s2_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s2_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s2_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Yout_s2_q <= Forward_path_Addrss_Generator_CORDIC_Yout_s2_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s3(LOGICAL,672)@4
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s3_a <= Forward_path_Addrss_Generator_CORDIC_Yout_s2_q;
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s3_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s3_a(17 downto 17);

	--Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s3(LOGICAL,673)@4
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s3_a <= Forward_path_Addrss_Generator_CORDIC_Pout_s2_q;
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s3_q <= not (Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s3_a(17 downto 17));

	--Forward_path_Addrss_Generator_CORDIC_MuxPY_s3(MUX,675)@4
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s3_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s3: PROCESS (Forward_path_Addrss_Generator_CORDIC_MuxPY_s3_s, Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s3_q, Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s3_q)
    BEGIN
            CASE Forward_path_Addrss_Generator_CORDIC_MuxPY_s3_s IS
                  WHEN "0" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s3_q <= Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s3_q;
                  WHEN "1" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s3_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s3_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator_CORDIC_MuxPY_s3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator_CORDIC_NotYP_s3(LOGICAL,676)@4
    Forward_path_Addrss_Generator_CORDIC_NotYP_s3_a <= Forward_path_Addrss_Generator_CORDIC_MuxPY_s3_q;
    Forward_path_Addrss_Generator_CORDIC_NotYP_s3_q <= not Forward_path_Addrss_Generator_CORDIC_NotYP_s3_a;

	--Forward_path_Addrss_Generator_CORDIC_NotYP_s2(LOGICAL,664)@3
    Forward_path_Addrss_Generator_CORDIC_NotYP_s2_a <= Forward_path_Addrss_Generator_CORDIC_MuxPY_s2_q;
    Forward_path_Addrss_Generator_CORDIC_NotYP_s2_q <= not Forward_path_Addrss_Generator_CORDIC_NotYP_s2_a;

	--Forward_path_Addrss_Generator_CORDIC_Pout_s2(ADDSUB,669)@3
    Forward_path_Addrss_Generator_CORDIC_Pout_s2_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Pout_s2_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Pout_s1_q(17)) & Forward_path_Addrss_Generator_CORDIC_Pout_s1_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s2_q(0);
    Forward_path_Addrss_Generator_CORDIC_Pout_s2_b <= STD_LOGIC_VECTOR((18 downto 3 => Forward_path_Addrss_Generator_CORDIC_CnstAtan_s2_q(2)) & Forward_path_Addrss_Generator_CORDIC_CnstAtan_s2_q) & Forward_path_Addrss_Generator_CORDIC_Pout_s2_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Pout_s2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Pout_s2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s2_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Pout_s2_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s2_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s2_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Pout_s2_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s2_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s2_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Pout_s2_q <= Forward_path_Addrss_Generator_CORDIC_Pout_s2_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_Pout_s3(ADDSUB,681)@4
    Forward_path_Addrss_Generator_CORDIC_Pout_s3_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Pout_s3_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Pout_s2_q(17)) & Forward_path_Addrss_Generator_CORDIC_Pout_s2_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s3_q(0);
    Forward_path_Addrss_Generator_CORDIC_Pout_s3_b <= STD_LOGIC_VECTOR((18 downto 3 => Forward_path_Addrss_Generator_CORDIC_CnstAtan_s3_q(2)) & Forward_path_Addrss_Generator_CORDIC_CnstAtan_s3_q) & Forward_path_Addrss_Generator_CORDIC_Pout_s3_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Pout_s3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Pout_s3_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s3_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Pout_s3_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s3_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s3_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Pout_s3_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s3_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s3_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Pout_s3_q <= Forward_path_Addrss_Generator_CORDIC_Pout_s3_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s4(LOGICAL,685)@5
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s4_a <= Forward_path_Addrss_Generator_CORDIC_Pout_s3_q;
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s4_q <= not (Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s4_a(17 downto 17));

	--Forward_path_Addrss_Generator_CORDIC_MuxPY_s4(MUX,687)@5
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s4_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s4: PROCESS (Forward_path_Addrss_Generator_CORDIC_MuxPY_s4_s, Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s4_q, Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s4_q)
    BEGIN
            CASE Forward_path_Addrss_Generator_CORDIC_MuxPY_s4_s IS
                  WHEN "0" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s4_q <= Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s4_q;
                  WHEN "1" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s4_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s4_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator_CORDIC_MuxPY_s4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator_CORDIC_ShiftY_s3(BITSELECT,678)@4
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s3_in <= Forward_path_Addrss_Generator_CORDIC_Yout_s2_q;
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s3_b <= Forward_path_Addrss_Generator_CORDIC_ShiftY_s3_in(17 downto 3);

	--Forward_path_Addrss_Generator_CORDIC_ShiftY_s2(BITSELECT,666)@3
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s2_in <= Forward_path_Addrss_Generator_CORDIC_Yout_s1_q;
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s2_b <= Forward_path_Addrss_Generator_CORDIC_ShiftY_s2_in(17 downto 2);

	--Forward_path_Addrss_Generator_CORDIC_Xout_s2(ADDSUB,667)@3
    Forward_path_Addrss_Generator_CORDIC_Xout_s2_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Xout_s2_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Xout_s1_q(17)) & Forward_path_Addrss_Generator_CORDIC_Xout_s1_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s2_q(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s2_b <= STD_LOGIC_VECTOR((18 downto 16 => Forward_path_Addrss_Generator_CORDIC_ShiftY_s2_b(15)) & Forward_path_Addrss_Generator_CORDIC_ShiftY_s2_b) & Forward_path_Addrss_Generator_CORDIC_Xout_s2_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Xout_s2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s2_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Xout_s2_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s2_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s2_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Xout_s2_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s2_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s2_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Xout_s2_q <= Forward_path_Addrss_Generator_CORDIC_Xout_s2_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_Xout_s3(ADDSUB,679)@4
    Forward_path_Addrss_Generator_CORDIC_Xout_s3_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Xout_s3_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Xout_s2_q(17)) & Forward_path_Addrss_Generator_CORDIC_Xout_s2_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s3_q(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s3_b <= STD_LOGIC_VECTOR((18 downto 15 => Forward_path_Addrss_Generator_CORDIC_ShiftY_s3_b(14)) & Forward_path_Addrss_Generator_CORDIC_ShiftY_s3_b) & Forward_path_Addrss_Generator_CORDIC_Xout_s3_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Xout_s3_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s3_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Xout_s3_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s3_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s3_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Xout_s3_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s3_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s3_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Xout_s3_q <= Forward_path_Addrss_Generator_CORDIC_Xout_s3_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_ShiftX_s4(BITSELECT,689)@5
    Forward_path_Addrss_Generator_CORDIC_ShiftX_s4_in <= Forward_path_Addrss_Generator_CORDIC_Xout_s3_q;
    Forward_path_Addrss_Generator_CORDIC_ShiftX_s4_b <= Forward_path_Addrss_Generator_CORDIC_ShiftX_s4_in(17 downto 4);

	--Forward_path_Addrss_Generator_CORDIC_ShiftX_s3(BITSELECT,677)@4
    Forward_path_Addrss_Generator_CORDIC_ShiftX_s3_in <= Forward_path_Addrss_Generator_CORDIC_Xout_s2_q;
    Forward_path_Addrss_Generator_CORDIC_ShiftX_s3_b <= Forward_path_Addrss_Generator_CORDIC_ShiftX_s3_in(17 downto 3);

	--Forward_path_Addrss_Generator_CORDIC_Yout_s3(ADDSUB,680)@4
    Forward_path_Addrss_Generator_CORDIC_Yout_s3_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Yout_s3_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Yout_s2_q(17)) & Forward_path_Addrss_Generator_CORDIC_Yout_s2_q) & Forward_path_Addrss_Generator_CORDIC_MuxPY_s3_q(0);
    Forward_path_Addrss_Generator_CORDIC_Yout_s3_b <= STD_LOGIC_VECTOR((18 downto 15 => Forward_path_Addrss_Generator_CORDIC_ShiftX_s3_b(14)) & Forward_path_Addrss_Generator_CORDIC_ShiftX_s3_b) & Forward_path_Addrss_Generator_CORDIC_Yout_s3_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Yout_s3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Yout_s3_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_MuxPY_s3_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Yout_s3_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s3_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s3_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Yout_s3_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s3_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s3_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Yout_s3_q <= Forward_path_Addrss_Generator_CORDIC_Yout_s3_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_Yout_s4(ADDSUB,692)@5
    Forward_path_Addrss_Generator_CORDIC_Yout_s4_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Yout_s4_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Yout_s3_q(17)) & Forward_path_Addrss_Generator_CORDIC_Yout_s3_q) & Forward_path_Addrss_Generator_CORDIC_MuxPY_s4_q(0);
    Forward_path_Addrss_Generator_CORDIC_Yout_s4_b <= STD_LOGIC_VECTOR((18 downto 14 => Forward_path_Addrss_Generator_CORDIC_ShiftX_s4_b(13)) & Forward_path_Addrss_Generator_CORDIC_ShiftX_s4_b) & Forward_path_Addrss_Generator_CORDIC_Yout_s4_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Yout_s4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Yout_s4_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_MuxPY_s4_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Yout_s4_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s4_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s4_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Yout_s4_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s4_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s4_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Yout_s4_q <= Forward_path_Addrss_Generator_CORDIC_Yout_s4_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s5(LOGICAL,696)@6
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s5_a <= Forward_path_Addrss_Generator_CORDIC_Yout_s4_q;
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s5_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s5_a(17 downto 17);

	--Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s5(LOGICAL,697)@6
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s5_a <= Forward_path_Addrss_Generator_CORDIC_Pout_s4_q;
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s5_q <= not (Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s5_a(17 downto 17));

	--Forward_path_Addrss_Generator_CORDIC_MuxPY_s5(MUX,699)@6
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s5_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s5: PROCESS (Forward_path_Addrss_Generator_CORDIC_MuxPY_s5_s, Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s5_q, Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s5_q)
    BEGIN
            CASE Forward_path_Addrss_Generator_CORDIC_MuxPY_s5_s IS
                  WHEN "0" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s5_q <= Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s5_q;
                  WHEN "1" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s5_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s5_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator_CORDIC_MuxPY_s5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator_CORDIC_NotYP_s5(LOGICAL,700)@6
    Forward_path_Addrss_Generator_CORDIC_NotYP_s5_a <= Forward_path_Addrss_Generator_CORDIC_MuxPY_s5_q;
    Forward_path_Addrss_Generator_CORDIC_NotYP_s5_q <= not Forward_path_Addrss_Generator_CORDIC_NotYP_s5_a;

	--Forward_path_Addrss_Generator_CORDIC_NotYP_s4(LOGICAL,688)@5
    Forward_path_Addrss_Generator_CORDIC_NotYP_s4_a <= Forward_path_Addrss_Generator_CORDIC_MuxPY_s4_q;
    Forward_path_Addrss_Generator_CORDIC_NotYP_s4_q <= not Forward_path_Addrss_Generator_CORDIC_NotYP_s4_a;

	--Forward_path_Addrss_Generator_CORDIC_Pout_s4(ADDSUB,693)@5
    Forward_path_Addrss_Generator_CORDIC_Pout_s4_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Pout_s4_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Pout_s3_q(17)) & Forward_path_Addrss_Generator_CORDIC_Pout_s3_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s4_q(0);
    Forward_path_Addrss_Generator_CORDIC_Pout_s4_b <= STD_LOGIC_VECTOR((18 downto 3 => Forward_path_Addrss_Generator_CORDIC_CnstAtan_s4_q(2)) & Forward_path_Addrss_Generator_CORDIC_CnstAtan_s4_q) & Forward_path_Addrss_Generator_CORDIC_Pout_s4_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Pout_s4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Pout_s4_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s4_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Pout_s4_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s4_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s4_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Pout_s4_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s4_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s4_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Pout_s4_q <= Forward_path_Addrss_Generator_CORDIC_Pout_s4_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_Pout_s5(ADDSUB,705)@6
    Forward_path_Addrss_Generator_CORDIC_Pout_s5_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Pout_s5_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Pout_s4_q(17)) & Forward_path_Addrss_Generator_CORDIC_Pout_s4_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s5_q(0);
    Forward_path_Addrss_Generator_CORDIC_Pout_s5_b <= STD_LOGIC_VECTOR((18 downto 3 => Forward_path_Addrss_Generator_CORDIC_CnstAtan_s5_q(2)) & Forward_path_Addrss_Generator_CORDIC_CnstAtan_s5_q) & Forward_path_Addrss_Generator_CORDIC_Pout_s5_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Pout_s5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Pout_s5_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s5_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Pout_s5_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s5_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s5_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Pout_s5_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s5_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s5_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Pout_s5_q <= Forward_path_Addrss_Generator_CORDIC_Pout_s5_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s6(LOGICAL,709)@7
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s6_a <= Forward_path_Addrss_Generator_CORDIC_Pout_s5_q;
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s6_q <= not (Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s6_a(17 downto 17));

	--Forward_path_Addrss_Generator_CORDIC_MuxPY_s6(MUX,711)@7
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s6_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s6: PROCESS (Forward_path_Addrss_Generator_CORDIC_MuxPY_s6_s, Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s6_q, Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s6_q)
    BEGIN
            CASE Forward_path_Addrss_Generator_CORDIC_MuxPY_s6_s IS
                  WHEN "0" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s6_q <= Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s6_q;
                  WHEN "1" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s6_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s6_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator_CORDIC_MuxPY_s6_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator_CORDIC_ShiftY_s5(BITSELECT,702)@6
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s5_in <= Forward_path_Addrss_Generator_CORDIC_Yout_s4_q;
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s5_b <= Forward_path_Addrss_Generator_CORDIC_ShiftY_s5_in(17 downto 5);

	--Forward_path_Addrss_Generator_CORDIC_ShiftY_s4(BITSELECT,690)@5
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s4_in <= Forward_path_Addrss_Generator_CORDIC_Yout_s3_q;
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s4_b <= Forward_path_Addrss_Generator_CORDIC_ShiftY_s4_in(17 downto 4);

	--Forward_path_Addrss_Generator_CORDIC_Xout_s4(ADDSUB,691)@5
    Forward_path_Addrss_Generator_CORDIC_Xout_s4_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Xout_s4_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Xout_s3_q(17)) & Forward_path_Addrss_Generator_CORDIC_Xout_s3_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s4_q(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s4_b <= STD_LOGIC_VECTOR((18 downto 14 => Forward_path_Addrss_Generator_CORDIC_ShiftY_s4_b(13)) & Forward_path_Addrss_Generator_CORDIC_ShiftY_s4_b) & Forward_path_Addrss_Generator_CORDIC_Xout_s4_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Xout_s4_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s4_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Xout_s4_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s4_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s4_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Xout_s4_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s4_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s4_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Xout_s4_q <= Forward_path_Addrss_Generator_CORDIC_Xout_s4_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_Xout_s5(ADDSUB,703)@6
    Forward_path_Addrss_Generator_CORDIC_Xout_s5_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Xout_s5_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Xout_s4_q(17)) & Forward_path_Addrss_Generator_CORDIC_Xout_s4_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s5_q(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s5_b <= STD_LOGIC_VECTOR((18 downto 13 => Forward_path_Addrss_Generator_CORDIC_ShiftY_s5_b(12)) & Forward_path_Addrss_Generator_CORDIC_ShiftY_s5_b) & Forward_path_Addrss_Generator_CORDIC_Xout_s5_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Xout_s5_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s5_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Xout_s5_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s5_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s5_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Xout_s5_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s5_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s5_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Xout_s5_q <= Forward_path_Addrss_Generator_CORDIC_Xout_s5_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_ShiftX_s6(BITSELECT,713)@7
    Forward_path_Addrss_Generator_CORDIC_ShiftX_s6_in <= Forward_path_Addrss_Generator_CORDIC_Xout_s5_q;
    Forward_path_Addrss_Generator_CORDIC_ShiftX_s6_b <= Forward_path_Addrss_Generator_CORDIC_ShiftX_s6_in(17 downto 6);

	--Forward_path_Addrss_Generator_CORDIC_ShiftX_s5(BITSELECT,701)@6
    Forward_path_Addrss_Generator_CORDIC_ShiftX_s5_in <= Forward_path_Addrss_Generator_CORDIC_Xout_s4_q;
    Forward_path_Addrss_Generator_CORDIC_ShiftX_s5_b <= Forward_path_Addrss_Generator_CORDIC_ShiftX_s5_in(17 downto 5);

	--Forward_path_Addrss_Generator_CORDIC_Yout_s5(ADDSUB,704)@6
    Forward_path_Addrss_Generator_CORDIC_Yout_s5_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Yout_s5_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Yout_s4_q(17)) & Forward_path_Addrss_Generator_CORDIC_Yout_s4_q) & Forward_path_Addrss_Generator_CORDIC_MuxPY_s5_q(0);
    Forward_path_Addrss_Generator_CORDIC_Yout_s5_b <= STD_LOGIC_VECTOR((18 downto 13 => Forward_path_Addrss_Generator_CORDIC_ShiftX_s5_b(12)) & Forward_path_Addrss_Generator_CORDIC_ShiftX_s5_b) & Forward_path_Addrss_Generator_CORDIC_Yout_s5_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Yout_s5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Yout_s5_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_MuxPY_s5_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Yout_s5_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s5_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s5_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Yout_s5_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s5_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s5_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Yout_s5_q <= Forward_path_Addrss_Generator_CORDIC_Yout_s5_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_Yout_s6(ADDSUB,716)@7
    Forward_path_Addrss_Generator_CORDIC_Yout_s6_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Yout_s6_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Yout_s5_q(17)) & Forward_path_Addrss_Generator_CORDIC_Yout_s5_q) & Forward_path_Addrss_Generator_CORDIC_MuxPY_s6_q(0);
    Forward_path_Addrss_Generator_CORDIC_Yout_s6_b <= STD_LOGIC_VECTOR((18 downto 12 => Forward_path_Addrss_Generator_CORDIC_ShiftX_s6_b(11)) & Forward_path_Addrss_Generator_CORDIC_ShiftX_s6_b) & Forward_path_Addrss_Generator_CORDIC_Yout_s6_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Yout_s6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Yout_s6_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_MuxPY_s6_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Yout_s6_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s6_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s6_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Yout_s6_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s6_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s6_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Yout_s6_q <= Forward_path_Addrss_Generator_CORDIC_Yout_s6_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s7(LOGICAL,720)@8
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s7_a <= Forward_path_Addrss_Generator_CORDIC_Yout_s6_q;
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s7_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s7_a(17 downto 17);

	--Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s7(LOGICAL,721)@8
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s7_a <= Forward_path_Addrss_Generator_CORDIC_Pout_s6_q;
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s7_q <= not (Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s7_a(17 downto 17));

	--Forward_path_Addrss_Generator_CORDIC_MuxPY_s7(MUX,723)@8
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s7_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s7: PROCESS (Forward_path_Addrss_Generator_CORDIC_MuxPY_s7_s, Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s7_q, Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s7_q)
    BEGIN
            CASE Forward_path_Addrss_Generator_CORDIC_MuxPY_s7_s IS
                  WHEN "0" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s7_q <= Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s7_q;
                  WHEN "1" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s7_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s7_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator_CORDIC_MuxPY_s7_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator_CORDIC_NotYP_s7(LOGICAL,724)@8
    Forward_path_Addrss_Generator_CORDIC_NotYP_s7_a <= Forward_path_Addrss_Generator_CORDIC_MuxPY_s7_q;
    Forward_path_Addrss_Generator_CORDIC_NotYP_s7_q <= not Forward_path_Addrss_Generator_CORDIC_NotYP_s7_a;

	--Forward_path_Addrss_Generator_CORDIC_NotYP_s6(LOGICAL,712)@7
    Forward_path_Addrss_Generator_CORDIC_NotYP_s6_a <= Forward_path_Addrss_Generator_CORDIC_MuxPY_s6_q;
    Forward_path_Addrss_Generator_CORDIC_NotYP_s6_q <= not Forward_path_Addrss_Generator_CORDIC_NotYP_s6_a;

	--Forward_path_Addrss_Generator_CORDIC_Pout_s6(ADDSUB,717)@7
    Forward_path_Addrss_Generator_CORDIC_Pout_s6_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Pout_s6_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Pout_s5_q(17)) & Forward_path_Addrss_Generator_CORDIC_Pout_s5_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s6_q(0);
    Forward_path_Addrss_Generator_CORDIC_Pout_s6_b <= STD_LOGIC_VECTOR((18 downto 3 => Forward_path_Addrss_Generator_CORDIC_CnstAtan_s6_q(2)) & Forward_path_Addrss_Generator_CORDIC_CnstAtan_s6_q) & Forward_path_Addrss_Generator_CORDIC_Pout_s6_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Pout_s6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Pout_s6_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s6_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Pout_s6_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s6_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s6_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Pout_s6_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s6_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s6_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Pout_s6_q <= Forward_path_Addrss_Generator_CORDIC_Pout_s6_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_Pout_s7(ADDSUB,729)@8
    Forward_path_Addrss_Generator_CORDIC_Pout_s7_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Pout_s7_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Pout_s6_q(17)) & Forward_path_Addrss_Generator_CORDIC_Pout_s6_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s7_q(0);
    Forward_path_Addrss_Generator_CORDIC_Pout_s7_b <= STD_LOGIC_VECTOR((18 downto 3 => Forward_path_Addrss_Generator_CORDIC_CnstAtan_s7_q(2)) & Forward_path_Addrss_Generator_CORDIC_CnstAtan_s7_q) & Forward_path_Addrss_Generator_CORDIC_Pout_s7_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Pout_s7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Pout_s7_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s7_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Pout_s7_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s7_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s7_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Pout_s7_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s7_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s7_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Pout_s7_q <= Forward_path_Addrss_Generator_CORDIC_Pout_s7_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s8(LOGICAL,733)@9
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s8_a <= Forward_path_Addrss_Generator_CORDIC_Pout_s7_q;
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s8_q <= not (Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s8_a(17 downto 17));

	--Forward_path_Addrss_Generator_CORDIC_MuxPY_s8(MUX,735)@9
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s8_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s8: PROCESS (Forward_path_Addrss_Generator_CORDIC_MuxPY_s8_s, Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s8_q, Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s8_q)
    BEGIN
            CASE Forward_path_Addrss_Generator_CORDIC_MuxPY_s8_s IS
                  WHEN "0" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s8_q <= Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s8_q;
                  WHEN "1" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s8_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s8_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator_CORDIC_MuxPY_s8_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator_CORDIC_ShiftY_s7(BITSELECT,726)@8
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s7_in <= Forward_path_Addrss_Generator_CORDIC_Yout_s6_q;
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s7_b <= Forward_path_Addrss_Generator_CORDIC_ShiftY_s7_in(17 downto 7);

	--Forward_path_Addrss_Generator_CORDIC_ShiftY_s6(BITSELECT,714)@7
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s6_in <= Forward_path_Addrss_Generator_CORDIC_Yout_s5_q;
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s6_b <= Forward_path_Addrss_Generator_CORDIC_ShiftY_s6_in(17 downto 6);

	--Forward_path_Addrss_Generator_CORDIC_Xout_s6(ADDSUB,715)@7
    Forward_path_Addrss_Generator_CORDIC_Xout_s6_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Xout_s6_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Xout_s5_q(17)) & Forward_path_Addrss_Generator_CORDIC_Xout_s5_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s6_q(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s6_b <= STD_LOGIC_VECTOR((18 downto 12 => Forward_path_Addrss_Generator_CORDIC_ShiftY_s6_b(11)) & Forward_path_Addrss_Generator_CORDIC_ShiftY_s6_b) & Forward_path_Addrss_Generator_CORDIC_Xout_s6_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Xout_s6_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s6_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Xout_s6_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s6_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s6_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Xout_s6_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s6_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s6_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Xout_s6_q <= Forward_path_Addrss_Generator_CORDIC_Xout_s6_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_Xout_s7(ADDSUB,727)@8
    Forward_path_Addrss_Generator_CORDIC_Xout_s7_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Xout_s7_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Xout_s6_q(17)) & Forward_path_Addrss_Generator_CORDIC_Xout_s6_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s7_q(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s7_b <= STD_LOGIC_VECTOR((18 downto 11 => Forward_path_Addrss_Generator_CORDIC_ShiftY_s7_b(10)) & Forward_path_Addrss_Generator_CORDIC_ShiftY_s7_b) & Forward_path_Addrss_Generator_CORDIC_Xout_s7_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Xout_s7_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s7_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Xout_s7_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s7_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s7_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Xout_s7_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s7_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s7_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Xout_s7_q <= Forward_path_Addrss_Generator_CORDIC_Xout_s7_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_ShiftX_s8(BITSELECT,737)@9
    Forward_path_Addrss_Generator_CORDIC_ShiftX_s8_in <= Forward_path_Addrss_Generator_CORDIC_Xout_s7_q;
    Forward_path_Addrss_Generator_CORDIC_ShiftX_s8_b <= Forward_path_Addrss_Generator_CORDIC_ShiftX_s8_in(17 downto 8);

	--Forward_path_Addrss_Generator_CORDIC_ShiftX_s7(BITSELECT,725)@8
    Forward_path_Addrss_Generator_CORDIC_ShiftX_s7_in <= Forward_path_Addrss_Generator_CORDIC_Xout_s6_q;
    Forward_path_Addrss_Generator_CORDIC_ShiftX_s7_b <= Forward_path_Addrss_Generator_CORDIC_ShiftX_s7_in(17 downto 7);

	--Forward_path_Addrss_Generator_CORDIC_Yout_s7(ADDSUB,728)@8
    Forward_path_Addrss_Generator_CORDIC_Yout_s7_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Yout_s7_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Yout_s6_q(17)) & Forward_path_Addrss_Generator_CORDIC_Yout_s6_q) & Forward_path_Addrss_Generator_CORDIC_MuxPY_s7_q(0);
    Forward_path_Addrss_Generator_CORDIC_Yout_s7_b <= STD_LOGIC_VECTOR((18 downto 11 => Forward_path_Addrss_Generator_CORDIC_ShiftX_s7_b(10)) & Forward_path_Addrss_Generator_CORDIC_ShiftX_s7_b) & Forward_path_Addrss_Generator_CORDIC_Yout_s7_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Yout_s7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Yout_s7_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_MuxPY_s7_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Yout_s7_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s7_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s7_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Yout_s7_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s7_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s7_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Yout_s7_q <= Forward_path_Addrss_Generator_CORDIC_Yout_s7_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_Yout_s8(ADDSUB,740)@9
    Forward_path_Addrss_Generator_CORDIC_Yout_s8_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Yout_s8_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Yout_s7_q(17)) & Forward_path_Addrss_Generator_CORDIC_Yout_s7_q) & Forward_path_Addrss_Generator_CORDIC_MuxPY_s8_q(0);
    Forward_path_Addrss_Generator_CORDIC_Yout_s8_b <= STD_LOGIC_VECTOR((18 downto 10 => Forward_path_Addrss_Generator_CORDIC_ShiftX_s8_b(9)) & Forward_path_Addrss_Generator_CORDIC_ShiftX_s8_b) & Forward_path_Addrss_Generator_CORDIC_Yout_s8_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Yout_s8: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Yout_s8_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_MuxPY_s8_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Yout_s8_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s8_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s8_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Yout_s8_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s8_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Yout_s8_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Yout_s8_q <= Forward_path_Addrss_Generator_CORDIC_Yout_s8_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s9(LOGICAL,744)@10
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s9_a <= Forward_path_Addrss_Generator_CORDIC_Yout_s8_q;
    Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s9_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s9_a(17 downto 17);

	--Forward_path_Addrss_Generator_CORDIC_NotYP_s8(LOGICAL,736)@9
    Forward_path_Addrss_Generator_CORDIC_NotYP_s8_a <= Forward_path_Addrss_Generator_CORDIC_MuxPY_s8_q;
    Forward_path_Addrss_Generator_CORDIC_NotYP_s8_q <= not Forward_path_Addrss_Generator_CORDIC_NotYP_s8_a;

	--Forward_path_Addrss_Generator_CORDIC_Pout_s8(ADDSUB,741)@9
    Forward_path_Addrss_Generator_CORDIC_Pout_s8_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Pout_s8_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Pout_s7_q(17)) & Forward_path_Addrss_Generator_CORDIC_Pout_s7_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s8_q(0);
    Forward_path_Addrss_Generator_CORDIC_Pout_s8_b <= STD_LOGIC_VECTOR((18 downto 3 => Forward_path_Addrss_Generator_CORDIC_CnstAtan_s8_q(2)) & Forward_path_Addrss_Generator_CORDIC_CnstAtan_s8_q) & Forward_path_Addrss_Generator_CORDIC_Pout_s8_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Pout_s8: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Pout_s8_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s8_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Pout_s8_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s8_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s8_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Pout_s8_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s8_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Pout_s8_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Pout_s8_q <= Forward_path_Addrss_Generator_CORDIC_Pout_s8_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s9(LOGICAL,745)@10
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s9_a <= Forward_path_Addrss_Generator_CORDIC_Pout_s8_q;
    Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s9_q <= not (Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s9_a(17 downto 17));

	--Forward_path_Addrss_Generator_CORDIC_MuxPY_s9(MUX,747)@10
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s9_s <= Forward_path_Addrss_Generator_M_q(0 downto 0);
    Forward_path_Addrss_Generator_CORDIC_MuxPY_s9: PROCESS (Forward_path_Addrss_Generator_CORDIC_MuxPY_s9_s, Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s9_q, Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s9_q)
    BEGIN
            CASE Forward_path_Addrss_Generator_CORDIC_MuxPY_s9_s IS
                  WHEN "0" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s9_q <= Forward_path_Addrss_Generator_CORDIC_CmpPGeZero_s9_q;
                  WHEN "1" => Forward_path_Addrss_Generator_CORDIC_MuxPY_s9_q <= Forward_path_Addrss_Generator_CORDIC_CmpYLtZero_s9_q;
                  WHEN OTHERS => Forward_path_Addrss_Generator_CORDIC_MuxPY_s9_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_Addrss_Generator_CORDIC_NotYP_s9(LOGICAL,748)@10
    Forward_path_Addrss_Generator_CORDIC_NotYP_s9_a <= Forward_path_Addrss_Generator_CORDIC_MuxPY_s9_q;
    Forward_path_Addrss_Generator_CORDIC_NotYP_s9_q <= not Forward_path_Addrss_Generator_CORDIC_NotYP_s9_a;

	--Forward_path_Addrss_Generator_CORDIC_ShiftY_s9(BITSELECT,750)@10
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s9_in <= Forward_path_Addrss_Generator_CORDIC_Yout_s8_q;
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s9_b <= Forward_path_Addrss_Generator_CORDIC_ShiftY_s9_in(17 downto 9);

	--Forward_path_Addrss_Generator_CORDIC_ShiftY_s8(BITSELECT,738)@9
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s8_in <= Forward_path_Addrss_Generator_CORDIC_Yout_s7_q;
    Forward_path_Addrss_Generator_CORDIC_ShiftY_s8_b <= Forward_path_Addrss_Generator_CORDIC_ShiftY_s8_in(17 downto 8);

	--Forward_path_Addrss_Generator_CORDIC_Xout_s8(ADDSUB,739)@9
    Forward_path_Addrss_Generator_CORDIC_Xout_s8_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Xout_s8_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Xout_s7_q(17)) & Forward_path_Addrss_Generator_CORDIC_Xout_s7_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s8_q(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s8_b <= STD_LOGIC_VECTOR((18 downto 10 => Forward_path_Addrss_Generator_CORDIC_ShiftY_s8_b(9)) & Forward_path_Addrss_Generator_CORDIC_ShiftY_s8_b) & Forward_path_Addrss_Generator_CORDIC_Xout_s8_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s8: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Xout_s8_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s8_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Xout_s8_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s8_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s8_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Xout_s8_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s8_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s8_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Xout_s8_q <= Forward_path_Addrss_Generator_CORDIC_Xout_s8_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_Xout_s9(ADDSUB,751)@10
    Forward_path_Addrss_Generator_CORDIC_Xout_s9_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_Xout_s9_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Xout_s8_q(17)) & Forward_path_Addrss_Generator_CORDIC_Xout_s8_q) & Forward_path_Addrss_Generator_CORDIC_NotYP_s9_q(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s9_b <= STD_LOGIC_VECTOR((18 downto 9 => Forward_path_Addrss_Generator_CORDIC_ShiftY_s9_b(8)) & Forward_path_Addrss_Generator_CORDIC_ShiftY_s9_b) & Forward_path_Addrss_Generator_CORDIC_Xout_s9_cin(0);
    Forward_path_Addrss_Generator_CORDIC_Xout_s9: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_Xout_s9_o <= (others => '0');
        ELSIF(bus_clk'EVENT AND bus_clk = '1') THEN
            IF (Forward_path_Addrss_Generator_CORDIC_NotYP_s9_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_Xout_s9_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s9_a) + SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s9_b));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_Xout_s9_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s9_a) - SIGNED(Forward_path_Addrss_Generator_CORDIC_Xout_s9_b));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_Xout_s9_q <= Forward_path_Addrss_Generator_CORDIC_Xout_s9_o(18 downto 1);


	--Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged(ADDSUB,994)@11
    Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_cin <= GND_q;
    Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_a <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_CnstZero_0_q(17)) & Forward_path_Addrss_Generator_CORDIC_CnstZero_0_q) & ld_Forward_path_Addrss_Generator_CORDIC_AorB_00_q_to_Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_o_q(0);
    Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_b <= STD_LOGIC_VECTOR((18 downto 18 => Forward_path_Addrss_Generator_CORDIC_Xout_s9_q(17)) & Forward_path_Addrss_Generator_CORDIC_Xout_s9_q) & Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_cin(0);
    Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_i <= Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_b;
    Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_a1 <= Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_i WHEN (Forward_path_Addrss_Generator_M_q(0 downto 0) = "1") ELSE Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_a;
    Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_b1 <= (others => '0') WHEN (Forward_path_Addrss_Generator_M_q(0 downto 0) = "1") ELSE Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_b;
    Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Forward_path_Addrss_Generator_CORDIC_AorB_00_q_to_Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_o_q = "1") THEN
                Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_a1) + SIGNED(Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_b1));
            ELSE
                Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_a1) - SIGNED(Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_b1));
            END IF;
        END IF;
    END PROCESS;
    Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_q <= Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_o(18 downto 1);


	--Forward_path_Addrss_Generator_BitCombine(BITJOIN,9)@12
    Forward_path_Addrss_Generator_BitCombine_q <= Forward_path_Addrss_Generator_CORDIC_ZeroAddSubX_Last_Forward_path_Addrss_Generator_CORDIC_SelXOut_Last_merged_q(9 downto 0) & ld_ChannelIn_Arb_s_to_Forward_path_Addrss_Generator_BitCombine_a_q;

	--Forward_path_FirstStage_Delay5(DELAY,30)@12
    Forward_path_FirstStage_Delay5 : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => Forward_path_Addrss_Generator_BitCombine_q, xout => Forward_path_FirstStage_Delay5_q, clk => bus_clk, aclr => bus_areset );

	--Forward_path_middelstage_Delay5_replace_mem(DUALMEM,2393)
    Forward_path_middelstage_Delay5_replace_mem_reset0 <= bus_areset;
    Forward_path_middelstage_Delay5_replace_mem_ia <= Forward_path_FirstStage_Delay5_q;
    Forward_path_middelstage_Delay5_replace_mem_aa <= Forward_path_middelstage_Delay2_replace_rdreg_q;
    Forward_path_middelstage_Delay5_replace_mem_ab <= Forward_path_middelstage_Delay2_replace_rdmux_q;
    Forward_path_middelstage_Delay5_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 11,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay2_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage_Delay5_replace_mem_reset0,
        clock1 => bus_clk,
        address_b => Forward_path_middelstage_Delay5_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage_Delay5_replace_mem_iq,
        address_a => Forward_path_middelstage_Delay5_replace_mem_aa,
        data_a => Forward_path_middelstage_Delay5_replace_mem_ia
    );
        Forward_path_middelstage_Delay5_replace_mem_q <= Forward_path_middelstage_Delay5_replace_mem_iq(10 downto 0);

	--Forward_path_middelstage1_Delay5_replace_mem(DUALMEM,2453)
    Forward_path_middelstage1_Delay5_replace_mem_reset0 <= bus_areset;
    Forward_path_middelstage1_Delay5_replace_mem_ia <= Forward_path_middelstage_Delay5_replace_mem_q;
    Forward_path_middelstage1_Delay5_replace_mem_aa <= Forward_path_middelstage_Delay2_replace_rdreg_q;
    Forward_path_middelstage1_Delay5_replace_mem_ab <= Forward_path_middelstage_Delay2_replace_rdmux_q;
    Forward_path_middelstage1_Delay5_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 11,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay2_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage1_Delay5_replace_mem_reset0,
        clock1 => bus_clk,
        address_b => Forward_path_middelstage1_Delay5_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage1_Delay5_replace_mem_iq,
        address_a => Forward_path_middelstage1_Delay5_replace_mem_aa,
        data_a => Forward_path_middelstage1_Delay5_replace_mem_ia
    );
        Forward_path_middelstage1_Delay5_replace_mem_q <= Forward_path_middelstage1_Delay5_replace_mem_iq(10 downto 0);

	--Forward_path_middelstage2_Delay5_replace_mem(DUALMEM,2513)
    Forward_path_middelstage2_Delay5_replace_mem_reset0 <= bus_areset;
    Forward_path_middelstage2_Delay5_replace_mem_ia <= Forward_path_middelstage1_Delay5_replace_mem_q;
    Forward_path_middelstage2_Delay5_replace_mem_aa <= Forward_path_middelstage_Delay2_replace_rdreg_q;
    Forward_path_middelstage2_Delay5_replace_mem_ab <= Forward_path_middelstage_Delay2_replace_rdmux_q;
    Forward_path_middelstage2_Delay5_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 11,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay2_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage2_Delay5_replace_mem_reset0,
        clock1 => bus_clk,
        address_b => Forward_path_middelstage2_Delay5_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage2_Delay5_replace_mem_iq,
        address_a => Forward_path_middelstage2_Delay5_replace_mem_aa,
        data_a => Forward_path_middelstage2_Delay5_replace_mem_ia
    );
        Forward_path_middelstage2_Delay5_replace_mem_q <= Forward_path_middelstage2_Delay5_replace_mem_iq(10 downto 0);

	--Forward_path_middelstage3_Delay5(DELAY,420)@18
    Forward_path_middelstage3_Delay5 : dspba_delay
    GENERIC MAP ( width => 11, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage2_Delay5_replace_mem_q, xout => Forward_path_middelstage3_Delay5_q, clk => bus_clk, aclr => bus_areset );

	--ld_Forward_path_middelstage3_Delay5_q_to_Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_a(DELAY,1602)@19
    ld_Forward_path_middelstage3_Delay5_q_to_Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_a : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage3_Delay5_q, xout => ld_Forward_path_middelstage3_Delay5_q_to_Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_a_q, clk => clk, aclr => areset );

	--Forward_path_middelstage3_Dual_Bank_LUT1_DualMem(DUALMEM,437)@20
    Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_reset0 <= bus_areset;
    Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_reset1 <= areset;
    Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_aa <= Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux_q(10 downto 0);
    Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_ab <= ld_Forward_path_middelstage3_Delay5_q_to_Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_a_q;
    Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_middelstage3_Dual_Bank_LUT1_DualMem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_laststage_Dual_Bank_LUT_switch2_Mux_q(0),
        aclr0 => Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_reset1,
        clock1 => clk,
        address_b => Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_iq,
        q_a => Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_ir,
        address_a => Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_aa,
        data_a => Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_ia
    );
        Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_q <= Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_iq(31 downto 0);
        Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_r <= Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_ir(31 downto 0);

	--Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux3(MUX,444)@19
    Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_switch_Mux_b_q;
    Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux3_s IS
                      WHEN "0" => Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux3_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN "1" => Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux3_q <= STD_LOGIC_VECTOR(Forward_path_middelstage2_Delay2_replace_mem_q & "00000000000");
                      WHEN OTHERS => Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_laststage_Dual_Bank_LUT_switch2_Mux3(MUX,122)@19
    Forward_path_laststage_Dual_Bank_LUT_switch2_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_switch_Mux_b_q;
    Forward_path_laststage_Dual_Bank_LUT_switch2_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_laststage_Dual_Bank_LUT_switch2_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_laststage_Dual_Bank_LUT_switch2_Mux3_s IS
                      WHEN "0" => Forward_path_laststage_Dual_Bank_LUT_switch2_Mux3_q <= busIn_w;
                      WHEN "1" => Forward_path_laststage_Dual_Bank_LUT_switch2_Mux3_q <= GND_q;
                      WHEN OTHERS => Forward_path_laststage_Dual_Bank_LUT_switch2_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1(DUALMEM,438)@20
    Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_reset0 <= bus_areset;
    Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_reset1 <= areset;
    Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_aa <= Forward_path_middelstage3_Dual_Bank_LUT1_switch_Mux3_q(10 downto 0);
    Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_ab <= ld_Forward_path_middelstage3_Delay5_q_to_Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_a_q;
    Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_laststage_Dual_Bank_LUT_switch2_Mux3_q(0),
        aclr0 => Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_reset1,
        clock1 => clk,
        address_b => Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_iq,
        q_a => Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_ir,
        address_a => Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_aa,
        data_a => Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_ia
    );
        Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_q <= Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_iq(31 downto 0);
        Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_r <= Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_ir(31 downto 0);

	--Forward_path_FirstStage_Delay_re_re_notEnable(LOGICAL,2323)
    Forward_path_FirstStage_Delay_re_re_notEnable_a <= VCC_q;
    Forward_path_FirstStage_Delay_re_re_notEnable_q <= not Forward_path_FirstStage_Delay_re_re_notEnable_a;

	--ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_nor(LOGICAL,2604)
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_nor_a <= Forward_path_FirstStage_Delay_re_re_notEnable_q;
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_nor_b <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_sticky_ena_q;
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_nor_q <= not (ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_nor_a or ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_nor_b);

	--ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_mem_top(CONSTANT,2600)
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_mem_top_q <= "010100";

	--ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_cmp(LOGICAL,2601)
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_cmp_a <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_mem_top_q;
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdmux_q);
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_cmp_q <= "1" when ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_cmp_a = ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_cmp_b else "0";

	--ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_cmpReg(REG,2602)
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_cmpReg_q <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_cmp_q;
        END IF;
    END PROCESS;


	--ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_sticky_ena(REG,2605)
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_nor_q = "1") THEN
                ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_sticky_ena_q <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_enaAnd(LOGICAL,2606)
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_enaAnd_a <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_sticky_ena_q;
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_enaAnd_b <= VCC_q;
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_enaAnd_q <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_enaAnd_a and ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_enaAnd_b;

	--ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt(COUNTER,2596)
    -- every=1, low=0, high=20, step=1, init=1
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt_i = 19 THEN
                  ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt_eq <= '1';
                ELSE
                  ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt_eq = '1') THEN
                    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt_i <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt_i - 20;
                ELSE
                    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt_i <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt_i,5));


	--ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdreg(REG,2597)
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdreg_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdreg_q <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdmux(MUX,2598)
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdmux_s <= VCC_q;
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdmux: PROCESS (ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdmux_s, ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdreg_q, ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt_q)
    BEGIN
            CASE ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdmux_s IS
                  WHEN "0" => ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdmux_q <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdreg_q;
                  WHEN "1" => ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdmux_q <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem(DUALMEM,2595)
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_reset0 <= areset;
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_ia <= Arb_s;
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_aa <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdreg_q;
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_ab <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_rdmux_q;
    ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 21,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 21,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_iq,
        address_a => ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_aa,
        data_a => ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_ia
    );
        ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_q <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_iq(0 downto 0);

	--Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux3(MUX,446)@22
    Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_q;
    Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux3: PROCESS (Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux3_s, Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_r, Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_r)
    BEGIN
            CASE Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux3_s IS
                  WHEN "0" => Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux3_q <= Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_r;
                  WHEN "1" => Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux3_q <= Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_r;
                  WHEN OTHERS => Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_b(DELAY,1455)@0
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 18 )
    PORT MAP ( xin => Arb_s, xout => ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_b_q, clk => clk, aclr => areset );

	--Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux(MUX,429)@18
    Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_b_q;
    Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux_s IS
                      WHEN "0" => Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux_q <= STD_LOGIC_VECTOR(Forward_path_middelstage2_Delay5_replace_mem_q & "00000000000");
                      WHEN "1" => Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN OTHERS => Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux(MUX,433)@18
    Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_b_q;
    Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux_s IS
                      WHEN "0" => Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux_q <= GND_q;
                      WHEN "1" => Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux_q <= busIn_w;
                      WHEN OTHERS => Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage3_Dual_Bank_LUT_DualMem(DUALMEM,423)@19
    Forward_path_middelstage3_Dual_Bank_LUT_DualMem_reset0 <= bus_areset;
    Forward_path_middelstage3_Dual_Bank_LUT_DualMem_reset1 <= areset;
    Forward_path_middelstage3_Dual_Bank_LUT_DualMem_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_middelstage3_Dual_Bank_LUT_DualMem_aa <= Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux_q(10 downto 0);
    Forward_path_middelstage3_Dual_Bank_LUT_DualMem_ab <= Forward_path_middelstage2_Delay2_replace_mem_q;
    Forward_path_middelstage3_Dual_Bank_LUT_DualMem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_middelstage3_Dual_Bank_LUT_DualMem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux_q(0),
        aclr0 => Forward_path_middelstage3_Dual_Bank_LUT_DualMem_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage3_Dual_Bank_LUT_DualMem_reset1,
        clock1 => clk,
        address_b => Forward_path_middelstage3_Dual_Bank_LUT_DualMem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage3_Dual_Bank_LUT_DualMem_iq,
        q_a => Forward_path_middelstage3_Dual_Bank_LUT_DualMem_ir,
        address_a => Forward_path_middelstage3_Dual_Bank_LUT_DualMem_aa,
        data_a => Forward_path_middelstage3_Dual_Bank_LUT_DualMem_ia
    );
        Forward_path_middelstage3_Dual_Bank_LUT_DualMem_q <= Forward_path_middelstage3_Dual_Bank_LUT_DualMem_iq(31 downto 0);
        Forward_path_middelstage3_Dual_Bank_LUT_DualMem_r <= Forward_path_middelstage3_Dual_Bank_LUT_DualMem_ir(31 downto 0);

	--Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux3(MUX,430)@18
    Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_b_q;
    Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux3_s IS
                      WHEN "0" => Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux3_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN "1" => Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux3_q <= STD_LOGIC_VECTOR(Forward_path_middelstage2_Delay5_replace_mem_q & "00000000000");
                      WHEN OTHERS => Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux3(MUX,434)@18
    Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_b_q;
    Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux3_s IS
                      WHEN "0" => Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux3_q <= busIn_w;
                      WHEN "1" => Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux3_q <= GND_q;
                      WHEN OTHERS => Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage3_Dual_Bank_LUT_DualMem1(DUALMEM,424)@19
    Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_reset0 <= bus_areset;
    Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_reset1 <= areset;
    Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_aa <= Forward_path_middelstage3_Dual_Bank_LUT_switch_Mux3_q(10 downto 0);
    Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_ab <= Forward_path_middelstage2_Delay2_replace_mem_q;
    Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_middelstage3_Dual_Bank_LUT_DualMem1.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_middelstage3_Dual_Bank_LUT_switch2_Mux3_q(0),
        aclr0 => Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_reset1,
        clock1 => clk,
        address_b => Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_iq,
        q_a => Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_ir,
        address_a => Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_aa,
        data_a => Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_ia
    );
        Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_q <= Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_iq(31 downto 0);
        Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_r <= Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_ir(31 downto 0);

	--ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_nor(LOGICAL,2616)
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_nor_a <= Forward_path_FirstStage_Delay_re_re_notEnable_q;
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_nor_b <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_sticky_ena_q;
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_nor_q <= not (ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_nor_a or ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_nor_b);

	--ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_mem_top(CONSTANT,2612)
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_mem_top_q <= "010011";

	--ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_cmp(LOGICAL,2613)
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_cmp_a <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_mem_top_q;
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdmux_q);
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_cmp_q <= "1" when ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_cmp_a = ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_cmp_b else "0";

	--ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_cmpReg(REG,2614)
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_cmpReg_q <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_cmp_q;
        END IF;
    END PROCESS;


	--ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_sticky_ena(REG,2617)
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_nor_q = "1") THEN
                ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_sticky_ena_q <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_enaAnd(LOGICAL,2618)
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_enaAnd_a <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_sticky_ena_q;
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_enaAnd_b <= VCC_q;
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_enaAnd_q <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_enaAnd_a and ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_enaAnd_b;

	--ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt(COUNTER,2608)
    -- every=1, low=0, high=19, step=1, init=1
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt_i = 18 THEN
                  ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt_eq <= '1';
                ELSE
                  ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt_eq = '1') THEN
                    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt_i <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt_i - 19;
                ELSE
                    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt_i <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt_i,5));


	--ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdreg(REG,2609)
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdreg_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdreg_q <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdmux(MUX,2610)
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdmux_s <= VCC_q;
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdmux: PROCESS (ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdmux_s, ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdreg_q, ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt_q)
    BEGIN
            CASE ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdmux_s IS
                  WHEN "0" => ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdmux_q <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdreg_q;
                  WHEN "1" => ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdmux_q <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem(DUALMEM,2607)
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_reset0 <= areset;
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_ia <= Arb_s;
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_aa <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdreg_q;
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_ab <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_rdmux_q;
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_iq,
        address_a => ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_aa,
        data_a => ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_ia
    );
        ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_q <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_iq(0 downto 0);

	--Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux3(MUX,432)@21
    Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_q;
    Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux3: PROCESS (Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux3_s, Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_r, Forward_path_middelstage3_Dual_Bank_LUT_DualMem_r)
    BEGIN
            CASE Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux3_s IS
                  WHEN "0" => Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux3_q <= Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_r;
                  WHEN "1" => Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux3_q <= Forward_path_middelstage3_Dual_Bank_LUT_DualMem_r;
                  WHEN OTHERS => Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_Mux1_b(DELAY,1426)@0
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_Mux1_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 17 )
    PORT MAP ( xin => Arb_s, xout => ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_Mux1_b_q, clk => clk, aclr => areset );

	--Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux(MUX,365)@17
    Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux_s IS
                      WHEN "0" => Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux_q <= STD_LOGIC_VECTOR(Forward_path_middelstage1_Delay2_replace_mem_q & "00000000000");
                      WHEN "1" => Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN OTHERS => Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux(MUX,369)@17
    Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux_s IS
                      WHEN "0" => Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux_q <= GND_q;
                      WHEN "1" => Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux_q <= busIn_w;
                      WHEN OTHERS => Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage2_Dual_Bank_LUT1_DualMem(DUALMEM,359)@18
    Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_reset0 <= bus_areset;
    Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_reset1 <= areset;
    Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_aa <= Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux_q(10 downto 0);
    Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_ab <= Forward_path_middelstage2_Delay5_replace_mem_q;
    Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_middelstage2_Dual_Bank_LUT1_DualMem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux_q(0),
        aclr0 => Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_reset1,
        clock1 => clk,
        address_b => Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_iq,
        q_a => Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_ir,
        address_a => Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_aa,
        data_a => Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_ia
    );
        Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_q <= Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_iq(31 downto 0);
        Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_r <= Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_ir(31 downto 0);

	--Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux3(MUX,366)@17
    Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux3_s IS
                      WHEN "0" => Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux3_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN "1" => Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux3_q <= STD_LOGIC_VECTOR(Forward_path_middelstage1_Delay2_replace_mem_q & "00000000000");
                      WHEN OTHERS => Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux3(MUX,370)@17
    Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux3_s IS
                      WHEN "0" => Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux3_q <= busIn_w;
                      WHEN "1" => Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux3_q <= GND_q;
                      WHEN OTHERS => Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1(DUALMEM,360)@18
    Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_reset0 <= bus_areset;
    Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_reset1 <= areset;
    Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_aa <= Forward_path_middelstage2_Dual_Bank_LUT1_switch_Mux3_q(10 downto 0);
    Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_ab <= Forward_path_middelstage2_Delay5_replace_mem_q;
    Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_middelstage2_Dual_Bank_LUT1_switch2_Mux3_q(0),
        aclr0 => Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_reset1,
        clock1 => clk,
        address_b => Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_iq,
        q_a => Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_ir,
        address_a => Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_aa,
        data_a => Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_ia
    );
        Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_q <= Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_iq(31 downto 0);
        Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_r <= Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_ir(31 downto 0);

	--ld_ChannelIn_Arb_s_to_Forward_path_middelstage2_Dual_Bank_LUT1_Mux1_b(DELAY,1533)@0
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage2_Dual_Bank_LUT1_Mux1_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 20 )
    PORT MAP ( xin => Arb_s, xout => ld_ChannelIn_Arb_s_to_Forward_path_middelstage2_Dual_Bank_LUT1_Mux1_b_q, clk => clk, aclr => areset );

	--Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux3(MUX,368)@20
    Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage2_Dual_Bank_LUT1_Mux1_b_q;
    Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux3: PROCESS (Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux3_s, Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_r, Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_r)
    BEGIN
            CASE Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux3_s IS
                  WHEN "0" => Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux3_q <= Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_r;
                  WHEN "1" => Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux3_q <= Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_r;
                  WHEN OTHERS => Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_Mux1_b(DELAY,1377)@0
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_Mux1_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 16 )
    PORT MAP ( xin => Arb_s, xout => ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_Mux1_b_q, clk => clk, aclr => areset );

	--Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux(MUX,351)@16
    Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_Mux1_b_q;
    Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux_s IS
                      WHEN "0" => Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux_q <= STD_LOGIC_VECTOR(Forward_path_middelstage1_Delay5_replace_mem_q & "00000000000");
                      WHEN "1" => Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN OTHERS => Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux(MUX,355)@16
    Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_Mux1_b_q;
    Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux_s IS
                      WHEN "0" => Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux_q <= GND_q;
                      WHEN "1" => Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux_q <= busIn_w;
                      WHEN OTHERS => Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage2_Dual_Bank_LUT_DualMem(DUALMEM,345)@17
    Forward_path_middelstage2_Dual_Bank_LUT_DualMem_reset0 <= bus_areset;
    Forward_path_middelstage2_Dual_Bank_LUT_DualMem_reset1 <= areset;
    Forward_path_middelstage2_Dual_Bank_LUT_DualMem_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_middelstage2_Dual_Bank_LUT_DualMem_aa <= Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux_q(10 downto 0);
    Forward_path_middelstage2_Dual_Bank_LUT_DualMem_ab <= Forward_path_middelstage1_Delay2_replace_mem_q;
    Forward_path_middelstage2_Dual_Bank_LUT_DualMem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_middelstage2_Dual_Bank_LUT_DualMem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux_q(0),
        aclr0 => Forward_path_middelstage2_Dual_Bank_LUT_DualMem_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage2_Dual_Bank_LUT_DualMem_reset1,
        clock1 => clk,
        address_b => Forward_path_middelstage2_Dual_Bank_LUT_DualMem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage2_Dual_Bank_LUT_DualMem_iq,
        q_a => Forward_path_middelstage2_Dual_Bank_LUT_DualMem_ir,
        address_a => Forward_path_middelstage2_Dual_Bank_LUT_DualMem_aa,
        data_a => Forward_path_middelstage2_Dual_Bank_LUT_DualMem_ia
    );
        Forward_path_middelstage2_Dual_Bank_LUT_DualMem_q <= Forward_path_middelstage2_Dual_Bank_LUT_DualMem_iq(31 downto 0);
        Forward_path_middelstage2_Dual_Bank_LUT_DualMem_r <= Forward_path_middelstage2_Dual_Bank_LUT_DualMem_ir(31 downto 0);

	--Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux3(MUX,352)@16
    Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_Mux1_b_q;
    Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux3_s IS
                      WHEN "0" => Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux3_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN "1" => Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux3_q <= STD_LOGIC_VECTOR(Forward_path_middelstage1_Delay5_replace_mem_q & "00000000000");
                      WHEN OTHERS => Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux3(MUX,356)@16
    Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_Mux1_b_q;
    Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux3_s IS
                      WHEN "0" => Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux3_q <= busIn_w;
                      WHEN "1" => Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux3_q <= GND_q;
                      WHEN OTHERS => Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage2_Dual_Bank_LUT_DualMem1(DUALMEM,346)@17
    Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_reset0 <= bus_areset;
    Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_reset1 <= areset;
    Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_aa <= Forward_path_middelstage2_Dual_Bank_LUT_switch_Mux3_q(10 downto 0);
    Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_ab <= Forward_path_middelstage1_Delay2_replace_mem_q;
    Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_middelstage2_Dual_Bank_LUT_DualMem1.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_middelstage2_Dual_Bank_LUT_switch2_Mux3_q(0),
        aclr0 => Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_reset1,
        clock1 => clk,
        address_b => Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_iq,
        q_a => Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_ir,
        address_a => Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_aa,
        data_a => Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_ia
    );
        Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_q <= Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_iq(31 downto 0);
        Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_r <= Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_ir(31 downto 0);

	--Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux3(MUX,354)@19
    Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_switch_Mux_b_q;
    Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux3: PROCESS (Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux3_s, Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_r, Forward_path_middelstage2_Dual_Bank_LUT_DualMem_r)
    BEGIN
            CASE Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux3_s IS
                  WHEN "0" => Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux3_q <= Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_r;
                  WHEN "1" => Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux3_q <= Forward_path_middelstage2_Dual_Bank_LUT_DualMem_r;
                  WHEN OTHERS => Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_ChannelIn_Arb_s_to_Forward_path_FirstStage_Dual_Bank_LUT_Mux1_b(DELAY,1192)@0
    ld_ChannelIn_Arb_s_to_Forward_path_FirstStage_Dual_Bank_LUT_Mux1_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 15 )
    PORT MAP ( xin => Arb_s, xout => ld_ChannelIn_Arb_s_to_Forward_path_FirstStage_Dual_Bank_LUT_Mux1_b_q, clk => clk, aclr => areset );

	--Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux(MUX,287)@15
    Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_FirstStage_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux_s IS
                      WHEN "0" => Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux_q <= STD_LOGIC_VECTOR(Forward_path_middelstage_Delay2_replace_mem_q & "00000000000");
                      WHEN "1" => Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN OTHERS => Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux(MUX,291)@15
    Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_FirstStage_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux_s IS
                      WHEN "0" => Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux_q <= GND_q;
                      WHEN "1" => Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux_q <= busIn_w;
                      WHEN OTHERS => Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage1_Dual_Bank_LUT1_DualMem(DUALMEM,281)@16
    Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_reset0 <= bus_areset;
    Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_reset1 <= areset;
    Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_aa <= Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux_q(10 downto 0);
    Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_ab <= Forward_path_middelstage1_Delay5_replace_mem_q;
    Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_middelstage1_Dual_Bank_LUT1_DualMem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux_q(0),
        aclr0 => Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_reset1,
        clock1 => clk,
        address_b => Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_iq,
        q_a => Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_ir,
        address_a => Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_aa,
        data_a => Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_ia
    );
        Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_q <= Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_iq(31 downto 0);
        Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_r <= Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_ir(31 downto 0);

	--Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux3(MUX,288)@15
    Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_FirstStage_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux3_s IS
                      WHEN "0" => Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux3_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN "1" => Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux3_q <= STD_LOGIC_VECTOR(Forward_path_middelstage_Delay2_replace_mem_q & "00000000000");
                      WHEN OTHERS => Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux3(MUX,292)@15
    Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_FirstStage_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux3_s IS
                      WHEN "0" => Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux3_q <= busIn_w;
                      WHEN "1" => Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux3_q <= GND_q;
                      WHEN OTHERS => Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1(DUALMEM,282)@16
    Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_reset0 <= bus_areset;
    Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_reset1 <= areset;
    Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_aa <= Forward_path_middelstage1_Dual_Bank_LUT1_switch_Mux3_q(10 downto 0);
    Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_ab <= Forward_path_middelstage1_Delay5_replace_mem_q;
    Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_middelstage1_Dual_Bank_LUT1_switch2_Mux3_q(0),
        aclr0 => Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_reset1,
        clock1 => clk,
        address_b => Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_iq,
        q_a => Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_ir,
        address_a => Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_aa,
        data_a => Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_ia
    );
        Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_q <= Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_iq(31 downto 0);
        Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_r <= Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_ir(31 downto 0);

	--Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux3(MUX,290)@18
    Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_b_q;
    Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux3: PROCESS (Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux3_s, Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_r, Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_r)
    BEGIN
            CASE Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux3_s IS
                  WHEN "0" => Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux3_q <= Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_r;
                  WHEN "1" => Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux3_q <= Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_r;
                  WHEN OTHERS => Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux_b(DELAY,1430)@0
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 14 )
    PORT MAP ( xin => Arb_s, xout => ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux_b_q, clk => clk, aclr => areset );

	--Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux(MUX,273)@14
    Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux_b_q;
    Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux_s IS
                      WHEN "0" => Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux_q <= STD_LOGIC_VECTOR(Forward_path_middelstage_Delay5_replace_mem_q & "00000000000");
                      WHEN "1" => Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN OTHERS => Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux(MUX,277)@14
    Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux_b_q;
    Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux_s IS
                      WHEN "0" => Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux_q <= GND_q;
                      WHEN "1" => Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux_q <= busIn_w;
                      WHEN OTHERS => Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage1_Dual_Bank_LUT_DualMem(DUALMEM,267)@15
    Forward_path_middelstage1_Dual_Bank_LUT_DualMem_reset0 <= bus_areset;
    Forward_path_middelstage1_Dual_Bank_LUT_DualMem_reset1 <= areset;
    Forward_path_middelstage1_Dual_Bank_LUT_DualMem_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_middelstage1_Dual_Bank_LUT_DualMem_aa <= Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux_q(10 downto 0);
    Forward_path_middelstage1_Dual_Bank_LUT_DualMem_ab <= Forward_path_middelstage_Delay2_replace_mem_q;
    Forward_path_middelstage1_Dual_Bank_LUT_DualMem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_middelstage1_Dual_Bank_LUT_DualMem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux_q(0),
        aclr0 => Forward_path_middelstage1_Dual_Bank_LUT_DualMem_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage1_Dual_Bank_LUT_DualMem_reset1,
        clock1 => clk,
        address_b => Forward_path_middelstage1_Dual_Bank_LUT_DualMem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage1_Dual_Bank_LUT_DualMem_iq,
        q_a => Forward_path_middelstage1_Dual_Bank_LUT_DualMem_ir,
        address_a => Forward_path_middelstage1_Dual_Bank_LUT_DualMem_aa,
        data_a => Forward_path_middelstage1_Dual_Bank_LUT_DualMem_ia
    );
        Forward_path_middelstage1_Dual_Bank_LUT_DualMem_q <= Forward_path_middelstage1_Dual_Bank_LUT_DualMem_iq(31 downto 0);
        Forward_path_middelstage1_Dual_Bank_LUT_DualMem_r <= Forward_path_middelstage1_Dual_Bank_LUT_DualMem_ir(31 downto 0);

	--Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux3(MUX,274)@14
    Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux_b_q;
    Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux3_s IS
                      WHEN "0" => Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux3_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN "1" => Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux3_q <= STD_LOGIC_VECTOR(Forward_path_middelstage_Delay5_replace_mem_q & "00000000000");
                      WHEN OTHERS => Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux3(MUX,278)@14
    Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux_b_q;
    Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux3_s IS
                      WHEN "0" => Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux3_q <= busIn_w;
                      WHEN "1" => Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux3_q <= GND_q;
                      WHEN OTHERS => Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage1_Dual_Bank_LUT_DualMem1(DUALMEM,268)@15
    Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_reset0 <= bus_areset;
    Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_reset1 <= areset;
    Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_aa <= Forward_path_middelstage1_Dual_Bank_LUT_switch_Mux3_q(10 downto 0);
    Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_ab <= Forward_path_middelstage_Delay2_replace_mem_q;
    Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_middelstage1_Dual_Bank_LUT_DualMem1.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_middelstage1_Dual_Bank_LUT_switch2_Mux3_q(0),
        aclr0 => Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_reset1,
        clock1 => clk,
        address_b => Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_iq,
        q_a => Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_ir,
        address_a => Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_aa,
        data_a => Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_ia
    );
        Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_q <= Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_iq(31 downto 0);
        Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_r <= Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_ir(31 downto 0);

	--Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux3(MUX,276)@17
    Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux3: PROCESS (Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux3_s, Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_r, Forward_path_middelstage1_Dual_Bank_LUT_DualMem_r)
    BEGIN
            CASE Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux3_s IS
                  WHEN "0" => Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux3_q <= Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_r;
                  WHEN "1" => Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux3_q <= Forward_path_middelstage1_Dual_Bank_LUT_DualMem_r;
                  WHEN OTHERS => Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux_b(DELAY,1381)@0
    ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 13 )
    PORT MAP ( xin => Arb_s, xout => ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux_b_q, clk => clk, aclr => areset );

	--Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux(MUX,209)@13
    Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux_b_q;
    Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux_s IS
                      WHEN "0" => Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux_q <= STD_LOGIC_VECTOR(Forward_path_FirstStage_Delay2_q & "00000000000");
                      WHEN "1" => Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN OTHERS => Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux(MUX,213)@13
    Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux_b_q;
    Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux_s IS
                      WHEN "0" => Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux_q <= GND_q;
                      WHEN "1" => Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux_q <= busIn_w;
                      WHEN OTHERS => Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Dual_Bank_LUT1_DualMem(DUALMEM,203)@14
    Forward_path_middelstage_Dual_Bank_LUT1_DualMem_reset0 <= bus_areset;
    Forward_path_middelstage_Dual_Bank_LUT1_DualMem_reset1 <= areset;
    Forward_path_middelstage_Dual_Bank_LUT1_DualMem_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_middelstage_Dual_Bank_LUT1_DualMem_aa <= Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux_q(10 downto 0);
    Forward_path_middelstage_Dual_Bank_LUT1_DualMem_ab <= Forward_path_middelstage_Delay5_replace_mem_q;
    Forward_path_middelstage_Dual_Bank_LUT1_DualMem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_middelstage_Dual_Bank_LUT1_DualMem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux_q(0),
        aclr0 => Forward_path_middelstage_Dual_Bank_LUT1_DualMem_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage_Dual_Bank_LUT1_DualMem_reset1,
        clock1 => clk,
        address_b => Forward_path_middelstage_Dual_Bank_LUT1_DualMem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage_Dual_Bank_LUT1_DualMem_iq,
        q_a => Forward_path_middelstage_Dual_Bank_LUT1_DualMem_ir,
        address_a => Forward_path_middelstage_Dual_Bank_LUT1_DualMem_aa,
        data_a => Forward_path_middelstage_Dual_Bank_LUT1_DualMem_ia
    );
        Forward_path_middelstage_Dual_Bank_LUT1_DualMem_q <= Forward_path_middelstage_Dual_Bank_LUT1_DualMem_iq(31 downto 0);
        Forward_path_middelstage_Dual_Bank_LUT1_DualMem_r <= Forward_path_middelstage_Dual_Bank_LUT1_DualMem_ir(31 downto 0);

	--Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux3(MUX,210)@13
    Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux_b_q;
    Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux3_s IS
                      WHEN "0" => Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux3_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN "1" => Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux3_q <= STD_LOGIC_VECTOR(Forward_path_FirstStage_Delay2_q & "00000000000");
                      WHEN OTHERS => Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux3(MUX,214)@13
    Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux_b_q;
    Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux3_s IS
                      WHEN "0" => Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux3_q <= busIn_w;
                      WHEN "1" => Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux3_q <= GND_q;
                      WHEN OTHERS => Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Dual_Bank_LUT1_DualMem1(DUALMEM,204)@14
    Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_reset0 <= bus_areset;
    Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_reset1 <= areset;
    Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_aa <= Forward_path_middelstage_Dual_Bank_LUT1_switch_Mux3_q(10 downto 0);
    Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_ab <= Forward_path_middelstage_Delay5_replace_mem_q;
    Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_middelstage_Dual_Bank_LUT1_DualMem1.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_middelstage_Dual_Bank_LUT1_switch2_Mux3_q(0),
        aclr0 => Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_reset1,
        clock1 => clk,
        address_b => Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_iq,
        q_a => Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_ir,
        address_a => Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_aa,
        data_a => Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_ia
    );
        Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_q <= Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_iq(31 downto 0);
        Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_r <= Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_ir(31 downto 0);

	--Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux3(MUX,212)@16
    Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_Mux1_b_q;
    Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux3: PROCESS (Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux3_s, Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_r, Forward_path_middelstage_Dual_Bank_LUT1_DualMem_r)
    BEGIN
            CASE Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux3_s IS
                  WHEN "0" => Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux3_q <= Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_r;
                  WHEN "1" => Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux3_q <= Forward_path_middelstage_Dual_Bank_LUT1_DualMem_r;
                  WHEN OTHERS => Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_middelstage_Dual_Bank_LUT_switch_Mux(MUX,195)@12
    Forward_path_middelstage_Dual_Bank_LUT_switch_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_Addrss_Generator_BitCombine_a_q;
    Forward_path_middelstage_Dual_Bank_LUT_switch_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage_Dual_Bank_LUT_switch_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage_Dual_Bank_LUT_switch_Mux_s IS
                      WHEN "0" => Forward_path_middelstage_Dual_Bank_LUT_switch_Mux_q <= STD_LOGIC_VECTOR(Forward_path_FirstStage_Delay5_q & "00000000000");
                      WHEN "1" => Forward_path_middelstage_Dual_Bank_LUT_switch_Mux_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN OTHERS => Forward_path_middelstage_Dual_Bank_LUT_switch_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux(MUX,46)@12
    Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_Addrss_Generator_BitCombine_a_q;
    Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux_s IS
                      WHEN "0" => Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux_q <= GND_q;
                      WHEN "1" => Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux_q <= busIn_w;
                      WHEN OTHERS => Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Dual_Bank_LUT_DualMem(DUALMEM,189)@13
    Forward_path_middelstage_Dual_Bank_LUT_DualMem_reset0 <= bus_areset;
    Forward_path_middelstage_Dual_Bank_LUT_DualMem_reset1 <= areset;
    Forward_path_middelstage_Dual_Bank_LUT_DualMem_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_middelstage_Dual_Bank_LUT_DualMem_aa <= Forward_path_middelstage_Dual_Bank_LUT_switch_Mux_q(10 downto 0);
    Forward_path_middelstage_Dual_Bank_LUT_DualMem_ab <= Forward_path_FirstStage_Delay2_q;
    Forward_path_middelstage_Dual_Bank_LUT_DualMem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_middelstage_Dual_Bank_LUT_DualMem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux_q(0),
        aclr0 => Forward_path_middelstage_Dual_Bank_LUT_DualMem_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage_Dual_Bank_LUT_DualMem_reset1,
        clock1 => clk,
        address_b => Forward_path_middelstage_Dual_Bank_LUT_DualMem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage_Dual_Bank_LUT_DualMem_iq,
        q_a => Forward_path_middelstage_Dual_Bank_LUT_DualMem_ir,
        address_a => Forward_path_middelstage_Dual_Bank_LUT_DualMem_aa,
        data_a => Forward_path_middelstage_Dual_Bank_LUT_DualMem_ia
    );
        Forward_path_middelstage_Dual_Bank_LUT_DualMem_q <= Forward_path_middelstage_Dual_Bank_LUT_DualMem_iq(31 downto 0);
        Forward_path_middelstage_Dual_Bank_LUT_DualMem_r <= Forward_path_middelstage_Dual_Bank_LUT_DualMem_ir(31 downto 0);

	--Forward_path_middelstage_Dual_Bank_LUT_switch_Mux3(MUX,196)@12
    Forward_path_middelstage_Dual_Bank_LUT_switch_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_Addrss_Generator_BitCombine_a_q;
    Forward_path_middelstage_Dual_Bank_LUT_switch_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_middelstage_Dual_Bank_LUT_switch_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_middelstage_Dual_Bank_LUT_switch_Mux3_s IS
                      WHEN "0" => Forward_path_middelstage_Dual_Bank_LUT_switch_Mux3_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN "1" => Forward_path_middelstage_Dual_Bank_LUT_switch_Mux3_q <= STD_LOGIC_VECTOR(Forward_path_FirstStage_Delay5_q & "00000000000");
                      WHEN OTHERS => Forward_path_middelstage_Dual_Bank_LUT_switch_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux3(MUX,47)@12
    Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_Addrss_Generator_BitCombine_a_q;
    Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux3_s IS
                      WHEN "0" => Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux3_q <= busIn_w;
                      WHEN "1" => Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux3_q <= GND_q;
                      WHEN OTHERS => Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Dual_Bank_LUT_DualMem1(DUALMEM,190)@13
    Forward_path_middelstage_Dual_Bank_LUT_DualMem1_reset0 <= bus_areset;
    Forward_path_middelstage_Dual_Bank_LUT_DualMem1_reset1 <= areset;
    Forward_path_middelstage_Dual_Bank_LUT_DualMem1_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_middelstage_Dual_Bank_LUT_DualMem1_aa <= Forward_path_middelstage_Dual_Bank_LUT_switch_Mux3_q(10 downto 0);
    Forward_path_middelstage_Dual_Bank_LUT_DualMem1_ab <= Forward_path_FirstStage_Delay2_q;
    Forward_path_middelstage_Dual_Bank_LUT_DualMem1_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_middelstage_Dual_Bank_LUT_DualMem1.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux3_q(0),
        aclr0 => Forward_path_middelstage_Dual_Bank_LUT_DualMem1_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_middelstage_Dual_Bank_LUT_DualMem1_reset1,
        clock1 => clk,
        address_b => Forward_path_middelstage_Dual_Bank_LUT_DualMem1_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage_Dual_Bank_LUT_DualMem1_iq,
        q_a => Forward_path_middelstage_Dual_Bank_LUT_DualMem1_ir,
        address_a => Forward_path_middelstage_Dual_Bank_LUT_DualMem1_aa,
        data_a => Forward_path_middelstage_Dual_Bank_LUT_DualMem1_ia
    );
        Forward_path_middelstage_Dual_Bank_LUT_DualMem1_q <= Forward_path_middelstage_Dual_Bank_LUT_DualMem1_iq(31 downto 0);
        Forward_path_middelstage_Dual_Bank_LUT_DualMem1_r <= Forward_path_middelstage_Dual_Bank_LUT_DualMem1_ir(31 downto 0);

	--Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux3(MUX,198)@15
    Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_FirstStage_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux3: PROCESS (Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux3_s, Forward_path_middelstage_Dual_Bank_LUT_DualMem1_r, Forward_path_middelstage_Dual_Bank_LUT_DualMem_r)
    BEGIN
            CASE Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux3_s IS
                  WHEN "0" => Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux3_q <= Forward_path_middelstage_Dual_Bank_LUT_DualMem1_r;
                  WHEN "1" => Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux3_q <= Forward_path_middelstage_Dual_Bank_LUT_DualMem_r;
                  WHEN OTHERS => Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_middelstage3_Delay2(DELAY,419)@19
    Forward_path_middelstage3_Delay2 : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage2_Delay2_replace_mem_q, xout => Forward_path_middelstage3_Delay2_q, clk => bus_clk, aclr => bus_areset );

	--Forward_path_laststage_Dual_Bank_LUT1_switch_Mux(MUX,131)@19
    Forward_path_laststage_Dual_Bank_LUT1_switch_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_switch_Mux_b_q;
    Forward_path_laststage_Dual_Bank_LUT1_switch_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_laststage_Dual_Bank_LUT1_switch_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_laststage_Dual_Bank_LUT1_switch_Mux_s IS
                      WHEN "0" => Forward_path_laststage_Dual_Bank_LUT1_switch_Mux_q <= STD_LOGIC_VECTOR(Forward_path_middelstage3_Delay2_q & "00000000000");
                      WHEN "1" => Forward_path_laststage_Dual_Bank_LUT1_switch_Mux_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN OTHERS => Forward_path_laststage_Dual_Bank_LUT1_switch_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_laststage_Delay5(DELAY,108)@19
    Forward_path_laststage_Delay5 : dspba_delay
    GENERIC MAP ( width => 11, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage3_Delay5_q, xout => Forward_path_laststage_Delay5_q, clk => clk, aclr => areset );

	--Forward_path_laststage_Dual_Bank_LUT1_DualMem(DUALMEM,125)@20
    Forward_path_laststage_Dual_Bank_LUT1_DualMem_reset0 <= bus_areset;
    Forward_path_laststage_Dual_Bank_LUT1_DualMem_reset1 <= areset;
    Forward_path_laststage_Dual_Bank_LUT1_DualMem_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_laststage_Dual_Bank_LUT1_DualMem_aa <= Forward_path_laststage_Dual_Bank_LUT1_switch_Mux_q(10 downto 0);
    Forward_path_laststage_Dual_Bank_LUT1_DualMem_ab <= Forward_path_laststage_Delay5_q;
    Forward_path_laststage_Dual_Bank_LUT1_DualMem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_laststage_Dual_Bank_LUT1_DualMem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_laststage_Dual_Bank_LUT_switch2_Mux_q(0),
        aclr0 => Forward_path_laststage_Dual_Bank_LUT1_DualMem_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_laststage_Dual_Bank_LUT1_DualMem_reset1,
        clock1 => clk,
        address_b => Forward_path_laststage_Dual_Bank_LUT1_DualMem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_laststage_Dual_Bank_LUT1_DualMem_iq,
        q_a => Forward_path_laststage_Dual_Bank_LUT1_DualMem_ir,
        address_a => Forward_path_laststage_Dual_Bank_LUT1_DualMem_aa,
        data_a => Forward_path_laststage_Dual_Bank_LUT1_DualMem_ia
    );
        Forward_path_laststage_Dual_Bank_LUT1_DualMem_q <= Forward_path_laststage_Dual_Bank_LUT1_DualMem_iq(31 downto 0);
        Forward_path_laststage_Dual_Bank_LUT1_DualMem_r <= Forward_path_laststage_Dual_Bank_LUT1_DualMem_ir(31 downto 0);

	--Forward_path_laststage_Dual_Bank_LUT1_switch_Mux3(MUX,132)@19
    Forward_path_laststage_Dual_Bank_LUT1_switch_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_switch_Mux_b_q;
    Forward_path_laststage_Dual_Bank_LUT1_switch_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_laststage_Dual_Bank_LUT1_switch_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_laststage_Dual_Bank_LUT1_switch_Mux3_s IS
                      WHEN "0" => Forward_path_laststage_Dual_Bank_LUT1_switch_Mux3_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN "1" => Forward_path_laststage_Dual_Bank_LUT1_switch_Mux3_q <= STD_LOGIC_VECTOR(Forward_path_middelstage3_Delay2_q & "00000000000");
                      WHEN OTHERS => Forward_path_laststage_Dual_Bank_LUT1_switch_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_laststage_Dual_Bank_LUT1_DualMem1(DUALMEM,126)@20
    Forward_path_laststage_Dual_Bank_LUT1_DualMem1_reset0 <= bus_areset;
    Forward_path_laststage_Dual_Bank_LUT1_DualMem1_reset1 <= areset;
    Forward_path_laststage_Dual_Bank_LUT1_DualMem1_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_laststage_Dual_Bank_LUT1_DualMem1_aa <= Forward_path_laststage_Dual_Bank_LUT1_switch_Mux3_q(10 downto 0);
    Forward_path_laststage_Dual_Bank_LUT1_DualMem1_ab <= Forward_path_laststage_Delay5_q;
    Forward_path_laststage_Dual_Bank_LUT1_DualMem1_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_laststage_Dual_Bank_LUT1_DualMem1.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_laststage_Dual_Bank_LUT_switch2_Mux3_q(0),
        aclr0 => Forward_path_laststage_Dual_Bank_LUT1_DualMem1_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_laststage_Dual_Bank_LUT1_DualMem1_reset1,
        clock1 => clk,
        address_b => Forward_path_laststage_Dual_Bank_LUT1_DualMem1_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_laststage_Dual_Bank_LUT1_DualMem1_iq,
        q_a => Forward_path_laststage_Dual_Bank_LUT1_DualMem1_ir,
        address_a => Forward_path_laststage_Dual_Bank_LUT1_DualMem1_aa,
        data_a => Forward_path_laststage_Dual_Bank_LUT1_DualMem1_ia
    );
        Forward_path_laststage_Dual_Bank_LUT1_DualMem1_q <= Forward_path_laststage_Dual_Bank_LUT1_DualMem1_iq(31 downto 0);
        Forward_path_laststage_Dual_Bank_LUT1_DualMem1_r <= Forward_path_laststage_Dual_Bank_LUT1_DualMem1_ir(31 downto 0);

	--Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux3(MUX,134)@22
    Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_q;
    Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux3: PROCESS (Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux3_s, Forward_path_laststage_Dual_Bank_LUT1_DualMem1_r, Forward_path_laststage_Dual_Bank_LUT1_DualMem_r)
    BEGIN
            CASE Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux3_s IS
                  WHEN "0" => Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux3_q <= Forward_path_laststage_Dual_Bank_LUT1_DualMem1_r;
                  WHEN "1" => Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux3_q <= Forward_path_laststage_Dual_Bank_LUT1_DualMem_r;
                  WHEN OTHERS => Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_laststage_Dual_Bank_LUT_switch_Mux(MUX,117)@19
    Forward_path_laststage_Dual_Bank_LUT_switch_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_switch_Mux_b_q;
    Forward_path_laststage_Dual_Bank_LUT_switch_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_laststage_Dual_Bank_LUT_switch_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_laststage_Dual_Bank_LUT_switch_Mux_s IS
                      WHEN "0" => Forward_path_laststage_Dual_Bank_LUT_switch_Mux_q <= STD_LOGIC_VECTOR(Forward_path_middelstage3_Delay5_q & "00000000000");
                      WHEN "1" => Forward_path_laststage_Dual_Bank_LUT_switch_Mux_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN OTHERS => Forward_path_laststage_Dual_Bank_LUT_switch_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--ld_Forward_path_middelstage3_Delay2_q_to_Forward_path_laststage_Dual_Bank_LUT_DualMem_a(DELAY,1261)@19
    ld_Forward_path_middelstage3_Delay2_q_to_Forward_path_laststage_Dual_Bank_LUT_DualMem_a : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage3_Delay2_q, xout => ld_Forward_path_middelstage3_Delay2_q_to_Forward_path_laststage_Dual_Bank_LUT_DualMem_a_q, clk => bus_clk, aclr => bus_areset );

	--Forward_path_laststage_Dual_Bank_LUT_DualMem(DUALMEM,111)@20
    Forward_path_laststage_Dual_Bank_LUT_DualMem_reset0 <= bus_areset;
    Forward_path_laststage_Dual_Bank_LUT_DualMem_reset1 <= areset;
    Forward_path_laststage_Dual_Bank_LUT_DualMem_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_laststage_Dual_Bank_LUT_DualMem_aa <= Forward_path_laststage_Dual_Bank_LUT_switch_Mux_q(10 downto 0);
    Forward_path_laststage_Dual_Bank_LUT_DualMem_ab <= ld_Forward_path_middelstage3_Delay2_q_to_Forward_path_laststage_Dual_Bank_LUT_DualMem_a_q;
    Forward_path_laststage_Dual_Bank_LUT_DualMem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_laststage_Dual_Bank_LUT_DualMem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_laststage_Dual_Bank_LUT_switch2_Mux_q(0),
        aclr0 => Forward_path_laststage_Dual_Bank_LUT_DualMem_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_laststage_Dual_Bank_LUT_DualMem_reset1,
        clock1 => clk,
        address_b => Forward_path_laststage_Dual_Bank_LUT_DualMem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_laststage_Dual_Bank_LUT_DualMem_iq,
        q_a => Forward_path_laststage_Dual_Bank_LUT_DualMem_ir,
        address_a => Forward_path_laststage_Dual_Bank_LUT_DualMem_aa,
        data_a => Forward_path_laststage_Dual_Bank_LUT_DualMem_ia
    );
        Forward_path_laststage_Dual_Bank_LUT_DualMem_q <= Forward_path_laststage_Dual_Bank_LUT_DualMem_iq(31 downto 0);
        Forward_path_laststage_Dual_Bank_LUT_DualMem_r <= Forward_path_laststage_Dual_Bank_LUT_DualMem_ir(31 downto 0);

	--Forward_path_laststage_Dual_Bank_LUT_switch_Mux3(MUX,118)@19
    Forward_path_laststage_Dual_Bank_LUT_switch_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_switch_Mux_b_q;
    Forward_path_laststage_Dual_Bank_LUT_switch_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_laststage_Dual_Bank_LUT_switch_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_laststage_Dual_Bank_LUT_switch_Mux3_s IS
                      WHEN "0" => Forward_path_laststage_Dual_Bank_LUT_switch_Mux3_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN "1" => Forward_path_laststage_Dual_Bank_LUT_switch_Mux3_q <= STD_LOGIC_VECTOR(Forward_path_middelstage3_Delay5_q & "00000000000");
                      WHEN OTHERS => Forward_path_laststage_Dual_Bank_LUT_switch_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_laststage_Dual_Bank_LUT_DualMem1(DUALMEM,112)@20
    Forward_path_laststage_Dual_Bank_LUT_DualMem1_reset0 <= bus_areset;
    Forward_path_laststage_Dual_Bank_LUT_DualMem1_reset1 <= areset;
    Forward_path_laststage_Dual_Bank_LUT_DualMem1_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_laststage_Dual_Bank_LUT_DualMem1_aa <= Forward_path_laststage_Dual_Bank_LUT_switch_Mux3_q(10 downto 0);
    Forward_path_laststage_Dual_Bank_LUT_DualMem1_ab <= ld_Forward_path_middelstage3_Delay2_q_to_Forward_path_laststage_Dual_Bank_LUT_DualMem_a_q;
    Forward_path_laststage_Dual_Bank_LUT_DualMem1_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_laststage_Dual_Bank_LUT_DualMem1.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_laststage_Dual_Bank_LUT_switch2_Mux3_q(0),
        aclr0 => Forward_path_laststage_Dual_Bank_LUT_DualMem1_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_laststage_Dual_Bank_LUT_DualMem1_reset1,
        clock1 => clk,
        address_b => Forward_path_laststage_Dual_Bank_LUT_DualMem1_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_laststage_Dual_Bank_LUT_DualMem1_iq,
        q_a => Forward_path_laststage_Dual_Bank_LUT_DualMem1_ir,
        address_a => Forward_path_laststage_Dual_Bank_LUT_DualMem1_aa,
        data_a => Forward_path_laststage_Dual_Bank_LUT_DualMem1_ia
    );
        Forward_path_laststage_Dual_Bank_LUT_DualMem1_q <= Forward_path_laststage_Dual_Bank_LUT_DualMem1_iq(31 downto 0);
        Forward_path_laststage_Dual_Bank_LUT_DualMem1_r <= Forward_path_laststage_Dual_Bank_LUT_DualMem1_ir(31 downto 0);

	--Forward_path_laststage_Dual_Bank_LUT_switch1_Mux3(MUX,120)@22
    Forward_path_laststage_Dual_Bank_LUT_switch1_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_q;
    Forward_path_laststage_Dual_Bank_LUT_switch1_Mux3: PROCESS (Forward_path_laststage_Dual_Bank_LUT_switch1_Mux3_s, Forward_path_laststage_Dual_Bank_LUT_DualMem1_r, Forward_path_laststage_Dual_Bank_LUT_DualMem_r)
    BEGIN
            CASE Forward_path_laststage_Dual_Bank_LUT_switch1_Mux3_s IS
                  WHEN "0" => Forward_path_laststage_Dual_Bank_LUT_switch1_Mux3_q <= Forward_path_laststage_Dual_Bank_LUT_DualMem1_r;
                  WHEN "1" => Forward_path_laststage_Dual_Bank_LUT_switch1_Mux3_q <= Forward_path_laststage_Dual_Bank_LUT_DualMem_r;
                  WHEN OTHERS => Forward_path_laststage_Dual_Bank_LUT_switch1_Mux3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_FirstStage_Dual_Bank_LUT_Not(LOGICAL,40)@12
    Forward_path_FirstStage_Dual_Bank_LUT_Not_a <= busIn_w;
    Forward_path_FirstStage_Dual_Bank_LUT_Not_q <= not Forward_path_FirstStage_Dual_Bank_LUT_Not_a;

	--Forward_path_laststage_Dual_Bank_LUT_Delay5(DELAY,110)@19
    Forward_path_laststage_Dual_Bank_LUT_Delay5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Forward_path_FirstStage_Dual_Bank_LUT_Not_q, xout => Forward_path_laststage_Dual_Bank_LUT_Delay5_q, clk => bus_clk, aclr => bus_areset );

	--Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux(MUX,56)@12
    Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_Addrss_Generator_BitCombine_a_q;
    Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux_s IS
                      WHEN "0" => Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux_q <= STD_LOGIC_VECTOR(Forward_path_Addrss_Generator1_BitCombine_q & "00000000000");
                      WHEN "1" => Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN OTHERS => Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--ld_Forward_path_FirstStage_Delay5_q_to_Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_a(DELAY,1212)@12
    ld_Forward_path_FirstStage_Delay5_q_to_Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_a : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => Forward_path_FirstStage_Delay5_q, xout => ld_Forward_path_FirstStage_Delay5_q_to_Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_a_q, clk => bus_clk, aclr => bus_areset );

	--Forward_path_FirstStage_Dual_Bank_LUT1_DualMem(DUALMEM,50)@13
    Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_reset0 <= bus_areset;
    Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_reset1 <= areset;
    Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_aa <= Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux_q(10 downto 0);
    Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_ab <= ld_Forward_path_FirstStage_Delay5_q_to_Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_a_q;
    Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_FirstStage_Dual_Bank_LUT1_DualMem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux_q(0),
        aclr0 => Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_reset1,
        clock1 => clk,
        address_b => Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_iq,
        q_a => Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_ir,
        address_a => Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_aa,
        data_a => Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_ia
    );
        Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_q <= Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_iq(31 downto 0);
        Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_r <= Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_ir(31 downto 0);

	--Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux3(MUX,57)@12
    Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_Addrss_Generator_BitCombine_a_q;
    Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux3_s IS
                      WHEN "0" => Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux3_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN "1" => Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux3_q <= STD_LOGIC_VECTOR(Forward_path_Addrss_Generator1_BitCombine_q & "00000000000");
                      WHEN OTHERS => Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1(DUALMEM,51)@13
    Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_reset0 <= bus_areset;
    Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_reset1 <= areset;
    Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_aa <= Forward_path_FirstStage_Dual_Bank_LUT1_switch_Mux3_q(10 downto 0);
    Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_ab <= ld_Forward_path_FirstStage_Delay5_q_to_Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_a_q;
    Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux3_q(0),
        aclr0 => Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_reset1,
        clock1 => clk,
        address_b => Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_iq,
        q_a => Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_ir,
        address_a => Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_aa,
        data_a => Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_ia
    );
        Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_q <= Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_iq(31 downto 0);
        Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_r <= Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_ir(31 downto 0);

	--Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux3(MUX,59)@15
    Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_FirstStage_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux3: PROCESS (Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux3_s, Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_r, Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_r)
    BEGIN
            CASE Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux3_s IS
                  WHEN "0" => Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux3_q <= Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_r;
                  WHEN "1" => Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux3_q <= Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_r;
                  WHEN OTHERS => Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux(MUX,42)@12
    Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_Addrss_Generator_BitCombine_a_q;
    Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux_s IS
                      WHEN "0" => Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux_q <= STD_LOGIC_VECTOR(Forward_path_Addrss_Generator_BitCombine_q & "00000000000");
                      WHEN "1" => Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN OTHERS => Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--ld_Forward_path_Addrss_Generator1_BitCombine_q_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_a(DELAY,1183)@12
    ld_Forward_path_Addrss_Generator1_BitCombine_q_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_a : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => Forward_path_Addrss_Generator1_BitCombine_q, xout => ld_Forward_path_Addrss_Generator1_BitCombine_q_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_a_q, clk => bus_clk, aclr => bus_areset );

	--Forward_path_FirstStage_Dual_Bank_LUT_DualMem(DUALMEM,36)@13
    Forward_path_FirstStage_Dual_Bank_LUT_DualMem_reset0 <= bus_areset;
    Forward_path_FirstStage_Dual_Bank_LUT_DualMem_reset1 <= areset;
    Forward_path_FirstStage_Dual_Bank_LUT_DualMem_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_FirstStage_Dual_Bank_LUT_DualMem_aa <= Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux_q(10 downto 0);
    Forward_path_FirstStage_Dual_Bank_LUT_DualMem_ab <= ld_Forward_path_Addrss_Generator1_BitCombine_q_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_a_q;
    Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_FirstStage_Dual_Bank_LUT_DualMem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux_q(0),
        aclr0 => Forward_path_FirstStage_Dual_Bank_LUT_DualMem_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_FirstStage_Dual_Bank_LUT_DualMem_reset1,
        clock1 => clk,
        address_b => Forward_path_FirstStage_Dual_Bank_LUT_DualMem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_FirstStage_Dual_Bank_LUT_DualMem_iq,
        q_a => Forward_path_FirstStage_Dual_Bank_LUT_DualMem_ir,
        address_a => Forward_path_FirstStage_Dual_Bank_LUT_DualMem_aa,
        data_a => Forward_path_FirstStage_Dual_Bank_LUT_DualMem_ia
    );
        Forward_path_FirstStage_Dual_Bank_LUT_DualMem_q <= Forward_path_FirstStage_Dual_Bank_LUT_DualMem_iq(31 downto 0);
        Forward_path_FirstStage_Dual_Bank_LUT_DualMem_r <= Forward_path_FirstStage_Dual_Bank_LUT_DualMem_ir(31 downto 0);

	--Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux3(MUX,43)@12
    Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_Addrss_Generator_BitCombine_a_q;
    Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux3: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux3_q <= (others => '0');
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
                CASE Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux3_s IS
                      WHEN "0" => Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux3_q <= STD_LOGIC_VECTOR("00000000000" & Forward_path_FirstStage_Dual_Bank_LUT_Lower_b);
                      WHEN "1" => Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux3_q <= STD_LOGIC_VECTOR(Forward_path_Addrss_Generator_BitCombine_q & "00000000000");
                      WHEN OTHERS => Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux3_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Dual_Bank_LUT_DualMem1(DUALMEM,37)@13
    Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_reset0 <= bus_areset;
    Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_reset1 <= areset;
    Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_ia <= ld_Forward_path_FirstStage_Dual_Bank_LUT_BusSlave1_bus_in_v_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_dd_q;
    Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_aa <= Forward_path_FirstStage_Dual_Bank_LUT_switch_Mux3_q(10 downto 0);
    Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_ab <= ld_Forward_path_Addrss_Generator1_BitCombine_q_to_Forward_path_FirstStage_Dual_Bank_LUT_DualMem_a_q;
    Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 11,
        numwords_a => 2048,
        width_b => 32,
        widthad_b => 11,
        numwords_b => 2048,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK1",
        wrcontrol_wraddress_reg_b => "CLOCK1",
        rdcontrol_reg_b => "CLOCK1",
        byteena_reg_b => "CLOCK1",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK1",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "OLD_DATA",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("DirectRFTest_and_DPD_SV/DirectRFDesign/DSPBA/DPD_Stage/Forward_path5/DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_Forward_path5_Forward_path_FirstStage_Dual_Bank_LUT_DualMem1.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => VCC_q(0),
        clocken0 => VCC_q(0),
        wren_a => Forward_path_FirstStage_Dual_Bank_LUT_switch2_Mux3_q(0),
        aclr0 => Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_reset0,
        clock0 => bus_clk,
        aclr1 => Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_reset1,
        clock1 => clk,
        address_b => Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_iq,
        q_a => Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_ir,
        address_a => Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_aa,
        data_a => Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_ia
    );
        Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_q <= Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_iq(31 downto 0);
        Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_r <= Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_ir(31 downto 0);

	--Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux3(MUX,45)@15
    Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux3_s <= ld_ChannelIn_Arb_s_to_Forward_path_FirstStage_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux3: PROCESS (Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux3_s, Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_r, Forward_path_FirstStage_Dual_Bank_LUT_DualMem_r)
    BEGIN
            CASE Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux3_s IS
                  WHEN "0" => Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux3_q <= Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_r;
                  WHEN "1" => Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux3_q <= Forward_path_FirstStage_Dual_Bank_LUT_DualMem_r;
                  WHEN OTHERS => Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--BusSlave1_assign_id1(DELAY,511)@11
    BusSlave1_assign_id1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Forward_path_FirstStage_Dual_Bank_LUT_Not_q, xout => BusSlave1_assign_id1_q, clk => bus_clk, aclr => bus_areset );

	--DUTID1(REG,507)@2
    DUTID1: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            DUTID1_q <= "00000110";
        ELSIF(bus_clk'EVENT AND bus_clk = '1') THEN
            IF (DUTID1_dec_q = "1") THEN
                DUTID1_q <= ld_DUTID1_bus_in_v_to_DUTID1_a_q(7 downto 0);
            END IF;
        END IF;
    END PROCESS;


	--reg_DUTID1_bus_in_2_to_DUTID1_dec_1(REG,1161)@0
    reg_DUTID1_bus_in_2_to_DUTID1_dec_1: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            reg_DUTID1_bus_in_2_to_DUTID1_dec_1_q <= "0";
        ELSIF(bus_clk'EVENT AND bus_clk = '1') THEN
            reg_DUTID1_bus_in_2_to_DUTID1_dec_1_q <= busIn_w;
        END IF;
    END PROCESS;


	--reg_DUTID1_bus_in_0_to_DUTID1_dec_0(REG,1162)@0
    reg_DUTID1_bus_in_0_to_DUTID1_dec_0: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            reg_DUTID1_bus_in_0_to_DUTID1_dec_0_q <= "000000000000";
        ELSIF(bus_clk'EVENT AND bus_clk = '1') THEN
            reg_DUTID1_bus_in_0_to_DUTID1_dec_0_q <= busIn_a;
        END IF;
    END PROCESS;


	--DUTID1_dec(DECODE,506)@1
    DUTID1_dec: PROCESS (bus_clk, bus_areset)
    BEGIN
        IF (bus_areset = '1') THEN
            DUTID1_dec_q <= (others => '0');
            DUTID1_dec_h <= (others => '0');
        ELSIF(bus_clk'EVENT AND bus_clk = '1') THEN
            IF UNSIGNED(reg_DUTID1_bus_in_0_to_DUTID1_dec_0_q(11 downto 0)) = 10 THEN
                DUTID1_dec_q <= reg_DUTID1_bus_in_2_to_DUTID1_dec_1_q;
                DUTID1_dec_h <= "1";
            ELSE
                DUTID1_dec_q <= "0";
                DUTID1_dec_h <= "0";
            END IF;
        END IF;
    END PROCESS;


	--VCC(CONSTANT,1)
    VCC_q <= "1";

	--busReadSelector(SELECTOR,32)@0
    busReadSelector: PROCESS (bus_clk, bus_areset)
        VARIABLE q : STD_LOGIC_VECTOR(31 downto 0);
        VARIABLE v : STD_LOGIC_VECTOR(0 downto 0);
    BEGIN
        IF (bus_areset = '1') THEN
            busReadSelector_q <= (others => '0');
            busReadSelector_v <= "0";
        ELSIF (bus_clk'EVENT AND bus_clk = '1') THEN
            q := (others => '0');
            v := "0";
            -- guarantee zero: false
            IF (Predistorter_Enable1_dec_h = "1") THEN
                q := q or STD_LOGIC_VECTOR("0000000000000000000000000000000" & Predistorter_Enable1_q);
                v := v or "1";
            END IF;
            -- guarantee zero: false
            IF (Forward_path_laststage_Dual_Bank_LUT_Delay5_q = "1") THEN
                q := q or Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux3_q;
                v := v or "1";
            END IF;
            -- guarantee zero: false
            IF (Forward_path_laststage_Dual_Bank_LUT_Delay5_q = "1") THEN
                q := q or Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux3_q;
                v := v or "1";
            END IF;
            -- guarantee zero: false
            IF (Forward_path_laststage_Dual_Bank_LUT_Delay5_q = "1") THEN
                q := q or Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux3_q;
                v := v or "1";
            END IF;
            -- guarantee zero: false
            IF (Forward_path_laststage_Dual_Bank_LUT_Delay5_q = "1") THEN
                q := q or Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux3_q;
                v := v or "1";
            END IF;
            -- guarantee zero: false
            IF (Forward_path_laststage_Dual_Bank_LUT_Delay5_q = "1") THEN
                q := q or Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux3_q;
                v := v or "1";
            END IF;
            -- guarantee zero: false
            IF (Forward_path_laststage_Dual_Bank_LUT_Delay5_q = "1") THEN
                q := q or Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux3_q;
                v := v or "1";
            END IF;
            -- guarantee zero: false
            IF (Forward_path_laststage_Dual_Bank_LUT_Delay5_q = "1") THEN
                q := q or Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux3_q;
                v := v or "1";
            END IF;
            -- guarantee zero: false
            IF (BusSlave1_assign_id1_q = "1") THEN
                q := q or Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux3_q;
                v := v or "1";
            END IF;
            -- guarantee zero: false
            IF (Forward_path_laststage_Dual_Bank_LUT_Delay5_q = "1") THEN
                q := q or Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux3_q;
                v := v or "1";
            END IF;
            -- guarantee zero: false
            IF (Forward_path_laststage_Dual_Bank_LUT_Delay5_q = "1") THEN
                q := q or Forward_path_laststage_Dual_Bank_LUT_switch1_Mux3_q;
                v := v or "1";
            END IF;
            -- guarantee zero: false
            IF (BusSlave1_assign_id1_q = "1") THEN
                q := q or Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux3_q;
                v := v or "1";
            END IF;
            -- guarantee zero: false
            IF (BusSlave1_assign_id1_q = "1") THEN
                q := q or Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux3_q;
                v := v or "1";
            END IF;
            -- guarantee zero: false
            IF (DUTID1_dec_h = "1") THEN
                q := q or STD_LOGIC_VECTOR("000000000000000000000000" & DUTID1_q);
                v := v or "1";
            END IF;
            busReadSelector_q <= q;
            busReadSelector_v <= v;
        END IF;
    END PROCESS;


	--busOut(BUSOUT,33)@1
    busOut_v <= busReadSelector_v;
    busOut_r <= busReadSelector_q;


	--Forward_path_laststage_Dual_Bank_LUT1_Mux1(MUX,128)@22
    Forward_path_laststage_Dual_Bank_LUT1_Mux1_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_q;
    Forward_path_laststage_Dual_Bank_LUT1_Mux1: PROCESS (Forward_path_laststage_Dual_Bank_LUT1_Mux1_s, Forward_path_laststage_Dual_Bank_LUT1_DualMem_q, Forward_path_laststage_Dual_Bank_LUT1_DualMem1_q)
    BEGIN
            CASE Forward_path_laststage_Dual_Bank_LUT1_Mux1_s IS
                  WHEN "0" => Forward_path_laststage_Dual_Bank_LUT1_Mux1_q <= Forward_path_laststage_Dual_Bank_LUT1_DualMem_q;
                  WHEN "1" => Forward_path_laststage_Dual_Bank_LUT1_Mux1_q <= Forward_path_laststage_Dual_Bank_LUT1_DualMem1_q;
                  WHEN OTHERS => Forward_path_laststage_Dual_Bank_LUT1_Mux1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_laststage_Lower3(BITSELECT,140)@22
    Forward_path_laststage_Lower3_in <= Forward_path_laststage_Dual_Bank_LUT1_Mux1_q;
    Forward_path_laststage_Lower3_b <= Forward_path_laststage_Lower3_in(15 downto 0);

	--reg_Forward_path_laststage_Lower3_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_15(REG,1157)@22
    reg_Forward_path_laststage_Lower3_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_15: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_laststage_Lower3_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_15_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_laststage_Lower3_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_15_q <= Forward_path_laststage_Lower3_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Delay1_re_re_nor(LOGICAL,2370)
    Forward_path_middelstage_Delay1_re_re_nor_a <= Forward_path_FirstStage_Delay_re_re_notEnable_q;
    Forward_path_middelstage_Delay1_re_re_nor_b <= Forward_path_middelstage_Delay1_re_re_sticky_ena_q;
    Forward_path_middelstage_Delay1_re_re_nor_q <= not (Forward_path_middelstage_Delay1_re_re_nor_a or Forward_path_middelstage_Delay1_re_re_nor_b);

	--Forward_path_middelstage_Delay1_re_re_cmpReg(REG,2368)
    Forward_path_middelstage_Delay1_re_re_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Delay1_re_re_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Delay1_re_re_cmpReg_q <= VCC_q;
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Delay1_re_re_sticky_ena(REG,2371)
    Forward_path_middelstage_Delay1_re_re_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Delay1_re_re_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_middelstage_Delay1_re_re_nor_q = "1") THEN
                Forward_path_middelstage_Delay1_re_re_sticky_ena_q <= Forward_path_middelstage_Delay1_re_re_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Delay1_re_re_enaAnd(LOGICAL,2372)
    Forward_path_middelstage_Delay1_re_re_enaAnd_a <= Forward_path_middelstage_Delay1_re_re_sticky_ena_q;
    Forward_path_middelstage_Delay1_re_re_enaAnd_b <= VCC_q;
    Forward_path_middelstage_Delay1_re_re_enaAnd_q <= Forward_path_middelstage_Delay1_re_re_enaAnd_a and Forward_path_middelstage_Delay1_re_re_enaAnd_b;

	--Forward_path_FirstStage_Delay_re_re_nor(LOGICAL,2324)
    Forward_path_FirstStage_Delay_re_re_nor_a <= Forward_path_FirstStage_Delay_re_re_notEnable_q;
    Forward_path_FirstStage_Delay_re_re_nor_b <= Forward_path_FirstStage_Delay_re_re_sticky_ena_q;
    Forward_path_FirstStage_Delay_re_re_nor_q <= not (Forward_path_FirstStage_Delay_re_re_nor_a or Forward_path_FirstStage_Delay_re_re_nor_b);

	--Forward_path_FirstStage_Delay_re_re_mem_top(CONSTANT,2320)
    Forward_path_FirstStage_Delay_re_re_mem_top_q <= "01111";

	--Forward_path_FirstStage_Delay_re_re_cmp(LOGICAL,2321)
    Forward_path_FirstStage_Delay_re_re_cmp_a <= Forward_path_FirstStage_Delay_re_re_mem_top_q;
    Forward_path_FirstStage_Delay_re_re_cmp_b <= STD_LOGIC_VECTOR("0" & Forward_path_FirstStage_Delay_re_re_replace_rdmux_q);
    Forward_path_FirstStage_Delay_re_re_cmp_q <= "1" when Forward_path_FirstStage_Delay_re_re_cmp_a = Forward_path_FirstStage_Delay_re_re_cmp_b else "0";

	--Forward_path_FirstStage_Delay_re_re_cmpReg(REG,2322)
    Forward_path_FirstStage_Delay_re_re_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Delay_re_re_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Delay_re_re_cmpReg_q <= Forward_path_FirstStage_Delay_re_re_cmp_q;
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Delay_re_re_sticky_ena(REG,2325)
    Forward_path_FirstStage_Delay_re_re_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Delay_re_re_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_FirstStage_Delay_re_re_nor_q = "1") THEN
                Forward_path_FirstStage_Delay_re_re_sticky_ena_q <= Forward_path_FirstStage_Delay_re_re_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Delay_re_re_enaAnd(LOGICAL,2326)
    Forward_path_FirstStage_Delay_re_re_enaAnd_a <= Forward_path_FirstStage_Delay_re_re_sticky_ena_q;
    Forward_path_FirstStage_Delay_re_re_enaAnd_b <= VCC_q;
    Forward_path_FirstStage_Delay_re_re_enaAnd_q <= Forward_path_FirstStage_Delay_re_re_enaAnd_a and Forward_path_FirstStage_Delay_re_re_enaAnd_b;

	--Forward_path_FirstStage_Delay_re_re_replace_rdcnt(COUNTER,2316)
    -- every=1, low=0, high=15, step=1, init=1
    Forward_path_FirstStage_Delay_re_re_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Delay_re_re_replace_rdcnt_i <= TO_UNSIGNED(1,4);
        ELSIF (clk'EVENT AND clk = '1') THEN
                Forward_path_FirstStage_Delay_re_re_replace_rdcnt_i <= Forward_path_FirstStage_Delay_re_re_replace_rdcnt_i + 1;
        END IF;
    END PROCESS;
    Forward_path_FirstStage_Delay_re_re_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(Forward_path_FirstStage_Delay_re_re_replace_rdcnt_i,4));


	--Forward_path_FirstStage_Delay_re_re_replace_rdreg(REG,2317)
    Forward_path_FirstStage_Delay_re_re_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Delay_re_re_replace_rdreg_q <= "0000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Delay_re_re_replace_rdreg_q <= Forward_path_FirstStage_Delay_re_re_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Delay_re_re_replace_rdmux(MUX,2318)
    Forward_path_FirstStage_Delay_re_re_replace_rdmux_s <= VCC_q;
    Forward_path_FirstStage_Delay_re_re_replace_rdmux: PROCESS (Forward_path_FirstStage_Delay_re_re_replace_rdmux_s, Forward_path_FirstStage_Delay_re_re_replace_rdreg_q, Forward_path_FirstStage_Delay_re_re_replace_rdcnt_q)
    BEGIN
            CASE Forward_path_FirstStage_Delay_re_re_replace_rdmux_s IS
                  WHEN "0" => Forward_path_FirstStage_Delay_re_re_replace_rdmux_q <= Forward_path_FirstStage_Delay_re_re_replace_rdreg_q;
                  WHEN "1" => Forward_path_FirstStage_Delay_re_re_replace_rdmux_q <= Forward_path_FirstStage_Delay_re_re_replace_rdcnt_q;
                  WHEN OTHERS => Forward_path_FirstStage_Delay_re_re_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_FirstStage_Delay_im_im_replace_mem(DUALMEM,2327)
    Forward_path_FirstStage_Delay_im_im_replace_mem_reset0 <= areset;
    Forward_path_FirstStage_Delay_im_im_replace_mem_ia <= xr_im;
    Forward_path_FirstStage_Delay_im_im_replace_mem_aa <= Forward_path_FirstStage_Delay_re_re_replace_rdreg_q;
    Forward_path_FirstStage_Delay_im_im_replace_mem_ab <= Forward_path_FirstStage_Delay_re_re_replace_rdmux_q;
    Forward_path_FirstStage_Delay_im_im_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 16,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_FirstStage_Delay_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => Forward_path_FirstStage_Delay_im_im_replace_mem_reset0,
        clock1 => clk,
        address_b => Forward_path_FirstStage_Delay_im_im_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_FirstStage_Delay_im_im_replace_mem_iq,
        address_a => Forward_path_FirstStage_Delay_im_im_replace_mem_aa,
        data_a => Forward_path_FirstStage_Delay_im_im_replace_mem_ia
    );
        Forward_path_FirstStage_Delay_im_im_replace_mem_q <= Forward_path_FirstStage_Delay_im_im_replace_mem_iq(15 downto 0);

	--Forward_path_middelstage_Delay_im_im(DELAY,182)@16
    Forward_path_middelstage_Delay_im_im : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_FirstStage_Delay_im_im_replace_mem_q, xout => Forward_path_middelstage_Delay_im_im_q, clk => clk, aclr => areset );

	--Forward_path_middelstage1_Delay_im_im_replace_mem(DUALMEM,2413)
    Forward_path_middelstage1_Delay_im_im_replace_mem_reset0 <= areset;
    Forward_path_middelstage1_Delay_im_im_replace_mem_ia <= Forward_path_middelstage_Delay_im_im_q;
    Forward_path_middelstage1_Delay_im_im_replace_mem_aa <= Forward_path_middelstage_Delay1_re_re_replace_rdreg_q;
    Forward_path_middelstage1_Delay_im_im_replace_mem_ab <= Forward_path_middelstage_Delay1_re_re_replace_rdmux_q;
    Forward_path_middelstage1_Delay_im_im_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 16,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay1_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => Forward_path_middelstage1_Delay_im_im_replace_mem_reset0,
        clock1 => clk,
        address_b => Forward_path_middelstage1_Delay_im_im_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage1_Delay_im_im_replace_mem_iq,
        address_a => Forward_path_middelstage1_Delay_im_im_replace_mem_aa,
        data_a => Forward_path_middelstage1_Delay_im_im_replace_mem_ia
    );
        Forward_path_middelstage1_Delay_im_im_replace_mem_q <= Forward_path_middelstage1_Delay_im_im_replace_mem_iq(15 downto 0);

	--Forward_path_middelstage2_Delay_im_im_replace_mem(DUALMEM,2473)
    Forward_path_middelstage2_Delay_im_im_replace_mem_reset0 <= areset;
    Forward_path_middelstage2_Delay_im_im_replace_mem_ia <= Forward_path_middelstage1_Delay_im_im_replace_mem_q;
    Forward_path_middelstage2_Delay_im_im_replace_mem_aa <= Forward_path_middelstage_Delay1_re_re_replace_rdreg_q;
    Forward_path_middelstage2_Delay_im_im_replace_mem_ab <= Forward_path_middelstage_Delay1_re_re_replace_rdmux_q;
    Forward_path_middelstage2_Delay_im_im_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 16,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay1_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => Forward_path_middelstage2_Delay_im_im_replace_mem_reset0,
        clock1 => clk,
        address_b => Forward_path_middelstage2_Delay_im_im_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage2_Delay_im_im_replace_mem_iq,
        address_a => Forward_path_middelstage2_Delay_im_im_replace_mem_aa,
        data_a => Forward_path_middelstage2_Delay_im_im_replace_mem_ia
    );
        Forward_path_middelstage2_Delay_im_im_replace_mem_q <= Forward_path_middelstage2_Delay_im_im_replace_mem_iq(15 downto 0);

	--Forward_path_middelstage_Delay1_re_re_replace_rdcnt(COUNTER,2364)
    -- every=1, low=0, high=1, step=1, init=1
    Forward_path_middelstage_Delay1_re_re_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Delay1_re_re_replace_rdcnt_i <= TO_UNSIGNED(1,1);
        ELSIF (clk'EVENT AND clk = '1') THEN
                Forward_path_middelstage_Delay1_re_re_replace_rdcnt_i <= Forward_path_middelstage_Delay1_re_re_replace_rdcnt_i + 1;
        END IF;
    END PROCESS;
    Forward_path_middelstage_Delay1_re_re_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage_Delay1_re_re_replace_rdcnt_i,1));


	--Forward_path_middelstage_Delay1_re_re_replace_rdreg(REG,2365)
    Forward_path_middelstage_Delay1_re_re_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Delay1_re_re_replace_rdreg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Delay1_re_re_replace_rdreg_q <= Forward_path_middelstage_Delay1_re_re_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Delay1_re_re_replace_rdmux(MUX,2366)
    Forward_path_middelstage_Delay1_re_re_replace_rdmux_s <= VCC_q;
    Forward_path_middelstage_Delay1_re_re_replace_rdmux: PROCESS (Forward_path_middelstage_Delay1_re_re_replace_rdmux_s, Forward_path_middelstage_Delay1_re_re_replace_rdreg_q, Forward_path_middelstage_Delay1_re_re_replace_rdcnt_q)
    BEGIN
            CASE Forward_path_middelstage_Delay1_re_re_replace_rdmux_s IS
                  WHEN "0" => Forward_path_middelstage_Delay1_re_re_replace_rdmux_q <= Forward_path_middelstage_Delay1_re_re_replace_rdreg_q;
                  WHEN "1" => Forward_path_middelstage_Delay1_re_re_replace_rdmux_q <= Forward_path_middelstage_Delay1_re_re_replace_rdcnt_q;
                  WHEN OTHERS => Forward_path_middelstage_Delay1_re_re_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_middelstage3_Delay_im_im_replace_mem(DUALMEM,2533)
    Forward_path_middelstage3_Delay_im_im_replace_mem_reset0 <= areset;
    Forward_path_middelstage3_Delay_im_im_replace_mem_ia <= Forward_path_middelstage2_Delay_im_im_replace_mem_q;
    Forward_path_middelstage3_Delay_im_im_replace_mem_aa <= Forward_path_middelstage_Delay1_re_re_replace_rdreg_q;
    Forward_path_middelstage3_Delay_im_im_replace_mem_ab <= Forward_path_middelstage_Delay1_re_re_replace_rdmux_q;
    Forward_path_middelstage3_Delay_im_im_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 16,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay1_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => Forward_path_middelstage3_Delay_im_im_replace_mem_reset0,
        clock1 => clk,
        address_b => Forward_path_middelstage3_Delay_im_im_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage3_Delay_im_im_replace_mem_iq,
        address_a => Forward_path_middelstage3_Delay_im_im_replace_mem_aa,
        data_a => Forward_path_middelstage3_Delay_im_im_replace_mem_ia
    );
        Forward_path_middelstage3_Delay_im_im_replace_mem_q <= Forward_path_middelstage3_Delay_im_im_replace_mem_iq(15 downto 0);

	--Forward_path_laststage_Delay_im_im(DELAY,107)@23
    Forward_path_laststage_Delay_im_im : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage3_Delay_im_im_replace_mem_q, xout => Forward_path_laststage_Delay_im_im_q, clk => clk, aclr => areset );

	--Forward_path_laststage_Upper3(BITSELECT,168)@22
    Forward_path_laststage_Upper3_in <= Forward_path_laststage_Dual_Bank_LUT1_Mux1_q;
    Forward_path_laststage_Upper3_b <= Forward_path_laststage_Upper3_in(31 downto 16);

	--ld_Forward_path_laststage_Upper3_b_to_reg_Forward_path_laststage_Upper3_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_12_a(DELAY,2308)@22
    ld_Forward_path_laststage_Upper3_b_to_reg_Forward_path_laststage_Upper3_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_12_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_laststage_Upper3_b, xout => ld_Forward_path_laststage_Upper3_b_to_reg_Forward_path_laststage_Upper3_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_12_a_q, clk => clk, aclr => areset );

	--reg_Forward_path_laststage_Upper3_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_12(REG,1158)@23
    reg_Forward_path_laststage_Upper3_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_12: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_laststage_Upper3_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_12_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_laststage_Upper3_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_12_q <= ld_Forward_path_laststage_Upper3_b_to_reg_Forward_path_laststage_Upper3_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_12_a_q;
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Delay_re_re_replace_mem(DUALMEM,2315)
    Forward_path_FirstStage_Delay_re_re_replace_mem_reset0 <= areset;
    Forward_path_FirstStage_Delay_re_re_replace_mem_ia <= xr_re;
    Forward_path_FirstStage_Delay_re_re_replace_mem_aa <= Forward_path_FirstStage_Delay_re_re_replace_rdreg_q;
    Forward_path_FirstStage_Delay_re_re_replace_mem_ab <= Forward_path_FirstStage_Delay_re_re_replace_rdmux_q;
    Forward_path_FirstStage_Delay_re_re_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 16,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_FirstStage_Delay_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => Forward_path_FirstStage_Delay_re_re_replace_mem_reset0,
        clock1 => clk,
        address_b => Forward_path_FirstStage_Delay_re_re_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_FirstStage_Delay_re_re_replace_mem_iq,
        address_a => Forward_path_FirstStage_Delay_re_re_replace_mem_aa,
        data_a => Forward_path_FirstStage_Delay_re_re_replace_mem_ia
    );
        Forward_path_FirstStage_Delay_re_re_replace_mem_q <= Forward_path_FirstStage_Delay_re_re_replace_mem_iq(15 downto 0);

	--Forward_path_middelstage_Delay_re_re(DELAY,181)@16
    Forward_path_middelstage_Delay_re_re : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_FirstStage_Delay_re_re_replace_mem_q, xout => Forward_path_middelstage_Delay_re_re_q, clk => clk, aclr => areset );

	--Forward_path_middelstage1_Delay_re_re_replace_mem(DUALMEM,2403)
    Forward_path_middelstage1_Delay_re_re_replace_mem_reset0 <= areset;
    Forward_path_middelstage1_Delay_re_re_replace_mem_ia <= Forward_path_middelstage_Delay_re_re_q;
    Forward_path_middelstage1_Delay_re_re_replace_mem_aa <= Forward_path_middelstage_Delay1_re_re_replace_rdreg_q;
    Forward_path_middelstage1_Delay_re_re_replace_mem_ab <= Forward_path_middelstage_Delay1_re_re_replace_rdmux_q;
    Forward_path_middelstage1_Delay_re_re_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 16,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay1_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => Forward_path_middelstage1_Delay_re_re_replace_mem_reset0,
        clock1 => clk,
        address_b => Forward_path_middelstage1_Delay_re_re_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage1_Delay_re_re_replace_mem_iq,
        address_a => Forward_path_middelstage1_Delay_re_re_replace_mem_aa,
        data_a => Forward_path_middelstage1_Delay_re_re_replace_mem_ia
    );
        Forward_path_middelstage1_Delay_re_re_replace_mem_q <= Forward_path_middelstage1_Delay_re_re_replace_mem_iq(15 downto 0);

	--Forward_path_middelstage2_Delay_re_re_replace_mem(DUALMEM,2463)
    Forward_path_middelstage2_Delay_re_re_replace_mem_reset0 <= areset;
    Forward_path_middelstage2_Delay_re_re_replace_mem_ia <= Forward_path_middelstage1_Delay_re_re_replace_mem_q;
    Forward_path_middelstage2_Delay_re_re_replace_mem_aa <= Forward_path_middelstage_Delay1_re_re_replace_rdreg_q;
    Forward_path_middelstage2_Delay_re_re_replace_mem_ab <= Forward_path_middelstage_Delay1_re_re_replace_rdmux_q;
    Forward_path_middelstage2_Delay_re_re_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 16,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay1_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => Forward_path_middelstage2_Delay_re_re_replace_mem_reset0,
        clock1 => clk,
        address_b => Forward_path_middelstage2_Delay_re_re_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage2_Delay_re_re_replace_mem_iq,
        address_a => Forward_path_middelstage2_Delay_re_re_replace_mem_aa,
        data_a => Forward_path_middelstage2_Delay_re_re_replace_mem_ia
    );
        Forward_path_middelstage2_Delay_re_re_replace_mem_q <= Forward_path_middelstage2_Delay_re_re_replace_mem_iq(15 downto 0);

	--Forward_path_middelstage3_Delay_re_re_replace_mem(DUALMEM,2523)
    Forward_path_middelstage3_Delay_re_re_replace_mem_reset0 <= areset;
    Forward_path_middelstage3_Delay_re_re_replace_mem_ia <= Forward_path_middelstage2_Delay_re_re_replace_mem_q;
    Forward_path_middelstage3_Delay_re_re_replace_mem_aa <= Forward_path_middelstage_Delay1_re_re_replace_rdreg_q;
    Forward_path_middelstage3_Delay_re_re_replace_mem_ab <= Forward_path_middelstage_Delay1_re_re_replace_rdmux_q;
    Forward_path_middelstage3_Delay_re_re_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 16,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay1_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => Forward_path_middelstage3_Delay_re_re_replace_mem_reset0,
        clock1 => clk,
        address_b => Forward_path_middelstage3_Delay_re_re_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage3_Delay_re_re_replace_mem_iq,
        address_a => Forward_path_middelstage3_Delay_re_re_replace_mem_aa,
        data_a => Forward_path_middelstage3_Delay_re_re_replace_mem_ia
    );
        Forward_path_middelstage3_Delay_re_re_replace_mem_q <= Forward_path_middelstage3_Delay_re_re_replace_mem_iq(15 downto 0);

	--Forward_path_laststage_Delay_re_re(DELAY,106)@23
    Forward_path_laststage_Delay_re_re : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage3_Delay_re_re_replace_mem_q, xout => Forward_path_laststage_Delay_re_re_q, clk => clk, aclr => areset );

	--ld_Forward_path_laststage_Delay_re_re_q_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_k(DELAY,2143)@23
    ld_Forward_path_laststage_Delay_re_re_q_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_k : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_laststage_Delay_re_re_q, xout => ld_Forward_path_laststage_Delay_re_re_q_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_k_q, clk => clk, aclr => areset );

	--Forward_path_laststage_Dual_Bank_LUT_Mux1(MUX,114)@22
    Forward_path_laststage_Dual_Bank_LUT_Mux1_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_q;
    Forward_path_laststage_Dual_Bank_LUT_Mux1: PROCESS (Forward_path_laststage_Dual_Bank_LUT_Mux1_s, Forward_path_laststage_Dual_Bank_LUT_DualMem_q, Forward_path_laststage_Dual_Bank_LUT_DualMem1_q)
    BEGIN
            CASE Forward_path_laststage_Dual_Bank_LUT_Mux1_s IS
                  WHEN "0" => Forward_path_laststage_Dual_Bank_LUT_Mux1_q <= Forward_path_laststage_Dual_Bank_LUT_DualMem_q;
                  WHEN "1" => Forward_path_laststage_Dual_Bank_LUT_Mux1_q <= Forward_path_laststage_Dual_Bank_LUT_DualMem1_q;
                  WHEN OTHERS => Forward_path_laststage_Dual_Bank_LUT_Mux1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_laststage_Lower1(BITSELECT,138)@22
    Forward_path_laststage_Lower1_in <= Forward_path_laststage_Dual_Bank_LUT_Mux1_q;
    Forward_path_laststage_Lower1_b <= Forward_path_laststage_Lower1_in(15 downto 0);

	--ld_Forward_path_laststage_Lower1_b_to_reg_Forward_path_laststage_Lower1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_9_a(DELAY,2309)@22
    ld_Forward_path_laststage_Lower1_b_to_reg_Forward_path_laststage_Lower1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_9_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_laststage_Lower1_b, xout => ld_Forward_path_laststage_Lower1_b_to_reg_Forward_path_laststage_Lower1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_9_a_q, clk => clk, aclr => areset );

	--reg_Forward_path_laststage_Lower1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_9(REG,1159)@24
    reg_Forward_path_laststage_Lower1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_laststage_Lower1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_laststage_Lower1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_9_q <= ld_Forward_path_laststage_Lower1_b_to_reg_Forward_path_laststage_Lower1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_9_a_q;
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Delay1_re_re_nor(LOGICAL,2348)
    Forward_path_FirstStage_Delay1_re_re_nor_a <= Forward_path_FirstStage_Delay_re_re_notEnable_q;
    Forward_path_FirstStage_Delay1_re_re_nor_b <= Forward_path_FirstStage_Delay1_re_re_sticky_ena_q;
    Forward_path_FirstStage_Delay1_re_re_nor_q <= not (Forward_path_FirstStage_Delay1_re_re_nor_a or Forward_path_FirstStage_Delay1_re_re_nor_b);

	--Forward_path_FirstStage_Delay1_re_re_mem_top(CONSTANT,2344)
    Forward_path_FirstStage_Delay1_re_re_mem_top_q <= "010000";

	--Forward_path_FirstStage_Delay1_re_re_cmp(LOGICAL,2345)
    Forward_path_FirstStage_Delay1_re_re_cmp_a <= Forward_path_FirstStage_Delay1_re_re_mem_top_q;
    Forward_path_FirstStage_Delay1_re_re_cmp_b <= STD_LOGIC_VECTOR("0" & Forward_path_FirstStage_Delay1_re_re_replace_rdmux_q);
    Forward_path_FirstStage_Delay1_re_re_cmp_q <= "1" when Forward_path_FirstStage_Delay1_re_re_cmp_a = Forward_path_FirstStage_Delay1_re_re_cmp_b else "0";

	--Forward_path_FirstStage_Delay1_re_re_cmpReg(REG,2346)
    Forward_path_FirstStage_Delay1_re_re_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Delay1_re_re_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Delay1_re_re_cmpReg_q <= Forward_path_FirstStage_Delay1_re_re_cmp_q;
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Delay1_re_re_sticky_ena(REG,2349)
    Forward_path_FirstStage_Delay1_re_re_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Delay1_re_re_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Forward_path_FirstStage_Delay1_re_re_nor_q = "1") THEN
                Forward_path_FirstStage_Delay1_re_re_sticky_ena_q <= Forward_path_FirstStage_Delay1_re_re_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Delay1_re_re_enaAnd(LOGICAL,2350)
    Forward_path_FirstStage_Delay1_re_re_enaAnd_a <= Forward_path_FirstStage_Delay1_re_re_sticky_ena_q;
    Forward_path_FirstStage_Delay1_re_re_enaAnd_b <= VCC_q;
    Forward_path_FirstStage_Delay1_re_re_enaAnd_q <= Forward_path_FirstStage_Delay1_re_re_enaAnd_a and Forward_path_FirstStage_Delay1_re_re_enaAnd_b;

	--Forward_path_FirstStage_Delay1_re_re_replace_rdcnt(COUNTER,2340)
    -- every=1, low=0, high=16, step=1, init=1
    Forward_path_FirstStage_Delay1_re_re_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Delay1_re_re_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            Forward_path_FirstStage_Delay1_re_re_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF Forward_path_FirstStage_Delay1_re_re_replace_rdcnt_i = 15 THEN
                  Forward_path_FirstStage_Delay1_re_re_replace_rdcnt_eq <= '1';
                ELSE
                  Forward_path_FirstStage_Delay1_re_re_replace_rdcnt_eq <= '0';
                END IF;
                IF (Forward_path_FirstStage_Delay1_re_re_replace_rdcnt_eq = '1') THEN
                    Forward_path_FirstStage_Delay1_re_re_replace_rdcnt_i <= Forward_path_FirstStage_Delay1_re_re_replace_rdcnt_i - 16;
                ELSE
                    Forward_path_FirstStage_Delay1_re_re_replace_rdcnt_i <= Forward_path_FirstStage_Delay1_re_re_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    Forward_path_FirstStage_Delay1_re_re_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(Forward_path_FirstStage_Delay1_re_re_replace_rdcnt_i,5));


	--Forward_path_FirstStage_Delay1_re_re_replace_rdreg(REG,2341)
    Forward_path_FirstStage_Delay1_re_re_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Delay1_re_re_replace_rdreg_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Delay1_re_re_replace_rdreg_q <= Forward_path_FirstStage_Delay1_re_re_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Delay1_re_re_replace_rdmux(MUX,2342)
    Forward_path_FirstStage_Delay1_re_re_replace_rdmux_s <= VCC_q;
    Forward_path_FirstStage_Delay1_re_re_replace_rdmux: PROCESS (Forward_path_FirstStage_Delay1_re_re_replace_rdmux_s, Forward_path_FirstStage_Delay1_re_re_replace_rdreg_q, Forward_path_FirstStage_Delay1_re_re_replace_rdcnt_q)
    BEGIN
            CASE Forward_path_FirstStage_Delay1_re_re_replace_rdmux_s IS
                  WHEN "0" => Forward_path_FirstStage_Delay1_re_re_replace_rdmux_q <= Forward_path_FirstStage_Delay1_re_re_replace_rdreg_q;
                  WHEN "1" => Forward_path_FirstStage_Delay1_re_re_replace_rdmux_q <= Forward_path_FirstStage_Delay1_re_re_replace_rdcnt_q;
                  WHEN OTHERS => Forward_path_FirstStage_Delay1_re_re_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_FirstStage_Delay1_im_im_replace_mem(DUALMEM,2351)
    Forward_path_FirstStage_Delay1_im_im_replace_mem_reset0 <= areset;
    Forward_path_FirstStage_Delay1_im_im_replace_mem_ia <= xr1_im;
    Forward_path_FirstStage_Delay1_im_im_replace_mem_aa <= Forward_path_FirstStage_Delay1_re_re_replace_rdreg_q;
    Forward_path_FirstStage_Delay1_im_im_replace_mem_ab <= Forward_path_FirstStage_Delay1_re_re_replace_rdmux_q;
    Forward_path_FirstStage_Delay1_im_im_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 5,
        numwords_a => 17,
        width_b => 16,
        widthad_b => 5,
        numwords_b => 17,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_FirstStage_Delay1_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => Forward_path_FirstStage_Delay1_im_im_replace_mem_reset0,
        clock1 => clk,
        address_b => Forward_path_FirstStage_Delay1_im_im_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_FirstStage_Delay1_im_im_replace_mem_iq,
        address_a => Forward_path_FirstStage_Delay1_im_im_replace_mem_aa,
        data_a => Forward_path_FirstStage_Delay1_im_im_replace_mem_ia
    );
        Forward_path_FirstStage_Delay1_im_im_replace_mem_q <= Forward_path_FirstStage_Delay1_im_im_replace_mem_iq(15 downto 0);

	--Forward_path_middelstage_Delay1_im_im_replace_mem(DUALMEM,2373)
    Forward_path_middelstage_Delay1_im_im_replace_mem_reset0 <= areset;
    Forward_path_middelstage_Delay1_im_im_replace_mem_ia <= Forward_path_FirstStage_Delay1_im_im_replace_mem_q;
    Forward_path_middelstage_Delay1_im_im_replace_mem_aa <= Forward_path_middelstage_Delay1_re_re_replace_rdreg_q;
    Forward_path_middelstage_Delay1_im_im_replace_mem_ab <= Forward_path_middelstage_Delay1_re_re_replace_rdmux_q;
    Forward_path_middelstage_Delay1_im_im_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 16,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay1_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => Forward_path_middelstage_Delay1_im_im_replace_mem_reset0,
        clock1 => clk,
        address_b => Forward_path_middelstage_Delay1_im_im_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage_Delay1_im_im_replace_mem_iq,
        address_a => Forward_path_middelstage_Delay1_im_im_replace_mem_aa,
        data_a => Forward_path_middelstage_Delay1_im_im_replace_mem_ia
    );
        Forward_path_middelstage_Delay1_im_im_replace_mem_q <= Forward_path_middelstage_Delay1_im_im_replace_mem_iq(15 downto 0);

	--Forward_path_middelstage1_Delay1_im_im_replace_mem(DUALMEM,2433)
    Forward_path_middelstage1_Delay1_im_im_replace_mem_reset0 <= areset;
    Forward_path_middelstage1_Delay1_im_im_replace_mem_ia <= Forward_path_middelstage_Delay1_im_im_replace_mem_q;
    Forward_path_middelstage1_Delay1_im_im_replace_mem_aa <= Forward_path_middelstage_Delay1_re_re_replace_rdreg_q;
    Forward_path_middelstage1_Delay1_im_im_replace_mem_ab <= Forward_path_middelstage_Delay1_re_re_replace_rdmux_q;
    Forward_path_middelstage1_Delay1_im_im_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 16,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay1_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => Forward_path_middelstage1_Delay1_im_im_replace_mem_reset0,
        clock1 => clk,
        address_b => Forward_path_middelstage1_Delay1_im_im_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage1_Delay1_im_im_replace_mem_iq,
        address_a => Forward_path_middelstage1_Delay1_im_im_replace_mem_aa,
        data_a => Forward_path_middelstage1_Delay1_im_im_replace_mem_ia
    );
        Forward_path_middelstage1_Delay1_im_im_replace_mem_q <= Forward_path_middelstage1_Delay1_im_im_replace_mem_iq(15 downto 0);

	--Forward_path_middelstage2_Delay1_im_im_replace_mem(DUALMEM,2493)
    Forward_path_middelstage2_Delay1_im_im_replace_mem_reset0 <= areset;
    Forward_path_middelstage2_Delay1_im_im_replace_mem_ia <= Forward_path_middelstage1_Delay1_im_im_replace_mem_q;
    Forward_path_middelstage2_Delay1_im_im_replace_mem_aa <= Forward_path_middelstage_Delay1_re_re_replace_rdreg_q;
    Forward_path_middelstage2_Delay1_im_im_replace_mem_ab <= Forward_path_middelstage_Delay1_re_re_replace_rdmux_q;
    Forward_path_middelstage2_Delay1_im_im_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 16,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay1_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => Forward_path_middelstage2_Delay1_im_im_replace_mem_reset0,
        clock1 => clk,
        address_b => Forward_path_middelstage2_Delay1_im_im_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage2_Delay1_im_im_replace_mem_iq,
        address_a => Forward_path_middelstage2_Delay1_im_im_replace_mem_aa,
        data_a => Forward_path_middelstage2_Delay1_im_im_replace_mem_ia
    );
        Forward_path_middelstage2_Delay1_im_im_replace_mem_q <= Forward_path_middelstage2_Delay1_im_im_replace_mem_iq(15 downto 0);

	--Forward_path_middelstage3_Delay1_im_im(DELAY,418)@23
    Forward_path_middelstage3_Delay1_im_im : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage2_Delay1_im_im_replace_mem_q, xout => Forward_path_middelstage3_Delay1_im_im_q, clk => clk, aclr => areset );

	--ld_Forward_path_middelstage3_Delay1_im_im_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_h(DELAY,2133)@23
    ld_Forward_path_middelstage3_Delay1_im_im_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_h : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage3_Delay1_im_im_q, xout => ld_Forward_path_middelstage3_Delay1_im_im_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_h_q, clk => clk, aclr => areset );

	--Forward_path_laststage_Upper1(BITSELECT,166)@22
    Forward_path_laststage_Upper1_in <= Forward_path_laststage_Dual_Bank_LUT_Mux1_q;
    Forward_path_laststage_Upper1_b <= Forward_path_laststage_Upper1_in(31 downto 16);

	--ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem(DUALMEM,2788)
    ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_reset0 <= areset;
    ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_ia <= Forward_path_laststage_Upper1_b;
    ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_aa <= Forward_path_middelstage_Delay1_re_re_replace_rdreg_q;
    ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_ab <= Forward_path_middelstage_Delay1_re_re_replace_rdmux_q;
    ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 16,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay1_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_iq,
        address_a => ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_aa,
        data_a => ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_ia
    );
        ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_q <= ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_iq(15 downto 0);

	--reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6(REG,1160)@25
    reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_q <= ld_Forward_path_laststage_Upper1_b_to_reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_a_replace_mem_q;
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Delay1_re_re_replace_mem(DUALMEM,2339)
    Forward_path_FirstStage_Delay1_re_re_replace_mem_reset0 <= areset;
    Forward_path_FirstStage_Delay1_re_re_replace_mem_ia <= xr1_re;
    Forward_path_FirstStage_Delay1_re_re_replace_mem_aa <= Forward_path_FirstStage_Delay1_re_re_replace_rdreg_q;
    Forward_path_FirstStage_Delay1_re_re_replace_mem_ab <= Forward_path_FirstStage_Delay1_re_re_replace_rdmux_q;
    Forward_path_FirstStage_Delay1_re_re_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 5,
        numwords_a => 17,
        width_b => 16,
        widthad_b => 5,
        numwords_b => 17,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_FirstStage_Delay1_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => Forward_path_FirstStage_Delay1_re_re_replace_mem_reset0,
        clock1 => clk,
        address_b => Forward_path_FirstStage_Delay1_re_re_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_FirstStage_Delay1_re_re_replace_mem_iq,
        address_a => Forward_path_FirstStage_Delay1_re_re_replace_mem_aa,
        data_a => Forward_path_FirstStage_Delay1_re_re_replace_mem_ia
    );
        Forward_path_FirstStage_Delay1_re_re_replace_mem_q <= Forward_path_FirstStage_Delay1_re_re_replace_mem_iq(15 downto 0);

	--Forward_path_middelstage_Delay1_re_re_replace_mem(DUALMEM,2363)
    Forward_path_middelstage_Delay1_re_re_replace_mem_reset0 <= areset;
    Forward_path_middelstage_Delay1_re_re_replace_mem_ia <= Forward_path_FirstStage_Delay1_re_re_replace_mem_q;
    Forward_path_middelstage_Delay1_re_re_replace_mem_aa <= Forward_path_middelstage_Delay1_re_re_replace_rdreg_q;
    Forward_path_middelstage_Delay1_re_re_replace_mem_ab <= Forward_path_middelstage_Delay1_re_re_replace_rdmux_q;
    Forward_path_middelstage_Delay1_re_re_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 16,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay1_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => Forward_path_middelstage_Delay1_re_re_replace_mem_reset0,
        clock1 => clk,
        address_b => Forward_path_middelstage_Delay1_re_re_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage_Delay1_re_re_replace_mem_iq,
        address_a => Forward_path_middelstage_Delay1_re_re_replace_mem_aa,
        data_a => Forward_path_middelstage_Delay1_re_re_replace_mem_ia
    );
        Forward_path_middelstage_Delay1_re_re_replace_mem_q <= Forward_path_middelstage_Delay1_re_re_replace_mem_iq(15 downto 0);

	--Forward_path_middelstage1_Delay1_re_re_replace_mem(DUALMEM,2423)
    Forward_path_middelstage1_Delay1_re_re_replace_mem_reset0 <= areset;
    Forward_path_middelstage1_Delay1_re_re_replace_mem_ia <= Forward_path_middelstage_Delay1_re_re_replace_mem_q;
    Forward_path_middelstage1_Delay1_re_re_replace_mem_aa <= Forward_path_middelstage_Delay1_re_re_replace_rdreg_q;
    Forward_path_middelstage1_Delay1_re_re_replace_mem_ab <= Forward_path_middelstage_Delay1_re_re_replace_rdmux_q;
    Forward_path_middelstage1_Delay1_re_re_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 16,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay1_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => Forward_path_middelstage1_Delay1_re_re_replace_mem_reset0,
        clock1 => clk,
        address_b => Forward_path_middelstage1_Delay1_re_re_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage1_Delay1_re_re_replace_mem_iq,
        address_a => Forward_path_middelstage1_Delay1_re_re_replace_mem_aa,
        data_a => Forward_path_middelstage1_Delay1_re_re_replace_mem_ia
    );
        Forward_path_middelstage1_Delay1_re_re_replace_mem_q <= Forward_path_middelstage1_Delay1_re_re_replace_mem_iq(15 downto 0);

	--Forward_path_middelstage2_Delay1_re_re_replace_mem(DUALMEM,2483)
    Forward_path_middelstage2_Delay1_re_re_replace_mem_reset0 <= areset;
    Forward_path_middelstage2_Delay1_re_re_replace_mem_ia <= Forward_path_middelstage1_Delay1_re_re_replace_mem_q;
    Forward_path_middelstage2_Delay1_re_re_replace_mem_aa <= Forward_path_middelstage_Delay1_re_re_replace_rdreg_q;
    Forward_path_middelstage2_Delay1_re_re_replace_mem_ab <= Forward_path_middelstage_Delay1_re_re_replace_rdmux_q;
    Forward_path_middelstage2_Delay1_re_re_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 16,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay1_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => Forward_path_middelstage2_Delay1_re_re_replace_mem_reset0,
        clock1 => clk,
        address_b => Forward_path_middelstage2_Delay1_re_re_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => Forward_path_middelstage2_Delay1_re_re_replace_mem_iq,
        address_a => Forward_path_middelstage2_Delay1_re_re_replace_mem_aa,
        data_a => Forward_path_middelstage2_Delay1_re_re_replace_mem_ia
    );
        Forward_path_middelstage2_Delay1_re_re_replace_mem_q <= Forward_path_middelstage2_Delay1_re_re_replace_mem_iq(15 downto 0);

	--Forward_path_middelstage3_Delay1_re_re(DELAY,417)@23
    Forward_path_middelstage3_Delay1_re_re : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage2_Delay1_re_re_replace_mem_q, xout => Forward_path_middelstage3_Delay1_re_re_q, clk => clk, aclr => areset );

	--ld_Forward_path_middelstage3_Delay1_re_re_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_e(DELAY,2131)@23
    ld_Forward_path_middelstage3_Delay1_re_re_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_e : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage3_Delay1_re_re_q, xout => ld_Forward_path_middelstage3_Delay1_re_re_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_e_q, clk => clk, aclr => areset );

	--ld_Forward_path_middelstage3_Delay1_re_re_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_e_outputreg(DELAY,2759)
    ld_Forward_path_middelstage3_Delay1_re_re_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_e_outputreg : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => ld_Forward_path_middelstage3_Delay1_re_re_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_e_q, xout => ld_Forward_path_middelstage3_Delay1_re_re_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_e_outputreg_q, clk => clk, aclr => areset );

	--Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma(CHAINMULTADD,1052)@26
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_p(0) <= Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_a(0) * Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_c(0);
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_p(1) <= Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_a(1) * Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_c(1);
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_p(2) <= Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_a(2) * Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_c(2);
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_p(3) <= Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_a(3) * Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_c(3);
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_w(0) <= RESIZE(Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_p(0),34);
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_w(1) <= RESIZE(Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_p(1),34);
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_w(2) <= RESIZE(Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_p(2),34);
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_w(3) <= RESIZE(Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_p(3),34);
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_x(0) <= Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_w(0);
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_x(1) <= Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_w(1);
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_x(2) <= Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_w(2);
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_x(3) <= Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_w(3);
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_y(0) <= Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_s(1) + Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_x(0);
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_y(1) <= Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_s(2) + Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_x(1);
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_y(2) <= Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_s(3) + Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_x(2);
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_y(3) <= Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_x(3);
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_a <= (others => (others => '0'));
            Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_c <= (others => (others => '0'));
            Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage3_Delay1_re_re_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_e_outputreg_q),16));
            Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage3_Delay1_im_im_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_h_q),16));
            Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_a(2) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_laststage_Delay_re_re_q_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_k_q),16));
            Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_a(3) <= SIGNED(RESIZE(SIGNED(Forward_path_laststage_Delay_im_im_q),16));
            Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_6_q),16));
            Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_laststage_Lower1_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_9_q),16));
            Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_c(2) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_laststage_Upper3_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_12_q),16));
            Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_c(3) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_laststage_Lower3_0_to_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_15_q),16));
            Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_s(0) <= Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_y(0);
            Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_s(1) <= Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_y(1);
            Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_s(2) <= Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_y(2);
            Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_s(3) <= Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_y(3);
        END IF;
    END PROCESS;
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_s(0),34));
    Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_q <= Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_s0;
        END IF;
    END PROCESS;

	--ld_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_q_to_Forward_path_laststage_Add3_I_add_b(DELAY,1260)@29
    ld_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_q_to_Forward_path_laststage_Add3_I_add_b : dspba_delay
    GENERIC MAP ( width => 34, depth => 2 )
    PORT MAP ( xin => Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_q, xout => ld_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_q_to_Forward_path_laststage_Add3_I_add_b_q, clk => clk, aclr => areset );

	--Forward_path_middelstage3_Dual_Bank_LUT1_Mux1(MUX,440)@22
    Forward_path_middelstage3_Dual_Bank_LUT1_Mux1_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_q;
    Forward_path_middelstage3_Dual_Bank_LUT1_Mux1: PROCESS (Forward_path_middelstage3_Dual_Bank_LUT1_Mux1_s, Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_q, Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_q)
    BEGIN
            CASE Forward_path_middelstage3_Dual_Bank_LUT1_Mux1_s IS
                  WHEN "0" => Forward_path_middelstage3_Dual_Bank_LUT1_Mux1_q <= Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_q;
                  WHEN "1" => Forward_path_middelstage3_Dual_Bank_LUT1_Mux1_q <= Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_q;
                  WHEN OTHERS => Forward_path_middelstage3_Dual_Bank_LUT1_Mux1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_middelstage3_Lower3(BITSELECT,452)@22
    Forward_path_middelstage3_Lower3_in <= Forward_path_middelstage3_Dual_Bank_LUT1_Mux1_q;
    Forward_path_middelstage3_Lower3_b <= Forward_path_middelstage3_Lower3_in(15 downto 0);

	--reg_Forward_path_middelstage3_Lower3_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_15(REG,1153)@22
    reg_Forward_path_middelstage3_Lower3_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_15: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage3_Lower3_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_15_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage3_Lower3_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_15_q <= Forward_path_middelstage3_Lower3_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage3_Upper3(BITSELECT,480)@22
    Forward_path_middelstage3_Upper3_in <= Forward_path_middelstage3_Dual_Bank_LUT1_Mux1_q;
    Forward_path_middelstage3_Upper3_b <= Forward_path_middelstage3_Upper3_in(31 downto 16);

	--reg_Forward_path_middelstage3_Upper3_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_12(REG,1154)@22
    reg_Forward_path_middelstage3_Upper3_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_12: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage3_Upper3_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_12_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage3_Upper3_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_12_q <= Forward_path_middelstage3_Upper3_b;
        END IF;
    END PROCESS;


	--ld_reg_Forward_path_middelstage3_Upper3_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_12_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_m(DELAY,2208)@23
    ld_reg_Forward_path_middelstage3_Upper3_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_12_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_m : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => reg_Forward_path_middelstage3_Upper3_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_12_q, xout => ld_reg_Forward_path_middelstage3_Upper3_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_12_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_m_q, clk => clk, aclr => areset );

	--ld_Forward_path_middelstage3_Delay_re_re_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_k(DELAY,2207)@23
    ld_Forward_path_middelstage3_Delay_re_re_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_k : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage3_Delay_re_re_replace_mem_q, xout => ld_Forward_path_middelstage3_Delay_re_re_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_k_q, clk => clk, aclr => areset );

	--Forward_path_middelstage3_Dual_Bank_LUT_Mux1(MUX,426)@21
    Forward_path_middelstage3_Dual_Bank_LUT_Mux1_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_q;
    Forward_path_middelstage3_Dual_Bank_LUT_Mux1: PROCESS (Forward_path_middelstage3_Dual_Bank_LUT_Mux1_s, Forward_path_middelstage3_Dual_Bank_LUT_DualMem_q, Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_q)
    BEGIN
            CASE Forward_path_middelstage3_Dual_Bank_LUT_Mux1_s IS
                  WHEN "0" => Forward_path_middelstage3_Dual_Bank_LUT_Mux1_q <= Forward_path_middelstage3_Dual_Bank_LUT_DualMem_q;
                  WHEN "1" => Forward_path_middelstage3_Dual_Bank_LUT_Mux1_q <= Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_q;
                  WHEN OTHERS => Forward_path_middelstage3_Dual_Bank_LUT_Mux1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage3_Lower1_a(DELAY,1632)@21
    ld_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage3_Lower1_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage3_Dual_Bank_LUT_Mux1_q, xout => ld_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage3_Lower1_a_q, clk => clk, aclr => areset );

	--Forward_path_middelstage3_Lower1(BITSELECT,450)@22
    Forward_path_middelstage3_Lower1_in <= ld_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage3_Lower1_a_q;
    Forward_path_middelstage3_Lower1_b <= Forward_path_middelstage3_Lower1_in(15 downto 0);

	--reg_Forward_path_middelstage3_Lower1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_9(REG,1155)@22
    reg_Forward_path_middelstage3_Lower1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage3_Lower1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage3_Lower1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_9_q <= Forward_path_middelstage3_Lower1_b;
        END IF;
    END PROCESS;


	--ld_reg_Forward_path_middelstage3_Lower1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_j(DELAY,2206)@23
    ld_reg_Forward_path_middelstage3_Lower1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_j : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => reg_Forward_path_middelstage3_Lower1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_9_q, xout => ld_reg_Forward_path_middelstage3_Lower1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_j_q, clk => clk, aclr => areset );

	--ld_Forward_path_middelstage2_Delay1_im_im_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_h(DELAY,2205)@23
    ld_Forward_path_middelstage2_Delay1_im_im_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_h : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage2_Delay1_im_im_replace_mem_q, xout => ld_Forward_path_middelstage2_Delay1_im_im_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_h_q, clk => clk, aclr => areset );

	--Forward_path_middelstage3_Upper1(BITSELECT,478)@22
    Forward_path_middelstage3_Upper1_in <= ld_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage3_Lower1_a_q;
    Forward_path_middelstage3_Upper1_b <= Forward_path_middelstage3_Upper1_in(31 downto 16);

	--reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_6(REG,1156)@22
    reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_6_q <= Forward_path_middelstage3_Upper1_b;
        END IF;
    END PROCESS;


	--ld_reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_g(DELAY,2204)@23
    ld_reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_g : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_6_q, xout => ld_reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_g_q, clk => clk, aclr => areset );

	--ld_reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_g_outputreg(DELAY,2766)
    ld_reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_g_outputreg : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => ld_reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_g_q, xout => ld_reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_g_outputreg_q, clk => clk, aclr => areset );

	--ld_Forward_path_middelstage2_Delay1_re_re_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_e(DELAY,2203)@23
    ld_Forward_path_middelstage2_Delay1_re_re_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_e : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage2_Delay1_re_re_replace_mem_q, xout => ld_Forward_path_middelstage2_Delay1_re_re_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_e_q, clk => clk, aclr => areset );

	--ld_Forward_path_middelstage2_Delay1_re_re_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_e_outputreg(DELAY,2765)
    ld_Forward_path_middelstage2_Delay1_re_re_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_e_outputreg : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => ld_Forward_path_middelstage2_Delay1_re_re_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_e_q, xout => ld_Forward_path_middelstage2_Delay1_re_re_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_e_outputreg_q, clk => clk, aclr => areset );

	--Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma(CHAINMULTADD,1060)@26
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_p(0) <= Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_a(0) * Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_c(0);
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_p(1) <= Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_a(1) * Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_c(1);
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_p(2) <= Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_a(2) * Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_c(2);
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_p(3) <= Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_a(3) * Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_c(3);
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_w(0) <= RESIZE(Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_p(0),34);
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_w(1) <= RESIZE(Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_p(1),34);
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_w(2) <= RESIZE(Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_p(2),34);
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_w(3) <= RESIZE(Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_p(3),34);
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_x(0) <= Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_w(0);
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_x(1) <= Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_w(1);
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_x(2) <= Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_w(2);
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_x(3) <= Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_w(3);
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_y(0) <= Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_s(1) + Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_x(0);
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_y(1) <= Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_s(2) + Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_x(1);
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_y(2) <= Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_s(3) + Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_x(2);
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_y(3) <= Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_x(3);
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage2_Delay1_re_re_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_e_outputreg_q),16));
            Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage2_Delay1_im_im_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_h_q),16));
            Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_a(2) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage3_Delay_re_re_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_k_q),16));
            Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_a(3) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage3_Delay_im_im_replace_mem_q),16));
            Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(ld_reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_g_outputreg_q),16));
            Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(ld_reg_Forward_path_middelstage3_Lower1_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_j_q),16));
            Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_c(2) <= SIGNED(RESIZE(SIGNED(ld_reg_Forward_path_middelstage3_Upper3_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_12_q_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_m_q),16));
            Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_c(3) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage3_Lower3_0_to_Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_15_q),16));
            Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_s(0) <= Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_y(0);
            Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_s(1) <= Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_y(1);
            Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_s(2) <= Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_y(2);
            Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_s(3) <= Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_y(3);
        END IF;
    END PROCESS;
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_s(0),34));
    Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_q <= Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_s0;
        END IF;
    END PROCESS;

	--Forward_path_middelstage2_Dual_Bank_LUT1_Mux1(MUX,362)@20
    Forward_path_middelstage2_Dual_Bank_LUT1_Mux1_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage2_Dual_Bank_LUT1_Mux1_b_q;
    Forward_path_middelstage2_Dual_Bank_LUT1_Mux1: PROCESS (Forward_path_middelstage2_Dual_Bank_LUT1_Mux1_s, Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_q, Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_q)
    BEGIN
            CASE Forward_path_middelstage2_Dual_Bank_LUT1_Mux1_s IS
                  WHEN "0" => Forward_path_middelstage2_Dual_Bank_LUT1_Mux1_q <= Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_q;
                  WHEN "1" => Forward_path_middelstage2_Dual_Bank_LUT1_Mux1_q <= Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_q;
                  WHEN OTHERS => Forward_path_middelstage2_Dual_Bank_LUT1_Mux1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_middelstage2_Lower3(BITSELECT,374)@20
    Forward_path_middelstage2_Lower3_in <= Forward_path_middelstage2_Dual_Bank_LUT1_Mux1_q;
    Forward_path_middelstage2_Lower3_b <= Forward_path_middelstage2_Lower3_in(15 downto 0);

	--reg_Forward_path_middelstage2_Lower3_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_15(REG,1149)@20
    reg_Forward_path_middelstage2_Lower3_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_15: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage2_Lower3_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_15_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage2_Lower3_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_15_q <= Forward_path_middelstage2_Lower3_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage2_Upper3(BITSELECT,402)@20
    Forward_path_middelstage2_Upper3_in <= Forward_path_middelstage2_Dual_Bank_LUT1_Mux1_q;
    Forward_path_middelstage2_Upper3_b <= Forward_path_middelstage2_Upper3_in(31 downto 16);

	--ld_Forward_path_middelstage2_Upper3_b_to_reg_Forward_path_middelstage2_Upper3_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_12_a(DELAY,2300)@20
    ld_Forward_path_middelstage2_Upper3_b_to_reg_Forward_path_middelstage2_Upper3_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_12_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage2_Upper3_b, xout => ld_Forward_path_middelstage2_Upper3_b_to_reg_Forward_path_middelstage2_Upper3_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_12_a_q, clk => clk, aclr => areset );

	--reg_Forward_path_middelstage2_Upper3_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_12(REG,1150)@21
    reg_Forward_path_middelstage2_Upper3_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_12: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage2_Upper3_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_12_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage2_Upper3_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_12_q <= ld_Forward_path_middelstage2_Upper3_b_to_reg_Forward_path_middelstage2_Upper3_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_12_a_q;
        END IF;
    END PROCESS;


	--ld_Forward_path_middelstage2_Delay_re_re_q_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_j(DELAY,2110)@21
    ld_Forward_path_middelstage2_Delay_re_re_q_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_j : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage2_Delay_re_re_replace_mem_q, xout => ld_Forward_path_middelstage2_Delay_re_re_q_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_j_q, clk => clk, aclr => areset );

	--Forward_path_middelstage2_Dual_Bank_LUT_Mux1(MUX,348)@19
    Forward_path_middelstage2_Dual_Bank_LUT_Mux1_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_switch_Mux_b_q;
    Forward_path_middelstage2_Dual_Bank_LUT_Mux1: PROCESS (Forward_path_middelstage2_Dual_Bank_LUT_Mux1_s, Forward_path_middelstage2_Dual_Bank_LUT_DualMem_q, Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_q)
    BEGIN
            CASE Forward_path_middelstage2_Dual_Bank_LUT_Mux1_s IS
                  WHEN "0" => Forward_path_middelstage2_Dual_Bank_LUT_Mux1_q <= Forward_path_middelstage2_Dual_Bank_LUT_DualMem_q;
                  WHEN "1" => Forward_path_middelstage2_Dual_Bank_LUT_Mux1_q <= Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_q;
                  WHEN OTHERS => Forward_path_middelstage2_Dual_Bank_LUT_Mux1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Forward_path_middelstage2_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage2_Lower1_a(DELAY,1554)@19
    ld_Forward_path_middelstage2_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage2_Lower1_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage2_Dual_Bank_LUT_Mux1_q, xout => ld_Forward_path_middelstage2_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage2_Lower1_a_q, clk => clk, aclr => areset );

	--Forward_path_middelstage2_Lower1(BITSELECT,372)@20
    Forward_path_middelstage2_Lower1_in <= ld_Forward_path_middelstage2_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage2_Lower1_a_q;
    Forward_path_middelstage2_Lower1_b <= Forward_path_middelstage2_Lower1_in(15 downto 0);

	--ld_Forward_path_middelstage2_Lower1_b_to_reg_Forward_path_middelstage2_Lower1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_9_a(DELAY,2301)@20
    ld_Forward_path_middelstage2_Lower1_b_to_reg_Forward_path_middelstage2_Lower1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_9_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage2_Lower1_b, xout => ld_Forward_path_middelstage2_Lower1_b_to_reg_Forward_path_middelstage2_Lower1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_9_a_q, clk => clk, aclr => areset );

	--reg_Forward_path_middelstage2_Lower1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_9(REG,1151)@22
    reg_Forward_path_middelstage2_Lower1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage2_Lower1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage2_Lower1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_9_q <= ld_Forward_path_middelstage2_Lower1_b_to_reg_Forward_path_middelstage2_Lower1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_9_a_q;
        END IF;
    END PROCESS;


	--ld_Forward_path_middelstage1_Delay1_im_im_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_h(DELAY,2189)@21
    ld_Forward_path_middelstage1_Delay1_im_im_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_h : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage1_Delay1_im_im_replace_mem_q, xout => ld_Forward_path_middelstage1_Delay1_im_im_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_h_q, clk => clk, aclr => areset );

	--Forward_path_middelstage2_Upper1(BITSELECT,400)@20
    Forward_path_middelstage2_Upper1_in <= ld_Forward_path_middelstage2_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage2_Lower1_a_q;
    Forward_path_middelstage2_Upper1_b <= Forward_path_middelstage2_Upper1_in(31 downto 16);

	--reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_6(REG,1152)@20
    reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_6_q <= Forward_path_middelstage2_Upper1_b;
        END IF;
    END PROCESS;


	--ld_reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_g(DELAY,2188)@21
    ld_reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_g : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_6_q, xout => ld_reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_g_q, clk => clk, aclr => areset );

	--ld_reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_g_outputreg(DELAY,2764)
    ld_reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_g_outputreg : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => ld_reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_g_q, xout => ld_reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_g_outputreg_q, clk => clk, aclr => areset );

	--ld_Forward_path_middelstage1_Delay1_re_re_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_e(DELAY,2187)@21
    ld_Forward_path_middelstage1_Delay1_re_re_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_e : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage1_Delay1_re_re_replace_mem_q, xout => ld_Forward_path_middelstage1_Delay1_re_re_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_e_q, clk => clk, aclr => areset );

	--ld_Forward_path_middelstage1_Delay1_re_re_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_e_outputreg(DELAY,2763)
    ld_Forward_path_middelstage1_Delay1_re_re_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_e_outputreg : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => ld_Forward_path_middelstage1_Delay1_re_re_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_e_q, xout => ld_Forward_path_middelstage1_Delay1_re_re_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_e_outputreg_q, clk => clk, aclr => areset );

	--Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma(CHAINMULTADD,1058)@24
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_p(0) <= Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_a(0) * Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_c(0);
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_p(1) <= Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_a(1) * Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_c(1);
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_p(2) <= Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_a(2) * Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_c(2);
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_p(3) <= Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_a(3) * Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_c(3);
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_w(0) <= RESIZE(Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_p(0),34);
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_w(1) <= RESIZE(Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_p(1),34);
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_w(2) <= RESIZE(Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_p(2),34);
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_w(3) <= RESIZE(Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_p(3),34);
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_x(0) <= Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_w(0);
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_x(1) <= Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_w(1);
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_x(2) <= Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_w(2);
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_x(3) <= Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_w(3);
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_y(0) <= Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_s(1) + Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_x(0);
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_y(1) <= Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_s(2) + Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_x(1);
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_y(2) <= Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_s(3) + Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_x(2);
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_y(3) <= Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_x(3);
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage1_Delay1_re_re_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_e_outputreg_q),16));
            Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage1_Delay1_im_im_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_h_q),16));
            Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_a(2) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage2_Delay_re_re_q_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_j_q),16));
            Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_a(3) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage2_Delay_im_im_replace_mem_q),16));
            Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(ld_reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_g_outputreg_q),16));
            Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage2_Lower1_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_9_q),16));
            Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_c(2) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage2_Upper3_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_12_q),16));
            Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_c(3) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage2_Lower3_0_to_Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_15_q),16));
            Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_s(0) <= Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_y(0);
            Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_s(1) <= Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_y(1);
            Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_s(2) <= Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_y(2);
            Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_s(3) <= Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_y(3);
        END IF;
    END PROCESS;
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_s(0),34));
    Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_q <= Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_s0;
        END IF;
    END PROCESS;

	--Forward_path_middelstage1_Dual_Bank_LUT1_Mux1(MUX,284)@18
    Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_b_q;
    Forward_path_middelstage1_Dual_Bank_LUT1_Mux1: PROCESS (Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_s, Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_q, Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_q)
    BEGIN
            CASE Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_s IS
                  WHEN "0" => Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_q <= Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_q;
                  WHEN "1" => Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_q <= Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_q;
                  WHEN OTHERS => Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_middelstage1_Lower3(BITSELECT,296)@18
    Forward_path_middelstage1_Lower3_in <= Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_q;
    Forward_path_middelstage1_Lower3_b <= Forward_path_middelstage1_Lower3_in(15 downto 0);

	--reg_Forward_path_middelstage1_Lower3_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_15(REG,1145)@18
    reg_Forward_path_middelstage1_Lower3_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_15: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage1_Lower3_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_15_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage1_Lower3_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_15_q <= Forward_path_middelstage1_Lower3_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage1_Upper3(BITSELECT,324)@18
    Forward_path_middelstage1_Upper3_in <= Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_q;
    Forward_path_middelstage1_Upper3_b <= Forward_path_middelstage1_Upper3_in(31 downto 16);

	--ld_Forward_path_middelstage1_Upper3_b_to_reg_Forward_path_middelstage1_Upper3_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_12_a(DELAY,2296)@18
    ld_Forward_path_middelstage1_Upper3_b_to_reg_Forward_path_middelstage1_Upper3_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_12_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage1_Upper3_b, xout => ld_Forward_path_middelstage1_Upper3_b_to_reg_Forward_path_middelstage1_Upper3_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_12_a_q, clk => clk, aclr => areset );

	--reg_Forward_path_middelstage1_Upper3_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_12(REG,1146)@19
    reg_Forward_path_middelstage1_Upper3_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_12: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage1_Upper3_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_12_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage1_Upper3_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_12_q <= ld_Forward_path_middelstage1_Upper3_b_to_reg_Forward_path_middelstage1_Upper3_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_12_a_q;
        END IF;
    END PROCESS;


	--ld_Forward_path_middelstage1_Delay_re_re_q_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_j(DELAY,2094)@19
    ld_Forward_path_middelstage1_Delay_re_re_q_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_j : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage1_Delay_re_re_replace_mem_q, xout => ld_Forward_path_middelstage1_Delay_re_re_q_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_j_q, clk => clk, aclr => areset );

	--Forward_path_middelstage1_Dual_Bank_LUT_Mux1(MUX,270)@17
    Forward_path_middelstage1_Dual_Bank_LUT_Mux1_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_middelstage1_Dual_Bank_LUT_Mux1: PROCESS (Forward_path_middelstage1_Dual_Bank_LUT_Mux1_s, Forward_path_middelstage1_Dual_Bank_LUT_DualMem_q, Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_q)
    BEGIN
            CASE Forward_path_middelstage1_Dual_Bank_LUT_Mux1_s IS
                  WHEN "0" => Forward_path_middelstage1_Dual_Bank_LUT_Mux1_q <= Forward_path_middelstage1_Dual_Bank_LUT_DualMem_q;
                  WHEN "1" => Forward_path_middelstage1_Dual_Bank_LUT_Mux1_q <= Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_q;
                  WHEN OTHERS => Forward_path_middelstage1_Dual_Bank_LUT_Mux1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Forward_path_middelstage1_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage1_Lower1_a(DELAY,1476)@17
    ld_Forward_path_middelstage1_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage1_Lower1_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage1_Dual_Bank_LUT_Mux1_q, xout => ld_Forward_path_middelstage1_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage1_Lower1_a_q, clk => clk, aclr => areset );

	--Forward_path_middelstage1_Lower1(BITSELECT,294)@18
    Forward_path_middelstage1_Lower1_in <= ld_Forward_path_middelstage1_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage1_Lower1_a_q;
    Forward_path_middelstage1_Lower1_b <= Forward_path_middelstage1_Lower1_in(15 downto 0);

	--ld_Forward_path_middelstage1_Lower1_b_to_reg_Forward_path_middelstage1_Lower1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_9_a(DELAY,2297)@18
    ld_Forward_path_middelstage1_Lower1_b_to_reg_Forward_path_middelstage1_Lower1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_9_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage1_Lower1_b, xout => ld_Forward_path_middelstage1_Lower1_b_to_reg_Forward_path_middelstage1_Lower1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_9_a_q, clk => clk, aclr => areset );

	--reg_Forward_path_middelstage1_Lower1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_9(REG,1147)@20
    reg_Forward_path_middelstage1_Lower1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage1_Lower1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage1_Lower1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_9_q <= ld_Forward_path_middelstage1_Lower1_b_to_reg_Forward_path_middelstage1_Lower1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_9_a_q;
        END IF;
    END PROCESS;


	--ld_Forward_path_middelstage_Delay1_im_im_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_h(DELAY,2173)@19
    ld_Forward_path_middelstage_Delay1_im_im_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_h : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage_Delay1_im_im_replace_mem_q, xout => ld_Forward_path_middelstage_Delay1_im_im_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_h_q, clk => clk, aclr => areset );

	--Forward_path_middelstage1_Upper1(BITSELECT,322)@18
    Forward_path_middelstage1_Upper1_in <= ld_Forward_path_middelstage1_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage1_Lower1_a_q;
    Forward_path_middelstage1_Upper1_b <= Forward_path_middelstage1_Upper1_in(31 downto 16);

	--reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_6(REG,1148)@18
    reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_6_q <= Forward_path_middelstage1_Upper1_b;
        END IF;
    END PROCESS;


	--ld_reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_g(DELAY,2172)@19
    ld_reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_g : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_6_q, xout => ld_reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_g_q, clk => clk, aclr => areset );

	--ld_reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_g_outputreg(DELAY,2762)
    ld_reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_g_outputreg : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => ld_reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_g_q, xout => ld_reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_g_outputreg_q, clk => clk, aclr => areset );

	--ld_Forward_path_middelstage_Delay1_re_re_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_e(DELAY,2171)@19
    ld_Forward_path_middelstage_Delay1_re_re_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_e : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage_Delay1_re_re_replace_mem_q, xout => ld_Forward_path_middelstage_Delay1_re_re_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_e_q, clk => clk, aclr => areset );

	--ld_Forward_path_middelstage_Delay1_re_re_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_e_outputreg(DELAY,2761)
    ld_Forward_path_middelstage_Delay1_re_re_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_e_outputreg : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => ld_Forward_path_middelstage_Delay1_re_re_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_e_q, xout => ld_Forward_path_middelstage_Delay1_re_re_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_e_outputreg_q, clk => clk, aclr => areset );

	--Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma(CHAINMULTADD,1056)@22
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_p(0) <= Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_a(0) * Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_c(0);
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_p(1) <= Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_a(1) * Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_c(1);
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_p(2) <= Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_a(2) * Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_c(2);
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_p(3) <= Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_a(3) * Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_c(3);
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_w(0) <= RESIZE(Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_p(0),34);
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_w(1) <= RESIZE(Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_p(1),34);
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_w(2) <= RESIZE(Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_p(2),34);
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_w(3) <= RESIZE(Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_p(3),34);
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_x(0) <= Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_w(0);
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_x(1) <= Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_w(1);
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_x(2) <= Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_w(2);
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_x(3) <= Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_w(3);
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_y(0) <= Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_s(1) + Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_x(0);
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_y(1) <= Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_s(2) + Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_x(1);
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_y(2) <= Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_s(3) + Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_x(2);
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_y(3) <= Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_x(3);
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage_Delay1_re_re_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_e_outputreg_q),16));
            Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage_Delay1_im_im_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_h_q),16));
            Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_a(2) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage1_Delay_re_re_q_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_j_q),16));
            Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_a(3) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage1_Delay_im_im_replace_mem_q),16));
            Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(ld_reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_g_outputreg_q),16));
            Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage1_Lower1_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_9_q),16));
            Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_c(2) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage1_Upper3_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_12_q),16));
            Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_c(3) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage1_Lower3_0_to_Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_15_q),16));
            Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_s(0) <= Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_y(0);
            Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_s(1) <= Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_y(1);
            Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_s(2) <= Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_y(2);
            Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_s(3) <= Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_y(3);
        END IF;
    END PROCESS;
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_s(0),34));
    Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_q <= Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_s0;
        END IF;
    END PROCESS;

	--Forward_path_middelstage_Dual_Bank_LUT1_Mux1(MUX,206)@16
    Forward_path_middelstage_Dual_Bank_LUT1_Mux1_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_Mux1_b_q;
    Forward_path_middelstage_Dual_Bank_LUT1_Mux1: PROCESS (Forward_path_middelstage_Dual_Bank_LUT1_Mux1_s, Forward_path_middelstage_Dual_Bank_LUT1_DualMem_q, Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_q)
    BEGIN
            CASE Forward_path_middelstage_Dual_Bank_LUT1_Mux1_s IS
                  WHEN "0" => Forward_path_middelstage_Dual_Bank_LUT1_Mux1_q <= Forward_path_middelstage_Dual_Bank_LUT1_DualMem_q;
                  WHEN "1" => Forward_path_middelstage_Dual_Bank_LUT1_Mux1_q <= Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_q;
                  WHEN OTHERS => Forward_path_middelstage_Dual_Bank_LUT1_Mux1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_middelstage_Lower3(BITSELECT,218)@16
    Forward_path_middelstage_Lower3_in <= Forward_path_middelstage_Dual_Bank_LUT1_Mux1_q;
    Forward_path_middelstage_Lower3_b <= Forward_path_middelstage_Lower3_in(15 downto 0);

	--reg_Forward_path_middelstage_Lower3_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_15(REG,1141)@16
    reg_Forward_path_middelstage_Lower3_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_15: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage_Lower3_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_15_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage_Lower3_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_15_q <= Forward_path_middelstage_Lower3_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Upper3(BITSELECT,246)@16
    Forward_path_middelstage_Upper3_in <= Forward_path_middelstage_Dual_Bank_LUT1_Mux1_q;
    Forward_path_middelstage_Upper3_b <= Forward_path_middelstage_Upper3_in(31 downto 16);

	--reg_Forward_path_middelstage_Upper3_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_12(REG,1142)@16
    reg_Forward_path_middelstage_Upper3_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_12: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage_Upper3_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_12_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage_Upper3_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_12_q <= Forward_path_middelstage_Upper3_b;
        END IF;
    END PROCESS;


	--ld_reg_Forward_path_middelstage_Upper3_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_12_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_m(DELAY,2160)@17
    ld_reg_Forward_path_middelstage_Upper3_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_12_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_m : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => reg_Forward_path_middelstage_Upper3_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_12_q, xout => ld_reg_Forward_path_middelstage_Upper3_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_12_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_m_q, clk => clk, aclr => areset );

	--ld_Forward_path_middelstage_Delay_re_re_q_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_j(DELAY,2078)@17
    ld_Forward_path_middelstage_Delay_re_re_q_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_j : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage_Delay_re_re_q, xout => ld_Forward_path_middelstage_Delay_re_re_q_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_j_q, clk => clk, aclr => areset );

	--Forward_path_middelstage_Dual_Bank_LUT_Mux1(MUX,192)@15
    Forward_path_middelstage_Dual_Bank_LUT_Mux1_s <= ld_ChannelIn_Arb_s_to_Forward_path_FirstStage_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_middelstage_Dual_Bank_LUT_Mux1: PROCESS (Forward_path_middelstage_Dual_Bank_LUT_Mux1_s, Forward_path_middelstage_Dual_Bank_LUT_DualMem_q, Forward_path_middelstage_Dual_Bank_LUT_DualMem1_q)
    BEGIN
            CASE Forward_path_middelstage_Dual_Bank_LUT_Mux1_s IS
                  WHEN "0" => Forward_path_middelstage_Dual_Bank_LUT_Mux1_q <= Forward_path_middelstage_Dual_Bank_LUT_DualMem_q;
                  WHEN "1" => Forward_path_middelstage_Dual_Bank_LUT_Mux1_q <= Forward_path_middelstage_Dual_Bank_LUT_DualMem1_q;
                  WHEN OTHERS => Forward_path_middelstage_Dual_Bank_LUT_Mux1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Forward_path_middelstage_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage_Lower1_a(DELAY,1398)@15
    ld_Forward_path_middelstage_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage_Lower1_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage_Dual_Bank_LUT_Mux1_q, xout => ld_Forward_path_middelstage_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage_Lower1_a_q, clk => clk, aclr => areset );

	--Forward_path_middelstage_Lower1(BITSELECT,216)@16
    Forward_path_middelstage_Lower1_in <= ld_Forward_path_middelstage_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage_Lower1_a_q;
    Forward_path_middelstage_Lower1_b <= Forward_path_middelstage_Lower1_in(15 downto 0);

	--ld_Forward_path_middelstage_Lower1_b_to_reg_Forward_path_middelstage_Lower1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_9_a(DELAY,2293)@16
    ld_Forward_path_middelstage_Lower1_b_to_reg_Forward_path_middelstage_Lower1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_9_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage_Lower1_b, xout => ld_Forward_path_middelstage_Lower1_b_to_reg_Forward_path_middelstage_Lower1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_9_a_q, clk => clk, aclr => areset );

	--reg_Forward_path_middelstage_Lower1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_9(REG,1143)@18
    reg_Forward_path_middelstage_Lower1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage_Lower1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage_Lower1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_9_q <= ld_Forward_path_middelstage_Lower1_b_to_reg_Forward_path_middelstage_Lower1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_9_a_q;
        END IF;
    END PROCESS;


	--ld_Forward_path_FirstStage_Delay1_im_im_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_h(DELAY,2157)@17
    ld_Forward_path_FirstStage_Delay1_im_im_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_h : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_FirstStage_Delay1_im_im_replace_mem_q, xout => ld_Forward_path_FirstStage_Delay1_im_im_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_h_q, clk => clk, aclr => areset );

	--Forward_path_middelstage_Upper1(BITSELECT,244)@16
    Forward_path_middelstage_Upper1_in <= ld_Forward_path_middelstage_Dual_Bank_LUT_Mux1_q_to_Forward_path_middelstage_Lower1_a_q;
    Forward_path_middelstage_Upper1_b <= Forward_path_middelstage_Upper1_in(31 downto 16);

	--ld_Forward_path_middelstage_Upper1_b_to_reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_6_a_inputreg(DELAY,2787)
    ld_Forward_path_middelstage_Upper1_b_to_reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_6_a_inputreg : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage_Upper1_b, xout => ld_Forward_path_middelstage_Upper1_b_to_reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_6_a_inputreg_q, clk => clk, aclr => areset );

	--ld_Forward_path_middelstage_Upper1_b_to_reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_6_a(DELAY,2294)@16
    ld_Forward_path_middelstage_Upper1_b_to_reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_6_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => ld_Forward_path_middelstage_Upper1_b_to_reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_6_a_inputreg_q, xout => ld_Forward_path_middelstage_Upper1_b_to_reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_6_a_q, clk => clk, aclr => areset );

	--reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_6(REG,1144)@19
    reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_6_q <= ld_Forward_path_middelstage_Upper1_b_to_reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_6_a_q;
        END IF;
    END PROCESS;


	--ld_Forward_path_FirstStage_Delay1_re_re_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_e(DELAY,2155)@17
    ld_Forward_path_FirstStage_Delay1_re_re_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_e : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_FirstStage_Delay1_re_re_replace_mem_q, xout => ld_Forward_path_FirstStage_Delay1_re_re_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_e_q, clk => clk, aclr => areset );

	--ld_Forward_path_FirstStage_Delay1_re_re_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_e_outputreg(DELAY,2760)
    ld_Forward_path_FirstStage_Delay1_re_re_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_e_outputreg : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => ld_Forward_path_FirstStage_Delay1_re_re_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_e_q, xout => ld_Forward_path_FirstStage_Delay1_re_re_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_e_outputreg_q, clk => clk, aclr => areset );

	--Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma(CHAINMULTADD,1054)@20
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_p(0) <= Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_a(0) * Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_c(0);
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_p(1) <= Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_a(1) * Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_c(1);
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_p(2) <= Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_a(2) * Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_c(2);
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_p(3) <= Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_a(3) * Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_c(3);
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_w(0) <= RESIZE(Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_p(0),34);
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_w(1) <= RESIZE(Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_p(1),34);
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_w(2) <= RESIZE(Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_p(2),34);
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_w(3) <= RESIZE(Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_p(3),34);
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_x(0) <= Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_w(0);
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_x(1) <= Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_w(1);
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_x(2) <= Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_w(2);
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_x(3) <= Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_w(3);
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_y(0) <= Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_s(1) + Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_x(0);
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_y(1) <= Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_s(2) + Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_x(1);
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_y(2) <= Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_s(3) + Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_x(2);
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_y(3) <= Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_x(3);
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_FirstStage_Delay1_re_re_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_e_outputreg_q),16));
            Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_FirstStage_Delay1_im_im_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_h_q),16));
            Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_a(2) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage_Delay_re_re_q_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_j_q),16));
            Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_a(3) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage_Delay_im_im_q),16));
            Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_6_q),16));
            Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage_Lower1_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_9_q),16));
            Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_c(2) <= SIGNED(RESIZE(SIGNED(ld_reg_Forward_path_middelstage_Upper3_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_12_q_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_m_q),16));
            Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_c(3) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage_Lower3_0_to_Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_15_q),16));
            Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_s(0) <= Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_y(0);
            Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_s(1) <= Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_y(1);
            Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_s(2) <= Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_y(2);
            Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_s(3) <= Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_y(3);
        END IF;
    END PROCESS;
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_s(0),34));
    Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_q <= Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_s0;
        END IF;
    END PROCESS;

	--Forward_path_FirstStage_Dual_Bank_LUT1_Mux1(MUX,53)@15
    Forward_path_FirstStage_Dual_Bank_LUT1_Mux1_s <= ld_ChannelIn_Arb_s_to_Forward_path_FirstStage_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_FirstStage_Dual_Bank_LUT1_Mux1: PROCESS (Forward_path_FirstStage_Dual_Bank_LUT1_Mux1_s, Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_q, Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_q)
    BEGIN
            CASE Forward_path_FirstStage_Dual_Bank_LUT1_Mux1_s IS
                  WHEN "0" => Forward_path_FirstStage_Dual_Bank_LUT1_Mux1_q <= Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_q;
                  WHEN "1" => Forward_path_FirstStage_Dual_Bank_LUT1_Mux1_q <= Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_q;
                  WHEN OTHERS => Forward_path_FirstStage_Dual_Bank_LUT1_Mux1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_FirstStage_Lower3(BITSELECT,65)@15
    Forward_path_FirstStage_Lower3_in <= Forward_path_FirstStage_Dual_Bank_LUT1_Mux1_q;
    Forward_path_FirstStage_Lower3_b <= Forward_path_FirstStage_Lower3_in(15 downto 0);

	--reg_Forward_path_FirstStage_Lower3_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_15(REG,1137)@15
    reg_Forward_path_FirstStage_Lower3_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_15: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_FirstStage_Lower3_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_15_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_FirstStage_Lower3_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_15_q <= Forward_path_FirstStage_Lower3_b;
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Upper3(BITSELECT,93)@15
    Forward_path_FirstStage_Upper3_in <= Forward_path_FirstStage_Dual_Bank_LUT1_Mux1_q;
    Forward_path_FirstStage_Upper3_b <= Forward_path_FirstStage_Upper3_in(31 downto 16);

	--ld_Forward_path_FirstStage_Upper3_b_to_reg_Forward_path_FirstStage_Upper3_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_12_a(DELAY,2288)@15
    ld_Forward_path_FirstStage_Upper3_b_to_reg_Forward_path_FirstStage_Upper3_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_12_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_FirstStage_Upper3_b, xout => ld_Forward_path_FirstStage_Upper3_b_to_reg_Forward_path_FirstStage_Upper3_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_12_a_q, clk => clk, aclr => areset );

	--reg_Forward_path_FirstStage_Upper3_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_12(REG,1138)@16
    reg_Forward_path_FirstStage_Upper3_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_12: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_FirstStage_Upper3_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_12_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_FirstStage_Upper3_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_12_q <= ld_Forward_path_FirstStage_Upper3_b_to_reg_Forward_path_FirstStage_Upper3_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_12_a_q;
        END IF;
    END PROCESS;


	--ld_Forward_path_FirstStage_Delay_re_re_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_k(DELAY,2127)@16
    ld_Forward_path_FirstStage_Delay_re_re_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_k : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_FirstStage_Delay_re_re_replace_mem_q, xout => ld_Forward_path_FirstStage_Delay_re_re_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_k_q, clk => clk, aclr => areset );

	--Forward_path_FirstStage_Dual_Bank_LUT_Mux1(MUX,39)@15
    Forward_path_FirstStage_Dual_Bank_LUT_Mux1_s <= ld_ChannelIn_Arb_s_to_Forward_path_FirstStage_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_FirstStage_Dual_Bank_LUT_Mux1: PROCESS (Forward_path_FirstStage_Dual_Bank_LUT_Mux1_s, Forward_path_FirstStage_Dual_Bank_LUT_DualMem_q, Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_q)
    BEGIN
            CASE Forward_path_FirstStage_Dual_Bank_LUT_Mux1_s IS
                  WHEN "0" => Forward_path_FirstStage_Dual_Bank_LUT_Mux1_q <= Forward_path_FirstStage_Dual_Bank_LUT_DualMem_q;
                  WHEN "1" => Forward_path_FirstStage_Dual_Bank_LUT_Mux1_q <= Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_q;
                  WHEN OTHERS => Forward_path_FirstStage_Dual_Bank_LUT_Mux1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_FirstStage_Lower1(BITSELECT,63)@15
    Forward_path_FirstStage_Lower1_in <= Forward_path_FirstStage_Dual_Bank_LUT_Mux1_q;
    Forward_path_FirstStage_Lower1_b <= Forward_path_FirstStage_Lower1_in(15 downto 0);

	--reg_Forward_path_FirstStage_Lower1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_9(REG,1139)@15
    reg_Forward_path_FirstStage_Lower1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_FirstStage_Lower1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_FirstStage_Lower1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_9_q <= Forward_path_FirstStage_Lower1_b;
        END IF;
    END PROCESS;


	--ld_reg_Forward_path_FirstStage_Lower1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_j(DELAY,2126)@16
    ld_reg_Forward_path_FirstStage_Lower1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_j : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => reg_Forward_path_FirstStage_Lower1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_9_q, xout => ld_reg_Forward_path_FirstStage_Lower1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_j_q, clk => clk, aclr => areset );

	--ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem(DUALMEM,2733)
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_reset0 <= areset;
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_ia <= xr1_im;
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_aa <= Forward_path_FirstStage_Delay_re_re_replace_rdreg_q;
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_ab <= Forward_path_FirstStage_Delay_re_re_replace_rdmux_q;
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 16,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_FirstStage_Delay_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_iq,
        address_a => ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_aa,
        data_a => ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_ia
    );
        ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_q <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_iq(15 downto 0);

	--ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_outputreg(DELAY,2732)
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_outputreg : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_replace_mem_q, xout => ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_outputreg_q, clk => clk, aclr => areset );

	--Forward_path_FirstStage_Upper1(BITSELECT,91)@15
    Forward_path_FirstStage_Upper1_in <= Forward_path_FirstStage_Dual_Bank_LUT_Mux1_q;
    Forward_path_FirstStage_Upper1_b <= Forward_path_FirstStage_Upper1_in(31 downto 16);

	--reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_6(REG,1140)@15
    reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_6_q <= Forward_path_FirstStage_Upper1_b;
        END IF;
    END PROCESS;


	--ld_reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_g(DELAY,2124)@16
    ld_reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_g : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_6_q, xout => ld_reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_g_q, clk => clk, aclr => areset );

	--ld_reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_g_outputreg(DELAY,2758)
    ld_reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_g_outputreg : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => ld_reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_g_q, xout => ld_reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_g_outputreg_q, clk => clk, aclr => areset );

	--ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_e_outputreg(DELAY,2719)
    ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_e_outputreg : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_FirstStage_Delay1_re_re_replace_mem_q, xout => ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_e_outputreg_q, clk => clk, aclr => areset );

	--Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma(CHAINMULTADD,1050)@19
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_p(0) <= Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_a(0) * Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_c(0);
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_p(1) <= Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_a(1) * Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_c(1);
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_p(2) <= Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_a(2) * Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_c(2);
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_p(3) <= Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_a(3) * Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_c(3);
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_w(0) <= RESIZE(Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_p(0),44);
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_w(1) <= RESIZE(Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_p(1),44);
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_w(2) <= RESIZE(Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_p(2),44);
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_w(3) <= RESIZE(Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_p(3),44);
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_x(0) <= Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_w(0);
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_x(1) <= Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_w(1);
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_x(2) <= Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_w(2);
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_x(3) <= Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_w(3);
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_y(0) <= Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_s(1) + Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_x(0);
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_y(1) <= Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_s(2) + Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_x(1);
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_y(2) <= Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_s(3) + Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_x(2);
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_y(3) <= Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_x(3);
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_z(0) <= "00000000000000000000000000000100000000000000";
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_a <= (others => (others => '0'));
            Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_c <= (others => (others => '0'));
            Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_e_outputreg_q),16));
            Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_outputreg_q),16));
            Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_a(2) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_FirstStage_Delay_re_re_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_k_q),16));
            Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_a(3) <= SIGNED(RESIZE(SIGNED(Forward_path_FirstStage_Delay_im_im_replace_mem_q),16));
            Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(ld_reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_6_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_g_outputreg_q),16));
            Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(ld_reg_Forward_path_FirstStage_Lower1_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_j_q),16));
            Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_c(2) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_FirstStage_Upper3_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_12_q),16));
            Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_c(3) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_FirstStage_Lower3_0_to_Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_15_q),16));
            Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_s(0) <= Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_z(0) + Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_y(0);
            Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_s(1) <= Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_y(1);
            Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_s(2) <= Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_y(2);
            Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_s(3) <= Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_y(3);
        END IF;
    END PROCESS;
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_s(0),34));
    Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_q <= Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_s0;
        END IF;
    END PROCESS;

	--Forward_path_FirstStage_Convert1_im_rnd(ROUND,573)@22
    Forward_path_FirstStage_Convert1_im_rnd_in <= Forward_path_FirstStage_Mult4_aR_x_bI_Forward_path_FirstStage_Mult4_I_add_Forward_path_FirstStage_Mult4_aI_x_bR_merged_Forward_path_FirstStage_Add1_I_add_Forward_path_FirstStage_Mult1_aR_x_bI_Forward_path_FirstStage_Mult1_I_add_Forward_path_FirstStage_Mult1_aI_x_bR_merged_merged_cma_q(32 downto 0);
    Forward_path_FirstStage_Convert1_im_rnd_q <= Forward_path_FirstStage_Convert1_im_rnd_in(32 downto 15);

	--Forward_path_FirstStage_Convert1_im_sel(BITSELECT,574)@22
    Forward_path_FirstStage_Convert1_im_sel_in <= Forward_path_FirstStage_Convert1_im_rnd_q(15 downto 0);
    Forward_path_FirstStage_Convert1_im_sel_b <= Forward_path_FirstStage_Convert1_im_sel_in(15 downto 0);

	--ld_Forward_path_FirstStage_Convert1_im_sel_b_to_Forward_path_middelstage_Add3_I_add_a(DELAY,1337)@22
    ld_Forward_path_FirstStage_Convert1_im_sel_b_to_Forward_path_middelstage_Add3_I_add_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_FirstStage_Convert1_im_sel_b, xout => ld_Forward_path_FirstStage_Convert1_im_sel_b_to_Forward_path_middelstage_Add3_I_add_a_q, clk => clk, aclr => areset );

	--Forward_path_middelstage_Add3_I_add(ADD,176)@23
    Forward_path_middelstage_Add3_I_add_a <= STD_LOGIC_VECTOR((33 downto 31 => ld_Forward_path_FirstStage_Convert1_im_sel_b_to_Forward_path_middelstage_Add3_I_add_a_q(15)) & ld_Forward_path_FirstStage_Convert1_im_sel_b_to_Forward_path_middelstage_Add3_I_add_a_q & "000000000000000");
    Forward_path_middelstage_Add3_I_add_b <= Forward_path_middelstage_Mult4_aR_x_bI_Forward_path_middelstage_Mult4_I_add_Forward_path_middelstage_Mult4_aI_x_bR_merged_Forward_path_middelstage_Add1_I_add_Forward_path_middelstage_Mult1_aR_x_bI_Forward_path_middelstage_Mult1_I_add_Forward_path_middelstage_Mult1_aI_x_bR_merged_merged_cma_q;
    Forward_path_middelstage_Add3_I_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Add3_I_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Add3_I_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage_Add3_I_add_a) + SIGNED(Forward_path_middelstage_Add3_I_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage_Add3_I_add_q <= Forward_path_middelstage_Add3_I_add_o(33 downto 0);


	--Forward_path_middelstage_Convert1_im_rnd(ROUND,589)@24
    Forward_path_middelstage_Convert1_im_rnd_in <= Forward_path_middelstage_Add3_I_add_q;
    Forward_path_middelstage_Convert1_im_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Convert1_im_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Convert1_im_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_middelstage_Convert1_im_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_middelstage_Convert1_im_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Convert1_im_sel(BITSELECT,590)@25
    Forward_path_middelstage_Convert1_im_sel_in <= Forward_path_middelstage_Convert1_im_rnd_q(15 downto 0);
    Forward_path_middelstage_Convert1_im_sel_b <= Forward_path_middelstage_Convert1_im_sel_in(15 downto 0);

	--Forward_path_middelstage1_Add3_I_add(ADD,254)@25
    Forward_path_middelstage1_Add3_I_add_a <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_middelstage_Convert1_im_sel_b(15)) & Forward_path_middelstage_Convert1_im_sel_b & "000000000000000");
    Forward_path_middelstage1_Add3_I_add_b <= Forward_path_middelstage1_Mult4_aR_x_bI_Forward_path_middelstage1_Mult4_I_add_Forward_path_middelstage1_Mult4_aI_x_bR_merged_Forward_path_middelstage1_Add1_I_add_Forward_path_middelstage1_Mult1_aR_x_bI_Forward_path_middelstage1_Mult1_I_add_Forward_path_middelstage1_Mult1_aI_x_bR_merged_merged_cma_q;
    Forward_path_middelstage1_Add3_I_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Add3_I_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Add3_I_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage1_Add3_I_add_a) + SIGNED(Forward_path_middelstage1_Add3_I_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage1_Add3_I_add_q <= Forward_path_middelstage1_Add3_I_add_o(33 downto 0);


	--Forward_path_middelstage1_Convert1_im_rnd(ROUND,597)@26
    Forward_path_middelstage1_Convert1_im_rnd_in <= Forward_path_middelstage1_Add3_I_add_q;
    Forward_path_middelstage1_Convert1_im_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Convert1_im_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Convert1_im_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_middelstage1_Convert1_im_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_middelstage1_Convert1_im_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_middelstage1_Convert1_im_sel(BITSELECT,598)@27
    Forward_path_middelstage1_Convert1_im_sel_in <= Forward_path_middelstage1_Convert1_im_rnd_q(15 downto 0);
    Forward_path_middelstage1_Convert1_im_sel_b <= Forward_path_middelstage1_Convert1_im_sel_in(15 downto 0);

	--Forward_path_middelstage2_Add3_I_add(ADD,332)@27
    Forward_path_middelstage2_Add3_I_add_a <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_middelstage1_Convert1_im_sel_b(15)) & Forward_path_middelstage1_Convert1_im_sel_b & "000000000000000");
    Forward_path_middelstage2_Add3_I_add_b <= Forward_path_middelstage2_Mult4_aR_x_bI_Forward_path_middelstage2_Mult4_I_add_Forward_path_middelstage2_Mult4_aI_x_bR_merged_Forward_path_middelstage2_Add1_I_add_Forward_path_middelstage2_Mult1_aR_x_bI_Forward_path_middelstage2_Mult1_I_add_Forward_path_middelstage2_Mult1_aI_x_bR_merged_merged_cma_q;
    Forward_path_middelstage2_Add3_I_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Add3_I_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Add3_I_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage2_Add3_I_add_a) + SIGNED(Forward_path_middelstage2_Add3_I_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage2_Add3_I_add_q <= Forward_path_middelstage2_Add3_I_add_o(33 downto 0);


	--Forward_path_middelstage2_Convert1_im_rnd(ROUND,605)@28
    Forward_path_middelstage2_Convert1_im_rnd_in <= Forward_path_middelstage2_Add3_I_add_q;
    Forward_path_middelstage2_Convert1_im_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Convert1_im_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Convert1_im_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_middelstage2_Convert1_im_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_middelstage2_Convert1_im_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_middelstage2_Convert1_im_sel(BITSELECT,606)@29
    Forward_path_middelstage2_Convert1_im_sel_in <= Forward_path_middelstage2_Convert1_im_rnd_q(15 downto 0);
    Forward_path_middelstage2_Convert1_im_sel_b <= Forward_path_middelstage2_Convert1_im_sel_in(15 downto 0);

	--Forward_path_middelstage3_Add3_I_add(ADD,410)@29
    Forward_path_middelstage3_Add3_I_add_a <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_middelstage2_Convert1_im_sel_b(15)) & Forward_path_middelstage2_Convert1_im_sel_b & "000000000000000");
    Forward_path_middelstage3_Add3_I_add_b <= Forward_path_middelstage3_Mult4_aR_x_bI_Forward_path_middelstage3_Mult4_I_add_Forward_path_middelstage3_Mult4_aI_x_bR_merged_Forward_path_middelstage3_Add1_I_add_Forward_path_middelstage3_Mult1_aR_x_bI_Forward_path_middelstage3_Mult1_I_add_Forward_path_middelstage3_Mult1_aI_x_bR_merged_merged_cma_q;
    Forward_path_middelstage3_Add3_I_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Add3_I_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Add3_I_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage3_Add3_I_add_a) + SIGNED(Forward_path_middelstage3_Add3_I_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage3_Add3_I_add_q <= Forward_path_middelstage3_Add3_I_add_o(33 downto 0);


	--Forward_path_middelstage3_Convert1_im_rnd(ROUND,613)@30
    Forward_path_middelstage3_Convert1_im_rnd_in <= Forward_path_middelstage3_Add3_I_add_q;
    Forward_path_middelstage3_Convert1_im_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Convert1_im_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Convert1_im_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_middelstage3_Convert1_im_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_middelstage3_Convert1_im_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_middelstage3_Convert1_im_sel(BITSELECT,614)@31
    Forward_path_middelstage3_Convert1_im_sel_in <= Forward_path_middelstage3_Convert1_im_rnd_q(15 downto 0);
    Forward_path_middelstage3_Convert1_im_sel_b <= Forward_path_middelstage3_Convert1_im_sel_in(15 downto 0);

	--Forward_path_laststage_Add3_I_add(ADD,101)@31
    Forward_path_laststage_Add3_I_add_a <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_middelstage3_Convert1_im_sel_b(15)) & Forward_path_middelstage3_Convert1_im_sel_b & "000000000000000");
    Forward_path_laststage_Add3_I_add_b <= ld_Forward_path_laststage_Mult4_aR_x_bI_Forward_path_laststage_Mult4_I_add_Forward_path_laststage_Mult4_aI_x_bR_merged_Forward_path_laststage_Add1_I_add_Forward_path_laststage_Mult1_aR_x_bI_Forward_path_laststage_Mult1_I_add_Forward_path_laststage_Mult1_aI_x_bR_merged_merged_cma_q_to_Forward_path_laststage_Add3_I_add_b_q;
    Forward_path_laststage_Add3_I_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Add3_I_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Add3_I_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_laststage_Add3_I_add_a) + SIGNED(Forward_path_laststage_Add3_I_add_b));
        END IF;
    END PROCESS;
    Forward_path_laststage_Add3_I_add_q <= Forward_path_laststage_Add3_I_add_o(33 downto 0);


	--Forward_path_laststage_Convert1_im_rnd(ROUND,581)@32
    Forward_path_laststage_Convert1_im_rnd_in <= Forward_path_laststage_Add3_I_add_q;
    Forward_path_laststage_Convert1_im_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Convert1_im_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Convert1_im_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_laststage_Convert1_im_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_laststage_Convert1_im_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_laststage_Convert1_im_sel(BITSELECT,582)@33
    Forward_path_laststage_Convert1_im_sel_in <= Forward_path_laststage_Convert1_im_rnd_q(15 downto 0);
    Forward_path_laststage_Convert1_im_sel_b <= Forward_path_laststage_Convert1_im_sel_in(15 downto 0);

	--Convert1_im_rnd(ROUND,565)@33
    Convert1_im_rnd_in <= Forward_path_laststage_Convert1_im_sel_b;
    Convert1_im_rnd_q <= Convert1_im_rnd_in(15 downto 0);

	--ld_ChannelIn_valid_s_to_ChannelOut_v_s_nor(LOGICAL,2553)
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_nor_a <= Forward_path_FirstStage_Delay_re_re_notEnable_q;
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_nor_b <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_sticky_ena_q;
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_nor_q <= not (ld_ChannelIn_valid_s_to_ChannelOut_v_s_nor_a or ld_ChannelIn_valid_s_to_ChannelOut_v_s_nor_b);

	--ld_ChannelIn_valid_s_to_ChannelOut_v_s_mem_top(CONSTANT,2549)
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_mem_top_q <= "011110";

	--ld_ChannelIn_valid_s_to_ChannelOut_v_s_cmp(LOGICAL,2550)
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_cmp_a <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_mem_top_q;
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_cmp_b <= STD_LOGIC_VECTOR("0" & ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdmux_q);
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_cmp_q <= "1" when ld_ChannelIn_valid_s_to_ChannelOut_v_s_cmp_a = ld_ChannelIn_valid_s_to_ChannelOut_v_s_cmp_b else "0";

	--ld_ChannelIn_valid_s_to_ChannelOut_v_s_cmpReg(REG,2551)
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_valid_s_to_ChannelOut_v_s_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelIn_valid_s_to_ChannelOut_v_s_cmpReg_q <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_cmp_q;
        END IF;
    END PROCESS;


	--ld_ChannelIn_valid_s_to_ChannelOut_v_s_sticky_ena(REG,2554)
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_valid_s_to_ChannelOut_v_s_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_ChannelIn_valid_s_to_ChannelOut_v_s_nor_q = "1") THEN
                ld_ChannelIn_valid_s_to_ChannelOut_v_s_sticky_ena_q <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_ChannelIn_valid_s_to_ChannelOut_v_s_enaAnd(LOGICAL,2555)
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_enaAnd_a <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_sticky_ena_q;
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_enaAnd_b <= VCC_q;
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_enaAnd_q <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_enaAnd_a and ld_ChannelIn_valid_s_to_ChannelOut_v_s_enaAnd_b;

	--ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt(COUNTER,2545)
    -- every=1, low=0, high=30, step=1, init=1
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt_i = 29 THEN
                  ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt_eq <= '1';
                ELSE
                  ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt_eq = '1') THEN
                    ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt_i <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt_i - 30;
                ELSE
                    ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt_i <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt_i,5));


	--ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdreg(REG,2546)
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdreg_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdreg_q <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdmux(MUX,2547)
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdmux_s <= VCC_q;
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdmux: PROCESS (ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdmux_s, ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdreg_q, ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt_q)
    BEGIN
            CASE ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdmux_s IS
                  WHEN "0" => ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdmux_q <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdreg_q;
                  WHEN "1" => ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdmux_q <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdcnt_q;
                  WHEN OTHERS => ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem(DUALMEM,2657)
    ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_reset0 <= areset;
    ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_ia <= xr1_im;
    ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_aa <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdreg_q;
    ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_ab <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdmux_q;
    ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 5,
        numwords_a => 31,
        width_b => 16,
        widthad_b => 5,
        numwords_b => 31,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_valid_s_to_ChannelOut_v_s_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_iq,
        address_a => ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_aa,
        data_a => ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_ia
    );
        ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_q <= ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_iq(15 downto 0);

	--ld_ChannelIn_xr1_im_to_Mux1_im_c_outputreg(DELAY,2656)
    ld_ChannelIn_xr1_im_to_Mux1_im_c_outputreg : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => ld_ChannelIn_xr1_im_to_Mux1_im_c_replace_mem_q, xout => ld_ChannelIn_xr1_im_to_Mux1_im_c_outputreg_q, clk => clk, aclr => areset );

	--ld_Predistorter_Enable1_reg_boundary2_q_to_Mux1_im_b(DELAY,1648)@31
    ld_Predistorter_Enable1_reg_boundary2_q_to_Mux1_im_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => Predistorter_Enable1_q, xout => ld_Predistorter_Enable1_reg_boundary2_q_to_Mux1_im_b_q, clk => clk, aclr => areset );

	--Mux1_im(MUX,484)@33
    Mux1_im_s <= ld_Predistorter_Enable1_reg_boundary2_q_to_Mux1_im_b_q;
    Mux1_im: PROCESS (Mux1_im_s, ld_ChannelIn_xr1_im_to_Mux1_im_c_outputreg_q, Convert1_im_rnd_q)
    BEGIN
            CASE Mux1_im_s IS
                  WHEN "0" => Mux1_im_q <= ld_ChannelIn_xr1_im_to_Mux1_im_c_outputreg_q;
                  WHEN "1" => Mux1_im_q <= Convert1_im_rnd_q;
                  WHEN OTHERS => Mux1_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Forward_path_laststage_Lower1_0_to_Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_9(REG,1135)@22
    reg_Forward_path_laststage_Lower1_0_to_Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_laststage_Lower1_0_to_Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_laststage_Lower1_0_to_Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_9_q <= Forward_path_laststage_Lower1_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_6(REG,1136)@22
    reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_6_q <= Forward_path_laststage_Upper1_b;
        END IF;
    END PROCESS;


	--Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma(CHAINMULTADD,1009)@23
    Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_p(0) <= Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_a(0) * Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_c(0);
    Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_p(1) <= Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_a(1) * Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_c(1);
    Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_p(0),33);
    Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_x(0) <= Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_w(0);
    Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_y(0) <= Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_x(0);
    Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage3_Delay1_im_im_q),16));
            Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage3_Delay1_re_re_q),16));
            Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_laststage_Upper1_0_to_Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_6_q),16));
            Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_laststage_Lower1_0_to_Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_9_q),16));
            Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_s(0) <= Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_s(0),33));
    Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_q <= Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--reg_Forward_path_laststage_Lower3_0_to_Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_9(REG,1133)@22
    reg_Forward_path_laststage_Lower3_0_to_Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_laststage_Lower3_0_to_Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_laststage_Lower3_0_to_Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_9_q <= Forward_path_laststage_Lower3_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_laststage_Upper3_0_to_Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_6(REG,1134)@22
    reg_Forward_path_laststage_Upper3_0_to_Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_laststage_Upper3_0_to_Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_laststage_Upper3_0_to_Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_6_q <= Forward_path_laststage_Upper3_b;
        END IF;
    END PROCESS;


	--Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma(CHAINMULTADD,1015)@23
    Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_p(0) <= Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_a(0) * Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_c(0);
    Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_p(1) <= Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_a(1) * Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_c(1);
    Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_p(0),33);
    Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_x(0) <= Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_w(0);
    Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_y(0) <= Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_x(0);
    Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(Forward_path_laststage_Delay_im_im_q),16));
            Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(Forward_path_laststage_Delay_re_re_q),16));
            Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_laststage_Upper3_0_to_Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_6_q),16));
            Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_laststage_Lower3_0_to_Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_9_q),16));
            Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_s(0) <= Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_s(0),33));
    Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_q <= Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--Forward_path_laststage_Add1_R_add(ADD,96)@26
    Forward_path_laststage_Add1_R_add_a <= Forward_path_laststage_Mult4_aR_x_bR_Forward_path_laststage_Mult4_R_sub_Forward_path_laststage_Mult4_aI_x_bI_merged_cma_q;
    Forward_path_laststage_Add1_R_add_b <= Forward_path_laststage_Mult1_aR_x_bR_Forward_path_laststage_Mult1_R_sub_Forward_path_laststage_Mult1_aI_x_bI_merged_cma_q;
    Forward_path_laststage_Add1_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Add1_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Add1_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_laststage_Add1_R_add_a) + SIGNED(Forward_path_laststage_Add1_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_laststage_Add1_R_add_q <= Forward_path_laststage_Add1_R_add_o(32 downto 0);


	--ld_Forward_path_laststage_Add1_R_add_q_to_Forward_path_laststage_Add3_R_add_b(DELAY,1258)@27
    ld_Forward_path_laststage_Add1_R_add_q_to_Forward_path_laststage_Add3_R_add_b : dspba_delay
    GENERIC MAP ( width => 33, depth => 2 )
    PORT MAP ( xin => Forward_path_laststage_Add1_R_add_q, xout => ld_Forward_path_laststage_Add1_R_add_q_to_Forward_path_laststage_Add3_R_add_b_q, clk => clk, aclr => areset );

	--reg_Forward_path_middelstage3_Lower1_0_to_Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_9(REG,1131)@22
    reg_Forward_path_middelstage3_Lower1_0_to_Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage3_Lower1_0_to_Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage3_Lower1_0_to_Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_9_q <= Forward_path_middelstage3_Lower1_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_6(REG,1132)@22
    reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_6_q <= Forward_path_middelstage3_Upper1_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma(CHAINMULTADD,1041)@23
    Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_p(0) <= Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_a(0) * Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_c(0);
    Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_p(1) <= Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_a(1) * Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_c(1);
    Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_p(0),33);
    Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_x(0) <= Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_w(0);
    Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_y(0) <= Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_x(0);
    Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage2_Delay1_im_im_replace_mem_q),16));
            Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage2_Delay1_re_re_replace_mem_q),16));
            Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage3_Upper1_0_to_Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_6_q),16));
            Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage3_Lower1_0_to_Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_9_q),16));
            Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_s(0) <= Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_s(0),33));
    Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_q <= Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--reg_Forward_path_middelstage3_Lower3_0_to_Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_9(REG,1129)@22
    reg_Forward_path_middelstage3_Lower3_0_to_Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage3_Lower3_0_to_Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage3_Lower3_0_to_Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_9_q <= Forward_path_middelstage3_Lower3_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_middelstage3_Upper3_0_to_Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_6(REG,1130)@22
    reg_Forward_path_middelstage3_Upper3_0_to_Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage3_Upper3_0_to_Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage3_Upper3_0_to_Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_6_q <= Forward_path_middelstage3_Upper3_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma(CHAINMULTADD,1047)@23
    Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_p(0) <= Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_a(0) * Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_c(0);
    Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_p(1) <= Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_a(1) * Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_c(1);
    Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_p(0),33);
    Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_x(0) <= Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_w(0);
    Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_y(0) <= Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_x(0);
    Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage3_Delay_im_im_replace_mem_q),16));
            Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage3_Delay_re_re_replace_mem_q),16));
            Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage3_Upper3_0_to_Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_6_q),16));
            Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage3_Lower3_0_to_Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_9_q),16));
            Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_s(0) <= Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_s(0),33));
    Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_q <= Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--Forward_path_middelstage3_Add1_R_add(ADD,405)@26
    Forward_path_middelstage3_Add1_R_add_a <= Forward_path_middelstage3_Mult4_aR_x_bR_Forward_path_middelstage3_Mult4_R_sub_Forward_path_middelstage3_Mult4_aI_x_bI_merged_cma_q;
    Forward_path_middelstage3_Add1_R_add_b <= Forward_path_middelstage3_Mult1_aR_x_bR_Forward_path_middelstage3_Mult1_R_sub_Forward_path_middelstage3_Mult1_aI_x_bI_merged_cma_q;
    Forward_path_middelstage3_Add1_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Add1_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Add1_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage3_Add1_R_add_a) + SIGNED(Forward_path_middelstage3_Add1_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage3_Add1_R_add_q <= Forward_path_middelstage3_Add1_R_add_o(32 downto 0);


	--reg_Forward_path_middelstage2_Lower1_0_to_Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_9(REG,1127)@20
    reg_Forward_path_middelstage2_Lower1_0_to_Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage2_Lower1_0_to_Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage2_Lower1_0_to_Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_9_q <= Forward_path_middelstage2_Lower1_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_6(REG,1128)@20
    reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_6_q <= Forward_path_middelstage2_Upper1_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma(CHAINMULTADD,1033)@21
    Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_p(0) <= Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_a(0) * Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_c(0);
    Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_p(1) <= Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_a(1) * Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_c(1);
    Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_p(0),33);
    Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_x(0) <= Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_w(0);
    Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_y(0) <= Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_x(0);
    Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage1_Delay1_im_im_replace_mem_q),16));
            Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage1_Delay1_re_re_replace_mem_q),16));
            Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage2_Upper1_0_to_Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_6_q),16));
            Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage2_Lower1_0_to_Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_9_q),16));
            Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_s(0) <= Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_s(0),33));
    Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_q <= Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--reg_Forward_path_middelstage2_Lower3_0_to_Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_9(REG,1125)@20
    reg_Forward_path_middelstage2_Lower3_0_to_Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage2_Lower3_0_to_Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage2_Lower3_0_to_Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_9_q <= Forward_path_middelstage2_Lower3_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_middelstage2_Upper3_0_to_Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_6(REG,1126)@20
    reg_Forward_path_middelstage2_Upper3_0_to_Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage2_Upper3_0_to_Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage2_Upper3_0_to_Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_6_q <= Forward_path_middelstage2_Upper3_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma(CHAINMULTADD,1039)@21
    Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_p(0) <= Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_a(0) * Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_c(0);
    Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_p(1) <= Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_a(1) * Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_c(1);
    Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_p(0),33);
    Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_x(0) <= Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_w(0);
    Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_y(0) <= Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_x(0);
    Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage2_Delay_im_im_replace_mem_q),16));
            Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage2_Delay_re_re_replace_mem_q),16));
            Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage2_Upper3_0_to_Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_6_q),16));
            Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage2_Lower3_0_to_Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_9_q),16));
            Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_s(0) <= Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_s(0),33));
    Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_q <= Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--Forward_path_middelstage2_Add1_R_add(ADD,327)@24
    Forward_path_middelstage2_Add1_R_add_a <= Forward_path_middelstage2_Mult4_aR_x_bR_Forward_path_middelstage2_Mult4_R_sub_Forward_path_middelstage2_Mult4_aI_x_bI_merged_cma_q;
    Forward_path_middelstage2_Add1_R_add_b <= Forward_path_middelstage2_Mult1_aR_x_bR_Forward_path_middelstage2_Mult1_R_sub_Forward_path_middelstage2_Mult1_aI_x_bI_merged_cma_q;
    Forward_path_middelstage2_Add1_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Add1_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Add1_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage2_Add1_R_add_a) + SIGNED(Forward_path_middelstage2_Add1_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage2_Add1_R_add_q <= Forward_path_middelstage2_Add1_R_add_o(32 downto 0);


	--reg_Forward_path_middelstage1_Lower1_0_to_Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_9(REG,1123)@18
    reg_Forward_path_middelstage1_Lower1_0_to_Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage1_Lower1_0_to_Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage1_Lower1_0_to_Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_9_q <= Forward_path_middelstage1_Lower1_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_6(REG,1124)@18
    reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_6_q <= Forward_path_middelstage1_Upper1_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma(CHAINMULTADD,1025)@19
    Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_p(0) <= Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_a(0) * Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_c(0);
    Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_p(1) <= Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_a(1) * Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_c(1);
    Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_p(0),33);
    Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_x(0) <= Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_w(0);
    Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_y(0) <= Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_x(0);
    Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage_Delay1_im_im_replace_mem_q),16));
            Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage_Delay1_re_re_replace_mem_q),16));
            Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage1_Upper1_0_to_Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_6_q),16));
            Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage1_Lower1_0_to_Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_9_q),16));
            Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_s(0) <= Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_s(0),33));
    Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_q <= Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--reg_Forward_path_middelstage1_Lower3_0_to_Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_9(REG,1121)@18
    reg_Forward_path_middelstage1_Lower3_0_to_Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage1_Lower3_0_to_Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage1_Lower3_0_to_Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_9_q <= Forward_path_middelstage1_Lower3_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_middelstage1_Upper3_0_to_Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_6(REG,1122)@18
    reg_Forward_path_middelstage1_Upper3_0_to_Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage1_Upper3_0_to_Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage1_Upper3_0_to_Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_6_q <= Forward_path_middelstage1_Upper3_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma(CHAINMULTADD,1031)@19
    Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_p(0) <= Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_a(0) * Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_c(0);
    Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_p(1) <= Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_a(1) * Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_c(1);
    Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_p(0),33);
    Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_x(0) <= Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_w(0);
    Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_y(0) <= Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_x(0);
    Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage1_Delay_im_im_replace_mem_q),16));
            Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage1_Delay_re_re_replace_mem_q),16));
            Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage1_Upper3_0_to_Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_6_q),16));
            Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage1_Lower3_0_to_Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_9_q),16));
            Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_s(0) <= Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_s(0),33));
    Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_q <= Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--Forward_path_middelstage1_Add1_R_add(ADD,249)@22
    Forward_path_middelstage1_Add1_R_add_a <= Forward_path_middelstage1_Mult4_aR_x_bR_Forward_path_middelstage1_Mult4_R_sub_Forward_path_middelstage1_Mult4_aI_x_bI_merged_cma_q;
    Forward_path_middelstage1_Add1_R_add_b <= Forward_path_middelstage1_Mult1_aR_x_bR_Forward_path_middelstage1_Mult1_R_sub_Forward_path_middelstage1_Mult1_aI_x_bI_merged_cma_q;
    Forward_path_middelstage1_Add1_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Add1_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Add1_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage1_Add1_R_add_a) + SIGNED(Forward_path_middelstage1_Add1_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage1_Add1_R_add_q <= Forward_path_middelstage1_Add1_R_add_o(32 downto 0);


	--reg_Forward_path_middelstage_Lower1_0_to_Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_9(REG,1119)@16
    reg_Forward_path_middelstage_Lower1_0_to_Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage_Lower1_0_to_Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage_Lower1_0_to_Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_9_q <= Forward_path_middelstage_Lower1_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_6(REG,1120)@16
    reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_6_q <= Forward_path_middelstage_Upper1_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma(CHAINMULTADD,1017)@17
    Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_p(0) <= Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_a(0) * Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_c(0);
    Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_p(1) <= Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_a(1) * Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_c(1);
    Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_p(0),33);
    Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_x(0) <= Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_w(0);
    Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_y(0) <= Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_x(0);
    Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(Forward_path_FirstStage_Delay1_im_im_replace_mem_q),16));
            Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(Forward_path_FirstStage_Delay1_re_re_replace_mem_q),16));
            Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage_Upper1_0_to_Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_6_q),16));
            Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage_Lower1_0_to_Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_9_q),16));
            Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_s(0) <= Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_s(0),33));
    Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_q <= Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--reg_Forward_path_middelstage_Lower3_0_to_Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_9(REG,1117)@16
    reg_Forward_path_middelstage_Lower3_0_to_Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage_Lower3_0_to_Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage_Lower3_0_to_Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_9_q <= Forward_path_middelstage_Lower3_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_middelstage_Upper3_0_to_Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_6(REG,1118)@16
    reg_Forward_path_middelstage_Upper3_0_to_Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage_Upper3_0_to_Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage_Upper3_0_to_Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_6_q <= Forward_path_middelstage_Upper3_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma(CHAINMULTADD,1023)@17
    Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_p(0) <= Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_a(0) * Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_c(0);
    Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_p(1) <= Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_a(1) * Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_c(1);
    Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_p(0),33);
    Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_x(0) <= Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_w(0);
    Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_y(0) <= Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_x(0);
    Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage_Delay_im_im_q),16));
            Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage_Delay_re_re_q),16));
            Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage_Upper3_0_to_Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_6_q),16));
            Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage_Lower3_0_to_Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_9_q),16));
            Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_s(0) <= Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_s(0),33));
    Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_q <= Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--Forward_path_middelstage_Add1_R_add(ADD,171)@20
    Forward_path_middelstage_Add1_R_add_a <= Forward_path_middelstage_Mult4_aR_x_bR_Forward_path_middelstage_Mult4_R_sub_Forward_path_middelstage_Mult4_aI_x_bI_merged_cma_q;
    Forward_path_middelstage_Add1_R_add_b <= Forward_path_middelstage_Mult1_aR_x_bR_Forward_path_middelstage_Mult1_R_sub_Forward_path_middelstage_Mult1_aI_x_bI_merged_cma_q;
    Forward_path_middelstage_Add1_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Add1_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Add1_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage_Add1_R_add_a) + SIGNED(Forward_path_middelstage_Add1_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage_Add1_R_add_q <= Forward_path_middelstage_Add1_R_add_o(32 downto 0);


	--reg_Forward_path_FirstStage_Lower1_0_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_9(REG,1115)@15
    reg_Forward_path_FirstStage_Lower1_0_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_FirstStage_Lower1_0_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_FirstStage_Lower1_0_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_9_q <= Forward_path_FirstStage_Lower1_b;
        END IF;
    END PROCESS;


	--ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_nor(LOGICAL,2678)
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_nor_a <= Forward_path_FirstStage_Delay_re_re_notEnable_q;
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_nor_b <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_sticky_ena_q;
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_nor_q <= not (ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_nor_a or ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_nor_b);

	--ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_mem_top(CONSTANT,2674)
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_mem_top_q <= "01110";

	--ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_cmp(LOGICAL,2675)
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_cmp_a <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_mem_top_q;
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_cmp_b <= STD_LOGIC_VECTOR("0" & ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdmux_q);
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_cmp_q <= "1" when ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_cmp_a = ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_cmp_b else "0";

	--ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_cmpReg(REG,2676)
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_cmpReg_q <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_cmp_q;
        END IF;
    END PROCESS;


	--ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_sticky_ena(REG,2679)
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_nor_q = "1") THEN
                ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_sticky_ena_q <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_enaAnd(LOGICAL,2680)
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_enaAnd_a <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_sticky_ena_q;
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_enaAnd_b <= VCC_q;
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_enaAnd_q <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_enaAnd_a and ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_enaAnd_b;

	--ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt(COUNTER,2670)
    -- every=1, low=0, high=14, step=1, init=1
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt_i = 13 THEN
                  ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt_eq <= '1';
                ELSE
                  ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt_eq = '1') THEN
                    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt_i <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt_i - 14;
                ELSE
                    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt_i <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt_i,4));


	--ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdreg(REG,2671)
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdreg_q <= "0000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdreg_q <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdmux(MUX,2672)
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdmux_s <= VCC_q;
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdmux: PROCESS (ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdmux_s, ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdreg_q, ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt_q)
    BEGIN
            CASE ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdmux_s IS
                  WHEN "0" => ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdmux_q <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdreg_q;
                  WHEN "1" => ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdmux_q <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdcnt_q;
                  WHEN OTHERS => ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem(DUALMEM,2681)
    ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_reset0 <= areset;
    ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_ia <= xr1_re;
    ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_aa <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdreg_q;
    ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_ab <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdmux_q;
    ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 4,
        numwords_a => 15,
        width_b => 16,
        widthad_b => 4,
        numwords_b => 15,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_iq,
        address_a => ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_aa,
        data_a => ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_ia
    );
        ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_q <= ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_iq(15 downto 0);

	--reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_6(REG,1116)@15
    reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_6_q <= Forward_path_FirstStage_Upper1_b;
        END IF;
    END PROCESS;


	--ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem(DUALMEM,2669)
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_reset0 <= areset;
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_ia <= xr1_im;
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_aa <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdreg_q;
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_ab <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdmux_q;
    ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 4,
        numwords_a => 15,
        width_b => 16,
        widthad_b => 4,
        numwords_b => 15,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_iq,
        address_a => ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_aa,
        data_a => ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_ia
    );
        ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_q <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_iq(15 downto 0);

	--Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma(CHAINMULTADD,1001)@16
    Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_p(0) <= Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_a(0) * Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_c(0);
    Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_p(1) <= Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_a(1) * Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_c(1);
    Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_p(0),33);
    Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_x(0) <= Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_w(0);
    Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_y(0) <= Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_x(0);
    Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_q),16));
            Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_q),16));
            Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_FirstStage_Upper1_0_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_6_q),16));
            Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_FirstStage_Lower1_0_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_9_q),16));
            Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_s(0) <= Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_s(0),33));
    Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_q <= Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--reg_Forward_path_FirstStage_Lower3_0_to_Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_9(REG,1113)@15
    reg_Forward_path_FirstStage_Lower3_0_to_Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_FirstStage_Lower3_0_to_Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_FirstStage_Lower3_0_to_Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_9_q <= Forward_path_FirstStage_Lower3_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_FirstStage_Upper3_0_to_Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_6(REG,1114)@15
    reg_Forward_path_FirstStage_Upper3_0_to_Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_FirstStage_Upper3_0_to_Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_FirstStage_Upper3_0_to_Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_6_q <= Forward_path_FirstStage_Upper3_b;
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma(CHAINMULTADD,1007)@16
    Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_p(0) <= Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_a(0) * Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_c(0);
    Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_p(1) <= Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_a(1) * Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_c(1);
    Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_p(0),33);
    Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_x(0) <= Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_w(0);
    Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_y(0) <= Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_x(0);
    Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(Forward_path_FirstStage_Delay_im_im_replace_mem_q),16));
            Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(Forward_path_FirstStage_Delay_re_re_replace_mem_q),16));
            Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_FirstStage_Upper3_0_to_Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_6_q),16));
            Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_FirstStage_Lower3_0_to_Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_9_q),16));
            Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_s(0) <= Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_s(0),33));
    Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_q <= Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--Forward_path_FirstStage_Add1_R_add(ADD,19)@19
    Forward_path_FirstStage_Add1_R_add_a <= Forward_path_FirstStage_Mult4_aR_x_bR_Forward_path_FirstStage_Mult4_R_sub_Forward_path_FirstStage_Mult4_aI_x_bI_merged_cma_q;
    Forward_path_FirstStage_Add1_R_add_b <= Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_q;
    Forward_path_FirstStage_Add1_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Add1_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Add1_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_FirstStage_Add1_R_add_a) + SIGNED(Forward_path_FirstStage_Add1_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_FirstStage_Add1_R_add_q <= Forward_path_FirstStage_Add1_R_add_o(32 downto 0);


	--Forward_path_FirstStage_Convert1_re_rnd(ROUND,571)@20
    Forward_path_FirstStage_Convert1_re_rnd_in <= Forward_path_FirstStage_Add1_R_add_q;
    Forward_path_FirstStage_Convert1_re_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Convert1_re_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Convert1_re_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_FirstStage_Convert1_re_rnd_in(32 downto 15)), 18) + SIGNED(STD_LOGIC_VECTOR'("00000000000000000" & Forward_path_FirstStage_Convert1_re_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Convert1_re_sel(BITSELECT,572)@21
    Forward_path_FirstStage_Convert1_re_sel_in <= Forward_path_FirstStage_Convert1_re_rnd_q(15 downto 0);
    Forward_path_FirstStage_Convert1_re_sel_b <= Forward_path_FirstStage_Convert1_re_sel_in(15 downto 0);

	--Forward_path_middelstage_Add3_R_add(ADD,175)@21
    Forward_path_middelstage_Add3_R_add_a <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_FirstStage_Convert1_re_sel_b(15)) & Forward_path_FirstStage_Convert1_re_sel_b & "000000000000000");
    Forward_path_middelstage_Add3_R_add_b <= STD_LOGIC_VECTOR((33 downto 33 => Forward_path_middelstage_Add1_R_add_q(32)) & Forward_path_middelstage_Add1_R_add_q);
    Forward_path_middelstage_Add3_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Add3_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Add3_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage_Add3_R_add_a) + SIGNED(Forward_path_middelstage_Add3_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage_Add3_R_add_q <= Forward_path_middelstage_Add3_R_add_o(33 downto 0);


	--Forward_path_middelstage_Convert1_re_rnd(ROUND,587)@22
    Forward_path_middelstage_Convert1_re_rnd_in <= Forward_path_middelstage_Add3_R_add_q;
    Forward_path_middelstage_Convert1_re_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Convert1_re_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Convert1_re_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_middelstage_Convert1_re_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_middelstage_Convert1_re_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Convert1_re_sel(BITSELECT,588)@23
    Forward_path_middelstage_Convert1_re_sel_in <= Forward_path_middelstage_Convert1_re_rnd_q(15 downto 0);
    Forward_path_middelstage_Convert1_re_sel_b <= Forward_path_middelstage_Convert1_re_sel_in(15 downto 0);

	--Forward_path_middelstage1_Add3_R_add(ADD,253)@23
    Forward_path_middelstage1_Add3_R_add_a <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_middelstage_Convert1_re_sel_b(15)) & Forward_path_middelstage_Convert1_re_sel_b & "000000000000000");
    Forward_path_middelstage1_Add3_R_add_b <= STD_LOGIC_VECTOR((33 downto 33 => Forward_path_middelstage1_Add1_R_add_q(32)) & Forward_path_middelstage1_Add1_R_add_q);
    Forward_path_middelstage1_Add3_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Add3_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Add3_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage1_Add3_R_add_a) + SIGNED(Forward_path_middelstage1_Add3_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage1_Add3_R_add_q <= Forward_path_middelstage1_Add3_R_add_o(33 downto 0);


	--Forward_path_middelstage1_Convert1_re_rnd(ROUND,595)@24
    Forward_path_middelstage1_Convert1_re_rnd_in <= Forward_path_middelstage1_Add3_R_add_q;
    Forward_path_middelstage1_Convert1_re_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Convert1_re_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Convert1_re_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_middelstage1_Convert1_re_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_middelstage1_Convert1_re_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_middelstage1_Convert1_re_sel(BITSELECT,596)@25
    Forward_path_middelstage1_Convert1_re_sel_in <= Forward_path_middelstage1_Convert1_re_rnd_q(15 downto 0);
    Forward_path_middelstage1_Convert1_re_sel_b <= Forward_path_middelstage1_Convert1_re_sel_in(15 downto 0);

	--Forward_path_middelstage2_Add3_R_add(ADD,331)@25
    Forward_path_middelstage2_Add3_R_add_a <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_middelstage1_Convert1_re_sel_b(15)) & Forward_path_middelstage1_Convert1_re_sel_b & "000000000000000");
    Forward_path_middelstage2_Add3_R_add_b <= STD_LOGIC_VECTOR((33 downto 33 => Forward_path_middelstage2_Add1_R_add_q(32)) & Forward_path_middelstage2_Add1_R_add_q);
    Forward_path_middelstage2_Add3_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Add3_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Add3_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage2_Add3_R_add_a) + SIGNED(Forward_path_middelstage2_Add3_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage2_Add3_R_add_q <= Forward_path_middelstage2_Add3_R_add_o(33 downto 0);


	--Forward_path_middelstage2_Convert1_re_rnd(ROUND,603)@26
    Forward_path_middelstage2_Convert1_re_rnd_in <= Forward_path_middelstage2_Add3_R_add_q;
    Forward_path_middelstage2_Convert1_re_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Convert1_re_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Convert1_re_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_middelstage2_Convert1_re_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_middelstage2_Convert1_re_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_middelstage2_Convert1_re_sel(BITSELECT,604)@27
    Forward_path_middelstage2_Convert1_re_sel_in <= Forward_path_middelstage2_Convert1_re_rnd_q(15 downto 0);
    Forward_path_middelstage2_Convert1_re_sel_b <= Forward_path_middelstage2_Convert1_re_sel_in(15 downto 0);

	--Forward_path_middelstage3_Add3_R_add(ADD,409)@27
    Forward_path_middelstage3_Add3_R_add_a <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_middelstage2_Convert1_re_sel_b(15)) & Forward_path_middelstage2_Convert1_re_sel_b & "000000000000000");
    Forward_path_middelstage3_Add3_R_add_b <= STD_LOGIC_VECTOR((33 downto 33 => Forward_path_middelstage3_Add1_R_add_q(32)) & Forward_path_middelstage3_Add1_R_add_q);
    Forward_path_middelstage3_Add3_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Add3_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Add3_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage3_Add3_R_add_a) + SIGNED(Forward_path_middelstage3_Add3_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage3_Add3_R_add_q <= Forward_path_middelstage3_Add3_R_add_o(33 downto 0);


	--Forward_path_middelstage3_Convert1_re_rnd(ROUND,611)@28
    Forward_path_middelstage3_Convert1_re_rnd_in <= Forward_path_middelstage3_Add3_R_add_q;
    Forward_path_middelstage3_Convert1_re_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Convert1_re_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Convert1_re_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_middelstage3_Convert1_re_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_middelstage3_Convert1_re_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_middelstage3_Convert1_re_sel(BITSELECT,612)@29
    Forward_path_middelstage3_Convert1_re_sel_in <= Forward_path_middelstage3_Convert1_re_rnd_q(15 downto 0);
    Forward_path_middelstage3_Convert1_re_sel_b <= Forward_path_middelstage3_Convert1_re_sel_in(15 downto 0);

	--Forward_path_laststage_Add3_R_add(ADD,100)@29
    Forward_path_laststage_Add3_R_add_a <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_middelstage3_Convert1_re_sel_b(15)) & Forward_path_middelstage3_Convert1_re_sel_b & "000000000000000");
    Forward_path_laststage_Add3_R_add_b <= STD_LOGIC_VECTOR((33 downto 33 => ld_Forward_path_laststage_Add1_R_add_q_to_Forward_path_laststage_Add3_R_add_b_q(32)) & ld_Forward_path_laststage_Add1_R_add_q_to_Forward_path_laststage_Add3_R_add_b_q);
    Forward_path_laststage_Add3_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Add3_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Add3_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_laststage_Add3_R_add_a) + SIGNED(Forward_path_laststage_Add3_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_laststage_Add3_R_add_q <= Forward_path_laststage_Add3_R_add_o(33 downto 0);


	--Forward_path_laststage_Convert1_re_rnd(ROUND,579)@30
    Forward_path_laststage_Convert1_re_rnd_in <= Forward_path_laststage_Add3_R_add_q;
    Forward_path_laststage_Convert1_re_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Convert1_re_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Convert1_re_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_laststage_Convert1_re_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_laststage_Convert1_re_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_laststage_Convert1_re_sel(BITSELECT,580)@31
    Forward_path_laststage_Convert1_re_sel_in <= Forward_path_laststage_Convert1_re_rnd_q(15 downto 0);
    Forward_path_laststage_Convert1_re_sel_b <= Forward_path_laststage_Convert1_re_sel_in(15 downto 0);

	--Convert1_re_rnd(ROUND,563)@31
    Convert1_re_rnd_in <= Forward_path_laststage_Convert1_re_sel_b;
    Convert1_re_rnd_q <= Convert1_re_rnd_in(15 downto 0);

	--ld_ChannelIn_xr_re_to_Mux_re_c_nor(LOGICAL,2628)
    ld_ChannelIn_xr_re_to_Mux_re_c_nor_a <= Forward_path_FirstStage_Delay_re_re_notEnable_q;
    ld_ChannelIn_xr_re_to_Mux_re_c_nor_b <= ld_ChannelIn_xr_re_to_Mux_re_c_sticky_ena_q;
    ld_ChannelIn_xr_re_to_Mux_re_c_nor_q <= not (ld_ChannelIn_xr_re_to_Mux_re_c_nor_a or ld_ChannelIn_xr_re_to_Mux_re_c_nor_b);

	--ld_ChannelIn_xr_re_to_Mux_re_c_mem_top(CONSTANT,2624)
    ld_ChannelIn_xr_re_to_Mux_re_c_mem_top_q <= "011101";

	--ld_ChannelIn_xr_re_to_Mux_re_c_cmp(LOGICAL,2625)
    ld_ChannelIn_xr_re_to_Mux_re_c_cmp_a <= ld_ChannelIn_xr_re_to_Mux_re_c_mem_top_q;
    ld_ChannelIn_xr_re_to_Mux_re_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdmux_q);
    ld_ChannelIn_xr_re_to_Mux_re_c_cmp_q <= "1" when ld_ChannelIn_xr_re_to_Mux_re_c_cmp_a = ld_ChannelIn_xr_re_to_Mux_re_c_cmp_b else "0";

	--ld_ChannelIn_xr_re_to_Mux_re_c_cmpReg(REG,2626)
    ld_ChannelIn_xr_re_to_Mux_re_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_xr_re_to_Mux_re_c_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelIn_xr_re_to_Mux_re_c_cmpReg_q <= ld_ChannelIn_xr_re_to_Mux_re_c_cmp_q;
        END IF;
    END PROCESS;


	--ld_ChannelIn_xr_re_to_Mux_re_c_sticky_ena(REG,2629)
    ld_ChannelIn_xr_re_to_Mux_re_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_xr_re_to_Mux_re_c_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_ChannelIn_xr_re_to_Mux_re_c_nor_q = "1") THEN
                ld_ChannelIn_xr_re_to_Mux_re_c_sticky_ena_q <= ld_ChannelIn_xr_re_to_Mux_re_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_ChannelIn_xr_re_to_Mux_re_c_enaAnd(LOGICAL,2630)
    ld_ChannelIn_xr_re_to_Mux_re_c_enaAnd_a <= ld_ChannelIn_xr_re_to_Mux_re_c_sticky_ena_q;
    ld_ChannelIn_xr_re_to_Mux_re_c_enaAnd_b <= VCC_q;
    ld_ChannelIn_xr_re_to_Mux_re_c_enaAnd_q <= ld_ChannelIn_xr_re_to_Mux_re_c_enaAnd_a and ld_ChannelIn_xr_re_to_Mux_re_c_enaAnd_b;

	--ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt(COUNTER,2620)
    -- every=1, low=0, high=29, step=1, init=1
    ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt_i = 28 THEN
                  ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt_eq <= '1';
                ELSE
                  ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt_eq = '1') THEN
                    ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt_i <= ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt_i - 29;
                ELSE
                    ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt_i <= ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt_i,5));


	--ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdreg(REG,2621)
    ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdreg_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdreg_q <= ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdmux(MUX,2622)
    ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdmux_s <= VCC_q;
    ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdmux: PROCESS (ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdmux_s, ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdreg_q, ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt_q)
    BEGIN
            CASE ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdmux_s IS
                  WHEN "0" => ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdmux_q <= ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdreg_q;
                  WHEN "1" => ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdmux_q <= ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem(DUALMEM,2644)
    ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_reset0 <= areset;
    ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_ia <= xr1_re;
    ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_aa <= ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdreg_q;
    ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_ab <= ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdmux_q;
    ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 5,
        numwords_a => 30,
        width_b => 16,
        widthad_b => 5,
        numwords_b => 30,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_xr_re_to_Mux_re_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_iq,
        address_a => ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_aa,
        data_a => ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_ia
    );
        ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_q <= ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_iq(15 downto 0);

	--Mux1_re(MUX,483)@31
    Mux1_re_s <= Predistorter_Enable1_q;
    Mux1_re: PROCESS (Mux1_re_s, ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_q, Convert1_re_rnd_q)
    BEGIN
            CASE Mux1_re_s IS
                  WHEN "0" => Mux1_re_q <= ld_ChannelIn_xr1_re_to_Mux1_re_c_replace_mem_q;
                  WHEN "1" => Mux1_re_q <= Convert1_re_rnd_q;
                  WHEN OTHERS => Mux1_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Mux1_re_q_to_ChannelOut_zr1_re(DELAY,1171)@31
    ld_Mux1_re_q_to_ChannelOut_zr1_re : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Mux1_re_q, xout => ld_Mux1_re_q_to_ChannelOut_zr1_re_q, clk => clk, aclr => areset );

	--ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_nor(LOGICAL,2703)
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_nor_a <= Forward_path_FirstStage_Delay_re_re_notEnable_q;
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_nor_b <= ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_sticky_ena_q;
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_nor_q <= not (ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_nor_a or ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_nor_b);

	--ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_mem_top(CONSTANT,2699)
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_mem_top_q <= "01101";

	--ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_cmp(LOGICAL,2700)
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_cmp_a <= ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_mem_top_q;
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_cmp_b <= STD_LOGIC_VECTOR("0" & ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdmux_q);
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_cmp_q <= "1" when ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_cmp_a = ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_cmp_b else "0";

	--ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_cmpReg(REG,2701)
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_cmpReg_q <= ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_cmp_q;
        END IF;
    END PROCESS;


	--ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_sticky_ena(REG,2704)
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_nor_q = "1") THEN
                ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_sticky_ena_q <= ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_enaAnd(LOGICAL,2705)
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_enaAnd_a <= ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_sticky_ena_q;
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_enaAnd_b <= VCC_q;
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_enaAnd_q <= ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_enaAnd_a and ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_enaAnd_b;

	--ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt(COUNTER,2695)
    -- every=1, low=0, high=13, step=1, init=1
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt_i = 12 THEN
                  ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt_eq <= '1';
                ELSE
                  ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt_eq = '1') THEN
                    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt_i <= ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt_i - 13;
                ELSE
                    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt_i <= ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt_i,4));


	--ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdreg(REG,2696)
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdreg_q <= "0000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdreg_q <= ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdmux(MUX,2697)
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdmux_s <= VCC_q;
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdmux: PROCESS (ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdmux_s, ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdreg_q, ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt_q)
    BEGIN
            CASE ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdmux_s IS
                  WHEN "0" => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdmux_q <= ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdreg_q;
                  WHEN "1" => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdmux_q <= ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdcnt_q;
                  WHEN OTHERS => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem(DUALMEM,2707)
    ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_reset0 <= areset;
    ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_ia <= xr_re;
    ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_aa <= ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdreg_q;
    ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_ab <= ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdmux_q;
    ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 4,
        numwords_a => 14,
        width_b => 16,
        widthad_b => 4,
        numwords_b => 14,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_iq,
        address_a => ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_aa,
        data_a => ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_ia
    );
        ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_q <= ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_iq(15 downto 0);

	--ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_outputreg(DELAY,2706)
    ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_outputreg : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_replace_mem_q, xout => ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_outputreg_q, clk => clk, aclr => areset );

	--Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux(MUX,44)@15
    Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_FirstStage_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux: PROCESS (Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux_s, Forward_path_FirstStage_Dual_Bank_LUT_DualMem_r, Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_r)
    BEGIN
            CASE Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux_s IS
                  WHEN "0" => Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux_q <= Forward_path_FirstStage_Dual_Bank_LUT_DualMem_r;
                  WHEN "1" => Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux_q <= Forward_path_FirstStage_Dual_Bank_LUT_DualMem1_r;
                  WHEN OTHERS => Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_FirstStage_Upper(BITSELECT,90)@15
    Forward_path_FirstStage_Upper_in <= Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux_q;
    Forward_path_FirstStage_Upper_b <= Forward_path_FirstStage_Upper_in(31 downto 16);

	--reg_Forward_path_FirstStage_Upper_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_13(REG,1109)@15
    reg_Forward_path_FirstStage_Upper_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_13: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_FirstStage_Upper_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_13_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_FirstStage_Upper_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_13_q <= Forward_path_FirstStage_Upper_b;
        END IF;
    END PROCESS;


	--ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem(DUALMEM,2746)
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_reset0 <= areset;
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_ia <= xr_im;
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_aa <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdreg_q;
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_ab <= ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_rdmux_q;
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 4,
        numwords_a => 15,
        width_b => 16,
        widthad_b => 4,
        numwords_b => 15,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_iq,
        address_a => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_aa,
        data_a => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_ia
    );
        ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_q <= ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_iq(15 downto 0);

	--ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_outputreg(DELAY,2745)
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_outputreg : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_replace_mem_q, xout => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_outputreg_q, clk => clk, aclr => areset );

	--Forward_path_FirstStage_Lower(BITSELECT,62)@15
    Forward_path_FirstStage_Lower_in <= Forward_path_FirstStage_Dual_Bank_LUT_switch1_Mux_q;
    Forward_path_FirstStage_Lower_b <= Forward_path_FirstStage_Lower_in(15 downto 0);

	--reg_Forward_path_FirstStage_Lower_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_10(REG,1110)@15
    reg_Forward_path_FirstStage_Lower_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_10: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_FirstStage_Lower_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_10_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_FirstStage_Lower_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_10_q <= Forward_path_FirstStage_Lower_b;
        END IF;
    END PROCESS;


	--ld_reg_Forward_path_FirstStage_Lower_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_k(DELAY,2119)@16
    ld_reg_Forward_path_FirstStage_Lower_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_k : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => reg_Forward_path_FirstStage_Lower_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_10_q, xout => ld_reg_Forward_path_FirstStage_Lower_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_k_q, clk => clk, aclr => areset );

	--Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux(MUX,58)@15
    Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_FirstStage_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux: PROCESS (Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux_s, Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_r, Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_r)
    BEGIN
            CASE Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux_s IS
                  WHEN "0" => Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux_q <= Forward_path_FirstStage_Dual_Bank_LUT1_DualMem_r;
                  WHEN "1" => Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux_q <= Forward_path_FirstStage_Dual_Bank_LUT1_DualMem1_r;
                  WHEN OTHERS => Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_FirstStage_Lower2(BITSELECT,64)@15
    Forward_path_FirstStage_Lower2_in <= Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux_q;
    Forward_path_FirstStage_Lower2_b <= Forward_path_FirstStage_Lower2_in(15 downto 0);

	--reg_Forward_path_FirstStage_Lower2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_9(REG,1111)@15
    reg_Forward_path_FirstStage_Lower2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_FirstStage_Lower2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_FirstStage_Lower2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_9_q <= Forward_path_FirstStage_Lower2_b;
        END IF;
    END PROCESS;


	--ld_reg_Forward_path_FirstStage_Lower2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_j(DELAY,2118)@16
    ld_reg_Forward_path_FirstStage_Lower2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_j : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => reg_Forward_path_FirstStage_Lower2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_9_q, xout => ld_reg_Forward_path_FirstStage_Lower2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_j_q, clk => clk, aclr => areset );

	--Forward_path_FirstStage_Upper2(BITSELECT,92)@15
    Forward_path_FirstStage_Upper2_in <= Forward_path_FirstStage_Dual_Bank_LUT1_switch1_Mux_q;
    Forward_path_FirstStage_Upper2_b <= Forward_path_FirstStage_Upper2_in(31 downto 16);

	--ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem(DUALMEM,2777)
    ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_reset0 <= areset;
    ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_ia <= Forward_path_FirstStage_Upper2_b;
    ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_aa <= Forward_path_middelstage_Delay1_re_re_replace_rdreg_q;
    ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_ab <= Forward_path_middelstage_Delay1_re_re_replace_rdmux_q;
    ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 16,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay1_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_iq,
        address_a => ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_aa,
        data_a => ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_ia
    );
        ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_q <= ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_iq(15 downto 0);

	--reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6(REG,1112)@18
    reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_q <= ld_Forward_path_FirstStage_Upper2_b_to_reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_q;
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma(CHAINMULTADD,1049)@19
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_p(0) <= Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_a(0) * Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_c(0);
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_p(1) <= Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_a(1) * Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_c(1);
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_p(2) <= Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_a(2) * Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_c(2);
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_p(3) <= Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_a(3) * Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_c(3);
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_w(0) <= RESIZE(Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_p(0),44);
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_w(1) <= RESIZE(Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_p(1),44);
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_w(2) <= RESIZE(Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_p(2),44);
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_w(3) <= RESIZE(Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_p(3),44);
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_x(0) <= Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_w(0);
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_x(1) <= Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_w(1);
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_x(2) <= Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_w(2);
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_x(3) <= Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_w(3);
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_y(0) <= Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_s(1) + Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_x(0);
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_y(1) <= Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_s(2) + Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_x(1);
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_y(2) <= Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_s(3) + Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_x(2);
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_y(3) <= Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_x(3);
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_z(0) <= "00000000000000000000000000000100000000000000";
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_a <= (others => (others => '0'));
            Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_c <= (others => (others => '0'));
            Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_e_outputreg_q),16));
            Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_h_outputreg_q),16));
            Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_a(2) <= SIGNED(RESIZE(SIGNED(ld_reg_Forward_path_FirstStage_Lower_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_k_q),16));
            Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_a(3) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_FirstStage_Upper_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_13_q),16));
            Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_6_q),16));
            Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(ld_reg_Forward_path_FirstStage_Lower2_0_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_j_q),16));
            Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_c(2) <= SIGNED(RESIZE(SIGNED(ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_m_outputreg_q),16));
            Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_c(3) <= SIGNED(RESIZE(SIGNED(ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_outputreg_q),16));
            Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_s(0) <= Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_z(0) + Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_y(0);
            Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_s(1) <= Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_y(1);
            Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_s(2) <= Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_y(2);
            Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_s(3) <= Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_y(3);
        END IF;
    END PROCESS;
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_s(0),34));
    Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_q <= Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_s0;
        END IF;
    END PROCESS;

	--Forward_path_FirstStage_Convert2_im_rnd(ROUND,577)@22
    Forward_path_FirstStage_Convert2_im_rnd_in <= Forward_path_FirstStage_Mult3_aR_x_bI_Forward_path_FirstStage_Mult3_I_add_Forward_path_FirstStage_Mult3_aI_x_bR_merged_Forward_path_FirstStage_Add_I_add_Forward_path_FirstStage_Mult2_aR_x_bI_Forward_path_FirstStage_Mult2_I_add_Forward_path_FirstStage_Mult2_aI_x_bR_merged_merged_cma_q(32 downto 0);
    Forward_path_FirstStage_Convert2_im_rnd_q <= Forward_path_FirstStage_Convert2_im_rnd_in(32 downto 15);

	--Forward_path_FirstStage_Convert2_im_sel(BITSELECT,578)@22
    Forward_path_FirstStage_Convert2_im_sel_in <= Forward_path_FirstStage_Convert2_im_rnd_q(15 downto 0);
    Forward_path_FirstStage_Convert2_im_sel_b <= Forward_path_FirstStage_Convert2_im_sel_in(15 downto 0);

	--Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux(MUX,197)@15
    Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_FirstStage_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux: PROCESS (Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux_s, Forward_path_middelstage_Dual_Bank_LUT_DualMem_r, Forward_path_middelstage_Dual_Bank_LUT_DualMem1_r)
    BEGIN
            CASE Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux_s IS
                  WHEN "0" => Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux_q <= Forward_path_middelstage_Dual_Bank_LUT_DualMem_r;
                  WHEN "1" => Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux_q <= Forward_path_middelstage_Dual_Bank_LUT_DualMem1_r;
                  WHEN OTHERS => Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_middelstage_Upper(BITSELECT,243)@15
    Forward_path_middelstage_Upper_in <= Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux_q;
    Forward_path_middelstage_Upper_b <= Forward_path_middelstage_Upper_in(31 downto 16);

	--reg_Forward_path_middelstage_Upper_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_13(REG,1105)@15
    reg_Forward_path_middelstage_Upper_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_13: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage_Upper_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_13_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage_Upper_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_13_q <= Forward_path_middelstage_Upper_b;
        END IF;
    END PROCESS;


	--ld_Forward_path_FirstStage_Delay_im_im_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_m(DELAY,2152)@16
    ld_Forward_path_FirstStage_Delay_im_im_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_m : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_FirstStage_Delay_im_im_replace_mem_q, xout => ld_Forward_path_FirstStage_Delay_im_im_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_m_q, clk => clk, aclr => areset );

	--Forward_path_middelstage_Lower(BITSELECT,215)@15
    Forward_path_middelstage_Lower_in <= Forward_path_middelstage_Dual_Bank_LUT_switch1_Mux_q;
    Forward_path_middelstage_Lower_b <= Forward_path_middelstage_Lower_in(15 downto 0);

	--reg_Forward_path_middelstage_Lower_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_10(REG,1106)@15
    reg_Forward_path_middelstage_Lower_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_10: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage_Lower_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_10_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage_Lower_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_10_q <= Forward_path_middelstage_Lower_b;
        END IF;
    END PROCESS;


	--ld_reg_Forward_path_middelstage_Lower_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_k(DELAY,2151)@16
    ld_reg_Forward_path_middelstage_Lower_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_k : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => reg_Forward_path_middelstage_Lower_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_10_q, xout => ld_reg_Forward_path_middelstage_Lower_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_k_q, clk => clk, aclr => areset );

	--Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux(MUX,211)@16
    Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage_Dual_Bank_LUT1_Mux1_b_q;
    Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux: PROCESS (Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux_s, Forward_path_middelstage_Dual_Bank_LUT1_DualMem_r, Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_r)
    BEGIN
            CASE Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux_s IS
                  WHEN "0" => Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux_q <= Forward_path_middelstage_Dual_Bank_LUT1_DualMem_r;
                  WHEN "1" => Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux_q <= Forward_path_middelstage_Dual_Bank_LUT1_DualMem1_r;
                  WHEN OTHERS => Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_middelstage_Lower2(BITSELECT,217)@16
    Forward_path_middelstage_Lower2_in <= Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux_q;
    Forward_path_middelstage_Lower2_b <= Forward_path_middelstage_Lower2_in(15 downto 0);

	--ld_Forward_path_middelstage_Lower2_b_to_reg_Forward_path_middelstage_Lower2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_9_a(DELAY,2257)@16
    ld_Forward_path_middelstage_Lower2_b_to_reg_Forward_path_middelstage_Lower2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_9_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage_Lower2_b, xout => ld_Forward_path_middelstage_Lower2_b_to_reg_Forward_path_middelstage_Lower2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_9_a_q, clk => clk, aclr => areset );

	--reg_Forward_path_middelstage_Lower2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_9(REG,1107)@17
    reg_Forward_path_middelstage_Lower2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage_Lower2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage_Lower2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_9_q <= ld_Forward_path_middelstage_Lower2_b_to_reg_Forward_path_middelstage_Lower2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_9_a_q;
        END IF;
    END PROCESS;


	--ld_Forward_path_FirstStage_Delay1_im_im_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_h(DELAY,2149)@17
    ld_Forward_path_FirstStage_Delay1_im_im_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_h : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_FirstStage_Delay1_im_im_replace_mem_q, xout => ld_Forward_path_FirstStage_Delay1_im_im_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_h_q, clk => clk, aclr => areset );

	--Forward_path_middelstage_Upper2(BITSELECT,245)@16
    Forward_path_middelstage_Upper2_in <= Forward_path_middelstage_Dual_Bank_LUT1_switch1_Mux_q;
    Forward_path_middelstage_Upper2_b <= Forward_path_middelstage_Upper2_in(31 downto 16);

	--ld_Forward_path_middelstage_Upper2_b_to_reg_Forward_path_middelstage_Upper2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_6_a(DELAY,2258)@16
    ld_Forward_path_middelstage_Upper2_b_to_reg_Forward_path_middelstage_Upper2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_6_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage_Upper2_b, xout => ld_Forward_path_middelstage_Upper2_b_to_reg_Forward_path_middelstage_Upper2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_6_a_q, clk => clk, aclr => areset );

	--reg_Forward_path_middelstage_Upper2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_6(REG,1108)@18
    reg_Forward_path_middelstage_Upper2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage_Upper2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage_Upper2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_6_q <= ld_Forward_path_middelstage_Upper2_b_to_reg_Forward_path_middelstage_Upper2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_6_a_q;
        END IF;
    END PROCESS;


	--ld_Forward_path_FirstStage_Delay1_re_re_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_e(DELAY,2147)@17
    ld_Forward_path_FirstStage_Delay1_re_re_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_e : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_FirstStage_Delay1_re_re_replace_mem_q, xout => ld_Forward_path_FirstStage_Delay1_re_re_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_e_q, clk => clk, aclr => areset );

	--Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma(CHAINMULTADD,1053)@19
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_p(0) <= Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_a(0) * Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_c(0);
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_p(1) <= Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_a(1) * Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_c(1);
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_p(2) <= Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_a(2) * Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_c(2);
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_p(3) <= Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_a(3) * Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_c(3);
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_w(0) <= RESIZE(Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_p(0),34);
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_w(1) <= RESIZE(Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_p(1),34);
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_w(2) <= RESIZE(Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_p(2),34);
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_w(3) <= RESIZE(Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_p(3),34);
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_x(0) <= Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_w(0);
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_x(1) <= Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_w(1);
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_x(2) <= Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_w(2);
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_x(3) <= Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_w(3);
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_y(0) <= Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_s(1) + Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_x(0);
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_y(1) <= Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_s(2) + Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_x(1);
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_y(2) <= Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_s(3) + Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_x(2);
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_y(3) <= Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_x(3);
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_FirstStage_Delay1_re_re_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_e_q),16));
            Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_FirstStage_Delay1_im_im_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_h_q),16));
            Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_a(2) <= SIGNED(RESIZE(SIGNED(ld_reg_Forward_path_middelstage_Lower_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_k_q),16));
            Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_a(3) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage_Upper_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_13_q),16));
            Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage_Upper2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_6_q),16));
            Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage_Lower2_0_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_9_q),16));
            Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_c(2) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_FirstStage_Delay_im_im_q_to_Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_m_q),16));
            Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_c(3) <= SIGNED(RESIZE(SIGNED(Forward_path_FirstStage_Delay_re_re_replace_mem_q),16));
            Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_s(0) <= Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_y(0);
            Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_s(1) <= Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_y(1);
            Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_s(2) <= Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_y(2);
            Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_s(3) <= Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_y(3);
        END IF;
    END PROCESS;
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_s(0),34));
    Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_q <= Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_s0;
        END IF;
    END PROCESS;

	--Forward_path_middelstage_Add2_I_add(ADD,174)@22
    Forward_path_middelstage_Add2_I_add_a <= Forward_path_middelstage_Mult3_aR_x_bI_Forward_path_middelstage_Mult3_I_add_Forward_path_middelstage_Mult3_aI_x_bR_merged_Forward_path_middelstage_Add_I_add_Forward_path_middelstage_Mult2_aR_x_bI_Forward_path_middelstage_Mult2_I_add_Forward_path_middelstage_Mult2_aI_x_bR_merged_merged_cma_q;
    Forward_path_middelstage_Add2_I_add_b <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_FirstStage_Convert2_im_sel_b(15)) & Forward_path_FirstStage_Convert2_im_sel_b & "000000000000000");
    Forward_path_middelstage_Add2_I_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Add2_I_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Add2_I_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage_Add2_I_add_a) + SIGNED(Forward_path_middelstage_Add2_I_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage_Add2_I_add_q <= Forward_path_middelstage_Add2_I_add_o(33 downto 0);


	--Forward_path_middelstage_Convert2_im_rnd(ROUND,593)@23
    Forward_path_middelstage_Convert2_im_rnd_in <= Forward_path_middelstage_Add2_I_add_q;
    Forward_path_middelstage_Convert2_im_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Convert2_im_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Convert2_im_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_middelstage_Convert2_im_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_middelstage_Convert2_im_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Convert2_im_sel(BITSELECT,594)@24
    Forward_path_middelstage_Convert2_im_sel_in <= Forward_path_middelstage_Convert2_im_rnd_q(15 downto 0);
    Forward_path_middelstage_Convert2_im_sel_b <= Forward_path_middelstage_Convert2_im_sel_in(15 downto 0);

	--Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux(MUX,275)@17
    Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT_Mux1_b_q;
    Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux: PROCESS (Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux_s, Forward_path_middelstage1_Dual_Bank_LUT_DualMem_r, Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_r)
    BEGIN
            CASE Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux_s IS
                  WHEN "0" => Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux_q <= Forward_path_middelstage1_Dual_Bank_LUT_DualMem_r;
                  WHEN "1" => Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux_q <= Forward_path_middelstage1_Dual_Bank_LUT_DualMem1_r;
                  WHEN OTHERS => Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_middelstage1_Upper(BITSELECT,321)@17
    Forward_path_middelstage1_Upper_in <= Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux_q;
    Forward_path_middelstage1_Upper_b <= Forward_path_middelstage1_Upper_in(31 downto 16);

	--reg_Forward_path_middelstage1_Upper_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_13(REG,1101)@17
    reg_Forward_path_middelstage1_Upper_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_13: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage1_Upper_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_13_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage1_Upper_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_13_q <= Forward_path_middelstage1_Upper_b;
        END IF;
    END PROCESS;


	--ld_Forward_path_middelstage_Delay_im_im_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_m(DELAY,2168)@17
    ld_Forward_path_middelstage_Delay_im_im_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_m : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage_Delay_im_im_q, xout => ld_Forward_path_middelstage_Delay_im_im_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_m_q, clk => clk, aclr => areset );

	--Forward_path_middelstage1_Lower(BITSELECT,293)@17
    Forward_path_middelstage1_Lower_in <= Forward_path_middelstage1_Dual_Bank_LUT_switch1_Mux_q;
    Forward_path_middelstage1_Lower_b <= Forward_path_middelstage1_Lower_in(15 downto 0);

	--reg_Forward_path_middelstage1_Lower_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_10(REG,1102)@17
    reg_Forward_path_middelstage1_Lower_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_10: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage1_Lower_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_10_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage1_Lower_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_10_q <= Forward_path_middelstage1_Lower_b;
        END IF;
    END PROCESS;


	--ld_reg_Forward_path_middelstage1_Lower_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_k(DELAY,2167)@18
    ld_reg_Forward_path_middelstage1_Lower_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_k : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => reg_Forward_path_middelstage1_Lower_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_10_q, xout => ld_reg_Forward_path_middelstage1_Lower_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_k_q, clk => clk, aclr => areset );

	--Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux(MUX,289)@18
    Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage1_Dual_Bank_LUT1_Mux1_b_q;
    Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux: PROCESS (Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux_s, Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_r, Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_r)
    BEGIN
            CASE Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux_s IS
                  WHEN "0" => Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux_q <= Forward_path_middelstage1_Dual_Bank_LUT1_DualMem_r;
                  WHEN "1" => Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux_q <= Forward_path_middelstage1_Dual_Bank_LUT1_DualMem1_r;
                  WHEN OTHERS => Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_middelstage1_Lower2(BITSELECT,295)@18
    Forward_path_middelstage1_Lower2_in <= Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux_q;
    Forward_path_middelstage1_Lower2_b <= Forward_path_middelstage1_Lower2_in(15 downto 0);

	--ld_Forward_path_middelstage1_Lower2_b_to_reg_Forward_path_middelstage1_Lower2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_9_a(DELAY,2253)@18
    ld_Forward_path_middelstage1_Lower2_b_to_reg_Forward_path_middelstage1_Lower2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_9_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage1_Lower2_b, xout => ld_Forward_path_middelstage1_Lower2_b_to_reg_Forward_path_middelstage1_Lower2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_9_a_q, clk => clk, aclr => areset );

	--reg_Forward_path_middelstage1_Lower2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_9(REG,1103)@19
    reg_Forward_path_middelstage1_Lower2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage1_Lower2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage1_Lower2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_9_q <= ld_Forward_path_middelstage1_Lower2_b_to_reg_Forward_path_middelstage1_Lower2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_9_a_q;
        END IF;
    END PROCESS;


	--ld_Forward_path_middelstage_Delay1_im_im_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_h(DELAY,2165)@19
    ld_Forward_path_middelstage_Delay1_im_im_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_h : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage_Delay1_im_im_replace_mem_q, xout => ld_Forward_path_middelstage_Delay1_im_im_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_h_q, clk => clk, aclr => areset );

	--Forward_path_middelstage1_Upper2(BITSELECT,323)@18
    Forward_path_middelstage1_Upper2_in <= Forward_path_middelstage1_Dual_Bank_LUT1_switch1_Mux_q;
    Forward_path_middelstage1_Upper2_b <= Forward_path_middelstage1_Upper2_in(31 downto 16);

	--ld_Forward_path_middelstage1_Upper2_b_to_reg_Forward_path_middelstage1_Upper2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_6_a(DELAY,2254)@18
    ld_Forward_path_middelstage1_Upper2_b_to_reg_Forward_path_middelstage1_Upper2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_6_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage1_Upper2_b, xout => ld_Forward_path_middelstage1_Upper2_b_to_reg_Forward_path_middelstage1_Upper2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_6_a_q, clk => clk, aclr => areset );

	--reg_Forward_path_middelstage1_Upper2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_6(REG,1104)@20
    reg_Forward_path_middelstage1_Upper2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage1_Upper2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage1_Upper2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_6_q <= ld_Forward_path_middelstage1_Upper2_b_to_reg_Forward_path_middelstage1_Upper2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_6_a_q;
        END IF;
    END PROCESS;


	--ld_Forward_path_middelstage_Delay1_re_re_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_e(DELAY,2163)@19
    ld_Forward_path_middelstage_Delay1_re_re_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_e : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage_Delay1_re_re_replace_mem_q, xout => ld_Forward_path_middelstage_Delay1_re_re_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_e_q, clk => clk, aclr => areset );

	--Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma(CHAINMULTADD,1055)@21
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_p(0) <= Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_a(0) * Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_c(0);
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_p(1) <= Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_a(1) * Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_c(1);
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_p(2) <= Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_a(2) * Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_c(2);
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_p(3) <= Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_a(3) * Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_c(3);
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_w(0) <= RESIZE(Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_p(0),34);
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_w(1) <= RESIZE(Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_p(1),34);
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_w(2) <= RESIZE(Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_p(2),34);
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_w(3) <= RESIZE(Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_p(3),34);
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_x(0) <= Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_w(0);
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_x(1) <= Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_w(1);
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_x(2) <= Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_w(2);
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_x(3) <= Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_w(3);
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_y(0) <= Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_s(1) + Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_x(0);
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_y(1) <= Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_s(2) + Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_x(1);
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_y(2) <= Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_s(3) + Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_x(2);
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_y(3) <= Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_x(3);
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage_Delay1_re_re_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_e_q),16));
            Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage_Delay1_im_im_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_h_q),16));
            Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_a(2) <= SIGNED(RESIZE(SIGNED(ld_reg_Forward_path_middelstage1_Lower_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_k_q),16));
            Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_a(3) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage1_Upper_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_13_q),16));
            Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage1_Upper2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_6_q),16));
            Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage1_Lower2_0_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_9_q),16));
            Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_c(2) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage_Delay_im_im_q_to_Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_m_q),16));
            Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_c(3) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage_Delay_re_re_q_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_j_q),16));
            Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_s(0) <= Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_y(0);
            Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_s(1) <= Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_y(1);
            Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_s(2) <= Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_y(2);
            Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_s(3) <= Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_y(3);
        END IF;
    END PROCESS;
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_s(0),34));
    Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_q <= Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_s0;
        END IF;
    END PROCESS;

	--Forward_path_middelstage1_Add2_I_add(ADD,252)@24
    Forward_path_middelstage1_Add2_I_add_a <= Forward_path_middelstage1_Mult3_aR_x_bI_Forward_path_middelstage1_Mult3_I_add_Forward_path_middelstage1_Mult3_aI_x_bR_merged_Forward_path_middelstage1_Add_I_add_Forward_path_middelstage1_Mult2_aR_x_bI_Forward_path_middelstage1_Mult2_I_add_Forward_path_middelstage1_Mult2_aI_x_bR_merged_merged_cma_q;
    Forward_path_middelstage1_Add2_I_add_b <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_middelstage_Convert2_im_sel_b(15)) & Forward_path_middelstage_Convert2_im_sel_b & "000000000000000");
    Forward_path_middelstage1_Add2_I_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Add2_I_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Add2_I_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage1_Add2_I_add_a) + SIGNED(Forward_path_middelstage1_Add2_I_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage1_Add2_I_add_q <= Forward_path_middelstage1_Add2_I_add_o(33 downto 0);


	--Forward_path_middelstage1_Convert2_im_rnd(ROUND,601)@25
    Forward_path_middelstage1_Convert2_im_rnd_in <= Forward_path_middelstage1_Add2_I_add_q;
    Forward_path_middelstage1_Convert2_im_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Convert2_im_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Convert2_im_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_middelstage1_Convert2_im_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_middelstage1_Convert2_im_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_middelstage1_Convert2_im_sel(BITSELECT,602)@26
    Forward_path_middelstage1_Convert2_im_sel_in <= Forward_path_middelstage1_Convert2_im_rnd_q(15 downto 0);
    Forward_path_middelstage1_Convert2_im_sel_b <= Forward_path_middelstage1_Convert2_im_sel_in(15 downto 0);

	--Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux(MUX,353)@19
    Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_switch_Mux_b_q;
    Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux: PROCESS (Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux_s, Forward_path_middelstage2_Dual_Bank_LUT_DualMem_r, Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_r)
    BEGIN
            CASE Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux_s IS
                  WHEN "0" => Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux_q <= Forward_path_middelstage2_Dual_Bank_LUT_DualMem_r;
                  WHEN "1" => Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux_q <= Forward_path_middelstage2_Dual_Bank_LUT_DualMem1_r;
                  WHEN OTHERS => Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_middelstage2_Upper(BITSELECT,399)@19
    Forward_path_middelstage2_Upper_in <= Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux_q;
    Forward_path_middelstage2_Upper_b <= Forward_path_middelstage2_Upper_in(31 downto 16);

	--reg_Forward_path_middelstage2_Upper_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_13(REG,1097)@19
    reg_Forward_path_middelstage2_Upper_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_13: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage2_Upper_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_13_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage2_Upper_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_13_q <= Forward_path_middelstage2_Upper_b;
        END IF;
    END PROCESS;


	--ld_Forward_path_middelstage1_Delay_im_im_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_m(DELAY,2184)@19
    ld_Forward_path_middelstage1_Delay_im_im_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_m : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage1_Delay_im_im_replace_mem_q, xout => ld_Forward_path_middelstage1_Delay_im_im_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_m_q, clk => clk, aclr => areset );

	--Forward_path_middelstage2_Lower(BITSELECT,371)@19
    Forward_path_middelstage2_Lower_in <= Forward_path_middelstage2_Dual_Bank_LUT_switch1_Mux_q;
    Forward_path_middelstage2_Lower_b <= Forward_path_middelstage2_Lower_in(15 downto 0);

	--reg_Forward_path_middelstage2_Lower_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_10(REG,1098)@19
    reg_Forward_path_middelstage2_Lower_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_10: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage2_Lower_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_10_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage2_Lower_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_10_q <= Forward_path_middelstage2_Lower_b;
        END IF;
    END PROCESS;


	--ld_reg_Forward_path_middelstage2_Lower_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_k(DELAY,2183)@20
    ld_reg_Forward_path_middelstage2_Lower_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_k : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => reg_Forward_path_middelstage2_Lower_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_10_q, xout => ld_reg_Forward_path_middelstage2_Lower_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_k_q, clk => clk, aclr => areset );

	--Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux(MUX,367)@20
    Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage2_Dual_Bank_LUT1_Mux1_b_q;
    Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux: PROCESS (Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux_s, Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_r, Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_r)
    BEGIN
            CASE Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux_s IS
                  WHEN "0" => Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux_q <= Forward_path_middelstage2_Dual_Bank_LUT1_DualMem_r;
                  WHEN "1" => Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux_q <= Forward_path_middelstage2_Dual_Bank_LUT1_DualMem1_r;
                  WHEN OTHERS => Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_middelstage2_Lower2(BITSELECT,373)@20
    Forward_path_middelstage2_Lower2_in <= Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux_q;
    Forward_path_middelstage2_Lower2_b <= Forward_path_middelstage2_Lower2_in(15 downto 0);

	--reg_Forward_path_middelstage2_Lower2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_9(REG,1099)@20
    reg_Forward_path_middelstage2_Lower2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage2_Lower2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage2_Lower2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_9_q <= Forward_path_middelstage2_Lower2_b;
        END IF;
    END PROCESS;


	--ld_reg_Forward_path_middelstage2_Lower2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_j(DELAY,2182)@21
    ld_reg_Forward_path_middelstage2_Lower2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_j : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => reg_Forward_path_middelstage2_Lower2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_9_q, xout => ld_reg_Forward_path_middelstage2_Lower2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_j_q, clk => clk, aclr => areset );

	--ld_Forward_path_middelstage1_Delay1_im_im_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_h(DELAY,2181)@21
    ld_Forward_path_middelstage1_Delay1_im_im_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_h : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage1_Delay1_im_im_replace_mem_q, xout => ld_Forward_path_middelstage1_Delay1_im_im_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_h_q, clk => clk, aclr => areset );

	--Forward_path_middelstage2_Upper2(BITSELECT,401)@20
    Forward_path_middelstage2_Upper2_in <= Forward_path_middelstage2_Dual_Bank_LUT1_switch1_Mux_q;
    Forward_path_middelstage2_Upper2_b <= Forward_path_middelstage2_Upper2_in(31 downto 16);

	--ld_Forward_path_middelstage2_Upper2_b_to_reg_Forward_path_middelstage2_Upper2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_6_a(DELAY,2250)@20
    ld_Forward_path_middelstage2_Upper2_b_to_reg_Forward_path_middelstage2_Upper2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_6_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage2_Upper2_b, xout => ld_Forward_path_middelstage2_Upper2_b_to_reg_Forward_path_middelstage2_Upper2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_6_a_q, clk => clk, aclr => areset );

	--reg_Forward_path_middelstage2_Upper2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_6(REG,1100)@22
    reg_Forward_path_middelstage2_Upper2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage2_Upper2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage2_Upper2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_6_q <= ld_Forward_path_middelstage2_Upper2_b_to_reg_Forward_path_middelstage2_Upper2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_6_a_q;
        END IF;
    END PROCESS;


	--ld_Forward_path_middelstage1_Delay1_re_re_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_e(DELAY,2179)@21
    ld_Forward_path_middelstage1_Delay1_re_re_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_e : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage1_Delay1_re_re_replace_mem_q, xout => ld_Forward_path_middelstage1_Delay1_re_re_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_e_q, clk => clk, aclr => areset );

	--Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma(CHAINMULTADD,1057)@23
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_p(0) <= Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_a(0) * Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_c(0);
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_p(1) <= Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_a(1) * Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_c(1);
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_p(2) <= Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_a(2) * Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_c(2);
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_p(3) <= Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_a(3) * Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_c(3);
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_w(0) <= RESIZE(Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_p(0),34);
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_w(1) <= RESIZE(Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_p(1),34);
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_w(2) <= RESIZE(Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_p(2),34);
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_w(3) <= RESIZE(Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_p(3),34);
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_x(0) <= Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_w(0);
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_x(1) <= Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_w(1);
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_x(2) <= Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_w(2);
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_x(3) <= Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_w(3);
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_y(0) <= Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_s(1) + Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_x(0);
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_y(1) <= Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_s(2) + Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_x(1);
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_y(2) <= Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_s(3) + Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_x(2);
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_y(3) <= Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_x(3);
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage1_Delay1_re_re_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_e_q),16));
            Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage1_Delay1_im_im_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_h_q),16));
            Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_a(2) <= SIGNED(RESIZE(SIGNED(ld_reg_Forward_path_middelstage2_Lower_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_k_q),16));
            Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_a(3) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage2_Upper_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_13_q),16));
            Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage2_Upper2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_6_q),16));
            Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(ld_reg_Forward_path_middelstage2_Lower2_0_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_j_q),16));
            Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_c(2) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage1_Delay_im_im_q_to_Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_m_q),16));
            Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_c(3) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage1_Delay_re_re_q_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_j_q),16));
            Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_s(0) <= Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_y(0);
            Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_s(1) <= Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_y(1);
            Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_s(2) <= Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_y(2);
            Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_s(3) <= Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_y(3);
        END IF;
    END PROCESS;
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_s(0),34));
    Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_q <= Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_s0;
        END IF;
    END PROCESS;

	--Forward_path_middelstage2_Add2_I_add(ADD,330)@26
    Forward_path_middelstage2_Add2_I_add_a <= Forward_path_middelstage2_Mult3_aR_x_bI_Forward_path_middelstage2_Mult3_I_add_Forward_path_middelstage2_Mult3_aI_x_bR_merged_Forward_path_middelstage2_Add_I_add_Forward_path_middelstage2_Mult2_aR_x_bI_Forward_path_middelstage2_Mult2_I_add_Forward_path_middelstage2_Mult2_aI_x_bR_merged_merged_cma_q;
    Forward_path_middelstage2_Add2_I_add_b <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_middelstage1_Convert2_im_sel_b(15)) & Forward_path_middelstage1_Convert2_im_sel_b & "000000000000000");
    Forward_path_middelstage2_Add2_I_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Add2_I_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Add2_I_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage2_Add2_I_add_a) + SIGNED(Forward_path_middelstage2_Add2_I_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage2_Add2_I_add_q <= Forward_path_middelstage2_Add2_I_add_o(33 downto 0);


	--Forward_path_middelstage2_Convert2_im_rnd(ROUND,609)@27
    Forward_path_middelstage2_Convert2_im_rnd_in <= Forward_path_middelstage2_Add2_I_add_q;
    Forward_path_middelstage2_Convert2_im_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Convert2_im_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Convert2_im_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_middelstage2_Convert2_im_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_middelstage2_Convert2_im_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_middelstage2_Convert2_im_sel(BITSELECT,610)@28
    Forward_path_middelstage2_Convert2_im_sel_in <= Forward_path_middelstage2_Convert2_im_rnd_q(15 downto 0);
    Forward_path_middelstage2_Convert2_im_sel_b <= Forward_path_middelstage2_Convert2_im_sel_in(15 downto 0);

	--Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux(MUX,431)@21
    Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_middelstage3_Dual_Bank_LUT_Mux1_b_replace_mem_q;
    Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux: PROCESS (Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux_s, Forward_path_middelstage3_Dual_Bank_LUT_DualMem_r, Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_r)
    BEGIN
            CASE Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux_s IS
                  WHEN "0" => Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux_q <= Forward_path_middelstage3_Dual_Bank_LUT_DualMem_r;
                  WHEN "1" => Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux_q <= Forward_path_middelstage3_Dual_Bank_LUT_DualMem1_r;
                  WHEN OTHERS => Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_middelstage3_Upper(BITSELECT,477)@21
    Forward_path_middelstage3_Upper_in <= Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux_q;
    Forward_path_middelstage3_Upper_b <= Forward_path_middelstage3_Upper_in(31 downto 16);

	--reg_Forward_path_middelstage3_Upper_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_13(REG,1093)@21
    reg_Forward_path_middelstage3_Upper_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_13: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage3_Upper_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_13_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage3_Upper_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_13_q <= Forward_path_middelstage3_Upper_b;
        END IF;
    END PROCESS;


	--ld_Forward_path_middelstage2_Delay_im_im_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_m(DELAY,2200)@21
    ld_Forward_path_middelstage2_Delay_im_im_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_m : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage2_Delay_im_im_replace_mem_q, xout => ld_Forward_path_middelstage2_Delay_im_im_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_m_q, clk => clk, aclr => areset );

	--Forward_path_middelstage3_Lower(BITSELECT,449)@21
    Forward_path_middelstage3_Lower_in <= Forward_path_middelstage3_Dual_Bank_LUT_switch1_Mux_q;
    Forward_path_middelstage3_Lower_b <= Forward_path_middelstage3_Lower_in(15 downto 0);

	--reg_Forward_path_middelstage3_Lower_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_10(REG,1094)@21
    reg_Forward_path_middelstage3_Lower_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_10: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage3_Lower_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_10_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage3_Lower_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_10_q <= Forward_path_middelstage3_Lower_b;
        END IF;
    END PROCESS;


	--ld_reg_Forward_path_middelstage3_Lower_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_k(DELAY,2199)@22
    ld_reg_Forward_path_middelstage3_Lower_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_k : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => reg_Forward_path_middelstage3_Lower_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_10_q, xout => ld_reg_Forward_path_middelstage3_Lower_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_k_q, clk => clk, aclr => areset );

	--Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux(MUX,445)@22
    Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_q;
    Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux: PROCESS (Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux_s, Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_r, Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_r)
    BEGIN
            CASE Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux_s IS
                  WHEN "0" => Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux_q <= Forward_path_middelstage3_Dual_Bank_LUT1_DualMem_r;
                  WHEN "1" => Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux_q <= Forward_path_middelstage3_Dual_Bank_LUT1_DualMem1_r;
                  WHEN OTHERS => Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_middelstage3_Lower2(BITSELECT,451)@22
    Forward_path_middelstage3_Lower2_in <= Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux_q;
    Forward_path_middelstage3_Lower2_b <= Forward_path_middelstage3_Lower2_in(15 downto 0);

	--reg_Forward_path_middelstage3_Lower2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_9(REG,1095)@22
    reg_Forward_path_middelstage3_Lower2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage3_Lower2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage3_Lower2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_9_q <= Forward_path_middelstage3_Lower2_b;
        END IF;
    END PROCESS;


	--ld_reg_Forward_path_middelstage3_Lower2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_j(DELAY,2198)@23
    ld_reg_Forward_path_middelstage3_Lower2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_j : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => reg_Forward_path_middelstage3_Lower2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_9_q, xout => ld_reg_Forward_path_middelstage3_Lower2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_j_q, clk => clk, aclr => areset );

	--ld_Forward_path_middelstage2_Delay1_im_im_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_h(DELAY,2197)@23
    ld_Forward_path_middelstage2_Delay1_im_im_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_h : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage2_Delay1_im_im_replace_mem_q, xout => ld_Forward_path_middelstage2_Delay1_im_im_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_h_q, clk => clk, aclr => areset );

	--Forward_path_middelstage3_Upper2(BITSELECT,479)@22
    Forward_path_middelstage3_Upper2_in <= Forward_path_middelstage3_Dual_Bank_LUT1_switch1_Mux_q;
    Forward_path_middelstage3_Upper2_b <= Forward_path_middelstage3_Upper2_in(31 downto 16);

	--ld_Forward_path_middelstage3_Upper2_b_to_reg_Forward_path_middelstage3_Upper2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_6_a(DELAY,2246)@22
    ld_Forward_path_middelstage3_Upper2_b_to_reg_Forward_path_middelstage3_Upper2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_6_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage3_Upper2_b, xout => ld_Forward_path_middelstage3_Upper2_b_to_reg_Forward_path_middelstage3_Upper2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_6_a_q, clk => clk, aclr => areset );

	--reg_Forward_path_middelstage3_Upper2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_6(REG,1096)@24
    reg_Forward_path_middelstage3_Upper2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage3_Upper2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage3_Upper2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_6_q <= ld_Forward_path_middelstage3_Upper2_b_to_reg_Forward_path_middelstage3_Upper2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_6_a_q;
        END IF;
    END PROCESS;


	--ld_Forward_path_middelstage2_Delay1_re_re_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_e(DELAY,2195)@23
    ld_Forward_path_middelstage2_Delay1_re_re_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_e : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_middelstage2_Delay1_re_re_replace_mem_q, xout => ld_Forward_path_middelstage2_Delay1_re_re_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_e_q, clk => clk, aclr => areset );

	--Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma(CHAINMULTADD,1059)@25
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_p(0) <= Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_a(0) * Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_c(0);
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_p(1) <= Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_a(1) * Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_c(1);
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_p(2) <= Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_a(2) * Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_c(2);
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_p(3) <= Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_a(3) * Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_c(3);
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_w(0) <= RESIZE(Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_p(0),34);
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_w(1) <= RESIZE(Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_p(1),34);
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_w(2) <= RESIZE(Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_p(2),34);
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_w(3) <= RESIZE(Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_p(3),34);
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_x(0) <= Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_w(0);
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_x(1) <= Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_w(1);
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_x(2) <= Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_w(2);
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_x(3) <= Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_w(3);
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_y(0) <= Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_s(1) + Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_x(0);
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_y(1) <= Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_s(2) + Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_x(1);
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_y(2) <= Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_s(3) + Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_x(2);
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_y(3) <= Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_x(3);
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage2_Delay1_re_re_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_e_q),16));
            Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage2_Delay1_im_im_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_h_q),16));
            Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_a(2) <= SIGNED(RESIZE(SIGNED(ld_reg_Forward_path_middelstage3_Lower_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_k_q),16));
            Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_a(3) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage3_Upper_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_13_q),16));
            Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage3_Upper2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_6_q),16));
            Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(ld_reg_Forward_path_middelstage3_Lower2_0_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_9_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_j_q),16));
            Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_c(2) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage2_Delay_im_im_q_to_Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_m_q),16));
            Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_c(3) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage2_Delay_re_re_q_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_j_q),16));
            Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_s(0) <= Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_y(0);
            Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_s(1) <= Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_y(1);
            Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_s(2) <= Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_y(2);
            Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_s(3) <= Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_y(3);
        END IF;
    END PROCESS;
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_s(0),34));
    Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_q <= Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_s0;
        END IF;
    END PROCESS;

	--Forward_path_middelstage3_Add2_I_add(ADD,408)@28
    Forward_path_middelstage3_Add2_I_add_a <= Forward_path_middelstage3_Mult3_aR_x_bI_Forward_path_middelstage3_Mult3_I_add_Forward_path_middelstage3_Mult3_aI_x_bR_merged_Forward_path_middelstage3_Add_I_add_Forward_path_middelstage3_Mult2_aR_x_bI_Forward_path_middelstage3_Mult2_I_add_Forward_path_middelstage3_Mult2_aI_x_bR_merged_merged_cma_q;
    Forward_path_middelstage3_Add2_I_add_b <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_middelstage2_Convert2_im_sel_b(15)) & Forward_path_middelstage2_Convert2_im_sel_b & "000000000000000");
    Forward_path_middelstage3_Add2_I_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Add2_I_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Add2_I_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage3_Add2_I_add_a) + SIGNED(Forward_path_middelstage3_Add2_I_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage3_Add2_I_add_q <= Forward_path_middelstage3_Add2_I_add_o(33 downto 0);


	--Forward_path_middelstage3_Convert2_im_rnd(ROUND,617)@29
    Forward_path_middelstage3_Convert2_im_rnd_in <= Forward_path_middelstage3_Add2_I_add_q;
    Forward_path_middelstage3_Convert2_im_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Convert2_im_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Convert2_im_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_middelstage3_Convert2_im_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_middelstage3_Convert2_im_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_middelstage3_Convert2_im_sel(BITSELECT,618)@30
    Forward_path_middelstage3_Convert2_im_sel_in <= Forward_path_middelstage3_Convert2_im_rnd_q(15 downto 0);
    Forward_path_middelstage3_Convert2_im_sel_b <= Forward_path_middelstage3_Convert2_im_sel_in(15 downto 0);

	--Forward_path_laststage_Dual_Bank_LUT_switch1_Mux(MUX,119)@22
    Forward_path_laststage_Dual_Bank_LUT_switch1_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_q;
    Forward_path_laststage_Dual_Bank_LUT_switch1_Mux: PROCESS (Forward_path_laststage_Dual_Bank_LUT_switch1_Mux_s, Forward_path_laststage_Dual_Bank_LUT_DualMem_r, Forward_path_laststage_Dual_Bank_LUT_DualMem1_r)
    BEGIN
            CASE Forward_path_laststage_Dual_Bank_LUT_switch1_Mux_s IS
                  WHEN "0" => Forward_path_laststage_Dual_Bank_LUT_switch1_Mux_q <= Forward_path_laststage_Dual_Bank_LUT_DualMem_r;
                  WHEN "1" => Forward_path_laststage_Dual_Bank_LUT_switch1_Mux_q <= Forward_path_laststage_Dual_Bank_LUT_DualMem1_r;
                  WHEN OTHERS => Forward_path_laststage_Dual_Bank_LUT_switch1_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_laststage_Upper(BITSELECT,165)@22
    Forward_path_laststage_Upper_in <= Forward_path_laststage_Dual_Bank_LUT_switch1_Mux_q;
    Forward_path_laststage_Upper_b <= Forward_path_laststage_Upper_in(31 downto 16);

	--reg_Forward_path_laststage_Upper_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_13(REG,1089)@22
    reg_Forward_path_laststage_Upper_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_13: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_laststage_Upper_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_13_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_laststage_Upper_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_13_q <= Forward_path_laststage_Upper_b;
        END IF;
    END PROCESS;


	--ld_Forward_path_middelstage3_Delay_im_im_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_m(DELAY,2136)@23
    ld_Forward_path_middelstage3_Delay_im_im_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_m : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage3_Delay_im_im_replace_mem_q, xout => ld_Forward_path_middelstage3_Delay_im_im_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_m_q, clk => clk, aclr => areset );

	--Forward_path_laststage_Lower(BITSELECT,137)@22
    Forward_path_laststage_Lower_in <= Forward_path_laststage_Dual_Bank_LUT_switch1_Mux_q;
    Forward_path_laststage_Lower_b <= Forward_path_laststage_Lower_in(15 downto 0);

	--reg_Forward_path_laststage_Lower_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_10(REG,1090)@22
    reg_Forward_path_laststage_Lower_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_10: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_laststage_Lower_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_10_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_laststage_Lower_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_10_q <= Forward_path_laststage_Lower_b;
        END IF;
    END PROCESS;


	--ld_reg_Forward_path_laststage_Lower_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_k(DELAY,2135)@23
    ld_reg_Forward_path_laststage_Lower_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_k : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => reg_Forward_path_laststage_Lower_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_10_q, xout => ld_reg_Forward_path_laststage_Lower_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_k_q, clk => clk, aclr => areset );

	--Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux(MUX,133)@22
    Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux_s <= ld_ChannelIn_Arb_s_to_Forward_path_laststage_Dual_Bank_LUT_Mux1_b_replace_mem_q;
    Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux: PROCESS (Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux_s, Forward_path_laststage_Dual_Bank_LUT1_DualMem_r, Forward_path_laststage_Dual_Bank_LUT1_DualMem1_r)
    BEGIN
            CASE Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux_s IS
                  WHEN "0" => Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux_q <= Forward_path_laststage_Dual_Bank_LUT1_DualMem_r;
                  WHEN "1" => Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux_q <= Forward_path_laststage_Dual_Bank_LUT1_DualMem1_r;
                  WHEN OTHERS => Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Forward_path_laststage_Lower2(BITSELECT,139)@22
    Forward_path_laststage_Lower2_in <= Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux_q;
    Forward_path_laststage_Lower2_b <= Forward_path_laststage_Lower2_in(15 downto 0);

	--ld_Forward_path_laststage_Lower2_b_to_reg_Forward_path_laststage_Lower2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_9_a(DELAY,2241)@22
    ld_Forward_path_laststage_Lower2_b_to_reg_Forward_path_laststage_Lower2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_9_a : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Forward_path_laststage_Lower2_b, xout => ld_Forward_path_laststage_Lower2_b_to_reg_Forward_path_laststage_Lower2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_9_a_q, clk => clk, aclr => areset );

	--reg_Forward_path_laststage_Lower2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_9(REG,1091)@24
    reg_Forward_path_laststage_Lower2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_laststage_Lower2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_laststage_Lower2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_9_q <= ld_Forward_path_laststage_Lower2_b_to_reg_Forward_path_laststage_Lower2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_9_a_q;
        END IF;
    END PROCESS;


	--Forward_path_laststage_Upper2(BITSELECT,167)@22
    Forward_path_laststage_Upper2_in <= Forward_path_laststage_Dual_Bank_LUT1_switch1_Mux_q;
    Forward_path_laststage_Upper2_b <= Forward_path_laststage_Upper2_in(31 downto 16);

	--ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem(DUALMEM,2767)
    ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_reset0 <= areset;
    ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_ia <= Forward_path_laststage_Upper2_b;
    ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_aa <= Forward_path_middelstage_Delay1_re_re_replace_rdreg_q;
    ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_ab <= Forward_path_middelstage_Delay1_re_re_replace_rdmux_q;
    ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 16,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => Forward_path_middelstage_Delay1_re_re_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_iq,
        address_a => ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_aa,
        data_a => ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_ia
    );
        ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_q <= ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_iq(15 downto 0);

	--reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6(REG,1092)@25
    reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_q <= ld_Forward_path_laststage_Upper2_b_to_reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_a_replace_mem_q;
        END IF;
    END PROCESS;


	--Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma(CHAINMULTADD,1051)@26
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_p(0) <= Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_a(0) * Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_c(0);
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_p(1) <= Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_a(1) * Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_c(1);
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_p(2) <= Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_a(2) * Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_c(2);
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_p(3) <= Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_a(3) * Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_c(3);
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_w(0) <= RESIZE(Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_p(0),34);
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_w(1) <= RESIZE(Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_p(1),34);
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_w(2) <= RESIZE(Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_p(2),34);
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_w(3) <= RESIZE(Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_p(3),34);
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_x(0) <= Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_w(0);
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_x(1) <= Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_w(1);
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_x(2) <= Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_w(2);
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_x(3) <= Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_w(3);
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_y(0) <= Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_s(1) + Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_x(0);
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_y(1) <= Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_s(2) + Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_x(1);
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_y(2) <= Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_s(3) + Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_x(2);
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_y(3) <= Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_x(3);
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_a <= (others => (others => '0'));
            Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_c <= (others => (others => '0'));
            Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage3_Delay1_re_re_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_e_outputreg_q),16));
            Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage3_Delay1_im_im_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_h_q),16));
            Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_a(2) <= SIGNED(RESIZE(SIGNED(ld_reg_Forward_path_laststage_Lower_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_10_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_k_q),16));
            Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_a(3) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_laststage_Upper_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_13_q),16));
            Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_6_q),16));
            Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_laststage_Lower2_0_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_9_q),16));
            Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_c(2) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage3_Delay_im_im_q_to_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_m_q),16));
            Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_c(3) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage3_Delay_re_re_replace_mem_q),16));
            Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_s(0) <= Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_y(0);
            Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_s(1) <= Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_y(1);
            Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_s(2) <= Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_y(2);
            Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_s(3) <= Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_y(3);
        END IF;
    END PROCESS;
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_s(0),34));
    Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_q <= Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_s0;
        END IF;
    END PROCESS;

	--ld_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_q_to_Forward_path_laststage_Add2_I_add_a(DELAY,1255)@29
    ld_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_q_to_Forward_path_laststage_Add2_I_add_a : dspba_delay
    GENERIC MAP ( width => 34, depth => 1 )
    PORT MAP ( xin => Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_q, xout => ld_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_q_to_Forward_path_laststage_Add2_I_add_a_q, clk => clk, aclr => areset );

	--Forward_path_laststage_Add2_I_add(ADD,99)@30
    Forward_path_laststage_Add2_I_add_a <= ld_Forward_path_laststage_Mult3_aR_x_bI_Forward_path_laststage_Mult3_I_add_Forward_path_laststage_Mult3_aI_x_bR_merged_Forward_path_laststage_Add_I_add_Forward_path_laststage_Mult2_aR_x_bI_Forward_path_laststage_Mult2_I_add_Forward_path_laststage_Mult2_aI_x_bR_merged_merged_cma_q_to_Forward_path_laststage_Add2_I_add_a_q;
    Forward_path_laststage_Add2_I_add_b <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_middelstage3_Convert2_im_sel_b(15)) & Forward_path_middelstage3_Convert2_im_sel_b & "000000000000000");
    Forward_path_laststage_Add2_I_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Add2_I_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Add2_I_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_laststage_Add2_I_add_a) + SIGNED(Forward_path_laststage_Add2_I_add_b));
        END IF;
    END PROCESS;
    Forward_path_laststage_Add2_I_add_q <= Forward_path_laststage_Add2_I_add_o(33 downto 0);


	--Forward_path_laststage_Convert2_im_rnd(ROUND,585)@31
    Forward_path_laststage_Convert2_im_rnd_in <= Forward_path_laststage_Add2_I_add_q;
    Forward_path_laststage_Convert2_im_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Convert2_im_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Convert2_im_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_laststage_Convert2_im_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_laststage_Convert2_im_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_laststage_Convert2_im_sel(BITSELECT,586)@32
    Forward_path_laststage_Convert2_im_sel_in <= Forward_path_laststage_Convert2_im_rnd_q(15 downto 0);
    Forward_path_laststage_Convert2_im_sel_b <= Forward_path_laststage_Convert2_im_sel_in(15 downto 0);

	--Convert4_im_rnd(ROUND,569)@32
    Convert4_im_rnd_in <= Forward_path_laststage_Convert2_im_sel_b;
    Convert4_im_rnd_q <= Convert4_im_rnd_in(15 downto 0);

	--ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem(DUALMEM,2632)
    ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_reset0 <= areset;
    ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_ia <= xr_im;
    ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_aa <= ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdreg_q;
    ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_ab <= ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdmux_q;
    ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 5,
        numwords_a => 30,
        width_b => 16,
        widthad_b => 5,
        numwords_b => 30,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_xr_re_to_Mux_re_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_iq,
        address_a => ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_aa,
        data_a => ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_ia
    );
        ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_q <= ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_iq(15 downto 0);

	--ld_ChannelIn_xr_im_to_Mux_im_c_outputreg(DELAY,2631)
    ld_ChannelIn_xr_im_to_Mux_im_c_outputreg : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => ld_ChannelIn_xr_im_to_Mux_im_c_replace_mem_q, xout => ld_ChannelIn_xr_im_to_Mux_im_c_outputreg_q, clk => clk, aclr => areset );

	--ld_Predistorter_Enable1_reg_boundary2_q_to_Mux_im_b(DELAY,1642)@31
    ld_Predistorter_Enable1_reg_boundary2_q_to_Mux_im_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Predistorter_Enable1_q, xout => ld_Predistorter_Enable1_reg_boundary2_q_to_Mux_im_b_q, clk => clk, aclr => areset );

	--Mux_im(MUX,482)@32
    Mux_im_s <= ld_Predistorter_Enable1_reg_boundary2_q_to_Mux_im_b_q;
    Mux_im: PROCESS (Mux_im_s, ld_ChannelIn_xr_im_to_Mux_im_c_outputreg_q, Convert4_im_rnd_q)
    BEGIN
            CASE Mux_im_s IS
                  WHEN "0" => Mux_im_q <= ld_ChannelIn_xr_im_to_Mux_im_c_outputreg_q;
                  WHEN "1" => Mux_im_q <= Convert4_im_rnd_q;
                  WHEN OTHERS => Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Mux_im_q_to_ChannelOut_zr_im(DELAY,1170)@32
    ld_Mux_im_q_to_ChannelOut_zr_im : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Mux_im_q, xout => ld_Mux_im_q_to_ChannelOut_zr_im_q, clk => clk, aclr => areset );

	--reg_Forward_path_FirstStage_Lower2_0_to_Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_9(REG,1087)@15
    reg_Forward_path_FirstStage_Lower2_0_to_Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_FirstStage_Lower2_0_to_Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_FirstStage_Lower2_0_to_Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_9_q <= Forward_path_FirstStage_Lower2_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_6(REG,1088)@15
    reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_6_q <= Forward_path_FirstStage_Upper2_b;
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma(CHAINMULTADD,1003)@16
    Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_p(0) <= Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_a(0) * Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_c(0);
    Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_p(1) <= Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_a(1) * Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_c(1);
    Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_p(0),33);
    Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_x(0) <= Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_w(0);
    Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_y(0) <= Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_x(0);
    Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(ld_ChannelIn_xr1_im_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_e_replace_mem_q),16));
            Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(ld_ChannelIn_xr1_re_to_Forward_path_FirstStage_Mult1_aR_x_bR_Forward_path_FirstStage_Mult1_R_sub_Forward_path_FirstStage_Mult1_aI_x_bI_merged_cma_h_replace_mem_q),16));
            Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_FirstStage_Upper2_0_to_Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_6_q),16));
            Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_FirstStage_Lower2_0_to_Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_9_q),16));
            Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_s(0) <= Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_s(0),33));
    Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_q <= Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--reg_Forward_path_FirstStage_Lower_0_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_7(REG,1085)@15
    reg_Forward_path_FirstStage_Lower_0_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_FirstStage_Lower_0_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_7_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_FirstStage_Lower_0_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_7_q <= Forward_path_FirstStage_Lower_b;
        END IF;
    END PROCESS;


	--ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem(DUALMEM,2694)
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_reset0 <= areset;
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_ia <= xr_im;
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_aa <= ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdreg_q;
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_ab <= ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_rdmux_q;
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 4,
        numwords_a => 14,
        width_b => 16,
        widthad_b => 4,
        numwords_b => 14,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_iq,
        address_a => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_aa,
        data_a => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_ia
    );
        ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_q <= ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_iq(15 downto 0);

	--ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_outputreg(DELAY,2693)
    ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_outputreg : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_replace_mem_q, xout => ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_outputreg_q, clk => clk, aclr => areset );

	--reg_Forward_path_FirstStage_Upper_0_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_4(REG,1086)@15
    reg_Forward_path_FirstStage_Upper_0_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_FirstStage_Upper_0_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_4_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_FirstStage_Upper_0_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_4_q <= Forward_path_FirstStage_Upper_b;
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma(CHAINMULTADD,1005)@16
    Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_p(0) <= Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_a(0) * Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_c(0);
    Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_p(1) <= Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_a(1) * Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_c(1);
    Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_p(0),33);
    Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_x(0) <= Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_w(0);
    Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_y(0) <= Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_x(0);
    Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_FirstStage_Upper_0_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_4_q),16));
            Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_FirstStage_Lower_0_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_7_q),16));
            Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(ld_ChannelIn_xr_im_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_g_outputreg_q),16));
            Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(ld_ChannelIn_xr_re_to_Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_j_outputreg_q),16));
            Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_s(0) <= Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_s(0),33));
    Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_q <= Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--Forward_path_FirstStage_Add_R_add(ADD,17)@19
    Forward_path_FirstStage_Add_R_add_a <= Forward_path_FirstStage_Mult3_aR_x_bR_Forward_path_FirstStage_Mult3_R_sub_Forward_path_FirstStage_Mult3_aI_x_bI_merged_cma_q;
    Forward_path_FirstStage_Add_R_add_b <= Forward_path_FirstStage_Mult2_aR_x_bR_Forward_path_FirstStage_Mult2_R_sub_Forward_path_FirstStage_Mult2_aI_x_bI_merged_cma_q;
    Forward_path_FirstStage_Add_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Add_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Add_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_FirstStage_Add_R_add_a) + SIGNED(Forward_path_FirstStage_Add_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_FirstStage_Add_R_add_q <= Forward_path_FirstStage_Add_R_add_o(32 downto 0);


	--Forward_path_FirstStage_Convert2_re_rnd(ROUND,575)@20
    Forward_path_FirstStage_Convert2_re_rnd_in <= Forward_path_FirstStage_Add_R_add_q;
    Forward_path_FirstStage_Convert2_re_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_FirstStage_Convert2_re_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_FirstStage_Convert2_re_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_FirstStage_Convert2_re_rnd_in(32 downto 15)), 18) + SIGNED(STD_LOGIC_VECTOR'("00000000000000000" & Forward_path_FirstStage_Convert2_re_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_FirstStage_Convert2_re_sel(BITSELECT,576)@21
    Forward_path_FirstStage_Convert2_re_sel_in <= Forward_path_FirstStage_Convert2_re_rnd_q(15 downto 0);
    Forward_path_FirstStage_Convert2_re_sel_b <= Forward_path_FirstStage_Convert2_re_sel_in(15 downto 0);

	--reg_Forward_path_middelstage_Lower2_0_to_Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_9(REG,1083)@16
    reg_Forward_path_middelstage_Lower2_0_to_Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage_Lower2_0_to_Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage_Lower2_0_to_Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_9_q <= Forward_path_middelstage_Lower2_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_middelstage_Upper2_0_to_Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_6(REG,1084)@16
    reg_Forward_path_middelstage_Upper2_0_to_Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage_Upper2_0_to_Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage_Upper2_0_to_Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_6_q <= Forward_path_middelstage_Upper2_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma(CHAINMULTADD,1019)@17
    Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_p(0) <= Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_a(0) * Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_c(0);
    Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_p(1) <= Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_a(1) * Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_c(1);
    Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_p(0),33);
    Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_x(0) <= Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_w(0);
    Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_y(0) <= Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_x(0);
    Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(Forward_path_FirstStage_Delay1_im_im_replace_mem_q),16));
            Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(Forward_path_FirstStage_Delay1_re_re_replace_mem_q),16));
            Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage_Upper2_0_to_Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_6_q),16));
            Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage_Lower2_0_to_Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_9_q),16));
            Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_s(0) <= Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_s(0),33));
    Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_q <= Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--reg_Forward_path_middelstage_Lower_0_to_Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_7(REG,1081)@15
    reg_Forward_path_middelstage_Lower_0_to_Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage_Lower_0_to_Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_7_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage_Lower_0_to_Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_7_q <= Forward_path_middelstage_Lower_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_middelstage_Upper_0_to_Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_4(REG,1082)@15
    reg_Forward_path_middelstage_Upper_0_to_Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage_Upper_0_to_Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_4_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage_Upper_0_to_Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_4_q <= Forward_path_middelstage_Upper_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma(CHAINMULTADD,1021)@16
    Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_p(0) <= Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_a(0) * Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_c(0);
    Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_p(1) <= Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_a(1) * Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_c(1);
    Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_p(0),33);
    Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_x(0) <= Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_w(0);
    Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_y(0) <= Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_x(0);
    Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage_Upper_0_to_Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_4_q),16));
            Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage_Lower_0_to_Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_7_q),16));
            Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(Forward_path_FirstStage_Delay_im_im_replace_mem_q),16));
            Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(Forward_path_FirstStage_Delay_re_re_replace_mem_q),16));
            Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_s(0) <= Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_s(0),33));
    Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_q <= Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--ld_Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage_Add_R_add_a(DELAY,1327)@19
    ld_Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage_Add_R_add_a : dspba_delay
    GENERIC MAP ( width => 33, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_q, xout => ld_Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage_Add_R_add_a_q, clk => clk, aclr => areset );

	--Forward_path_middelstage_Add_R_add(ADD,169)@20
    Forward_path_middelstage_Add_R_add_a <= ld_Forward_path_middelstage_Mult3_aR_x_bR_Forward_path_middelstage_Mult3_R_sub_Forward_path_middelstage_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage_Add_R_add_a_q;
    Forward_path_middelstage_Add_R_add_b <= Forward_path_middelstage_Mult2_aR_x_bR_Forward_path_middelstage_Mult2_R_sub_Forward_path_middelstage_Mult2_aI_x_bI_merged_cma_q;
    Forward_path_middelstage_Add_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Add_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Add_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage_Add_R_add_a) + SIGNED(Forward_path_middelstage_Add_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage_Add_R_add_q <= Forward_path_middelstage_Add_R_add_o(32 downto 0);


	--Forward_path_middelstage_Add2_R_add(ADD,173)@21
    Forward_path_middelstage_Add2_R_add_a <= STD_LOGIC_VECTOR((33 downto 33 => Forward_path_middelstage_Add_R_add_q(32)) & Forward_path_middelstage_Add_R_add_q);
    Forward_path_middelstage_Add2_R_add_b <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_FirstStage_Convert2_re_sel_b(15)) & Forward_path_FirstStage_Convert2_re_sel_b & "000000000000000");
    Forward_path_middelstage_Add2_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Add2_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Add2_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage_Add2_R_add_a) + SIGNED(Forward_path_middelstage_Add2_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage_Add2_R_add_q <= Forward_path_middelstage_Add2_R_add_o(33 downto 0);


	--Forward_path_middelstage_Convert2_re_rnd(ROUND,591)@22
    Forward_path_middelstage_Convert2_re_rnd_in <= Forward_path_middelstage_Add2_R_add_q;
    Forward_path_middelstage_Convert2_re_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage_Convert2_re_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage_Convert2_re_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_middelstage_Convert2_re_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_middelstage_Convert2_re_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_middelstage_Convert2_re_sel(BITSELECT,592)@23
    Forward_path_middelstage_Convert2_re_sel_in <= Forward_path_middelstage_Convert2_re_rnd_q(15 downto 0);
    Forward_path_middelstage_Convert2_re_sel_b <= Forward_path_middelstage_Convert2_re_sel_in(15 downto 0);

	--reg_Forward_path_middelstage1_Lower2_0_to_Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_9(REG,1079)@18
    reg_Forward_path_middelstage1_Lower2_0_to_Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage1_Lower2_0_to_Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage1_Lower2_0_to_Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_9_q <= Forward_path_middelstage1_Lower2_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_middelstage1_Upper2_0_to_Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_6(REG,1080)@18
    reg_Forward_path_middelstage1_Upper2_0_to_Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage1_Upper2_0_to_Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage1_Upper2_0_to_Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_6_q <= Forward_path_middelstage1_Upper2_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma(CHAINMULTADD,1027)@19
    Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_p(0) <= Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_a(0) * Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_c(0);
    Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_p(1) <= Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_a(1) * Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_c(1);
    Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_p(0),33);
    Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_x(0) <= Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_w(0);
    Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_y(0) <= Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_x(0);
    Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage_Delay1_im_im_replace_mem_q),16));
            Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage_Delay1_re_re_replace_mem_q),16));
            Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage1_Upper2_0_to_Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_6_q),16));
            Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage1_Lower2_0_to_Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_9_q),16));
            Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_s(0) <= Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_s(0),33));
    Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_q <= Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--reg_Forward_path_middelstage1_Lower_0_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_7(REG,1077)@17
    reg_Forward_path_middelstage1_Lower_0_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage1_Lower_0_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_7_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage1_Lower_0_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_7_q <= Forward_path_middelstage1_Lower_b;
        END IF;
    END PROCESS;


	--ld_Forward_path_middelstage_Delay_im_im_q_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_g(DELAY,2076)@17
    ld_Forward_path_middelstage_Delay_im_im_q_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_g : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage_Delay_im_im_q, xout => ld_Forward_path_middelstage_Delay_im_im_q_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_g_q, clk => clk, aclr => areset );

	--reg_Forward_path_middelstage1_Upper_0_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_4(REG,1078)@17
    reg_Forward_path_middelstage1_Upper_0_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage1_Upper_0_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_4_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage1_Upper_0_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_4_q <= Forward_path_middelstage1_Upper_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma(CHAINMULTADD,1029)@18
    Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_p(0) <= Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_a(0) * Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_c(0);
    Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_p(1) <= Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_a(1) * Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_c(1);
    Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_p(0),33);
    Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_x(0) <= Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_w(0);
    Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_y(0) <= Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_x(0);
    Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage1_Upper_0_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_4_q),16));
            Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage1_Lower_0_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_7_q),16));
            Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage_Delay_im_im_q_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_g_q),16));
            Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage_Delay_re_re_q_to_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_j_q),16));
            Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_s(0) <= Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_s(0),33));
    Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_q <= Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--ld_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage1_Add_R_add_a(DELAY,1405)@21
    ld_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage1_Add_R_add_a : dspba_delay
    GENERIC MAP ( width => 33, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_q, xout => ld_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage1_Add_R_add_a_q, clk => clk, aclr => areset );

	--Forward_path_middelstage1_Add_R_add(ADD,247)@22
    Forward_path_middelstage1_Add_R_add_a <= ld_Forward_path_middelstage1_Mult3_aR_x_bR_Forward_path_middelstage1_Mult3_R_sub_Forward_path_middelstage1_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage1_Add_R_add_a_q;
    Forward_path_middelstage1_Add_R_add_b <= Forward_path_middelstage1_Mult2_aR_x_bR_Forward_path_middelstage1_Mult2_R_sub_Forward_path_middelstage1_Mult2_aI_x_bI_merged_cma_q;
    Forward_path_middelstage1_Add_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Add_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Add_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage1_Add_R_add_a) + SIGNED(Forward_path_middelstage1_Add_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage1_Add_R_add_q <= Forward_path_middelstage1_Add_R_add_o(32 downto 0);


	--Forward_path_middelstage1_Add2_R_add(ADD,251)@23
    Forward_path_middelstage1_Add2_R_add_a <= STD_LOGIC_VECTOR((33 downto 33 => Forward_path_middelstage1_Add_R_add_q(32)) & Forward_path_middelstage1_Add_R_add_q);
    Forward_path_middelstage1_Add2_R_add_b <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_middelstage_Convert2_re_sel_b(15)) & Forward_path_middelstage_Convert2_re_sel_b & "000000000000000");
    Forward_path_middelstage1_Add2_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Add2_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Add2_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage1_Add2_R_add_a) + SIGNED(Forward_path_middelstage1_Add2_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage1_Add2_R_add_q <= Forward_path_middelstage1_Add2_R_add_o(33 downto 0);


	--Forward_path_middelstage1_Convert2_re_rnd(ROUND,599)@24
    Forward_path_middelstage1_Convert2_re_rnd_in <= Forward_path_middelstage1_Add2_R_add_q;
    Forward_path_middelstage1_Convert2_re_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage1_Convert2_re_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage1_Convert2_re_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_middelstage1_Convert2_re_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_middelstage1_Convert2_re_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_middelstage1_Convert2_re_sel(BITSELECT,600)@25
    Forward_path_middelstage1_Convert2_re_sel_in <= Forward_path_middelstage1_Convert2_re_rnd_q(15 downto 0);
    Forward_path_middelstage1_Convert2_re_sel_b <= Forward_path_middelstage1_Convert2_re_sel_in(15 downto 0);

	--reg_Forward_path_middelstage2_Lower2_0_to_Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_9(REG,1075)@20
    reg_Forward_path_middelstage2_Lower2_0_to_Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage2_Lower2_0_to_Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage2_Lower2_0_to_Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_9_q <= Forward_path_middelstage2_Lower2_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_middelstage2_Upper2_0_to_Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_6(REG,1076)@20
    reg_Forward_path_middelstage2_Upper2_0_to_Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage2_Upper2_0_to_Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage2_Upper2_0_to_Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_6_q <= Forward_path_middelstage2_Upper2_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma(CHAINMULTADD,1035)@21
    Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_p(0) <= Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_a(0) * Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_c(0);
    Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_p(1) <= Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_a(1) * Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_c(1);
    Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_p(0),33);
    Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_x(0) <= Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_w(0);
    Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_y(0) <= Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_x(0);
    Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage1_Delay1_im_im_replace_mem_q),16));
            Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage1_Delay1_re_re_replace_mem_q),16));
            Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage2_Upper2_0_to_Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_6_q),16));
            Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage2_Lower2_0_to_Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_9_q),16));
            Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_s(0) <= Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_s(0),33));
    Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_q <= Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--reg_Forward_path_middelstage2_Lower_0_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_7(REG,1073)@19
    reg_Forward_path_middelstage2_Lower_0_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage2_Lower_0_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_7_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage2_Lower_0_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_7_q <= Forward_path_middelstage2_Lower_b;
        END IF;
    END PROCESS;


	--ld_Forward_path_middelstage1_Delay_im_im_q_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_g(DELAY,2092)@19
    ld_Forward_path_middelstage1_Delay_im_im_q_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_g : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage1_Delay_im_im_replace_mem_q, xout => ld_Forward_path_middelstage1_Delay_im_im_q_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_g_q, clk => clk, aclr => areset );

	--reg_Forward_path_middelstage2_Upper_0_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_4(REG,1074)@19
    reg_Forward_path_middelstage2_Upper_0_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage2_Upper_0_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_4_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage2_Upper_0_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_4_q <= Forward_path_middelstage2_Upper_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma(CHAINMULTADD,1037)@20
    Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_p(0) <= Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_a(0) * Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_c(0);
    Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_p(1) <= Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_a(1) * Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_c(1);
    Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_p(0),33);
    Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_x(0) <= Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_w(0);
    Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_y(0) <= Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_x(0);
    Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage2_Upper_0_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_4_q),16));
            Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage2_Lower_0_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_7_q),16));
            Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage1_Delay_im_im_q_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_g_q),16));
            Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage1_Delay_re_re_q_to_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_j_q),16));
            Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_s(0) <= Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_s(0),33));
    Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_q <= Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--ld_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage2_Add_R_add_a(DELAY,1483)@23
    ld_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage2_Add_R_add_a : dspba_delay
    GENERIC MAP ( width => 33, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_q, xout => ld_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage2_Add_R_add_a_q, clk => clk, aclr => areset );

	--Forward_path_middelstage2_Add_R_add(ADD,325)@24
    Forward_path_middelstage2_Add_R_add_a <= ld_Forward_path_middelstage2_Mult3_aR_x_bR_Forward_path_middelstage2_Mult3_R_sub_Forward_path_middelstage2_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage2_Add_R_add_a_q;
    Forward_path_middelstage2_Add_R_add_b <= Forward_path_middelstage2_Mult2_aR_x_bR_Forward_path_middelstage2_Mult2_R_sub_Forward_path_middelstage2_Mult2_aI_x_bI_merged_cma_q;
    Forward_path_middelstage2_Add_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Add_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Add_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage2_Add_R_add_a) + SIGNED(Forward_path_middelstage2_Add_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage2_Add_R_add_q <= Forward_path_middelstage2_Add_R_add_o(32 downto 0);


	--Forward_path_middelstage2_Add2_R_add(ADD,329)@25
    Forward_path_middelstage2_Add2_R_add_a <= STD_LOGIC_VECTOR((33 downto 33 => Forward_path_middelstage2_Add_R_add_q(32)) & Forward_path_middelstage2_Add_R_add_q);
    Forward_path_middelstage2_Add2_R_add_b <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_middelstage1_Convert2_re_sel_b(15)) & Forward_path_middelstage1_Convert2_re_sel_b & "000000000000000");
    Forward_path_middelstage2_Add2_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Add2_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Add2_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage2_Add2_R_add_a) + SIGNED(Forward_path_middelstage2_Add2_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage2_Add2_R_add_q <= Forward_path_middelstage2_Add2_R_add_o(33 downto 0);


	--Forward_path_middelstage2_Convert2_re_rnd(ROUND,607)@26
    Forward_path_middelstage2_Convert2_re_rnd_in <= Forward_path_middelstage2_Add2_R_add_q;
    Forward_path_middelstage2_Convert2_re_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage2_Convert2_re_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage2_Convert2_re_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_middelstage2_Convert2_re_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_middelstage2_Convert2_re_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_middelstage2_Convert2_re_sel(BITSELECT,608)@27
    Forward_path_middelstage2_Convert2_re_sel_in <= Forward_path_middelstage2_Convert2_re_rnd_q(15 downto 0);
    Forward_path_middelstage2_Convert2_re_sel_b <= Forward_path_middelstage2_Convert2_re_sel_in(15 downto 0);

	--reg_Forward_path_middelstage3_Lower2_0_to_Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_9(REG,1071)@22
    reg_Forward_path_middelstage3_Lower2_0_to_Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage3_Lower2_0_to_Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage3_Lower2_0_to_Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_9_q <= Forward_path_middelstage3_Lower2_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_middelstage3_Upper2_0_to_Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_6(REG,1072)@22
    reg_Forward_path_middelstage3_Upper2_0_to_Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage3_Upper2_0_to_Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage3_Upper2_0_to_Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_6_q <= Forward_path_middelstage3_Upper2_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma(CHAINMULTADD,1043)@23
    Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_p(0) <= Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_a(0) * Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_c(0);
    Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_p(1) <= Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_a(1) * Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_c(1);
    Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_p(0),33);
    Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_x(0) <= Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_w(0);
    Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_y(0) <= Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_x(0);
    Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage2_Delay1_im_im_replace_mem_q),16));
            Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage2_Delay1_re_re_replace_mem_q),16));
            Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage3_Upper2_0_to_Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_6_q),16));
            Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage3_Lower2_0_to_Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_9_q),16));
            Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_s(0) <= Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_s(0),33));
    Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_q <= Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--reg_Forward_path_middelstage3_Lower_0_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_7(REG,1069)@21
    reg_Forward_path_middelstage3_Lower_0_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage3_Lower_0_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_7_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage3_Lower_0_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_7_q <= Forward_path_middelstage3_Lower_b;
        END IF;
    END PROCESS;


	--ld_Forward_path_middelstage2_Delay_im_im_q_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_g(DELAY,2108)@21
    ld_Forward_path_middelstage2_Delay_im_im_q_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_g : dspba_delay
    GENERIC MAP ( width => 16, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage2_Delay_im_im_replace_mem_q, xout => ld_Forward_path_middelstage2_Delay_im_im_q_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_g_q, clk => clk, aclr => areset );

	--reg_Forward_path_middelstage3_Upper_0_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_4(REG,1070)@21
    reg_Forward_path_middelstage3_Upper_0_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_middelstage3_Upper_0_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_4_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_middelstage3_Upper_0_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_4_q <= Forward_path_middelstage3_Upper_b;
        END IF;
    END PROCESS;


	--Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma(CHAINMULTADD,1045)@22
    Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_p(0) <= Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_a(0) * Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_c(0);
    Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_p(1) <= Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_a(1) * Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_c(1);
    Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_p(0),33);
    Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_x(0) <= Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_w(0);
    Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_y(0) <= Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_x(0);
    Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage3_Upper_0_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_4_q),16));
            Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_middelstage3_Lower_0_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_7_q),16));
            Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage2_Delay_im_im_q_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_g_q),16));
            Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(ld_Forward_path_middelstage2_Delay_re_re_q_to_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_j_q),16));
            Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_s(0) <= Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_s(0),33));
    Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_q <= Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--ld_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage3_Add_R_add_a(DELAY,1561)@25
    ld_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage3_Add_R_add_a : dspba_delay
    GENERIC MAP ( width => 33, depth => 1 )
    PORT MAP ( xin => Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_q, xout => ld_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage3_Add_R_add_a_q, clk => clk, aclr => areset );

	--Forward_path_middelstage3_Add_R_add(ADD,403)@26
    Forward_path_middelstage3_Add_R_add_a <= ld_Forward_path_middelstage3_Mult3_aR_x_bR_Forward_path_middelstage3_Mult3_R_sub_Forward_path_middelstage3_Mult3_aI_x_bI_merged_cma_q_to_Forward_path_middelstage3_Add_R_add_a_q;
    Forward_path_middelstage3_Add_R_add_b <= Forward_path_middelstage3_Mult2_aR_x_bR_Forward_path_middelstage3_Mult2_R_sub_Forward_path_middelstage3_Mult2_aI_x_bI_merged_cma_q;
    Forward_path_middelstage3_Add_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Add_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Add_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage3_Add_R_add_a) + SIGNED(Forward_path_middelstage3_Add_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage3_Add_R_add_q <= Forward_path_middelstage3_Add_R_add_o(32 downto 0);


	--Forward_path_middelstage3_Add2_R_add(ADD,407)@27
    Forward_path_middelstage3_Add2_R_add_a <= STD_LOGIC_VECTOR((33 downto 33 => Forward_path_middelstage3_Add_R_add_q(32)) & Forward_path_middelstage3_Add_R_add_q);
    Forward_path_middelstage3_Add2_R_add_b <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_middelstage2_Convert2_re_sel_b(15)) & Forward_path_middelstage2_Convert2_re_sel_b & "000000000000000");
    Forward_path_middelstage3_Add2_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Add2_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Add2_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_middelstage3_Add2_R_add_a) + SIGNED(Forward_path_middelstage3_Add2_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_middelstage3_Add2_R_add_q <= Forward_path_middelstage3_Add2_R_add_o(33 downto 0);


	--Forward_path_middelstage3_Convert2_re_rnd(ROUND,615)@28
    Forward_path_middelstage3_Convert2_re_rnd_in <= Forward_path_middelstage3_Add2_R_add_q;
    Forward_path_middelstage3_Convert2_re_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_middelstage3_Convert2_re_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_middelstage3_Convert2_re_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_middelstage3_Convert2_re_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_middelstage3_Convert2_re_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_middelstage3_Convert2_re_sel(BITSELECT,616)@29
    Forward_path_middelstage3_Convert2_re_sel_in <= Forward_path_middelstage3_Convert2_re_rnd_q(15 downto 0);
    Forward_path_middelstage3_Convert2_re_sel_b <= Forward_path_middelstage3_Convert2_re_sel_in(15 downto 0);

	--reg_Forward_path_laststage_Lower2_0_to_Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_9(REG,1067)@22
    reg_Forward_path_laststage_Lower2_0_to_Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_laststage_Lower2_0_to_Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_9_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_laststage_Lower2_0_to_Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_9_q <= Forward_path_laststage_Lower2_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_6(REG,1068)@22
    reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_6_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_6_q <= Forward_path_laststage_Upper2_b;
        END IF;
    END PROCESS;


	--Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma(CHAINMULTADD,1011)@23
    Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_p(0) <= Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_a(0) * Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_c(0);
    Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_p(1) <= Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_a(1) * Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_c(1);
    Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_p(0),33);
    Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_x(0) <= Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_w(0);
    Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_y(0) <= Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_x(0);
    Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage3_Delay1_im_im_q),16));
            Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage3_Delay1_re_re_q),16));
            Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_laststage_Upper2_0_to_Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_6_q),16));
            Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_laststage_Lower2_0_to_Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_9_q),16));
            Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_s(0) <= Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_s(0),33));
    Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_q <= Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--reg_Forward_path_laststage_Lower_0_to_Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_7(REG,1065)@22
    reg_Forward_path_laststage_Lower_0_to_Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_laststage_Lower_0_to_Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_7_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_laststage_Lower_0_to_Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_7_q <= Forward_path_laststage_Lower_b;
        END IF;
    END PROCESS;


	--reg_Forward_path_laststage_Upper_0_to_Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_4(REG,1066)@22
    reg_Forward_path_laststage_Upper_0_to_Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Forward_path_laststage_Upper_0_to_Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_4_q <= "0000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Forward_path_laststage_Upper_0_to_Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_4_q <= Forward_path_laststage_Upper_b;
        END IF;
    END PROCESS;


	--Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma(CHAINMULTADD,1013)@23
    Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_p(0) <= Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_a(0) * Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_c(0);
    Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_p(1) <= Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_a(1) * Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_c(1);
    Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_w(0) <= RESIZE(Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_p(1),33) - RESIZE(Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_p(0),33);
    Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_x(0) <= Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_w(0);
    Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_y(0) <= Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_x(0);
    Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_a <= (others => (others => '0'));
            Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_c <= (others => (others => '0'));
            Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_a(0) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_laststage_Upper_0_to_Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_4_q),16));
            Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_a(1) <= SIGNED(RESIZE(SIGNED(reg_Forward_path_laststage_Lower_0_to_Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_7_q),16));
            Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_c(0) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage3_Delay_im_im_replace_mem_q),16));
            Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_c(1) <= SIGNED(RESIZE(SIGNED(Forward_path_middelstage3_Delay_re_re_replace_mem_q),16));
            Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_s(0) <= Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_y(0);
        END IF;
    END PROCESS;
    Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_s0 <= STD_LOGIC_VECTOR(RESIZE(Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_s(0),33));
    Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_q <= Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_s0;
        END IF;
    END PROCESS;

	--Forward_path_laststage_Add_R_add(ADD,94)@26
    Forward_path_laststage_Add_R_add_a <= Forward_path_laststage_Mult3_aR_x_bR_Forward_path_laststage_Mult3_R_sub_Forward_path_laststage_Mult3_aI_x_bI_merged_cma_q;
    Forward_path_laststage_Add_R_add_b <= Forward_path_laststage_Mult2_aR_x_bR_Forward_path_laststage_Mult2_R_sub_Forward_path_laststage_Mult2_aI_x_bI_merged_cma_q;
    Forward_path_laststage_Add_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Add_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Add_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_laststage_Add_R_add_a) + SIGNED(Forward_path_laststage_Add_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_laststage_Add_R_add_q <= Forward_path_laststage_Add_R_add_o(32 downto 0);


	--ld_Forward_path_laststage_Add_R_add_q_to_Forward_path_laststage_Add2_R_add_a(DELAY,1253)@27
    ld_Forward_path_laststage_Add_R_add_q_to_Forward_path_laststage_Add2_R_add_a : dspba_delay
    GENERIC MAP ( width => 33, depth => 2 )
    PORT MAP ( xin => Forward_path_laststage_Add_R_add_q, xout => ld_Forward_path_laststage_Add_R_add_q_to_Forward_path_laststage_Add2_R_add_a_q, clk => clk, aclr => areset );

	--Forward_path_laststage_Add2_R_add(ADD,98)@29
    Forward_path_laststage_Add2_R_add_a <= STD_LOGIC_VECTOR((33 downto 33 => ld_Forward_path_laststage_Add_R_add_q_to_Forward_path_laststage_Add2_R_add_a_q(32)) & ld_Forward_path_laststage_Add_R_add_q_to_Forward_path_laststage_Add2_R_add_a_q);
    Forward_path_laststage_Add2_R_add_b <= STD_LOGIC_VECTOR((33 downto 31 => Forward_path_middelstage3_Convert2_re_sel_b(15)) & Forward_path_middelstage3_Convert2_re_sel_b & "000000000000000");
    Forward_path_laststage_Add2_R_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Add2_R_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Add2_R_add_o <= STD_LOGIC_VECTOR(SIGNED(Forward_path_laststage_Add2_R_add_a) + SIGNED(Forward_path_laststage_Add2_R_add_b));
        END IF;
    END PROCESS;
    Forward_path_laststage_Add2_R_add_q <= Forward_path_laststage_Add2_R_add_o(33 downto 0);


	--Forward_path_laststage_Convert2_re_rnd(ROUND,583)@30
    Forward_path_laststage_Convert2_re_rnd_in <= Forward_path_laststage_Add2_R_add_q;
    Forward_path_laststage_Convert2_re_rnd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Forward_path_laststage_Convert2_re_rnd_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Forward_path_laststage_Convert2_re_rnd_q <= STD_LOGIC_VECTOR(RESIZE(SIGNED(Forward_path_laststage_Convert2_re_rnd_in(33 downto 15)), 19) + SIGNED(STD_LOGIC_VECTOR'("000000000000000000" & Forward_path_laststage_Convert2_re_rnd_in(14 downto 14))));
        END IF;
    END PROCESS;


	--Forward_path_laststage_Convert2_re_sel(BITSELECT,584)@31
    Forward_path_laststage_Convert2_re_sel_in <= Forward_path_laststage_Convert2_re_rnd_q(15 downto 0);
    Forward_path_laststage_Convert2_re_sel_b <= Forward_path_laststage_Convert2_re_sel_in(15 downto 0);

	--Convert4_re_rnd(ROUND,567)@31
    Convert4_re_rnd_in <= Forward_path_laststage_Convert2_re_sel_b;
    Convert4_re_rnd_q <= Convert4_re_rnd_in(15 downto 0);

	--ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem(DUALMEM,2619)
    ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_reset0 <= areset;
    ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_ia <= xr_re;
    ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_aa <= ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdreg_q;
    ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_ab <= ld_ChannelIn_xr_re_to_Mux_re_c_replace_rdmux_q;
    ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 16,
        widthad_a => 5,
        numwords_a => 30,
        width_b => 16,
        widthad_b => 5,
        numwords_b => 30,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_xr_re_to_Mux_re_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_iq,
        address_a => ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_aa,
        data_a => ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_ia
    );
        ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_q <= ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_iq(15 downto 0);

	--Mux_re(MUX,481)@31
    Mux_re_s <= Predistorter_Enable1_q;
    Mux_re: PROCESS (Mux_re_s, ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_q, Convert4_re_rnd_q)
    BEGIN
            CASE Mux_re_s IS
                  WHEN "0" => Mux_re_q <= ld_ChannelIn_xr_re_to_Mux_re_c_replace_mem_q;
                  WHEN "1" => Mux_re_q <= Convert4_re_rnd_q;
                  WHEN OTHERS => Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Mux_re_q_to_ChannelOut_zr_re(DELAY,1169)@31
    ld_Mux_re_q_to_ChannelOut_zr_re : dspba_delay
    GENERIC MAP ( width => 16, depth => 2 )
    PORT MAP ( xin => Mux_re_q, xout => ld_Mux_re_q_to_ChannelOut_zr_re_q, clk => clk, aclr => areset );

	--ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem(DUALMEM,2583)
    ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_reset0 <= areset;
    ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_ia <= eop_s;
    ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_aa <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdreg_q;
    ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_ab <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdmux_q;
    ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 31,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 31,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_valid_s_to_ChannelOut_v_s_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_iq,
        address_a => ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_aa,
        data_a => ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_ia
    );
        ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_q <= ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_iq(0 downto 0);

	--ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_outputreg(DELAY,2582)
    ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_replace_mem_q, xout => ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_outputreg_q, clk => clk, aclr => areset );

	--ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem(DUALMEM,2570)
    ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_reset0 <= areset;
    ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_ia <= sop_s;
    ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_aa <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdreg_q;
    ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_ab <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdmux_q;
    ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 31,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 31,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_valid_s_to_ChannelOut_v_s_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_iq,
        address_a => ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_aa,
        data_a => ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_ia
    );
        ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_q <= ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_iq(0 downto 0);

	--ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_outputreg(DELAY,2569)
    ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_replace_mem_q, xout => ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_outputreg_q, clk => clk, aclr => areset );

	--ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem(DUALMEM,2557)
    ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_reset0 <= areset;
    ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_ia <= channel_s;
    ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_aa <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdreg_q;
    ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_ab <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdmux_q;
    ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 31,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 31,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_valid_s_to_ChannelOut_v_s_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_iq,
        address_a => ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_aa,
        data_a => ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_ia
    );
        ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_q <= ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_iq(7 downto 0);

	--ld_ChannelIn_channel_s_to_ChannelOut_c_s_outputreg(DELAY,2556)
    ld_ChannelIn_channel_s_to_ChannelOut_c_s_outputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => ld_ChannelIn_channel_s_to_ChannelOut_c_s_replace_mem_q, xout => ld_ChannelIn_channel_s_to_ChannelOut_c_s_outputreg_q, clk => clk, aclr => areset );

	--ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem(DUALMEM,2544)
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_reset0 <= areset;
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_ia <= valid_s;
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_aa <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdreg_q;
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_ab <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_rdmux_q;
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 31,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 31,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_ChannelIn_valid_s_to_ChannelOut_v_s_enaAnd_q(0),
        clocken0 => '1',
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_iq,
        address_a => ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_aa,
        data_a => ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_ia
    );
        ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_q <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_iq(0 downto 0);

	--ld_ChannelIn_valid_s_to_ChannelOut_v_s_outputreg(DELAY,2543)
    ld_ChannelIn_valid_s_to_ChannelOut_v_s_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_ChannelIn_valid_s_to_ChannelOut_v_s_replace_mem_q, xout => ld_ChannelIn_valid_s_to_ChannelOut_v_s_outputreg_q, clk => clk, aclr => areset );

	--ChannelOut(PORTOUT,4)@33
    v_s <= ld_ChannelIn_valid_s_to_ChannelOut_v_s_outputreg_q;
    c_s <= ld_ChannelIn_channel_s_to_ChannelOut_c_s_outputreg_q;
    sop_out_s <= ld_ChannelIn_sop_s_to_ChannelOut_sop_out_s_outputreg_q;
    eop_out_s <= ld_ChannelIn_eop_s_to_ChannelOut_eop_out_s_outputreg_q;
    zr_re <= ld_Mux_re_q_to_ChannelOut_zr_re_q;
    zr_im <= ld_Mux_im_q_to_ChannelOut_zr_im_q;
    zr1_re <= ld_Mux1_re_q_to_ChannelOut_zr1_re_q;
    zr1_im <= Mux1_im_q;


end normal;
