- name: EDPFR
  long_name: "External Debug Processor Feature Register"
  purpose: |
       "
       See the ARMv8 architecture reference manual for a description of this
       register
       "
  size: 64
  arch: armv8-a
  execution_state: None

  access_mechanisms:
      - name: ldr
        is_read: True
        component: debug
        offset: 0xd20

      - name: ldr
        is_read: True
        component: debug
        offset: 0xd24

      - name: str
        is_write: True
        component: debug
        offset: 0xd20

      - name: str
        is_write: True
        component: debug
        offset: 0xd24

  fieldsets:
      - name: fieldset_1
        size: 64

        fields:
          - name: EL0
            lsb: 0
            msb: 3

          - name: EL1
            lsb: 4
            msb: 7

          - name: EL2
            lsb: 8
            msb: 11

          - name: EL3
            lsb: 12
            msb: 15

          - name: FP
            lsb: 16
            msb: 19

          - name: AdvSIMD
            lsb: 20
            msb: 23

          - name: GIC
            lsb: 24
            msb: 27

          - name: 0
            lsb: 28
            msb: 31
            reserved0: True

          - name: UNKNOWN
            lsb: 28
            msb: 31

          - name: 0
            lsb: 32
            msb: 35
            reserved0: True

          - name: SVE
            lsb: 32
            msb: 35

          - name: 0
            lsb: 36
            msb: 39
            reserved0: True

          - name: SEL2
            lsb: 36
            msb: 39

          - name: 0
            lsb: 40
            msb: 43
            reserved0: True

          - name: UNKNOWN
            lsb: 40
            msb: 43

          - name: 0
            lsb: 44
            msb: 47
            reserved0: True

          - name: AMU
            lsb: 44
            msb: 47

          - name: 0
            lsb: 48
            msb: 51
            reserved0: True

          - name: UNKNOWN
            lsb: 48
            msb: 51

          - name: 0
            lsb: 52
            msb: 55
            reserved0: True

          - name: 0
            lsb: 56
            msb: 59
            reserved0: True

          - name: UNKNOWN
            lsb: 56
            msb: 59

          - name: 0
            lsb: 60
            msb: 63
            reserved0: True

          - name: UNKNOWN
            lsb: 60
            msb: 63
