Circuit: *** SPICE deck for cell PMOS_IV{lay} from library transistor_charac

Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
WARNING: Node VDD is floating.

WARNING: Less than two connections to node VDD.  This node is used by MPMOS@0.
WARNING: Less than two connections to node W.  This node is used by VW.
.OP point found by inspection.
.step vg=0
.step vg=-0.5
.step vg=-1
.step vg=-1.5
.step vg=-2
.step vg=-2.5
.step vg=-3
.step vg=-3.5
.step vg=-4
.step vg=-4.5
.step vg=-5

Date: Sat Aug 12 22:25:10 2023
Total elapsed time: 0.141 seconds.

tnom = 27
temp = 27
method = trap
totiter = 382
traniter = 0
tranpoints = 0
accept = 0
rejected = 0
matrix size = 9
fillins = 0
solver = Normal
Matrix Compiler1: 386 bytes object code size  0.3/0.2/[0.1]
Matrix Compiler2: 565 bytes object code size  0.2/0.4/[0.1]

