Analysis & Synthesis report for Frame_buffer
Tue Jun 20 14:49:34 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Toplevel|sd_w_fifo_state
 11. State Machine - |Toplevel|detector_borda:borda_bot1|EA
 12. State Machine - |Toplevel|SDRAM:RAM|sdram_control:ram_ctrl|read_substate
 13. State Machine - |Toplevel|SDRAM:RAM|sdram_control:ram_ctrl|write_substate
 14. State Machine - |Toplevel|SDRAM:RAM|sdram_control:ram_ctrl|init_substate
 15. State Machine - |Toplevel|SDRAM:RAM|sdram_control:ram_ctrl|estado
 16. State Machine - |Toplevel|detector_borda:borda_vs|EA
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated
 24. Source assignments for RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated
 25. Source assignments for FIFO1Kx16b:WF1|dcfifo:dcfifo_component
 26. Source assignments for FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated
 27. Source assignments for FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p
 28. Source assignments for FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_ivb:wrptr_g1p
 29. Source assignments for FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram
 30. Source assignments for FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp
 31. Source assignments for FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12
 32. Source assignments for FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp
 33. Source assignments for FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15
 34. Source assignments for FIFO1Kx16b:WF2|dcfifo:dcfifo_component
 35. Source assignments for FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated
 36. Source assignments for FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p
 37. Source assignments for FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_ivb:wrptr_g1p
 38. Source assignments for FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram
 39. Source assignments for FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp
 40. Source assignments for FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12
 41. Source assignments for FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp
 42. Source assignments for FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15
 43. Source assignments for IMG_ROM:imagem_rom|altsyncram:altsyncram_component|altsyncram_s924:auto_generated
 44. Parameter Settings for User Entity Instance: vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i
 45. Parameter Settings for User Entity Instance: detector_borda:borda_vs
 46. Parameter Settings for User Entity Instance: RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: FIFO1Kx16b:WF1|dcfifo:dcfifo_component
 49. Parameter Settings for User Entity Instance: FIFO1Kx16b:WF2|dcfifo:dcfifo_component
 50. Parameter Settings for User Entity Instance: detector_borda:borda_bot1
 51. Parameter Settings for User Entity Instance: IMG_ROM:imagem_rom|altsyncram:altsyncram_component
 52. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 53. altsyncram Parameter Settings by Entity Instance
 54. dcfifo Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "FIFO1Kx16b:WF2"
 56. Port Connectivity Checks: "FIFO1Kx16b:WF1"
 57. Port Connectivity Checks: "SDRAM:RAM|sdram_control:ram_ctrl"
 58. Port Connectivity Checks: "SDRAM:RAM"
 59. Port Connectivity Checks: "RAM_R_CACHE:RF2"
 60. Port Connectivity Checks: "RAM_R_CACHE:RF1"
 61. Port Connectivity Checks: "detector_borda:borda_vs"
 62. Port Connectivity Checks: "vga_sync:vga_s|ClockVGA:clk_vga"
 63. Port Connectivity Checks: "vga_sync:vga_s"
 64. Post-Synthesis Netlist Statistics for Top Partition
 65. Elapsed Time Per Partition
 66. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jun 20 14:49:33 2023       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; Frame_buffer                                ;
; Top-level Entity Name           ; Toplevel                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 244                                         ;
; Total pins                      ; 118                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,449,984                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Toplevel           ; Frame_buffer       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                 ; Library  ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+----------+
; Toplevel.vhd                     ; yes             ; User VHDL File                   ; D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd                                  ;          ;
; VGA_Sync.vhd                     ; yes             ; User VHDL File                   ; D:/LABDIG/PROJETO/Frame_buffer/VGA_Sync.vhd                                  ;          ;
; DetectorBorda.vhd                ; yes             ; User VHDL File                   ; D:/LABDIG/PROJETO/Frame_buffer/DetectorBorda.vhd                             ;          ;
; ClockVGA.vhd                     ; yes             ; User Wizard-Generated File       ; D:/LABDIG/PROJETO/Frame_buffer/ClockVGA.vhd                                  ; ClockVGA ;
; ClockVGA/ClockVGA_0002.v         ; yes             ; User Verilog HDL File            ; D:/LABDIG/PROJETO/Frame_buffer/ClockVGA/ClockVGA_0002.v                      ; ClockVGA ;
; Hex_7Seg.vhd                     ; yes             ; User VHDL File                   ; D:/LABDIG/PROJETO/Frame_buffer/Hex_7Seg.vhd                                  ;          ;
; IMG_ROM.vhd                      ; yes             ; User Wizard-Generated File       ; D:/LABDIG/PROJETO/Frame_buffer/IMG_ROM.vhd                                   ;          ;
; SDRAM.vhd                        ; yes             ; User VHDL File                   ; D:/LABDIG/PROJETO/Frame_buffer/SDRAM.vhd                                     ;          ;
; SDRAM_CONTROL.vhd                ; yes             ; User VHDL File                   ; D:/LABDIG/PROJETO/Frame_buffer/SDRAM_CONTROL.vhd                             ;          ;
; RAM_R_CACHE.vhd                  ; yes             ; User VHDL File                   ; D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd                               ;          ;
; DPRAM_4Kx16b.vhd                 ; yes             ; User Wizard-Generated File       ; D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd                              ;          ;
; FIFO1Kx16b.vhd                   ; yes             ; User Wizard-Generated File       ; D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd                                ;          ;
; IMG/SW_SMALL.mif                 ; yes             ; User Memory Initialization File  ; D:/LABDIG/PROJETO/Frame_buffer/IMG/SW_SMALL.mif                              ;          ;
; altera_pll.v                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v          ;          ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;          ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;          ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;          ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;          ;
; aglobal201.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;          ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;          ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;          ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;          ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;          ;
; db/altsyncram_2vu3.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf                        ;          ;
; dcfifo.tdf                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf            ;          ;
; lpm_counter.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc       ;          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;          ;
; a_graycounter.inc                ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc     ;          ;
; a_fefifo.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc          ;          ;
; a_gray2bin.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc        ;          ;
; dffpipe.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc           ;          ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc     ;          ;
; lpm_compare.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc       ;          ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc   ;          ;
; db/dcfifo_ial1.tdf               ; yes             ; Auto-Generated Megafunction      ; D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf                            ;          ;
; db/a_graycounter_mh6.tdf         ; yes             ; Auto-Generated Megafunction      ; D:/LABDIG/PROJETO/Frame_buffer/db/a_graycounter_mh6.tdf                      ;          ;
; db/a_graycounter_ivb.tdf         ; yes             ; Auto-Generated Megafunction      ; D:/LABDIG/PROJETO/Frame_buffer/db/a_graycounter_ivb.tdf                      ;          ;
; db/altsyncram_4la1.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf                        ;          ;
; db/alt_synch_pipe_sal.tdf        ; yes             ; Auto-Generated Megafunction      ; D:/LABDIG/PROJETO/Frame_buffer/db/alt_synch_pipe_sal.tdf                     ;          ;
; db/dffpipe_d09.tdf               ; yes             ; Auto-Generated Megafunction      ; D:/LABDIG/PROJETO/Frame_buffer/db/dffpipe_d09.tdf                            ;          ;
; db/alt_synch_pipe_tal.tdf        ; yes             ; Auto-Generated Megafunction      ; D:/LABDIG/PROJETO/Frame_buffer/db/alt_synch_pipe_tal.tdf                     ;          ;
; db/dffpipe_e09.tdf               ; yes             ; Auto-Generated Megafunction      ; D:/LABDIG/PROJETO/Frame_buffer/db/dffpipe_e09.tdf                            ;          ;
; db/cmpr_a06.tdf                  ; yes             ; Auto-Generated Megafunction      ; D:/LABDIG/PROJETO/Frame_buffer/db/cmpr_a06.tdf                               ;          ;
; db/altsyncram_s924.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_s924.tdf                        ;          ;
; db/decode_l2a.tdf                ; yes             ; Auto-Generated Megafunction      ; D:/LABDIG/PROJETO/Frame_buffer/db/decode_l2a.tdf                             ;          ;
; db/mux_nib.tdf                   ; yes             ; Auto-Generated Megafunction      ; D:/LABDIG/PROJETO/Frame_buffer/db/mux_nib.tdf                                ;          ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;          ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc       ;          ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;          ;
; db/lpm_divide_ebm.tdf            ; yes             ; Auto-Generated Megafunction      ; D:/LABDIG/PROJETO/Frame_buffer/db/lpm_divide_ebm.tdf                         ;          ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction      ; D:/LABDIG/PROJETO/Frame_buffer/db/sign_div_unsign_klh.tdf                    ;          ;
; db/alt_u_div_ihe.tdf             ; yes             ; Auto-Generated Megafunction      ; D:/LABDIG/PROJETO/Frame_buffer/db/alt_u_div_ihe.tdf                          ;          ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction      ; D:/LABDIG/PROJETO/Frame_buffer/db/add_sub_t3c.tdf                            ;          ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction      ; D:/LABDIG/PROJETO/Frame_buffer/db/add_sub_u3c.tdf                            ;          ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 235                                                                                                ;
;                                             ;                                                                                                    ;
; Combinational ALUT usage for logic          ; 367                                                                                                ;
;     -- 7 input functions                    ; 12                                                                                                 ;
;     -- 6 input functions                    ; 77                                                                                                 ;
;     -- 5 input functions                    ; 28                                                                                                 ;
;     -- 4 input functions                    ; 66                                                                                                 ;
;     -- <=3 input functions                  ; 184                                                                                                ;
;                                             ;                                                                                                    ;
; Dedicated logic registers                   ; 244                                                                                                ;
;                                             ;                                                                                                    ;
; I/O pins                                    ; 118                                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                                  ;
; Total block memory bits                     ; 1449984                                                                                            ;
;                                             ;                                                                                                    ;
; Total DSP Blocks                            ; 0                                                                                                  ;
;                                             ;                                                                                                    ;
; Total PLLs                                  ; 1                                                                                                  ;
;     -- PLLs                                 ; 1                                                                                                  ;
;                                             ;                                                                                                    ;
; Maximum fan-out node                        ; vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 229                                                                                                ;
; Total fan-out                               ; 4732                                                                                               ;
; Average fan-out                             ; 4.53                                                                                               ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Toplevel                                 ; 367 (73)            ; 244 (45)                  ; 1449984           ; 0          ; 118  ; 0            ; |Toplevel                                                                                                                       ; Toplevel            ; work         ;
;    |FIFO1Kx16b:WF1|                       ; 38 (0)              ; 80 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF1                                                                                                        ; FIFO1Kx16b          ; work         ;
;       |dcfifo:dcfifo_component|           ; 38 (0)              ; 80 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component                                                                                ; dcfifo              ; work         ;
;          |dcfifo_ial1:auto_generated|     ; 38 (2)              ; 80 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated                                                     ; dcfifo_ial1         ; work         ;
;             |a_graycounter_ivb:wrptr_g1p| ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_ivb:wrptr_g1p                         ; a_graycounter_ivb   ; work         ;
;             |alt_synch_pipe_sal:rs_dgwp|  ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp                          ; alt_synch_pipe_sal  ; work         ;
;                |dffpipe_d09:dffpipe12|    ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12    ; dffpipe_d09         ; work         ;
;             |alt_synch_pipe_tal:ws_dgrp|  ; 11 (0)              ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp                          ; alt_synch_pipe_tal  ; work         ;
;                |dffpipe_e09:dffpipe15|    ; 11 (11)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15    ; dffpipe_e09         ; work         ;
;             |cmpr_a06:rdempty_eq_comp|    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|cmpr_a06:rdempty_eq_comp                            ; cmpr_a06            ; work         ;
;             |cmpr_a06:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|cmpr_a06:wrfull_eq_comp                             ; cmpr_a06            ; work         ;
;    |FIFO1Kx16b:WF2|                       ; 38 (0)              ; 80 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF2                                                                                                        ; FIFO1Kx16b          ; work         ;
;       |dcfifo:dcfifo_component|           ; 38 (0)              ; 80 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component                                                                                ; dcfifo              ; work         ;
;          |dcfifo_ial1:auto_generated|     ; 38 (2)              ; 80 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated                                                     ; dcfifo_ial1         ; work         ;
;             |a_graycounter_ivb:wrptr_g1p| ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_ivb:wrptr_g1p                         ; a_graycounter_ivb   ; work         ;
;             |alt_synch_pipe_sal:rs_dgwp|  ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp                          ; alt_synch_pipe_sal  ; work         ;
;                |dffpipe_d09:dffpipe12|    ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12    ; dffpipe_d09         ; work         ;
;             |alt_synch_pipe_tal:ws_dgrp|  ; 11 (0)              ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp                          ; alt_synch_pipe_tal  ; work         ;
;                |dffpipe_e09:dffpipe15|    ; 11 (11)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15    ; dffpipe_e09         ; work         ;
;             |cmpr_a06:rdempty_eq_comp|    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|cmpr_a06:rdempty_eq_comp                            ; cmpr_a06            ; work         ;
;             |cmpr_a06:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|cmpr_a06:wrfull_eq_comp                             ; cmpr_a06            ; work         ;
;    |HEX2Seg:max_h0|                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|HEX2Seg:max_h0                                                                                                        ; HEX2Seg             ; work         ;
;    |HEX2Seg:max_h1|                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|HEX2Seg:max_h1                                                                                                        ; HEX2Seg             ; work         ;
;    |HEX2Seg:max_h2|                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|HEX2Seg:max_h2                                                                                                        ; HEX2Seg             ; work         ;
;    |IMG_ROM:imagem_rom|                   ; 82 (0)              ; 8 (0)                     ; 1449984           ; 0          ; 0    ; 0            ; |Toplevel|IMG_ROM:imagem_rom                                                                                                    ; IMG_ROM             ; work         ;
;       |altsyncram:altsyncram_component|   ; 82 (0)              ; 8 (0)                     ; 1449984           ; 0          ; 0    ; 0            ; |Toplevel|IMG_ROM:imagem_rom|altsyncram:altsyncram_component                                                                    ; altsyncram          ; work         ;
;          |altsyncram_s924:auto_generated| ; 82 (4)              ; 8 (8)                     ; 1449984           ; 0          ; 0    ; 0            ; |Toplevel|IMG_ROM:imagem_rom|altsyncram:altsyncram_component|altsyncram_s924:auto_generated                                     ; altsyncram_s924     ; work         ;
;             |decode_l2a:rden_decode|      ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|IMG_ROM:imagem_rom|altsyncram:altsyncram_component|altsyncram_s924:auto_generated|decode_l2a:rden_decode              ; decode_l2a          ; work         ;
;             |mux_nib:mux2|                ; 63 (63)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|IMG_ROM:imagem_rom|altsyncram:altsyncram_component|altsyncram_s924:auto_generated|mux_nib:mux2                        ; mux_nib             ; work         ;
;    |detector_borda:borda_bot1|            ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|detector_borda:borda_bot1                                                                                             ; detector_borda      ; work         ;
;    |lpm_divide:Div0|                      ; 70 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_ebm:auto_generated|     ; 70 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|lpm_divide:Div0|lpm_divide_ebm:auto_generated                                                                         ; lpm_divide_ebm      ; work         ;
;          |sign_div_unsign_klh:divider|    ; 70 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                                             ; sign_div_unsign_klh ; work         ;
;             |alt_u_div_ihe:divider|       ; 70 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider                       ; alt_u_div_ihe       ; work         ;
;                |add_sub_u3c:add_sub_1|    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider|add_sub_u3c:add_sub_1 ; add_sub_u3c         ; work         ;
;    |vga_sync:vga_s|                       ; 42 (42)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|vga_sync:vga_s                                                                                                        ; vga_sync            ; work         ;
;       |ClockVGA:clk_vga|                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|vga_sync:vga_s|ClockVGA:clk_vga                                                                                       ; ClockVGA            ; clockvga     ;
;          |ClockVGA_0002:clockvga_inst|    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst                                                           ; ClockVGA_0002       ; ClockVGA     ;
;             |altera_pll:altera_pll_i|     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Toplevel|vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i                                   ; altera_pll          ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------------+
; Name                                                                                         ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                ;
+----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------------+
; IMG_ROM:imagem_rom|altsyncram:altsyncram_component|altsyncram_s924:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 120832       ; 12           ; --           ; --           ; 1449984 ; ./IMG/SW_SMALL.mif ;
+----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+------------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |Toplevel|IMG_ROM:imagem_rom                      ; IMG_ROM.vhd      ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |Toplevel|RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache ; DPRAM_4Kx16b.vhd ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |Toplevel|RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache ; DPRAM_4Kx16b.vhd ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |Toplevel|vga_sync:vga_s|ClockVGA:clk_vga         ; ClockVGA.vhd     ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |Toplevel|FIFO1Kx16b:WF1                          ; FIFO1Kx16b.vhd   ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |Toplevel|FIFO1Kx16b:WF2                          ; FIFO1Kx16b.vhd   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|sd_w_fifo_state                                                                                    ;
+--------------------------+----------------------+--------------------------+--------------------------+----------------------+
; Name                     ; sd_w_fifo_state.idle ; sd_w_fifo_state.filling2 ; sd_w_fifo_state.filling1 ; sd_w_fifo_state.init ;
+--------------------------+----------------------+--------------------------+--------------------------+----------------------+
; sd_w_fifo_state.init     ; 0                    ; 0                        ; 0                        ; 0                    ;
; sd_w_fifo_state.filling1 ; 0                    ; 0                        ; 1                        ; 1                    ;
; sd_w_fifo_state.filling2 ; 0                    ; 1                        ; 0                        ; 1                    ;
; sd_w_fifo_state.idle     ; 1                    ; 0                        ; 0                        ; 1                    ;
+--------------------------+----------------------+--------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Toplevel|detector_borda:borda_bot1|EA        ;
+-----------------+-----------------+---------+-----------------+
; Name            ; EA.Waiting_Fall ; EA.Work ; EA.Waiting_Rise ;
+-----------------+-----------------+---------+-----------------+
; EA.Waiting_Rise ; 0               ; 0       ; 0               ;
; EA.Work         ; 0               ; 1       ; 1               ;
; EA.Waiting_Fall ; 1               ; 0       ; 1               ;
+-----------------+-----------------+---------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|SDRAM:RAM|sdram_control:ram_ctrl|read_substate                                                                             ;
+-----------------------------+-----------------------------+-------------------------+-------------------+--------------------+-----------------------+
; Name                        ; read_substate.PRECHARGE_NOP ; read_substate.PRECHARGE ; read_substate.NOP ; read_substate.READ ; read_substate.PRE_NOP ;
+-----------------------------+-----------------------------+-------------------------+-------------------+--------------------+-----------------------+
; read_substate.PRE_NOP       ; 0                           ; 0                       ; 0                 ; 0                  ; 0                     ;
; read_substate.READ          ; 0                           ; 0                       ; 0                 ; 1                  ; 1                     ;
; read_substate.NOP           ; 0                           ; 0                       ; 1                 ; 0                  ; 1                     ;
; read_substate.PRECHARGE     ; 0                           ; 1                       ; 0                 ; 0                  ; 1                     ;
; read_substate.PRECHARGE_NOP ; 1                           ; 0                       ; 0                 ; 0                  ; 1                     ;
+-----------------------------+-----------------------------+-------------------------+-------------------+--------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|SDRAM:RAM|sdram_control:ram_ctrl|write_substate                                                                                   ;
+------------------------------+------------------------------+--------------------------+--------------------+----------------------+------------------------+
; Name                         ; write_substate.PRECHARGE_NOP ; write_substate.PRECHARGE ; write_substate.NOP ; write_substate.WRITE ; write_substate.PRE_NOP ;
+------------------------------+------------------------------+--------------------------+--------------------+----------------------+------------------------+
; write_substate.PRE_NOP       ; 0                            ; 0                        ; 0                  ; 0                    ; 0                      ;
; write_substate.WRITE         ; 0                            ; 0                        ; 0                  ; 1                    ; 1                      ;
; write_substate.NOP           ; 0                            ; 0                        ; 1                  ; 0                    ; 1                      ;
; write_substate.PRECHARGE     ; 0                            ; 1                        ; 0                  ; 0                    ; 1                      ;
; write_substate.PRECHARGE_NOP ; 1                            ; 0                        ; 0                  ; 0                    ; 1                      ;
+------------------------------+------------------------------+--------------------------+--------------------+----------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |Toplevel|SDRAM:RAM|sdram_control:ram_ctrl|init_substate                                            ;
+-------------------------+-------------------+-------------------------+-------------------------+-------------------+
; Name                    ; init_substate.LMR ; init_substate.A_REFRESH ; init_substate.PRECHARGE ; init_substate.NOP ;
+-------------------------+-------------------+-------------------------+-------------------------+-------------------+
; init_substate.NOP       ; 0                 ; 0                       ; 0                       ; 0                 ;
; init_substate.PRECHARGE ; 0                 ; 0                       ; 1                       ; 1                 ;
; init_substate.A_REFRESH ; 0                 ; 1                       ; 0                       ; 1                 ;
; init_substate.LMR       ; 1                 ; 0                       ; 0                       ; 1                 ;
+-------------------------+-------------------+-------------------------+-------------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |Toplevel|SDRAM:RAM|sdram_control:ram_ctrl|estado     ;
+--------------+-------------+--------------+-------------+-------------+
; Name         ; estado.read ; estado.write ; estado.idle ; estado.init ;
+--------------+-------------+--------------+-------------+-------------+
; estado.init  ; 0           ; 0            ; 0           ; 0           ;
; estado.idle  ; 0           ; 0            ; 1           ; 1           ;
; estado.write ; 0           ; 1            ; 0           ; 1           ;
; estado.read  ; 1           ; 0            ; 0           ; 1           ;
+--------------+-------------+--------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Toplevel|detector_borda:borda_vs|EA          ;
+-----------------+-----------------+---------+-----------------+
; Name            ; EA.Waiting_Fall ; EA.Work ; EA.Waiting_Rise ;
+-----------------+-----------------+---------+-----------------+
; EA.Waiting_Rise ; 0               ; 0       ; 0               ;
; EA.Work         ; 0               ; 1       ; 1               ;
; EA.Waiting_Fall ; 1               ; 0       ; 1               ;
+-----------------+-----------------+---------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 88                                                                                      ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                   ; Reason for Removal                          ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; SDRAM:RAM|sdram_control:ram_ctrl|bank_buff[0,1]                                                                 ; Stuck at GND due to stuck port data_in      ;
; SDRAM:RAM|sdram_control:ram_ctrl|CURR_CMD.CS_N                                                                  ; Stuck at GND due to stuck port data_in      ;
; RAM_R_CACHE:RF2|count[0..11]                                                                                    ; Stuck at GND due to stuck port clock_enable ;
; RAM_R_CACHE:RF1|count[0..11]                                                                                    ; Stuck at GND due to stuck port clock_enable ;
; col_addr[0..11]                                                                                                 ; Lost fanout                                 ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_ADDR[3,4,6..9,11,12]                                                      ; Stuck at GND due to stuck port data_in      ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_BA[0,1]                                                                   ; Stuck at GND due to stuck port data_in      ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a0        ; Stuck at VCC due to stuck port clock_enable ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a0        ; Stuck at VCC due to stuck port clock_enable ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|parity6           ; Stuck at VCC due to stuck port clock_enable ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|sub_parity7a[0,1] ; Lost fanout                                 ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|parity6           ; Stuck at VCC due to stuck port clock_enable ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|sub_parity7a[0,1] ; Lost fanout                                 ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|rdptr_g[0..10]                                ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|rdptr_g[0..10]                                ; Stuck at GND due to stuck port clock_enable ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_ADDR[0..2,5,10]                                                           ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|CURR_CMD.WE_N                                                                  ; Stuck at VCC due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|CURR_CMD.CAS_N                                                                 ; Stuck at VCC due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|CURR_CMD.RAS_N                                                                 ; Stuck at VCC due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|count[0..9]                                                                    ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|init_mode_registered                                                           ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|init_count[0..2]                                                               ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|init_precharged                                                                ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|init_refresh_count[0..2]                                                       ; Stuck at GND due to stuck port clock        ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a10       ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a8        ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a9        ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a6        ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a7        ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a4        ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a5        ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a2        ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a3        ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a1        ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a10       ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a8        ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a9        ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a6        ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a7        ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a4        ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a5        ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a2        ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a3        ; Stuck at GND due to stuck port clock_enable ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a1        ; Stuck at GND due to stuck port clock_enable ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[0]~reg0                                                                ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[0]                                                                 ; Lost fanout                                 ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[0]~en                                                                  ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[1]~reg0                                                                ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[1]                                                                 ; Lost fanout                                 ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[1]~en                                                                  ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[2]~reg0                                                                ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[2]                                                                 ; Lost fanout                                 ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[2]~en                                                                  ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[3]~reg0                                                                ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[3]                                                                 ; Lost fanout                                 ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[3]~en                                                                  ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[4]~reg0                                                                ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[4]                                                                 ; Lost fanout                                 ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[4]~en                                                                  ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[5]~reg0                                                                ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[5]                                                                 ; Lost fanout                                 ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[5]~en                                                                  ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[6]~reg0                                                                ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[6]                                                                 ; Lost fanout                                 ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[6]~en                                                                  ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[7]~reg0                                                                ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[7]                                                                 ; Lost fanout                                 ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[7]~en                                                                  ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[8]~reg0                                                                ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[8]                                                                 ; Lost fanout                                 ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[8]~en                                                                  ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[9]~reg0                                                                ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[9]                                                                 ; Lost fanout                                 ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[9]~en                                                                  ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[10]~reg0                                                               ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[10]                                                                ; Lost fanout                                 ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[10]~en                                                                 ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[11]~reg0                                                               ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[11]                                                                ; Lost fanout                                 ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[11]~en                                                                 ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[12]~reg0                                                               ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[12]                                                                ; Lost fanout                                 ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[12]~en                                                                 ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[13]~reg0                                                               ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[13]                                                                ; Lost fanout                                 ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[13]~en                                                                 ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[14]~reg0                                                               ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[14]                                                                ; Lost fanout                                 ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[14]~en                                                                 ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[15]~reg0                                                               ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[15]                                                                ; Lost fanout                                 ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[15]~en                                                                 ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|read_substate.PRE_NOP                                                          ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|read_substate.READ                                                             ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|read_substate.NOP                                                              ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|read_substate.PRECHARGE                                                        ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|read_substate.PRECHARGE_NOP                                                    ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_substate.PRE_NOP                                                         ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_substate.WRITE                                                           ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_substate.NOP                                                             ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_substate.PRECHARGE                                                       ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|write_substate.PRECHARGE_NOP                                                   ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|init_substate.NOP                                                              ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|init_substate.PRECHARGE                                                        ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|init_substate.A_REFRESH                                                        ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|init_substate.LMR                                                              ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|estado.init                                                                    ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|estado.idle                                                                    ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|estado.write                                                                   ; Stuck at GND due to stuck port clock        ;
; SDRAM:RAM|sdram_control:ram_ctrl|estado.read                                                                    ; Stuck at GND due to stuck port clock        ;
; col_up                                                                                                          ; Lost fanout                                 ;
; detector_borda:borda_vs|EA.Waiting_Rise                                                                         ; Lost fanout                                 ;
; detector_borda:borda_vs|EA.Work                                                                                 ; Lost fanout                                 ;
; detector_borda:borda_vs|EA.Waiting_Fall                                                                         ; Lost fanout                                 ;
; count_px_v[8..11]                                                                                               ; Lost fanout                                 ;
; count_sd[16..30]                                                                                                ; Lost fanout                                 ;
; Total Number of Removed Registers = 214                                                                         ;                                             ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                            ; Reason for Removal             ; Registers Removed due to This Register                                                                         ;
+----------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------+
; SDRAM:RAM|sdram_control:ram_ctrl|init_mode_registered                                                    ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|init_precharged,                                                              ;
;                                                                                                          ; due to stuck port clock        ; SDRAM:RAM|sdram_control:ram_ctrl|init_refresh_count[0],                                                        ;
;                                                                                                          ;                                ; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[0]~en,                                                                ;
;                                                                                                          ;                                ; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[1]~en,                                                                ;
;                                                                                                          ;                                ; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[2]~en,                                                                ;
;                                                                                                          ;                                ; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[3]~en,                                                                ;
;                                                                                                          ;                                ; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[4]~en,                                                                ;
;                                                                                                          ;                                ; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[5]~en,                                                                ;
;                                                                                                          ;                                ; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[6]~en,                                                                ;
;                                                                                                          ;                                ; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[7]~en,                                                                ;
;                                                                                                          ;                                ; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[8]~en,                                                                ;
;                                                                                                          ;                                ; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[9]~en,                                                                ;
;                                                                                                          ;                                ; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[10]~en,                                                               ;
;                                                                                                          ;                                ; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[11]~en,                                                               ;
;                                                                                                          ;                                ; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[12]~en,                                                               ;
;                                                                                                          ;                                ; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[13]~en,                                                               ;
;                                                                                                          ;                                ; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[14]~en,                                                               ;
;                                                                                                          ;                                ; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[15]~en                                                                ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a0 ; Stuck at VCC                   ; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|rdptr_g[0],                                  ;
;                                                                                                          ; due to stuck port clock_enable ; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a10,     ;
;                                                                                                          ;                                ; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a8,      ;
;                                                                                                          ;                                ; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a9,      ;
;                                                                                                          ;                                ; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a6,      ;
;                                                                                                          ;                                ; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a7,      ;
;                                                                                                          ;                                ; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a4,      ;
;                                                                                                          ;                                ; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a5,      ;
;                                                                                                          ;                                ; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a2,      ;
;                                                                                                          ;                                ; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a3,      ;
;                                                                                                          ;                                ; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a1       ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a0 ; Stuck at VCC                   ; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|rdptr_g[0],                                  ;
;                                                                                                          ; due to stuck port clock_enable ; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a10,     ;
;                                                                                                          ;                                ; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a8,      ;
;                                                                                                          ;                                ; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a9,      ;
;                                                                                                          ;                                ; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a6,      ;
;                                                                                                          ;                                ; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a7,      ;
;                                                                                                          ;                                ; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a4,      ;
;                                                                                                          ;                                ; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a5,      ;
;                                                                                                          ;                                ; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a2,      ;
;                                                                                                          ;                                ; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a3,      ;
;                                                                                                          ;                                ; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a1       ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|parity6    ; Stuck at VCC                   ; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|sub_parity7a[1], ;
;                                                                                                          ; due to stuck port clock_enable ; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|sub_parity7a[0]  ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|parity6    ; Stuck at VCC                   ; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|sub_parity7a[1], ;
;                                                                                                          ; due to stuck port clock_enable ; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p|sub_parity7a[0]  ;
; SDRAM:RAM|sdram_control:ram_ctrl|bank_buff[0]                                                            ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_BA[0]                                                                    ;
;                                                                                                          ; due to stuck port data_in      ;                                                                                                                ;
; SDRAM:RAM|sdram_control:ram_ctrl|bank_buff[1]                                                            ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_BA[1]                                                                    ;
;                                                                                                          ; due to stuck port data_in      ;                                                                                                                ;
; col_addr[3]                                                                                              ; Lost Fanouts                   ; col_up                                                                                                         ;
; SDRAM:RAM|sdram_control:ram_ctrl|init_count[1]                                                           ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|init_count[2]                                                                 ;
;                                                                                                          ; due to stuck port clock        ;                                                                                                                ;
; SDRAM:RAM|sdram_control:ram_ctrl|init_refresh_count[1]                                                   ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|init_refresh_count[2]                                                         ;
;                                                                                                          ; due to stuck port clock        ;                                                                                                                ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[0]~reg0                                                         ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[0]                                                                ;
;                                                                                                          ; due to stuck port clock        ;                                                                                                                ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[1]~reg0                                                         ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[1]                                                                ;
;                                                                                                          ; due to stuck port clock        ;                                                                                                                ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[2]~reg0                                                         ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[2]                                                                ;
;                                                                                                          ; due to stuck port clock        ;                                                                                                                ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[3]~reg0                                                         ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[3]                                                                ;
;                                                                                                          ; due to stuck port clock        ;                                                                                                                ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[4]~reg0                                                         ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[4]                                                                ;
;                                                                                                          ; due to stuck port clock        ;                                                                                                                ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[5]~reg0                                                         ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[5]                                                                ;
;                                                                                                          ; due to stuck port clock        ;                                                                                                                ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[6]~reg0                                                         ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[6]                                                                ;
;                                                                                                          ; due to stuck port clock        ;                                                                                                                ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[7]~reg0                                                         ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[7]                                                                ;
;                                                                                                          ; due to stuck port clock        ;                                                                                                                ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[8]~reg0                                                         ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[8]                                                                ;
;                                                                                                          ; due to stuck port clock        ;                                                                                                                ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[9]~reg0                                                         ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[9]                                                                ;
;                                                                                                          ; due to stuck port clock        ;                                                                                                                ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[10]~reg0                                                        ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[10]                                                               ;
;                                                                                                          ; due to stuck port clock        ;                                                                                                                ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[11]~reg0                                                        ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[11]                                                               ;
;                                                                                                          ; due to stuck port clock        ;                                                                                                                ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[12]~reg0                                                        ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[12]                                                               ;
;                                                                                                          ; due to stuck port clock        ;                                                                                                                ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[13]~reg0                                                        ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[13]                                                               ;
;                                                                                                          ; due to stuck port clock        ;                                                                                                                ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[14]~reg0                                                        ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[14]                                                               ;
;                                                                                                          ; due to stuck port clock        ;                                                                                                                ;
; SDRAM:RAM|sdram_control:ram_ctrl|DRAM_DQ[15]~reg0                                                        ; Stuck at GND                   ; SDRAM:RAM|sdram_control:ram_ctrl|write_buff2[15]                                                               ;
;                                                                                                          ; due to stuck port clock        ;                                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 244   ;
; Number of registers using Synchronous Clear  ; 36    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 13    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 54    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                       ;
+----------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------+---------+
; count_px_v[7]                                                                                            ; 17      ;
; count_px_v[4]                                                                                            ; 17      ;
; count_px_v[5]                                                                                            ; 17      ;
; count_px_v[6]                                                                                            ; 17      ;
; count_px_v[0]                                                                                            ; 3       ;
; count_px_v[1]                                                                                            ; 2       ;
; count_px_v[2]                                                                                            ; 2       ;
; count_px_v[3]                                                                                            ; 2       ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a0 ; 9       ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a0 ; 9       ;
; FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_ivb:wrptr_g1p|parity9    ; 2       ;
; FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_ivb:wrptr_g1p|parity9    ; 2       ;
; last_written                                                                                             ; 4       ;
; Total number of inverted registers = 13                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Toplevel|SDRAM:RAM|sdram_control:ram_ctrl|count[5]                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Toplevel|SDRAM:RAM|sdram_control:ram_ctrl|CURR_CMD.WE_N                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Toplevel|detector_borda:borda_bot1|EA                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Toplevel|detector_borda:borda_vs|EA                                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Toplevel|SDRAM:RAM|sdram_control:ram_ctrl|Selector37                                                                         ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |Toplevel|Selector3                                                                                                           ;
; 15:1               ; 12 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |Toplevel|IMG_ROM:imagem_rom|altsyncram:altsyncram_component|altsyncram_s924:auto_generated|mux_nib:mux2|l4_w3_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for FIFO1Kx16b:WF1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------+
; Assignment                      ; Value ; From ; To           ;
+---------------------------------+-------+------+--------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -            ;
+---------------------------------+-------+------+--------------+


+------------------------------------------------------------------------------------------+
; Source assignments for FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------+
; Assignment                            ; Value ; From ; To                                ;
+---------------------------------------+-------+------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                 ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                           ;
+---------------------------------------+-------+------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_ivb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for FIFO1Kx16b:WF2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------+
; Assignment                      ; Value ; From ; To           ;
+---------------------------------+-------+------+--------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -            ;
+---------------------------------+-------+------+--------------+


+------------------------------------------------------------------------------------------+
; Source assignments for FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------+
; Assignment                            ; Value ; From ; To                                ;
+---------------------------------------+-------+------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                 ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                           ;
+---------------------------------------+-------+------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_ivb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for IMG_ROM:imagem_rom|altsyncram:altsyncram_component|altsyncram_s924:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                             ;
+--------------------------------------+------------------------+------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                           ;
; fractional_vco_multiplier            ; false                  ; String                                                           ;
; pll_type                             ; General                ; String                                                           ;
; pll_subtype                          ; General                ; String                                                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                   ;
; operation_mode                       ; direct                 ; String                                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                                   ;
; data_rate                            ; 0                      ; Signed Integer                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                   ;
; output_clock_frequency0              ; 85.500000 MHz          ; String                                                           ;
; phase_shift0                         ; 0 ps                   ; String                                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                           ;
; phase_shift1                         ; 0 ps                   ; String                                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                           ;
; phase_shift2                         ; 0 ps                   ; String                                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                           ;
; phase_shift3                         ; 0 ps                   ; String                                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                           ;
; phase_shift4                         ; 0 ps                   ; String                                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                           ;
; phase_shift5                         ; 0 ps                   ; String                                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                           ;
; phase_shift6                         ; 0 ps                   ; String                                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                           ;
; phase_shift7                         ; 0 ps                   ; String                                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                           ;
; phase_shift8                         ; 0 ps                   ; String                                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                           ;
; phase_shift9                         ; 0 ps                   ; String                                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                           ;
; phase_shift10                        ; 0 ps                   ; String                                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                           ;
; phase_shift11                        ; 0 ps                   ; String                                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                           ;
; phase_shift12                        ; 0 ps                   ; String                                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                           ;
; phase_shift13                        ; 0 ps                   ; String                                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                           ;
; phase_shift14                        ; 0 ps                   ; String                                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                           ;
; phase_shift15                        ; 0 ps                   ; String                                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                           ;
; phase_shift16                        ; 0 ps                   ; String                                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                           ;
; phase_shift17                        ; 0 ps                   ; String                                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                   ;
; clock_name_0                         ;                        ; String                                                           ;
; clock_name_1                         ;                        ; String                                                           ;
; clock_name_2                         ;                        ; String                                                           ;
; clock_name_3                         ;                        ; String                                                           ;
; clock_name_4                         ;                        ; String                                                           ;
; clock_name_5                         ;                        ; String                                                           ;
; clock_name_6                         ;                        ; String                                                           ;
; clock_name_7                         ;                        ; String                                                           ;
; clock_name_8                         ;                        ; String                                                           ;
; clock_name_global_0                  ; false                  ; String                                                           ;
; clock_name_global_1                  ; false                  ; String                                                           ;
; clock_name_global_2                  ; false                  ; String                                                           ;
; clock_name_global_3                  ; false                  ; String                                                           ;
; clock_name_global_4                  ; false                  ; String                                                           ;
; clock_name_global_5                  ; false                  ; String                                                           ;
; clock_name_global_6                  ; false                  ; String                                                           ;
; clock_name_global_7                  ; false                  ; String                                                           ;
; clock_name_global_8                  ; false                  ; String                                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                   ;
; pll_slf_rst                          ; false                  ; String                                                           ;
; pll_bw_sel                           ; low                    ; String                                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                           ;
+--------------------------------------+------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: detector_borda:borda_vs ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; subida         ; true  ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                                           ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                           ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_2vu3      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                                           ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                           ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_2vu3      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO1Kx16b:WF1|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------+
; Parameter Name          ; Value       ; Type                                        ;
+-------------------------+-------------+---------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                              ;
; LPM_WIDTH               ; 16          ; Signed Integer                              ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                              ;
; LPM_WIDTHU              ; 10          ; Signed Integer                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                     ;
; USE_EAB                 ; ON          ; Untyped                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                     ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                              ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                     ;
; CBXI_PARAMETER          ; dcfifo_ial1 ; Untyped                                     ;
+-------------------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO1Kx16b:WF2|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------+
; Parameter Name          ; Value       ; Type                                        ;
+-------------------------+-------------+---------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                              ;
; LPM_WIDTH               ; 16          ; Signed Integer                              ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                              ;
; LPM_WIDTHU              ; 10          ; Signed Integer                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                     ;
; USE_EAB                 ; ON          ; Untyped                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                     ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                              ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                     ;
; CBXI_PARAMETER          ; dcfifo_ial1 ; Untyped                                     ;
+-------------------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: detector_borda:borda_bot1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; subida         ; false ; Enumerated                                    ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IMG_ROM:imagem_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 12                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 120832               ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                      ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; ./IMG/SW_SMALL.mif   ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_s924      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 2              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                       ;
; Entity Instance                           ; RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 16                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 16                                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 16                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 16                                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; IMG_ROM:imagem_rom|altsyncram:altsyncram_component                      ;
;     -- OPERATION_MODE                     ; ROM                                                                     ;
;     -- WIDTH_A                            ; 12                                                                      ;
;     -- NUMWORDS_A                         ; 120832                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                  ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 0                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                        ;
+----------------------------+----------------------------------------+
; Name                       ; Value                                  ;
+----------------------------+----------------------------------------+
; Number of entity instances ; 2                                      ;
; Entity Instance            ; FIFO1Kx16b:WF1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                             ;
;     -- LPM_WIDTH           ; 16                                     ;
;     -- LPM_NUMWORDS        ; 1024                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                    ;
;     -- USE_EAB             ; ON                                     ;
; Entity Instance            ; FIFO1Kx16b:WF2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                             ;
;     -- LPM_WIDTH           ; 16                                     ;
;     -- LPM_NUMWORDS        ; 1024                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                    ;
;     -- USE_EAB             ; ON                                     ;
+----------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO1Kx16b:WF2"                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; data[15..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "FIFO1Kx16b:WF1"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; data[15..12] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM:RAM|sdram_control:ram_ctrl" ;
+----------+-------+----------+--------------------------------+
; Port     ; Type  ; Severity ; Details                        ;
+----------+-------+----------+--------------------------------+
; wr       ; Input ; Info     ; Stuck at GND                   ;
; rd       ; Input ; Info     ; Stuck at GND                   ;
; row_addr ; Input ; Info     ; Stuck at GND                   ;
+----------+-------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM:RAM"                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; start_rd ; Input  ; Info     ; Stuck at GND                                                                        ;
; start_wr ; Input  ; Info     ; Stuck at GND                                                                        ;
; busy     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdreq    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrreq    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_R_CACHE:RF2"                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rst   ; Input  ; Info     ; Stuck at GND                                                                        ;
; we    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cnt   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_R_CACHE:RF1"                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rst   ; Input  ; Info     ; Stuck at GND                                                                        ;
; we    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cnt   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "detector_borda:borda_vs" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; rst  ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_sync:vga_s|ClockVGA:clk_vga"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_sync:vga_s"                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rst     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; h_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 244                         ;
;     CLR               ; 3                           ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 10                          ;
;     ENA SCLR          ; 12                          ;
;     SCLR              ; 24                          ;
;     plain             ; 163                         ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 372                         ;
;     arith             ; 100                         ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 66                          ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 9                           ;
;     extend            ; 12                          ;
;         7 data inputs ; 12                          ;
;     normal            ; 260                         ;
;         0 data inputs ; 24                          ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 15                          ;
;         4 data inputs ; 57                          ;
;         5 data inputs ; 28                          ;
;         6 data inputs ; 77                          ;
; boundary_port         ; 118                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 180                         ;
;                       ;                             ;
; Max LUT depth         ; 15.20                       ;
; Average LUT depth     ; 3.90                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jun 20 14:49:10 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Frame_buffer -c Frame_buffer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file toplevel.vhd
    Info (12022): Found design unit 1: Toplevel-rtl File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 46
    Info (12023): Found entity 1: Toplevel File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 7
Info (12021): Found 2 design units, including 0 entities, in source file xess_common.vhd
    Info (12022): Found design unit 1: CommonPckg (xess) File: D:/LABDIG/PROJETO/Frame_buffer/XESS_Common.vhd Line: 29
    Info (12022): Found design unit 2: CommonPckg-body File: D:/LABDIG/PROJETO/Frame_buffer/XESS_Common.vhd Line: 75
Info (12021): Found 3 design units, including 1 entities, in source file xess_sdcard.vhd
    Info (12022): Found design unit 1: SdCardPckg (xess) File: D:/LABDIG/PROJETO/Frame_buffer/XESS_SDCard.vhd Line: 118
    Info (12022): Found design unit 2: SdCardCtrl-arch File: D:/LABDIG/PROJETO/Frame_buffer/XESS_SDCard.vhd Line: 196
    Info (12023): Found entity 1: SdCardCtrl File: D:/LABDIG/PROJETO/Frame_buffer/XESS_SDCard.vhd Line: 164
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: vga_sync-arch File: D:/LABDIG/PROJETO/Frame_buffer/VGA_Sync.vhd Line: 18
    Info (12023): Found entity 1: vga_sync File: D:/LABDIG/PROJETO/Frame_buffer/VGA_Sync.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom_linha-arch File: D:/LABDIG/PROJETO/Frame_buffer/Rom.vhd Line: 12
    Info (12023): Found entity 1: rom_linha File: D:/LABDIG/PROJETO/Frame_buffer/Rom.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file detectorborda.vhd
    Info (12022): Found design unit 1: detector_borda-rlt File: D:/LABDIG/PROJETO/Frame_buffer/DetectorBorda.vhd Line: 17
    Info (12023): Found entity 1: detector_borda File: D:/LABDIG/PROJETO/Frame_buffer/DetectorBorda.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clockvga.vhd
    Info (12022): Found design unit 1: ClockVGA-rtl File: D:/LABDIG/PROJETO/Frame_buffer/ClockVGA.vhd Line: 20
    Info (12023): Found entity 1: ClockVGA File: D:/LABDIG/PROJETO/Frame_buffer/ClockVGA.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clockvga/clockvga_0002.v
    Info (12023): Found entity 1: ClockVGA_0002 File: D:/LABDIG/PROJETO/Frame_buffer/ClockVGA/ClockVGA_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file hex_7seg.vhd
    Info (12022): Found design unit 1: HEX2Seg-Behavioral File: D:/LABDIG/PROJETO/Frame_buffer/Hex_7Seg.vhd Line: 15
    Info (12023): Found entity 1: HEX2Seg File: D:/LABDIG/PROJETO/Frame_buffer/Hex_7Seg.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file img_rom.vhd
    Info (12022): Found design unit 1: img_rom-SYN File: D:/LABDIG/PROJETO/Frame_buffer/IMG_ROM.vhd Line: 53
    Info (12023): Found entity 1: IMG_ROM File: D:/LABDIG/PROJETO/Frame_buffer/IMG_ROM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file sdram.vhd
    Info (12022): Found design unit 1: SDRAM-rtl File: D:/LABDIG/PROJETO/Frame_buffer/SDRAM.vhd Line: 41
    Info (12023): Found entity 1: SDRAM File: D:/LABDIG/PROJETO/Frame_buffer/SDRAM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sdram_control.vhd
    Info (12022): Found design unit 1: sdram_control-rtl File: D:/LABDIG/PROJETO/Frame_buffer/SDRAM_CONTROL.vhd Line: 33
    Info (12023): Found entity 1: sdram_control File: D:/LABDIG/PROJETO/Frame_buffer/SDRAM_CONTROL.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_clock.vhd
    Info (12022): Found design unit 1: ram_clock-SYN File: D:/LABDIG/PROJETO/Frame_buffer/RAM_CLOCK.vhd Line: 54
    Info (12023): Found entity 1: RAM_CLOCK File: D:/LABDIG/PROJETO/Frame_buffer/RAM_CLOCK.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ram_r_cache.vhd
    Info (12022): Found design unit 1: RAM_R_CACHE-rtl File: D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd Line: 20
    Info (12023): Found entity 1: RAM_R_CACHE File: D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dpram_4kx16b.vhd
    Info (12022): Found design unit 1: dpram_4kx16b-SYN File: D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd Line: 57
    Info (12023): Found entity 1: DPRAM_4Kx16b File: D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file dpram_1kx16b.vhd
    Info (12022): Found design unit 1: dpram_1kx16b-SYN File: D:/LABDIG/PROJETO/Frame_buffer/DPRAM_1Kx16b.vhd Line: 57
    Info (12023): Found entity 1: DPRAM_1Kx16b File: D:/LABDIG/PROJETO/Frame_buffer/DPRAM_1Kx16b.vhd Line: 43
Warning (12019): Can't analyze file -- file RAM_W_CACHE.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file fifo1kx16b.vhd
    Info (12022): Found design unit 1: fifo1kx16b-SYN File: D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd Line: 58
    Info (12023): Found entity 1: FIFO1Kx16b File: D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd Line: 43
Info (12127): Elaborating entity "Toplevel" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Toplevel.vhd(13): used implicit default value for signal "hex3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 13
Warning (10541): VHDL Signal Declaration warning at Toplevel.vhd(14): used implicit default value for signal "hex4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 14
Warning (10541): VHDL Signal Declaration warning at Toplevel.vhd(15): used implicit default value for signal "hex5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 15
Warning (10036): Verilog HDL or VHDL warning at Toplevel.vhd(174): object "hori_valid" assigned a value but never read File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 174
Warning (10540): VHDL Signal Declaration warning at Toplevel.vhd(191): used explicit default value for signal "rstf1" because signal was never assigned a value File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 191
Warning (10540): VHDL Signal Declaration warning at Toplevel.vhd(192): used explicit default value for signal "rstf2" because signal was never assigned a value File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 192
Warning (10540): VHDL Signal Declaration warning at Toplevel.vhd(193): used explicit default value for signal "wef1" because signal was never assigned a value File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 193
Warning (10540): VHDL Signal Declaration warning at Toplevel.vhd(194): used explicit default value for signal "wef2" because signal was never assigned a value File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 194
Warning (10036): Verilog HDL or VHDL warning at Toplevel.vhd(195): object "cntf1" assigned a value but never read File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 195
Warning (10036): Verilog HDL or VHDL warning at Toplevel.vhd(196): object "cntf2" assigned a value but never read File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 196
Warning (10036): Verilog HDL or VHDL warning at Toplevel.vhd(197): object "doutf1" assigned a value but never read File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 197
Warning (10036): Verilog HDL or VHDL warning at Toplevel.vhd(198): object "doutf2" assigned a value but never read File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 198
Warning (10036): Verilog HDL or VHDL warning at Toplevel.vhd(199): object "f1e" assigned a value but never read File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 199
Warning (10036): Verilog HDL or VHDL warning at Toplevel.vhd(200): object "f2e" assigned a value but never read File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 200
Warning (10036): Verilog HDL or VHDL warning at Toplevel.vhd(201): object "f1f" assigned a value but never read File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 201
Warning (10036): Verilog HDL or VHDL warning at Toplevel.vhd(202): object "f2f" assigned a value but never read File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 202
Warning (10541): VHDL Signal Declaration warning at Toplevel.vhd(208): used implicit default value for signal "rdreqwf1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 208
Warning (10541): VHDL Signal Declaration warning at Toplevel.vhd(209): used implicit default value for signal "rdreqwf2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 209
Warning (10036): Verilog HDL or VHDL warning at Toplevel.vhd(213): object "doutwf2" assigned a value but never read File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 213
Warning (10492): VHDL Process Statement warning at Toplevel.vhd(260): signal "vert_valid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 260
Warning (10492): VHDL Process Statement warning at Toplevel.vhd(278): signal "c_update" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 278
Warning (10492): VHDL Process Statement warning at Toplevel.vhd(280): signal "color_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 280
Warning (10492): VHDL Process Statement warning at Toplevel.vhd(451): signal "sd_w_fifo_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 451
Warning (10873): Using initial value X (don't care) for net "LED[5..0]" at Toplevel.vhd(16) File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 16
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_sync:vga_s" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 230
Info (12128): Elaborating entity "ClockVGA" for hierarchy "vga_sync:vga_s|ClockVGA:clk_vga" File: D:/LABDIG/PROJETO/Frame_buffer/VGA_Sync.vhd Line: 70
Info (12128): Elaborating entity "ClockVGA_0002" for hierarchy "vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst" File: D:/LABDIG/PROJETO/Frame_buffer/ClockVGA.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i" File: D:/LABDIG/PROJETO/Frame_buffer/ClockVGA/ClockVGA_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i" File: D:/LABDIG/PROJETO/Frame_buffer/ClockVGA/ClockVGA_0002.v Line: 85
Info (12133): Instantiated megafunction "vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/LABDIG/PROJETO/Frame_buffer/ClockVGA/ClockVGA_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "85.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "detector_borda" for hierarchy "detector_borda:borda_vs" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 245
Info (12128): Elaborating entity "RAM_R_CACHE" for hierarchy "RAM_R_CACHE:RF1" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 308
Warning (10492): VHDL Process Statement warning at RAM_R_CACHE.vhd(42): signal "we" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd Line: 42
Info (12128): Elaborating entity "DPRAM_4Kx16b" for hierarchy "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache" File: D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component" File: D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component" File: D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd Line: 64
Info (12133): Instantiated megafunction "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component" with the following parameter: File: D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2vu3.tdf
    Info (12023): Found entity 1: altsyncram_2vu3 File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2vu3" for hierarchy "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SDRAM" for hierarchy "SDRAM:RAM" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 338
Warning (10541): VHDL Signal Declaration warning at SDRAM.vhd(91): used implicit default value for signal "ram_clk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/LABDIG/PROJETO/Frame_buffer/SDRAM.vhd Line: 91
Warning (10873): Using initial value X (don't care) for net "RDREQ" at SDRAM.vhd(18) File: D:/LABDIG/PROJETO/Frame_buffer/SDRAM.vhd Line: 18
Warning (10873): Using initial value X (don't care) for net "WRREQ" at SDRAM.vhd(22) File: D:/LABDIG/PROJETO/Frame_buffer/SDRAM.vhd Line: 22
Info (12128): Elaborating entity "sdram_control" for hierarchy "SDRAM:RAM|sdram_control:ram_ctrl" File: D:/LABDIG/PROJETO/Frame_buffer/SDRAM.vhd Line: 104
Warning (10036): Verilog HDL or VHDL warning at SDRAM_CONTROL.vhd(72): object "write_buff" assigned a value but never read File: D:/LABDIG/PROJETO/Frame_buffer/SDRAM_CONTROL.vhd Line: 72
Info (12128): Elaborating entity "FIFO1Kx16b" for hierarchy "FIFO1Kx16b:WF1" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 373
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO1Kx16b:WF1|dcfifo:dcfifo_component" File: D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd Line: 97
Info (12130): Elaborated megafunction instantiation "FIFO1Kx16b:WF1|dcfifo:dcfifo_component" File: D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd Line: 97
Info (12133): Instantiated megafunction "FIFO1Kx16b:WF1|dcfifo:dcfifo_component" with the following parameter: File: D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd Line: 97
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ial1.tdf
    Info (12023): Found entity 1: dcfifo_ial1 File: D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_ial1" for hierarchy "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_mh6.tdf
    Info (12023): Found entity 1: a_graycounter_mh6 File: D:/LABDIG/PROJETO/Frame_buffer/db/a_graycounter_mh6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_mh6" for hierarchy "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_mh6:rdptr_g1p" File: D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ivb.tdf
    Info (12023): Found entity 1: a_graycounter_ivb File: D:/LABDIG/PROJETO/Frame_buffer/db/a_graycounter_ivb.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ivb" for hierarchy "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|a_graycounter_ivb:wrptr_g1p" File: D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4la1.tdf
    Info (12023): Found entity 1: altsyncram_4la1 File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4la1" for hierarchy "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram" File: D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sal File: D:/LABDIG/PROJETO/Frame_buffer/db/alt_synch_pipe_sal.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_sal" for hierarchy "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp" File: D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf
    Info (12023): Found entity 1: dffpipe_d09 File: D:/LABDIG/PROJETO/Frame_buffer/db/dffpipe_d09.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_d09" for hierarchy "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12" File: D:/LABDIG/PROJETO/Frame_buffer/db/alt_synch_pipe_sal.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tal File: D:/LABDIG/PROJETO/Frame_buffer/db/alt_synch_pipe_tal.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tal" for hierarchy "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp" File: D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf
    Info (12023): Found entity 1: dffpipe_e09 File: D:/LABDIG/PROJETO/Frame_buffer/db/dffpipe_e09.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_e09" for hierarchy "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15" File: D:/LABDIG/PROJETO/Frame_buffer/db/alt_synch_pipe_tal.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf
    Info (12023): Found entity 1: cmpr_a06 File: D:/LABDIG/PROJETO/Frame_buffer/db/cmpr_a06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a06" for hierarchy "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|cmpr_a06:rdempty_eq_comp" File: D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf Line: 60
Info (12128): Elaborating entity "detector_borda" for hierarchy "detector_borda:borda_bot1" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 403
Info (12128): Elaborating entity "IMG_ROM" for hierarchy "IMG_ROM:imagem_rom" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 456
Info (12128): Elaborating entity "altsyncram" for hierarchy "IMG_ROM:imagem_rom|altsyncram:altsyncram_component" File: D:/LABDIG/PROJETO/Frame_buffer/IMG_ROM.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "IMG_ROM:imagem_rom|altsyncram:altsyncram_component" File: D:/LABDIG/PROJETO/Frame_buffer/IMG_ROM.vhd Line: 60
Info (12133): Instantiated megafunction "IMG_ROM:imagem_rom|altsyncram:altsyncram_component" with the following parameter: File: D:/LABDIG/PROJETO/Frame_buffer/IMG_ROM.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./IMG/SW_SMALL.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "120832"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s924.tdf
    Info (12023): Found entity 1: altsyncram_s924 File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_s924.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_s924" for hierarchy "IMG_ROM:imagem_rom|altsyncram:altsyncram_component|altsyncram_s924:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf
    Info (12023): Found entity 1: decode_l2a File: D:/LABDIG/PROJETO/Frame_buffer/db/decode_l2a.tdf Line: 23
Info (12128): Elaborating entity "decode_l2a" for hierarchy "IMG_ROM:imagem_rom|altsyncram:altsyncram_component|altsyncram_s924:auto_generated|decode_l2a:rden_decode" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_s924.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nib.tdf
    Info (12023): Found entity 1: mux_nib File: D:/LABDIG/PROJETO/Frame_buffer/db/mux_nib.tdf Line: 23
Info (12128): Elaborating entity "mux_nib" for hierarchy "IMG_ROM:imagem_rom|altsyncram:altsyncram_component|altsyncram_s924:auto_generated|mux_nib:mux2" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_s924.tdf Line: 42
Info (12128): Elaborating entity "HEX2Seg" for hierarchy "HEX2Seg:max_h0" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 464
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[0]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 41
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[1]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 73
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[2]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 105
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[3]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 137
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[4]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 169
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[5]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 201
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[6]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 233
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[7]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 265
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[8]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 297
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[9]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 329
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[10]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 361
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[11]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 393
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[12]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 425
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[13]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 457
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[14]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 489
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[15]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 521
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[0]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 39
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[1]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 72
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[2]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 105
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[3]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 138
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[4]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 171
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[5]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 204
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[6]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 237
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[7]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 270
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[8]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 303
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[9]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 336
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[10]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 369
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[11]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 402
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[12]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 435
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[13]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 468
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[14]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 501
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[15]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 534
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[0]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 39
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[1]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 72
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[2]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 105
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[3]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 138
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[4]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 171
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[5]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 204
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[6]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 237
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[7]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 270
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[8]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 303
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[9]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 336
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[10]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 369
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[11]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 402
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[12]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 435
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[13]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 468
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[14]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 501
        Warning (14320): Synthesized away node "RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|q_b[15]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf Line: 534
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[0]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 41
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[1]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 73
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[2]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 105
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[3]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 137
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[4]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 169
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[5]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 201
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[6]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 233
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[7]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 265
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[8]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 297
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[9]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 329
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[10]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 361
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[11]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 393
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[12]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 425
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[13]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 457
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[14]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 489
        Warning (14320): Synthesized away node "FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|q_b[15]" File: D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf Line: 521
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 458
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 458
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 458
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf
    Info (12023): Found entity 1: lpm_divide_ebm File: D:/LABDIG/PROJETO/Frame_buffer/db/lpm_divide_ebm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: D:/LABDIG/PROJETO/Frame_buffer/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf
    Info (12023): Found entity 1: alt_u_div_ihe File: D:/LABDIG/PROJETO/Frame_buffer/db/alt_u_div_ihe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: D:/LABDIG/PROJETO/Frame_buffer/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: D:/LABDIG/PROJETO/Frame_buffer/db/add_sub_u3c.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex3[0]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 13
    Warning (13410): Pin "hex3[1]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 13
    Warning (13410): Pin "hex3[2]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 13
    Warning (13410): Pin "hex3[3]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 13
    Warning (13410): Pin "hex3[4]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 13
    Warning (13410): Pin "hex3[5]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 13
    Warning (13410): Pin "hex3[6]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 13
    Warning (13410): Pin "hex4[0]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 14
    Warning (13410): Pin "hex4[1]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 14
    Warning (13410): Pin "hex4[2]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 14
    Warning (13410): Pin "hex4[3]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 14
    Warning (13410): Pin "hex4[4]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 14
    Warning (13410): Pin "hex4[5]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 14
    Warning (13410): Pin "hex4[6]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 14
    Warning (13410): Pin "hex5[0]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 15
    Warning (13410): Pin "hex5[1]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 15
    Warning (13410): Pin "hex5[2]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 15
    Warning (13410): Pin "hex5[3]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 15
    Warning (13410): Pin "hex5[4]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 15
    Warning (13410): Pin "hex5[5]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 15
    Warning (13410): Pin "hex5[6]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 15
    Warning (13410): Pin "LED[0]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 16
    Warning (13410): Pin "LED[1]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 16
    Warning (13410): Pin "LED[2]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 16
    Warning (13410): Pin "LED[3]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 16
    Warning (13410): Pin "LED[4]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 16
    Warning (13410): Pin "LED[5]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 16
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 33
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 34
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 34
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 35
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 36
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 37
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 38
    Warning (13410): Pin "DRAM_WE_N" is stuck at VCC File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 39
    Warning (13410): Pin "DRAM_CAS_N" is stuck at VCC File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 40
    Warning (13410): Pin "DRAM_RAS_N" is stuck at VCC File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 41
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 42
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register count_px_v[7] will power up to High File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 256
    Critical Warning (18010): Register count_px_v[4] will power up to High File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 256
    Critical Warning (18010): Register count_px_v[5] will power up to High File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 256
    Critical Warning (18010): Register count_px_v[6] will power up to High File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 256
    Critical Warning (18010): Register count_px_v[0] will power up to High File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 256
    Critical Warning (18010): Register count_px_v[1] will power up to High File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 256
    Critical Warning (18010): Register count_px_v[2] will power up to High File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 256
    Critical Warning (18010): Register count_px_v[3] will power up to High File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 256
Info (17049): 55 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 17
    Warning (15610): No output dependent on input pin "KEY1" File: D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd Line: 19
Info (21057): Implemented 780 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 89 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 481 logic cells
    Info (21064): Implemented 180 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 171 warnings
    Info: Peak virtual memory: 4900 megabytes
    Info: Processing ended: Tue Jun 20 14:49:35 2023
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:32


