$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Thu Oct 10 16:09:43 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module alu_vhd_vec_tst $end
$var wire 1 ! carry $end
$var wire 1 " opcode [2] $end
$var wire 1 # opcode [1] $end
$var wire 1 $ opcode [0] $end
$var wire 1 % result [3] $end
$var wire 1 & result [2] $end
$var wire 1 ' result [1] $end
$var wire 1 ( result [0] $end
$var wire 1 ) x [3] $end
$var wire 1 * x [2] $end
$var wire 1 + x [1] $end
$var wire 1 , x [0] $end
$var wire 1 - y [3] $end
$var wire 1 . y [2] $end
$var wire 1 / y [1] $end
$var wire 1 0 y [0] $end

$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var wire 1 4 devoe $end
$var wire 1 5 devclrn $end
$var wire 1 6 devpor $end
$var wire 1 7 ww_devoe $end
$var wire 1 8 ww_devclrn $end
$var wire 1 9 ww_devpor $end
$var wire 1 : ww_x [3] $end
$var wire 1 ; ww_x [2] $end
$var wire 1 < ww_x [1] $end
$var wire 1 = ww_x [0] $end
$var wire 1 > ww_y [3] $end
$var wire 1 ? ww_y [2] $end
$var wire 1 @ ww_y [1] $end
$var wire 1 A ww_y [0] $end
$var wire 1 B ww_result [3] $end
$var wire 1 C ww_result [2] $end
$var wire 1 D ww_result [1] $end
$var wire 1 E ww_result [0] $end
$var wire 1 F ww_carry $end
$var wire 1 G ww_opcode [2] $end
$var wire 1 H ww_opcode [1] $end
$var wire 1 I ww_opcode [0] $end
$var wire 1 J \result[0]~output_o\ $end
$var wire 1 K \result[1]~output_o\ $end
$var wire 1 L \result[2]~output_o\ $end
$var wire 1 M \result[3]~output_o\ $end
$var wire 1 N \carry~output_o\ $end
$var wire 1 O \x[0]~input_o\ $end
$var wire 1 P \opcode[2]~input_o\ $end
$var wire 1 Q \opcode[0]~input_o\ $end
$var wire 1 R \opcode[1]~input_o\ $end
$var wire 1 S \result~0_combout\ $end
$var wire 1 T \y[0]~input_o\ $end
$var wire 1 U \result~1_combout\ $end
$var wire 1 V \y[1]~input_o\ $end
$var wire 1 W \x[1]~input_o\ $end
$var wire 1 X \result~2_combout\ $end
$var wire 1 Y \result~13_combout\ $end
$var wire 1 Z \result~14_combout\ $end
$var wire 1 [ \result~3_combout\ $end
$var wire 1 \ \y[2]~input_o\ $end
$var wire 1 ] \x[2]~input_o\ $end
$var wire 1 ^ \U3|U2|borr~0_combout\ $end
$var wire 1 _ \U1|U2|carry~0_combout\ $end
$var wire 1 ` \result~11_combout\ $end
$var wire 1 a \result~12_combout\ $end
$var wire 1 b \result~4_combout\ $end
$var wire 1 c \result~5_combout\ $end
$var wire 1 d \x[3]~input_o\ $end
$var wire 1 e \y[3]~input_o\ $end
$var wire 1 f \result~6_combout\ $end
$var wire 1 g \U3|U3|borr~0_combout\ $end
$var wire 1 h \result~7_combout\ $end
$var wire 1 i \result~9_combout\ $end
$var wire 1 j \result~10_combout\ $end
$var wire 1 k \result~8_combout\ $end
$var wire 1 l \carry~0_combout\ $end
$var wire 1 m \carry~1_combout\ $end
$var wire 1 n \carry~2_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
01
12
x3
14
15
16
17
18
19
0F
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0"
0#
0$
0)
0*
0+
0,
0-
0.
0/
00
0%
0&
0'
0(
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0G
0H
0I
$end
#20000
1,
1.
1/
1=
1@
1?
1\
1V
1O
1U
1Z
1^
1a
1g
1c
1[
1J
1E
1K
1L
1(
1D
1C
1'
1&
#80000
0,
0.
0/
0=
0@
0?
0\
0V
0O
0U
0Z
0^
0a
0c
0g
0[
0J
0E
0K
0L
0(
0D
0C
0'
0&
#240000
1.
1/
1)
1*
10
1A
1@
1?
1;
1:
1d
1]
1\
1V
1T
1U
1Z
1^
1b
1h
1j
1k
1i
1m
1g
1[
1n
0j
1J
0k
1E
1K
1M
1(
1D
1B
1N
1'
1%
1F
0M
1!
0B
0%
#280000
0.
0/
0)
0*
00
0A
0@
0?
0;
0:
0d
0]
0\
0V
0T
0U
0Z
0^
0b
0h
1j
0m
0n
1k
0i
0g
0[
0j
0J
0k
0E
0K
1M
0N
0(
0D
1B
0F
0'
1%
0!
0M
0B
0%
#1000000
