vhdl proc_common_v1_00_b "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd"
vhdl proc_common_v1_00_b "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/family.vhd"
vhdl proc_common_v1_00_b "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd"
vhdl proc_common_v1_00_b "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd"
vhdl proc_common_v1_00_b "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd"
vhdl proc_common_v1_00_b "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/valid_be.vhd"
vhdl proc_common_v1_00_b "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd"
vhdl proc_common_v1_00_b "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd"
vhdl proc_common_v1_00_b "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/down_counter.vhd"
vhdl proc_common_v1_00_b "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd"
vhdl proc_common_v1_00_b "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd"
vhdl proc_common_v1_00_b "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd"
vhdl ipif_common_v1_00_e "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ipif_pkg.vhd"
vhdl ipif_common_v1_00_e "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ipif_steer.vhd"
vhdl ipif_common_v1_00_e "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/interrupt_control.vhd"
vhdl ipif_common_v1_00_e "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_pkg.vhd"
vhdl ipif_common_v1_00_e "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_cmp.vhd"
vhdl ipif_common_v1_00_e "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ctrl_reg.vhd"
vhdl ipif_common_v1_00_e "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/burst_size_calc.vhd"
vhdl ipif_common_v1_00_e "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg.vhd"
vhdl ipif_common_v1_00_e "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_sim.vhd"
vhdl dre_v1_00_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/dre_v1_00_a/hdl/vhdl/dre_support.vhd"
vhdl dre_v1_00_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/dre_v1_00_a/hdl/vhdl/dre_64_top.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_bit.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_top.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter_top.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder_bit.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dpram_select.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/srl16_fifo.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dly1_mux.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_dp_cntl.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_rd.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_top.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_wr_dre.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_dp_cntl.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_top.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/addr_reg_cntr_brst.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/address_decoder.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/determinate_timer.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_sesr_sear.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_reset.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_dma_sg.vhd"
vhdl plb_ipif_v2_01_a "/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_ipif.vhd"
vhdl idma_v1_00_a "../../hdl/vhdl/user_logic.vhd"
vhdl idma_v1_00_a "../../hdl/vhdl/idma.vhd"
