// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "05/27/2025 08:23:11"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module FpgaController (
	FPGA_clk,
	FPGA_reset,
	arduino_sclk,
	arduino_mosi,
	arduino_ss_n,
	btn0,
	btn1,
	btn2,
	btn3,
	Mult,
	Sub,
	\And ,
	\Xor ,
	fpga_physical_miso,
	led_outputs,
	seven_segment_pins,
	seven_segment_pins2,
	motor_pwm);
input 	FPGA_clk;
input 	FPGA_reset;
input 	arduino_sclk;
input 	arduino_mosi;
input 	arduino_ss_n;
input 	btn0;
input 	btn1;
input 	btn2;
input 	btn3;
input 	Mult;
input 	Sub;
input 	\And ;
input 	\Xor ;
output 	fpga_physical_miso;
output 	[3:0] led_outputs;
output 	[6:0] seven_segment_pins;
output 	[6:0] seven_segment_pins2;
output 	motor_pwm;

// Design Ports Information
// btn0	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Mult	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fpga_physical_miso	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_outputs[0]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_outputs[1]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_outputs[2]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_outputs[3]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seven_segment_pins[0]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seven_segment_pins[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seven_segment_pins[2]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seven_segment_pins[3]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seven_segment_pins[4]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seven_segment_pins[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seven_segment_pins[6]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seven_segment_pins2[0]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seven_segment_pins2[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seven_segment_pins2[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seven_segment_pins2[3]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seven_segment_pins2[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seven_segment_pins2[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seven_segment_pins2[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// motor_pwm	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_reset	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// arduino_ss_n	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// arduino_sclk	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// arduino_mosi	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn1	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn3	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn2	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// And	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xor	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sub	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \btn0~input_o ;
wire \Mult~input_o ;
wire \FPGA_clk~input_o ;
wire \FPGA_clk~inputCLKENA0_outclk ;
wire \FPGA_reset~input_o ;
wire \arduino_ss_n~input_o ;
wire \spi_inst|ss_n_sync1~q ;
wire \spi_inst|ss_n_sync2~DUPLICATE_q ;
wire \spi_inst|ss_n_falling_edge_event~0_combout ;
wire \arduino_sclk~input_o ;
wire \spi_inst|sclk_sync1~q ;
wire \spi_inst|sclk_sync2~q ;
wire \spi_inst|d_shift_reg_miso[4]~1_combout ;
wire \spi_inst|d_shift_reg_miso[5]~3_combout ;
wire \spi_inst|d_shift_reg_miso[6]~2_combout ;
wire \spi_inst|d_shift_reg_miso[7]~0_combout ;
wire \spi_inst|shift_enable~0_combout ;
wire \arduino_mosi~input_o ;
wire \spi_inst|mosi_sync1~q ;
wire \spi_inst|mosi_sync2~feeder_combout ;
wire \spi_inst|mosi_sync2~q ;
wire \spi_inst|d_shift_reg_mosi[0]~3_combout ;
wire \spi_inst|d_shift_reg_mosi[1]~0_combout ;
wire \spi_inst|d_shift_reg_mosi[2]~1_combout ;
wire \spi_inst|d_shift_reg_mosi[3]~2_combout ;
wire \spi_inst|ss_n_sync2~q ;
wire \spi_inst|d_bit_count[1]~1_combout ;
wire \spi_inst|d_bit_count[0]~2_combout ;
wire \spi_inst|d_bit_count[1]~0_combout ;
wire \spi_inst|d_has_loaded_mosi_data_this_frame~0_combout ;
wire \spi_inst|has_loaded_mosi_data_this_frame_reg~q ;
wire \spi_inst|d_data_buffer[0]~0_combout ;
wire \hex7seg_inst|seg[0]~0_combout ;
wire \hex7seg_inst|seg[1]~1_combout ;
wire \hex7seg_inst|seg[2]~2_combout ;
wire \hex7seg_inst|seg[3]~3_combout ;
wire \hex7seg_inst|seg[4]~4_combout ;
wire \hex7seg_inst|seg[5]~5_combout ;
wire \hex7seg_inst|seg[6]~6_combout ;
wire \db_btn1|Add0~17_sumout ;
wire \btn1~input_o ;
wire \db_btn1|sync_0~q ;
wire \db_btn1|sync_1~q ;
wire \db_btn1|cnt_enable~combout ;
wire \db_btn1|Add0~18 ;
wire \db_btn1|Add0~13_sumout ;
wire \db_btn1|Add0~14 ;
wire \db_btn1|Add0~9_sumout ;
wire \db_btn1|cnt[2]~DUPLICATE_q ;
wire \db_btn1|Add0~10 ;
wire \db_btn1|Add0~5_sumout ;
wire \db_btn1|cnt[1]~DUPLICATE_q ;
wire \db_btn1|Equal0~0_combout ;
wire \db_btn1|Add0~6 ;
wire \db_btn1|Add0~41_sumout ;
wire \db_btn1|Add0~42 ;
wire \db_btn1|Add0~37_sumout ;
wire \db_btn1|Add0~38 ;
wire \db_btn1|Add0~33_sumout ;
wire \db_btn1|Add0~34 ;
wire \db_btn1|Add0~25_sumout ;
wire \db_btn1|Add0~26 ;
wire \db_btn1|Add0~21_sumout ;
wire \db_btn1|cnt[4]~DUPLICATE_q ;
wire \db_btn1|Add0~22 ;
wire \db_btn1|Add0~1_sumout ;
wire \db_btn1|cnt[9]~DUPLICATE_q ;
wire \db_btn1|Add0~2 ;
wire \db_btn1|Add0~61_sumout ;
wire \db_btn1|cnt[10]~DUPLICATE_q ;
wire \db_btn1|Add0~62 ;
wire \db_btn1|Add0~57_sumout ;
wire \db_btn1|Add0~58 ;
wire \db_btn1|Add0~53_sumout ;
wire \db_btn1|Add0~54 ;
wire \db_btn1|Add0~29_sumout ;
wire \db_btn1|Equal0~1_combout ;
wire \db_btn1|Add0~30 ;
wire \db_btn1|Add0~49_sumout ;
wire \db_btn1|cnt[14]~DUPLICATE_q ;
wire \db_btn1|Add0~50 ;
wire \db_btn1|Add0~45_sumout ;
wire \db_btn1|Equal0~2_combout ;
wire \db_btn1|filtered~0_combout ;
wire \db_btn1|filtered~q ;
wire \btn2~input_o ;
wire \db_btn2|sync_0~feeder_combout ;
wire \db_btn2|sync_0~q ;
wire \db_btn2|sync_1~q ;
wire \db_btn2|Add0~17_sumout ;
wire \db_btn2|cnt_enable~combout ;
wire \db_btn2|Add0~18 ;
wire \db_btn2|Add0~13_sumout ;
wire \db_btn2|Add0~14 ;
wire \db_btn2|Add0~9_sumout ;
wire \db_btn2|Add0~10 ;
wire \db_btn2|Add0~5_sumout ;
wire \db_btn2|Add0~6 ;
wire \db_btn2|Add0~1_sumout ;
wire \db_btn2|Add0~2 ;
wire \db_btn2|Add0~61_sumout ;
wire \db_btn2|Add0~62 ;
wire \db_btn2|Add0~57_sumout ;
wire \db_btn2|Add0~58 ;
wire \db_btn2|Add0~53_sumout ;
wire \db_btn2|Add0~54 ;
wire \db_btn2|Add0~49_sumout ;
wire \db_btn2|cnt[8]~DUPLICATE_q ;
wire \db_btn2|Add0~50 ;
wire \db_btn2|Add0~45_sumout ;
wire \db_btn2|Equal0~2_combout ;
wire \db_btn2|Add0~46 ;
wire \db_btn2|Add0~41_sumout ;
wire \db_btn2|Add0~42 ;
wire \db_btn2|Add0~37_sumout ;
wire \db_btn2|Add0~38 ;
wire \db_btn2|Add0~33_sumout ;
wire \db_btn2|Add0~34 ;
wire \db_btn2|Add0~29_sumout ;
wire \db_btn2|Add0~30 ;
wire \db_btn2|Add0~25_sumout ;
wire \db_btn2|Add0~26 ;
wire \db_btn2|Add0~21_sumout ;
wire \db_btn2|Equal0~1_combout ;
wire \db_btn2|cnt[4]~DUPLICATE_q ;
wire \db_btn2|filtered~q ;
wire \db_btn2|cnt[1]~DUPLICATE_q ;
wire \db_btn2|cnt[0]~DUPLICATE_q ;
wire \db_btn2|cnt[2]~DUPLICATE_q ;
wire \db_btn2|cnt[3]~DUPLICATE_q ;
wire \db_btn2|Equal0~0_combout ;
wire \db_btn2|filtered~0_combout ;
wire \db_btn2|filtered~DUPLICATE_q ;
wire \db_btn3|Add0~17_sumout ;
wire \btn3~input_o ;
wire \db_btn3|sync_0~q ;
wire \db_btn3|sync_1~q ;
wire \db_btn3|cnt_enable~combout ;
wire \db_btn3|Add0~18 ;
wire \db_btn3|Add0~13_sumout ;
wire \db_btn3|Add0~14 ;
wire \db_btn3|Add0~9_sumout ;
wire \db_btn3|Add0~10 ;
wire \db_btn3|Add0~5_sumout ;
wire \db_btn3|Add0~6 ;
wire \db_btn3|Add0~1_sumout ;
wire \db_btn3|Add0~2 ;
wire \db_btn3|Add0~61_sumout ;
wire \db_btn3|Add0~62 ;
wire \db_btn3|Add0~57_sumout ;
wire \db_btn3|Add0~58 ;
wire \db_btn3|Add0~53_sumout ;
wire \db_btn3|cnt[7]~DUPLICATE_q ;
wire \db_btn3|Add0~54 ;
wire \db_btn3|Add0~49_sumout ;
wire \db_btn3|cnt[8]~DUPLICATE_q ;
wire \db_btn3|Add0~50 ;
wire \db_btn3|Add0~45_sumout ;
wire \db_btn3|cnt[9]~DUPLICATE_q ;
wire \db_btn3|Add0~46 ;
wire \db_btn3|Add0~41_sumout ;
wire \db_btn3|Add0~42 ;
wire \db_btn3|Add0~37_sumout ;
wire \db_btn3|Add0~38 ;
wire \db_btn3|Add0~33_sumout ;
wire \db_btn3|Add0~34 ;
wire \db_btn3|Add0~29_sumout ;
wire \db_btn3|Add0~30 ;
wire \db_btn3|Add0~25_sumout ;
wire \db_btn3|Add0~26 ;
wire \db_btn3|Add0~21_sumout ;
wire \db_btn3|Equal0~1_combout ;
wire \db_btn3|cnt[4]~DUPLICATE_q ;
wire \db_btn3|cnt[6]~DUPLICATE_q ;
wire \db_btn3|cnt[5]~DUPLICATE_q ;
wire \db_btn3|Equal0~2_combout ;
wire \db_btn3|cnt[0]~DUPLICATE_q ;
wire \db_btn3|cnt[3]~DUPLICATE_q ;
wire \db_btn3|cnt[2]~DUPLICATE_q ;
wire \db_btn3|cnt[1]~DUPLICATE_q ;
wire \db_btn3|Equal0~0_combout ;
wire \db_btn3|filtered~0_combout ;
wire \db_btn3|filtered~q ;
wire \alu_inst|u_sub|fa2|Cout~combout ;
wire \alu_inst|u_mul|fa2b|Cout~0_combout ;
wire \db_Xor|Add0~17_sumout ;
wire \Xor~input_o ;
wire \db_Xor|sync_0~feeder_combout ;
wire \db_Xor|sync_0~q ;
wire \db_Xor|sync_1~q ;
wire \db_Xor|cnt_enable~combout ;
wire \db_Xor|Add0~18 ;
wire \db_Xor|Add0~13_sumout ;
wire \db_Xor|Add0~14 ;
wire \db_Xor|Add0~21_sumout ;
wire \db_Xor|cnt[2]~DUPLICATE_q ;
wire \db_Xor|Add0~22 ;
wire \db_Xor|Add0~25_sumout ;
wire \db_Xor|Add0~26 ;
wire \db_Xor|Add0~29_sumout ;
wire \db_Xor|cnt[4]~DUPLICATE_q ;
wire \db_Xor|Add0~30 ;
wire \db_Xor|Add0~57_sumout ;
wire \db_Xor|Add0~58 ;
wire \db_Xor|Add0~33_sumout ;
wire \db_Xor|Add0~34 ;
wire \db_Xor|Add0~37_sumout ;
wire \db_Xor|Add0~38 ;
wire \db_Xor|Add0~41_sumout ;
wire \db_Xor|Add0~42 ;
wire \db_Xor|Add0~45_sumout ;
wire \db_Xor|cnt[9]~DUPLICATE_q ;
wire \db_Xor|Add0~46 ;
wire \db_Xor|Add0~49_sumout ;
wire \db_Xor|Add0~50 ;
wire \db_Xor|Add0~53_sumout ;
wire \db_Xor|Add0~54 ;
wire \db_Xor|Add0~61_sumout ;
wire \db_Xor|Add0~62 ;
wire \db_Xor|Add0~1_sumout ;
wire \db_Xor|Add0~2 ;
wire \db_Xor|Add0~9_sumout ;
wire \db_Xor|Add0~10 ;
wire \db_Xor|Add0~5_sumout ;
wire \db_Xor|Equal0~0_combout ;
wire \db_Xor|Equal0~2_combout ;
wire \db_Xor|Equal0~1_combout ;
wire \db_Xor|filtered~0_combout ;
wire \db_Xor|filtered~q ;
wire \db_Sub|Add0~57_sumout ;
wire \Sub~input_o ;
wire \db_Sub|sync_0~feeder_combout ;
wire \db_Sub|sync_0~q ;
wire \db_Sub|sync_1~q ;
wire \db_Sub|cnt_enable~combout ;
wire \db_Sub|Add0~58 ;
wire \db_Sub|Add0~53_sumout ;
wire \db_Sub|Add0~54 ;
wire \db_Sub|Add0~49_sumout ;
wire \db_Sub|Add0~50 ;
wire \db_Sub|Add0~45_sumout ;
wire \db_Sub|Add0~46 ;
wire \db_Sub|Add0~41_sumout ;
wire \db_Sub|Add0~42 ;
wire \db_Sub|Add0~37_sumout ;
wire \db_Sub|Add0~38 ;
wire \db_Sub|Add0~33_sumout ;
wire \db_Sub|Add0~34 ;
wire \db_Sub|Add0~29_sumout ;
wire \db_Sub|cnt[4]~DUPLICATE_q ;
wire \db_Sub|Add0~30 ;
wire \db_Sub|Add0~25_sumout ;
wire \db_Sub|Add0~26 ;
wire \db_Sub|Add0~21_sumout ;
wire \db_Sub|Equal0~1_combout ;
wire \db_Sub|Add0~22 ;
wire \db_Sub|Add0~17_sumout ;
wire \db_Sub|Add0~18 ;
wire \db_Sub|Add0~13_sumout ;
wire \db_Sub|Add0~14 ;
wire \db_Sub|Add0~9_sumout ;
wire \db_Sub|cnt[12]~DUPLICATE_q ;
wire \db_Sub|Add0~10 ;
wire \db_Sub|Add0~5_sumout ;
wire \db_Sub|Add0~6 ;
wire \db_Sub|Add0~1_sumout ;
wire \db_Sub|Add0~2 ;
wire \db_Sub|Add0~61_sumout ;
wire \db_Sub|cnt[0]~DUPLICATE_q ;
wire \db_Sub|cnt[1]~DUPLICATE_q ;
wire \db_Sub|Equal0~2_combout ;
wire \db_Sub|filtered~q ;
wire \db_Sub|Equal0~0_combout ;
wire \db_Sub|filtered~0_combout ;
wire \db_Sub|filtered~DUPLICATE_q ;
wire \alu_controller|Y0~combout ;
wire \alu_inst|u_mul|fa3c|S~0_combout ;
wire \And~input_o ;
wire \db_And|sync_0~feeder_combout ;
wire \db_And|sync_0~q ;
wire \db_And|sync_1~q ;
wire \db_And|Add0~61_sumout ;
wire \db_And|filtered~q ;
wire \db_And|cnt_enable~combout ;
wire \db_And|cnt[0]~DUPLICATE_q ;
wire \db_And|Add0~62 ;
wire \db_And|Add0~1_sumout ;
wire \db_And|cnt[1]~DUPLICATE_q ;
wire \db_And|Add0~2 ;
wire \db_And|Add0~25_sumout ;
wire \db_And|Add0~26 ;
wire \db_And|Add0~29_sumout ;
wire \db_And|Add0~30 ;
wire \db_And|Add0~33_sumout ;
wire \db_And|cnt[4]~DUPLICATE_q ;
wire \db_And|Add0~34 ;
wire \db_And|Add0~37_sumout ;
wire \db_And|Add0~38 ;
wire \db_And|Add0~53_sumout ;
wire \db_And|cnt[9]~DUPLICATE_q ;
wire \db_And|Add0~54 ;
wire \db_And|Add0~41_sumout ;
wire \db_And|Add0~42 ;
wire \db_And|Add0~45_sumout ;
wire \db_And|Add0~46 ;
wire \db_And|Add0~49_sumout ;
wire \db_And|Add0~50 ;
wire \db_And|Add0~57_sumout ;
wire \db_And|Equal0~2_combout ;
wire \db_And|Add0~58 ;
wire \db_And|Add0~21_sumout ;
wire \db_And|Equal0~1_combout ;
wire \db_And|cnt[12]~DUPLICATE_q ;
wire \db_And|Add0~22 ;
wire \db_And|Add0~17_sumout ;
wire \db_And|cnt[13]~DUPLICATE_q ;
wire \db_And|Add0~18 ;
wire \db_And|Add0~13_sumout ;
wire \db_And|Add0~14 ;
wire \db_And|Add0~9_sumout ;
wire \db_And|cnt[14]~DUPLICATE_q ;
wire \db_And|cnt[15]~DUPLICATE_q ;
wire \db_And|Add0~10 ;
wire \db_And|Add0~5_sumout ;
wire \db_And|Equal0~0_combout ;
wire \db_And|filtered~0_combout ;
wire \db_And|filtered~DUPLICATE_q ;
wire \alu_controller|Y1~combout ;
wire \alu_inst|muxR|m3|m2|g3~0_combout ;
wire \alu_inst|u_sub|fa1|Cout~0_combout ;
wire \alu_inst|u_mul|fa2b|S~combout ;
wire \alu_inst|muxR|m2|m2|g3~0_combout ;
wire \db_Xor|filtered~DUPLICATE_q ;
wire \alu_inst|muxR|m0|m2|g3~0_combout ;
wire \decoder_inst|Y0~combout ;
wire \decoder_inst|Y1~combout ;
wire \alu_inst|muxR|m1|m2|g3~0_combout ;
wire \hex7seg_reg_inst|seg[0]~0_combout ;
wire \hex7seg_reg_inst|seg[1]~1_combout ;
wire \hex7seg_reg_inst|seg[2]~2_combout ;
wire \hex7seg_reg_inst|seg[3]~3_combout ;
wire \hex7seg_reg_inst|seg[4]~4_combout ;
wire \hex7seg_reg_inst|seg[5]~5_combout ;
wire \hex7seg_reg_inst|seg[6]~6_combout ;
wire \pwm_inst|count[0]~_wirecell_combout ;
wire \~GND~combout ;
wire \pwm_inst|Add0~25_sumout ;
wire \pwm_inst|Add0~26 ;
wire \pwm_inst|Add0~21_sumout ;
wire \pwm_inst|LessThan0~1_combout ;
wire \pwm_inst|Add0~22 ;
wire \pwm_inst|Add0~17_sumout ;
wire \pwm_inst|LessThan0~2_combout ;
wire \pwm_inst|Add0~18 ;
wire \pwm_inst|Add0~1_sumout ;
wire \pwm_inst|Add0~2 ;
wire \pwm_inst|Add0~13_sumout ;
wire \pwm_inst|Add0~14 ;
wire \pwm_inst|Add0~9_sumout ;
wire \pwm_inst|Add0~10 ;
wire \pwm_inst|Add0~5_sumout ;
wire \pwm_inst|LessThan0~3_combout ;
wire \pwm_inst|LessThan0~0_combout ;
wire \pwm_inst|LessThan0~4_combout ;
wire [7:0] \spi_inst|shift_reg_miso ;
wire [15:0] \db_Sub|cnt ;
wire [3:0] \reg_inst|q ;
wire [15:0] \db_btn1|cnt ;
wire [7:0] \pwm_inst|count ;
wire [15:0] \db_btn3|cnt ;
wire [15:0] \db_btn2|cnt ;
wire [15:0] \db_And|cnt ;
wire [15:0] \db_Xor|cnt ;
wire [3:0] \spi_inst|data_buffer_reg ;
wire [3:0] \spi_inst|shift_reg_mosi ;
wire [1:0] \spi_inst|bit_count_reg ;


// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \fpga_physical_miso~output (
	.i(\spi_inst|shift_reg_miso [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fpga_physical_miso),
	.obar());
// synopsys translate_off
defparam \fpga_physical_miso~output .bus_hold = "false";
defparam \fpga_physical_miso~output .open_drain_output = "false";
defparam \fpga_physical_miso~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \led_outputs[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_outputs[0]),
	.obar());
// synopsys translate_off
defparam \led_outputs[0]~output .bus_hold = "false";
defparam \led_outputs[0]~output .open_drain_output = "false";
defparam \led_outputs[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \led_outputs[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_outputs[1]),
	.obar());
// synopsys translate_off
defparam \led_outputs[1]~output .bus_hold = "false";
defparam \led_outputs[1]~output .open_drain_output = "false";
defparam \led_outputs[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \led_outputs[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_outputs[2]),
	.obar());
// synopsys translate_off
defparam \led_outputs[2]~output .bus_hold = "false";
defparam \led_outputs[2]~output .open_drain_output = "false";
defparam \led_outputs[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \led_outputs[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_outputs[3]),
	.obar());
// synopsys translate_off
defparam \led_outputs[3]~output .bus_hold = "false";
defparam \led_outputs[3]~output .open_drain_output = "false";
defparam \led_outputs[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \seven_segment_pins[0]~output (
	.i(!\hex7seg_inst|seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seven_segment_pins[0]),
	.obar());
// synopsys translate_off
defparam \seven_segment_pins[0]~output .bus_hold = "false";
defparam \seven_segment_pins[0]~output .open_drain_output = "false";
defparam \seven_segment_pins[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \seven_segment_pins[1]~output (
	.i(!\hex7seg_inst|seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seven_segment_pins[1]),
	.obar());
// synopsys translate_off
defparam \seven_segment_pins[1]~output .bus_hold = "false";
defparam \seven_segment_pins[1]~output .open_drain_output = "false";
defparam \seven_segment_pins[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \seven_segment_pins[2]~output (
	.i(!\hex7seg_inst|seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seven_segment_pins[2]),
	.obar());
// synopsys translate_off
defparam \seven_segment_pins[2]~output .bus_hold = "false";
defparam \seven_segment_pins[2]~output .open_drain_output = "false";
defparam \seven_segment_pins[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \seven_segment_pins[3]~output (
	.i(!\hex7seg_inst|seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seven_segment_pins[3]),
	.obar());
// synopsys translate_off
defparam \seven_segment_pins[3]~output .bus_hold = "false";
defparam \seven_segment_pins[3]~output .open_drain_output = "false";
defparam \seven_segment_pins[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \seven_segment_pins[4]~output (
	.i(!\hex7seg_inst|seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seven_segment_pins[4]),
	.obar());
// synopsys translate_off
defparam \seven_segment_pins[4]~output .bus_hold = "false";
defparam \seven_segment_pins[4]~output .open_drain_output = "false";
defparam \seven_segment_pins[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \seven_segment_pins[5]~output (
	.i(!\hex7seg_inst|seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seven_segment_pins[5]),
	.obar());
// synopsys translate_off
defparam \seven_segment_pins[5]~output .bus_hold = "false";
defparam \seven_segment_pins[5]~output .open_drain_output = "false";
defparam \seven_segment_pins[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \seven_segment_pins[6]~output (
	.i(!\hex7seg_inst|seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seven_segment_pins[6]),
	.obar());
// synopsys translate_off
defparam \seven_segment_pins[6]~output .bus_hold = "false";
defparam \seven_segment_pins[6]~output .open_drain_output = "false";
defparam \seven_segment_pins[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \seven_segment_pins2[0]~output (
	.i(!\hex7seg_reg_inst|seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seven_segment_pins2[0]),
	.obar());
// synopsys translate_off
defparam \seven_segment_pins2[0]~output .bus_hold = "false";
defparam \seven_segment_pins2[0]~output .open_drain_output = "false";
defparam \seven_segment_pins2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \seven_segment_pins2[1]~output (
	.i(!\hex7seg_reg_inst|seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seven_segment_pins2[1]),
	.obar());
// synopsys translate_off
defparam \seven_segment_pins2[1]~output .bus_hold = "false";
defparam \seven_segment_pins2[1]~output .open_drain_output = "false";
defparam \seven_segment_pins2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \seven_segment_pins2[2]~output (
	.i(!\hex7seg_reg_inst|seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seven_segment_pins2[2]),
	.obar());
// synopsys translate_off
defparam \seven_segment_pins2[2]~output .bus_hold = "false";
defparam \seven_segment_pins2[2]~output .open_drain_output = "false";
defparam \seven_segment_pins2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \seven_segment_pins2[3]~output (
	.i(!\hex7seg_reg_inst|seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seven_segment_pins2[3]),
	.obar());
// synopsys translate_off
defparam \seven_segment_pins2[3]~output .bus_hold = "false";
defparam \seven_segment_pins2[3]~output .open_drain_output = "false";
defparam \seven_segment_pins2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \seven_segment_pins2[4]~output (
	.i(!\hex7seg_reg_inst|seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seven_segment_pins2[4]),
	.obar());
// synopsys translate_off
defparam \seven_segment_pins2[4]~output .bus_hold = "false";
defparam \seven_segment_pins2[4]~output .open_drain_output = "false";
defparam \seven_segment_pins2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \seven_segment_pins2[5]~output (
	.i(!\hex7seg_reg_inst|seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seven_segment_pins2[5]),
	.obar());
// synopsys translate_off
defparam \seven_segment_pins2[5]~output .bus_hold = "false";
defparam \seven_segment_pins2[5]~output .open_drain_output = "false";
defparam \seven_segment_pins2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \seven_segment_pins2[6]~output (
	.i(!\hex7seg_reg_inst|seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seven_segment_pins2[6]),
	.obar());
// synopsys translate_off
defparam \seven_segment_pins2[6]~output .bus_hold = "false";
defparam \seven_segment_pins2[6]~output .open_drain_output = "false";
defparam \seven_segment_pins2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \motor_pwm~output (
	.i(\pwm_inst|LessThan0~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(motor_pwm),
	.obar());
// synopsys translate_off
defparam \motor_pwm~output .bus_hold = "false";
defparam \motor_pwm~output .open_drain_output = "false";
defparam \motor_pwm~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \FPGA_clk~input (
	.i(FPGA_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_clk~input_o ));
// synopsys translate_off
defparam \FPGA_clk~input .bus_hold = "false";
defparam \FPGA_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \FPGA_clk~inputCLKENA0 (
	.inclk(\FPGA_clk~input_o ),
	.ena(vcc),
	.outclk(\FPGA_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \FPGA_clk~inputCLKENA0 .clock_type = "global clock";
defparam \FPGA_clk~inputCLKENA0 .disable_mode = "low";
defparam \FPGA_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \FPGA_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \FPGA_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \FPGA_reset~input (
	.i(FPGA_reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_reset~input_o ));
// synopsys translate_off
defparam \FPGA_reset~input .bus_hold = "false";
defparam \FPGA_reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \arduino_ss_n~input (
	.i(arduino_ss_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_ss_n~input_o ));
// synopsys translate_off
defparam \arduino_ss_n~input .bus_hold = "false";
defparam \arduino_ss_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y3_N44
dffeas \spi_inst|ss_n_sync1 (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\arduino_ss_n~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|ss_n_sync1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|ss_n_sync1 .is_wysiwyg = "true";
defparam \spi_inst|ss_n_sync1 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N58
dffeas \spi_inst|ss_n_sync2~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi_inst|ss_n_sync1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|ss_n_sync2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|ss_n_sync2~DUPLICATE .is_wysiwyg = "true";
defparam \spi_inst|ss_n_sync2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N51
cyclonev_lcell_comb \spi_inst|ss_n_falling_edge_event~0 (
// Equation(s):
// \spi_inst|ss_n_falling_edge_event~0_combout  = ( !\spi_inst|ss_n_sync1~q  & ( (!\FPGA_reset~input_o  & \spi_inst|ss_n_sync2~DUPLICATE_q ) ) )

	.dataa(!\FPGA_reset~input_o ),
	.datab(gnd),
	.datac(!\spi_inst|ss_n_sync2~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi_inst|ss_n_sync1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi_inst|ss_n_falling_edge_event~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi_inst|ss_n_falling_edge_event~0 .extended_lut = "off";
defparam \spi_inst|ss_n_falling_edge_event~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \spi_inst|ss_n_falling_edge_event~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \arduino_sclk~input (
	.i(arduino_sclk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_sclk~input_o ));
// synopsys translate_off
defparam \arduino_sclk~input .bus_hold = "false";
defparam \arduino_sclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y3_N35
dffeas \spi_inst|sclk_sync1 (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\arduino_sclk~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|sclk_sync1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|sclk_sync1 .is_wysiwyg = "true";
defparam \spi_inst|sclk_sync1 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N17
dffeas \spi_inst|sclk_sync2 (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi_inst|sclk_sync1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|sclk_sync2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|sclk_sync2 .is_wysiwyg = "true";
defparam \spi_inst|sclk_sync2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N30
cyclonev_lcell_comb \spi_inst|d_shift_reg_miso[4]~1 (
// Equation(s):
// \spi_inst|d_shift_reg_miso[4]~1_combout  = ( \spi_inst|sclk_sync2~q  & ( ((!\spi_inst|ss_n_sync1~q  & \spi_inst|ss_n_sync2~DUPLICATE_q )) # (\FPGA_reset~input_o ) ) ) # ( !\spi_inst|sclk_sync2~q  & ( ((!\spi_inst|ss_n_sync1~q  & 
// ((\spi_inst|ss_n_sync2~DUPLICATE_q ) # (\spi_inst|sclk_sync1~q )))) # (\FPGA_reset~input_o ) ) )

	.dataa(!\FPGA_reset~input_o ),
	.datab(!\spi_inst|ss_n_sync1~q ),
	.datac(!\spi_inst|sclk_sync1~q ),
	.datad(!\spi_inst|ss_n_sync2~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\spi_inst|sclk_sync2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi_inst|d_shift_reg_miso[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi_inst|d_shift_reg_miso[4]~1 .extended_lut = "off";
defparam \spi_inst|d_shift_reg_miso[4]~1 .lut_mask = 64'h5DDD5DDD55DD55DD;
defparam \spi_inst|d_shift_reg_miso[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N53
dffeas \spi_inst|shift_reg_miso[4] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\spi_inst|ss_n_falling_edge_event~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FPGA_reset~input_o ),
	.ena(\spi_inst|d_shift_reg_miso[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|shift_reg_miso [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|shift_reg_miso[4] .is_wysiwyg = "true";
defparam \spi_inst|shift_reg_miso[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N0
cyclonev_lcell_comb \spi_inst|d_shift_reg_miso[5]~3 (
// Equation(s):
// \spi_inst|d_shift_reg_miso[5]~3_combout  = ( \spi_inst|ss_n_sync2~DUPLICATE_q  & ( (!\FPGA_reset~input_o  & (\spi_inst|ss_n_sync1~q  & \spi_inst|shift_reg_miso [4])) ) ) # ( !\spi_inst|ss_n_sync2~DUPLICATE_q  & ( (!\FPGA_reset~input_o  & 
// \spi_inst|shift_reg_miso [4]) ) )

	.dataa(!\FPGA_reset~input_o ),
	.datab(!\spi_inst|ss_n_sync1~q ),
	.datac(!\spi_inst|shift_reg_miso [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi_inst|ss_n_sync2~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi_inst|d_shift_reg_miso[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi_inst|d_shift_reg_miso[5]~3 .extended_lut = "off";
defparam \spi_inst|d_shift_reg_miso[5]~3 .lut_mask = 64'h0A0A0A0A02020202;
defparam \spi_inst|d_shift_reg_miso[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N1
dffeas \spi_inst|shift_reg_miso[5] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\spi_inst|d_shift_reg_miso[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_inst|d_shift_reg_miso[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|shift_reg_miso [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|shift_reg_miso[5] .is_wysiwyg = "true";
defparam \spi_inst|shift_reg_miso[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N3
cyclonev_lcell_comb \spi_inst|d_shift_reg_miso[6]~2 (
// Equation(s):
// \spi_inst|d_shift_reg_miso[6]~2_combout  = ( \spi_inst|ss_n_sync1~q  & ( (!\FPGA_reset~input_o  & \spi_inst|shift_reg_miso [5]) ) ) # ( !\spi_inst|ss_n_sync1~q  & ( (!\FPGA_reset~input_o  & (\spi_inst|shift_reg_miso [5] & !\spi_inst|ss_n_sync2~DUPLICATE_q 
// )) ) )

	.dataa(!\FPGA_reset~input_o ),
	.datab(gnd),
	.datac(!\spi_inst|shift_reg_miso [5]),
	.datad(!\spi_inst|ss_n_sync2~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\spi_inst|ss_n_sync1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi_inst|d_shift_reg_miso[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi_inst|d_shift_reg_miso[6]~2 .extended_lut = "off";
defparam \spi_inst|d_shift_reg_miso[6]~2 .lut_mask = 64'h0A000A000A0A0A0A;
defparam \spi_inst|d_shift_reg_miso[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N5
dffeas \spi_inst|shift_reg_miso[6] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\spi_inst|d_shift_reg_miso[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_inst|d_shift_reg_miso[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|shift_reg_miso [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|shift_reg_miso[6] .is_wysiwyg = "true";
defparam \spi_inst|shift_reg_miso[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N48
cyclonev_lcell_comb \spi_inst|d_shift_reg_miso[7]~0 (
// Equation(s):
// \spi_inst|d_shift_reg_miso[7]~0_combout  = ( \spi_inst|shift_reg_miso [6] & ( (!\FPGA_reset~input_o  & ((!\spi_inst|ss_n_sync2~DUPLICATE_q ) # (\spi_inst|ss_n_sync1~q ))) ) )

	.dataa(!\FPGA_reset~input_o ),
	.datab(!\spi_inst|ss_n_sync1~q ),
	.datac(gnd),
	.datad(!\spi_inst|ss_n_sync2~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\spi_inst|shift_reg_miso [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi_inst|d_shift_reg_miso[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi_inst|d_shift_reg_miso[7]~0 .extended_lut = "off";
defparam \spi_inst|d_shift_reg_miso[7]~0 .lut_mask = 64'h00000000AA22AA22;
defparam \spi_inst|d_shift_reg_miso[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N49
dffeas \spi_inst|shift_reg_miso[7] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\spi_inst|d_shift_reg_miso[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_inst|d_shift_reg_miso[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|shift_reg_miso [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|shift_reg_miso[7] .is_wysiwyg = "true";
defparam \spi_inst|shift_reg_miso[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N9
cyclonev_lcell_comb \spi_inst|shift_enable~0 (
// Equation(s):
// \spi_inst|shift_enable~0_combout  = ( !\spi_inst|sclk_sync2~q  & ( \spi_inst|sclk_sync1~q  ) )

	.dataa(!\spi_inst|sclk_sync1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi_inst|sclk_sync2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi_inst|shift_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi_inst|shift_enable~0 .extended_lut = "off";
defparam \spi_inst|shift_enable~0 .lut_mask = 64'h5555555500000000;
defparam \spi_inst|shift_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N38
dffeas \spi_inst|shift_reg_mosi[3] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\spi_inst|d_shift_reg_mosi[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|shift_reg_mosi [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|shift_reg_mosi[3] .is_wysiwyg = "true";
defparam \spi_inst|shift_reg_mosi[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \arduino_mosi~input (
	.i(arduino_mosi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_mosi~input_o ));
// synopsys translate_off
defparam \arduino_mosi~input .bus_hold = "false";
defparam \arduino_mosi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y3_N37
dffeas \spi_inst|mosi_sync1 (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\arduino_mosi~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|mosi_sync1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|mosi_sync1 .is_wysiwyg = "true";
defparam \spi_inst|mosi_sync1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N45
cyclonev_lcell_comb \spi_inst|mosi_sync2~feeder (
// Equation(s):
// \spi_inst|mosi_sync2~feeder_combout  = ( \spi_inst|mosi_sync1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi_inst|mosi_sync1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi_inst|mosi_sync2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi_inst|mosi_sync2~feeder .extended_lut = "off";
defparam \spi_inst|mosi_sync2~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi_inst|mosi_sync2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N46
dffeas \spi_inst|mosi_sync2 (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\spi_inst|mosi_sync2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|mosi_sync2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|mosi_sync2 .is_wysiwyg = "true";
defparam \spi_inst|mosi_sync2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N39
cyclonev_lcell_comb \spi_inst|d_shift_reg_mosi[0]~3 (
// Equation(s):
// \spi_inst|d_shift_reg_mosi[0]~3_combout  = ( \spi_inst|shift_reg_mosi [0] & ( \spi_inst|mosi_sync2~q  & ( (!\FPGA_reset~input_o  & ((!\spi_inst|ss_n_sync2~DUPLICATE_q ) # (\spi_inst|ss_n_sync1~q ))) ) ) ) # ( !\spi_inst|shift_reg_mosi [0] & ( 
// \spi_inst|mosi_sync2~q  & ( (!\spi_inst|ss_n_sync1~q  & (\spi_inst|shift_enable~0_combout  & (!\spi_inst|ss_n_sync2~DUPLICATE_q  & !\FPGA_reset~input_o ))) ) ) ) # ( \spi_inst|shift_reg_mosi [0] & ( !\spi_inst|mosi_sync2~q  & ( (!\FPGA_reset~input_o  & 
// (((!\spi_inst|shift_enable~0_combout  & !\spi_inst|ss_n_sync2~DUPLICATE_q )) # (\spi_inst|ss_n_sync1~q ))) ) ) )

	.dataa(!\spi_inst|ss_n_sync1~q ),
	.datab(!\spi_inst|shift_enable~0_combout ),
	.datac(!\spi_inst|ss_n_sync2~DUPLICATE_q ),
	.datad(!\FPGA_reset~input_o ),
	.datae(!\spi_inst|shift_reg_mosi [0]),
	.dataf(!\spi_inst|mosi_sync2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi_inst|d_shift_reg_mosi[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi_inst|d_shift_reg_mosi[0]~3 .extended_lut = "off";
defparam \spi_inst|d_shift_reg_mosi[0]~3 .lut_mask = 64'h0000D5002000F500;
defparam \spi_inst|d_shift_reg_mosi[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N40
dffeas \spi_inst|shift_reg_mosi[0] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\spi_inst|d_shift_reg_mosi[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|shift_reg_mosi [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|shift_reg_mosi[0] .is_wysiwyg = "true";
defparam \spi_inst|shift_reg_mosi[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N27
cyclonev_lcell_comb \spi_inst|d_shift_reg_mosi[1]~0 (
// Equation(s):
// \spi_inst|d_shift_reg_mosi[1]~0_combout  = ( \spi_inst|shift_reg_mosi [0] & ( \spi_inst|shift_enable~0_combout  & ( (!\FPGA_reset~input_o  & ((!\spi_inst|ss_n_sync1~q  & (!\spi_inst|ss_n_sync2~DUPLICATE_q )) # (\spi_inst|ss_n_sync1~q  & 
// ((\spi_inst|shift_reg_mosi [1]))))) ) ) ) # ( !\spi_inst|shift_reg_mosi [0] & ( \spi_inst|shift_enable~0_combout  & ( (!\FPGA_reset~input_o  & (\spi_inst|ss_n_sync1~q  & \spi_inst|shift_reg_mosi [1])) ) ) ) # ( \spi_inst|shift_reg_mosi [0] & ( 
// !\spi_inst|shift_enable~0_combout  & ( (!\FPGA_reset~input_o  & (\spi_inst|shift_reg_mosi [1] & ((!\spi_inst|ss_n_sync2~DUPLICATE_q ) # (\spi_inst|ss_n_sync1~q )))) ) ) ) # ( !\spi_inst|shift_reg_mosi [0] & ( !\spi_inst|shift_enable~0_combout  & ( 
// (!\FPGA_reset~input_o  & (\spi_inst|shift_reg_mosi [1] & ((!\spi_inst|ss_n_sync2~DUPLICATE_q ) # (\spi_inst|ss_n_sync1~q )))) ) ) )

	.dataa(!\FPGA_reset~input_o ),
	.datab(!\spi_inst|ss_n_sync2~DUPLICATE_q ),
	.datac(!\spi_inst|ss_n_sync1~q ),
	.datad(!\spi_inst|shift_reg_mosi [1]),
	.datae(!\spi_inst|shift_reg_mosi [0]),
	.dataf(!\spi_inst|shift_enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi_inst|d_shift_reg_mosi[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi_inst|d_shift_reg_mosi[1]~0 .extended_lut = "off";
defparam \spi_inst|d_shift_reg_mosi[1]~0 .lut_mask = 64'h008A008A000A808A;
defparam \spi_inst|d_shift_reg_mosi[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N56
dffeas \spi_inst|shift_reg_mosi[1] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi_inst|d_shift_reg_mosi[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|shift_reg_mosi [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|shift_reg_mosi[1] .is_wysiwyg = "true";
defparam \spi_inst|shift_reg_mosi[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N57
cyclonev_lcell_comb \spi_inst|d_shift_reg_mosi[2]~1 (
// Equation(s):
// \spi_inst|d_shift_reg_mosi[2]~1_combout  = ( \spi_inst|shift_reg_mosi [2] & ( \spi_inst|shift_enable~0_combout  & ( (!\FPGA_reset~input_o  & (((!\spi_inst|ss_n_sync2~DUPLICATE_q  & \spi_inst|shift_reg_mosi [1])) # (\spi_inst|ss_n_sync1~q ))) ) ) ) # ( 
// !\spi_inst|shift_reg_mosi [2] & ( \spi_inst|shift_enable~0_combout  & ( (!\FPGA_reset~input_o  & (!\spi_inst|ss_n_sync1~q  & (!\spi_inst|ss_n_sync2~DUPLICATE_q  & \spi_inst|shift_reg_mosi [1]))) ) ) ) # ( \spi_inst|shift_reg_mosi [2] & ( 
// !\spi_inst|shift_enable~0_combout  & ( (!\FPGA_reset~input_o  & ((!\spi_inst|ss_n_sync2~DUPLICATE_q ) # (\spi_inst|ss_n_sync1~q ))) ) ) )

	.dataa(!\FPGA_reset~input_o ),
	.datab(!\spi_inst|ss_n_sync1~q ),
	.datac(!\spi_inst|ss_n_sync2~DUPLICATE_q ),
	.datad(!\spi_inst|shift_reg_mosi [1]),
	.datae(!\spi_inst|shift_reg_mosi [2]),
	.dataf(!\spi_inst|shift_enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi_inst|d_shift_reg_mosi[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi_inst|d_shift_reg_mosi[2]~1 .extended_lut = "off";
defparam \spi_inst|d_shift_reg_mosi[2]~1 .lut_mask = 64'h0000A2A2008022A2;
defparam \spi_inst|d_shift_reg_mosi[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N58
dffeas \spi_inst|shift_reg_mosi[2] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\spi_inst|d_shift_reg_mosi[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|shift_reg_mosi [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|shift_reg_mosi[2] .is_wysiwyg = "true";
defparam \spi_inst|shift_reg_mosi[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N36
cyclonev_lcell_comb \spi_inst|d_shift_reg_mosi[3]~2 (
// Equation(s):
// \spi_inst|d_shift_reg_mosi[3]~2_combout  = ( \spi_inst|shift_reg_mosi [3] & ( \spi_inst|shift_reg_mosi [2] & ( (!\FPGA_reset~input_o  & ((!\spi_inst|ss_n_sync2~DUPLICATE_q ) # (\spi_inst|ss_n_sync1~q ))) ) ) ) # ( !\spi_inst|shift_reg_mosi [3] & ( 
// \spi_inst|shift_reg_mosi [2] & ( (!\spi_inst|ss_n_sync1~q  & (\spi_inst|shift_enable~0_combout  & (!\FPGA_reset~input_o  & !\spi_inst|ss_n_sync2~DUPLICATE_q ))) ) ) ) # ( \spi_inst|shift_reg_mosi [3] & ( !\spi_inst|shift_reg_mosi [2] & ( 
// (!\FPGA_reset~input_o  & (((!\spi_inst|shift_enable~0_combout  & !\spi_inst|ss_n_sync2~DUPLICATE_q )) # (\spi_inst|ss_n_sync1~q ))) ) ) )

	.dataa(!\spi_inst|ss_n_sync1~q ),
	.datab(!\spi_inst|shift_enable~0_combout ),
	.datac(!\FPGA_reset~input_o ),
	.datad(!\spi_inst|ss_n_sync2~DUPLICATE_q ),
	.datae(!\spi_inst|shift_reg_mosi [3]),
	.dataf(!\spi_inst|shift_reg_mosi [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi_inst|d_shift_reg_mosi[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi_inst|d_shift_reg_mosi[3]~2 .extended_lut = "off";
defparam \spi_inst|d_shift_reg_mosi[3]~2 .lut_mask = 64'h0000D0502000F050;
defparam \spi_inst|d_shift_reg_mosi[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N59
dffeas \spi_inst|ss_n_sync2 (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi_inst|ss_n_sync1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|ss_n_sync2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|ss_n_sync2 .is_wysiwyg = "true";
defparam \spi_inst|ss_n_sync2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N18
cyclonev_lcell_comb \spi_inst|d_bit_count[1]~1 (
// Equation(s):
// \spi_inst|d_bit_count[1]~1_combout  = ( \spi_inst|bit_count_reg [1] & ( \spi_inst|ss_n_sync2~q  & ( (!\FPGA_reset~input_o  & \spi_inst|ss_n_sync1~q ) ) ) ) # ( \spi_inst|bit_count_reg [1] & ( !\spi_inst|ss_n_sync2~q  & ( !\FPGA_reset~input_o  ) ) ) # ( 
// !\spi_inst|bit_count_reg [1] & ( !\spi_inst|ss_n_sync2~q  & ( (\spi_inst|shift_enable~0_combout  & (!\FPGA_reset~input_o  & (\spi_inst|bit_count_reg [0] & !\spi_inst|ss_n_sync1~q ))) ) ) )

	.dataa(!\spi_inst|shift_enable~0_combout ),
	.datab(!\FPGA_reset~input_o ),
	.datac(!\spi_inst|bit_count_reg [0]),
	.datad(!\spi_inst|ss_n_sync1~q ),
	.datae(!\spi_inst|bit_count_reg [1]),
	.dataf(!\spi_inst|ss_n_sync2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi_inst|d_bit_count[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi_inst|d_bit_count[1]~1 .extended_lut = "off";
defparam \spi_inst|d_bit_count[1]~1 .lut_mask = 64'h0400CCCC000000CC;
defparam \spi_inst|d_bit_count[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N20
dffeas \spi_inst|bit_count_reg[1] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\spi_inst|d_bit_count[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|bit_count_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|bit_count_reg[1] .is_wysiwyg = "true";
defparam \spi_inst|bit_count_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N48
cyclonev_lcell_comb \spi_inst|d_bit_count[0]~2 (
// Equation(s):
// \spi_inst|d_bit_count[0]~2_combout  = ( \spi_inst|bit_count_reg [0] & ( \spi_inst|ss_n_sync2~q  & ( (!\FPGA_reset~input_o  & \spi_inst|ss_n_sync1~q ) ) ) ) # ( \spi_inst|bit_count_reg [0] & ( !\spi_inst|ss_n_sync2~q  & ( (!\FPGA_reset~input_o  & 
// ((!\spi_inst|shift_enable~0_combout ) # ((\spi_inst|ss_n_sync1~q ) # (\spi_inst|bit_count_reg [1])))) ) ) ) # ( !\spi_inst|bit_count_reg [0] & ( !\spi_inst|ss_n_sync2~q  & ( (\spi_inst|shift_enable~0_combout  & (!\FPGA_reset~input_o  & 
// !\spi_inst|ss_n_sync1~q )) ) ) )

	.dataa(!\spi_inst|shift_enable~0_combout ),
	.datab(!\FPGA_reset~input_o ),
	.datac(!\spi_inst|bit_count_reg [1]),
	.datad(!\spi_inst|ss_n_sync1~q ),
	.datae(!\spi_inst|bit_count_reg [0]),
	.dataf(!\spi_inst|ss_n_sync2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi_inst|d_bit_count[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi_inst|d_bit_count[0]~2 .extended_lut = "off";
defparam \spi_inst|d_bit_count[0]~2 .lut_mask = 64'h44008CCC000000CC;
defparam \spi_inst|d_bit_count[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N50
dffeas \spi_inst|bit_count_reg[0] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\spi_inst|d_bit_count[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|bit_count_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|bit_count_reg[0] .is_wysiwyg = "true";
defparam \spi_inst|bit_count_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N33
cyclonev_lcell_comb \spi_inst|d_bit_count[1]~0 (
// Equation(s):
// \spi_inst|d_bit_count[1]~0_combout  = ( \spi_inst|bit_count_reg [0] & ( (!\FPGA_reset~input_o  & (!\spi_inst|ss_n_sync1~q  & (!\spi_inst|sclk_sync2~q  & \spi_inst|sclk_sync1~q ))) ) )

	.dataa(!\FPGA_reset~input_o ),
	.datab(!\spi_inst|ss_n_sync1~q ),
	.datac(!\spi_inst|sclk_sync2~q ),
	.datad(!\spi_inst|sclk_sync1~q ),
	.datae(gnd),
	.dataf(!\spi_inst|bit_count_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi_inst|d_bit_count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi_inst|d_bit_count[1]~0 .extended_lut = "off";
defparam \spi_inst|d_bit_count[1]~0 .lut_mask = 64'h0000000000800080;
defparam \spi_inst|d_bit_count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N12
cyclonev_lcell_comb \spi_inst|d_has_loaded_mosi_data_this_frame~0 (
// Equation(s):
// \spi_inst|d_has_loaded_mosi_data_this_frame~0_combout  = ( \spi_inst|has_loaded_mosi_data_this_frame_reg~q  & ( !\spi_inst|ss_n_falling_edge_event~0_combout  & ( !\FPGA_reset~input_o  ) ) ) # ( !\spi_inst|has_loaded_mosi_data_this_frame_reg~q  & ( 
// !\spi_inst|ss_n_falling_edge_event~0_combout  & ( (\spi_inst|d_bit_count[1]~0_combout  & (!\FPGA_reset~input_o  & \spi_inst|bit_count_reg [1])) ) ) )

	.dataa(!\spi_inst|d_bit_count[1]~0_combout ),
	.datab(!\FPGA_reset~input_o ),
	.datac(!\spi_inst|bit_count_reg [1]),
	.datad(gnd),
	.datae(!\spi_inst|has_loaded_mosi_data_this_frame_reg~q ),
	.dataf(!\spi_inst|ss_n_falling_edge_event~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi_inst|d_has_loaded_mosi_data_this_frame~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi_inst|d_has_loaded_mosi_data_this_frame~0 .extended_lut = "off";
defparam \spi_inst|d_has_loaded_mosi_data_this_frame~0 .lut_mask = 64'h0404CCCC00000000;
defparam \spi_inst|d_has_loaded_mosi_data_this_frame~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N13
dffeas \spi_inst|has_loaded_mosi_data_this_frame_reg (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\spi_inst|d_has_loaded_mosi_data_this_frame~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|has_loaded_mosi_data_this_frame_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|has_loaded_mosi_data_this_frame_reg .is_wysiwyg = "true";
defparam \spi_inst|has_loaded_mosi_data_this_frame_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N45
cyclonev_lcell_comb \spi_inst|d_data_buffer[0]~0 (
// Equation(s):
// \spi_inst|d_data_buffer[0]~0_combout  = ( \spi_inst|bit_count_reg [1] & ( \spi_inst|shift_enable~0_combout  & ( ((\spi_inst|bit_count_reg [0] & (!\spi_inst|ss_n_sync1~q  & !\spi_inst|has_loaded_mosi_data_this_frame_reg~q ))) # (\FPGA_reset~input_o ) ) ) ) 
// # ( !\spi_inst|bit_count_reg [1] & ( \spi_inst|shift_enable~0_combout  & ( \FPGA_reset~input_o  ) ) ) # ( \spi_inst|bit_count_reg [1] & ( !\spi_inst|shift_enable~0_combout  & ( \FPGA_reset~input_o  ) ) ) # ( !\spi_inst|bit_count_reg [1] & ( 
// !\spi_inst|shift_enable~0_combout  & ( \FPGA_reset~input_o  ) ) )

	.dataa(!\spi_inst|bit_count_reg [0]),
	.datab(!\FPGA_reset~input_o ),
	.datac(!\spi_inst|ss_n_sync1~q ),
	.datad(!\spi_inst|has_loaded_mosi_data_this_frame_reg~q ),
	.datae(!\spi_inst|bit_count_reg [1]),
	.dataf(!\spi_inst|shift_enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi_inst|d_data_buffer[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi_inst|d_data_buffer[0]~0 .extended_lut = "off";
defparam \spi_inst|d_data_buffer[0]~0 .lut_mask = 64'h3333333333337333;
defparam \spi_inst|d_data_buffer[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N8
dffeas \spi_inst|data_buffer_reg[3] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi_inst|d_shift_reg_mosi[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_inst|d_data_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|data_buffer_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|data_buffer_reg[3] .is_wysiwyg = "true";
defparam \spi_inst|data_buffer_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N26
dffeas \spi_inst|data_buffer_reg[2] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi_inst|d_shift_reg_mosi[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_inst|d_data_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|data_buffer_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|data_buffer_reg[2] .is_wysiwyg = "true";
defparam \spi_inst|data_buffer_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N29
dffeas \spi_inst|data_buffer_reg[0] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi_inst|d_shift_reg_mosi[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_inst|d_data_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|data_buffer_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|data_buffer_reg[0] .is_wysiwyg = "true";
defparam \spi_inst|data_buffer_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N20
dffeas \spi_inst|data_buffer_reg[1] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi_inst|d_shift_reg_mosi[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_inst|d_data_buffer[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_inst|data_buffer_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_inst|data_buffer_reg[1] .is_wysiwyg = "true";
defparam \spi_inst|data_buffer_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N39
cyclonev_lcell_comb \hex7seg_inst|seg[0]~0 (
// Equation(s):
// \hex7seg_inst|seg[0]~0_combout  = ( \spi_inst|data_buffer_reg [0] & ( \spi_inst|data_buffer_reg [1] & ( (!\spi_inst|data_buffer_reg [3]) # (\spi_inst|data_buffer_reg [2]) ) ) ) # ( !\spi_inst|data_buffer_reg [0] & ( \spi_inst|data_buffer_reg [1] ) ) # ( 
// \spi_inst|data_buffer_reg [0] & ( !\spi_inst|data_buffer_reg [1] & ( !\spi_inst|data_buffer_reg [3] $ (!\spi_inst|data_buffer_reg [2]) ) ) ) # ( !\spi_inst|data_buffer_reg [0] & ( !\spi_inst|data_buffer_reg [1] & ( (!\spi_inst|data_buffer_reg [2]) # 
// (\spi_inst|data_buffer_reg [3]) ) ) )

	.dataa(gnd),
	.datab(!\spi_inst|data_buffer_reg [3]),
	.datac(!\spi_inst|data_buffer_reg [2]),
	.datad(gnd),
	.datae(!\spi_inst|data_buffer_reg [0]),
	.dataf(!\spi_inst|data_buffer_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_inst|seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_inst|seg[0]~0 .extended_lut = "off";
defparam \hex7seg_inst|seg[0]~0 .lut_mask = 64'hF3F33C3CFFFFCFCF;
defparam \hex7seg_inst|seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N42
cyclonev_lcell_comb \hex7seg_inst|seg[1]~1 (
// Equation(s):
// \hex7seg_inst|seg[1]~1_combout  = ( \spi_inst|data_buffer_reg [0] & ( \spi_inst|data_buffer_reg [3] & ( !\spi_inst|data_buffer_reg [1] ) ) ) # ( !\spi_inst|data_buffer_reg [0] & ( \spi_inst|data_buffer_reg [3] & ( !\spi_inst|data_buffer_reg [2] ) ) ) # ( 
// \spi_inst|data_buffer_reg [0] & ( !\spi_inst|data_buffer_reg [3] & ( (!\spi_inst|data_buffer_reg [2]) # (\spi_inst|data_buffer_reg [1]) ) ) ) # ( !\spi_inst|data_buffer_reg [0] & ( !\spi_inst|data_buffer_reg [3] & ( (!\spi_inst|data_buffer_reg [2]) # 
// (!\spi_inst|data_buffer_reg [1]) ) ) )

	.dataa(gnd),
	.datab(!\spi_inst|data_buffer_reg [2]),
	.datac(!\spi_inst|data_buffer_reg [1]),
	.datad(gnd),
	.datae(!\spi_inst|data_buffer_reg [0]),
	.dataf(!\spi_inst|data_buffer_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_inst|seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_inst|seg[1]~1 .extended_lut = "off";
defparam \hex7seg_inst|seg[1]~1 .lut_mask = 64'hFCFCCFCFCCCCF0F0;
defparam \hex7seg_inst|seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N6
cyclonev_lcell_comb \hex7seg_inst|seg[2]~2 (
// Equation(s):
// \hex7seg_inst|seg[2]~2_combout  = ( \spi_inst|data_buffer_reg [1] & ( (!\spi_inst|data_buffer_reg [2] & ((\spi_inst|data_buffer_reg [3]) # (\spi_inst|data_buffer_reg [0]))) # (\spi_inst|data_buffer_reg [2] & ((!\spi_inst|data_buffer_reg [3]))) ) ) # ( 
// !\spi_inst|data_buffer_reg [1] & ( ((!\spi_inst|data_buffer_reg [2]) # (!\spi_inst|data_buffer_reg [3])) # (\spi_inst|data_buffer_reg [0]) ) )

	.dataa(gnd),
	.datab(!\spi_inst|data_buffer_reg [0]),
	.datac(!\spi_inst|data_buffer_reg [2]),
	.datad(!\spi_inst|data_buffer_reg [3]),
	.datae(gnd),
	.dataf(!\spi_inst|data_buffer_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_inst|seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_inst|seg[2]~2 .extended_lut = "off";
defparam \hex7seg_inst|seg[2]~2 .lut_mask = 64'hFFF3FFF33FF03FF0;
defparam \hex7seg_inst|seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N30
cyclonev_lcell_comb \hex7seg_inst|seg[3]~3 (
// Equation(s):
// \hex7seg_inst|seg[3]~3_combout  = ( \spi_inst|data_buffer_reg [1] & ( \spi_inst|data_buffer_reg [3] & ( !\spi_inst|data_buffer_reg [2] $ (!\spi_inst|data_buffer_reg [0]) ) ) ) # ( !\spi_inst|data_buffer_reg [1] & ( \spi_inst|data_buffer_reg [3] & ( 
// (!\spi_inst|data_buffer_reg [0]) # (\spi_inst|data_buffer_reg [2]) ) ) ) # ( \spi_inst|data_buffer_reg [1] & ( !\spi_inst|data_buffer_reg [3] & ( (!\spi_inst|data_buffer_reg [2]) # (!\spi_inst|data_buffer_reg [0]) ) ) ) # ( !\spi_inst|data_buffer_reg [1] 
// & ( !\spi_inst|data_buffer_reg [3] & ( !\spi_inst|data_buffer_reg [2] $ (\spi_inst|data_buffer_reg [0]) ) ) )

	.dataa(gnd),
	.datab(!\spi_inst|data_buffer_reg [2]),
	.datac(!\spi_inst|data_buffer_reg [0]),
	.datad(gnd),
	.datae(!\spi_inst|data_buffer_reg [1]),
	.dataf(!\spi_inst|data_buffer_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_inst|seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_inst|seg[3]~3 .extended_lut = "off";
defparam \hex7seg_inst|seg[3]~3 .lut_mask = 64'hC3C3FCFCF3F33C3C;
defparam \hex7seg_inst|seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N3
cyclonev_lcell_comb \hex7seg_inst|seg[4]~4 (
// Equation(s):
// \hex7seg_inst|seg[4]~4_combout  = ( \spi_inst|data_buffer_reg [0] & ( (\spi_inst|data_buffer_reg [3] & ((\spi_inst|data_buffer_reg [1]) # (\spi_inst|data_buffer_reg [2]))) ) ) # ( !\spi_inst|data_buffer_reg [0] & ( ((!\spi_inst|data_buffer_reg [2]) # 
// (\spi_inst|data_buffer_reg [1])) # (\spi_inst|data_buffer_reg [3]) ) )

	.dataa(!\spi_inst|data_buffer_reg [3]),
	.datab(gnd),
	.datac(!\spi_inst|data_buffer_reg [2]),
	.datad(!\spi_inst|data_buffer_reg [1]),
	.datae(gnd),
	.dataf(!\spi_inst|data_buffer_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_inst|seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_inst|seg[4]~4 .extended_lut = "off";
defparam \hex7seg_inst|seg[4]~4 .lut_mask = 64'hF5FFF5FF05550555;
defparam \hex7seg_inst|seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N27
cyclonev_lcell_comb \hex7seg_inst|seg[5]~5 (
// Equation(s):
// \hex7seg_inst|seg[5]~5_combout  = ( \spi_inst|data_buffer_reg [0] & ( \spi_inst|data_buffer_reg [2] & ( !\spi_inst|data_buffer_reg [3] $ (\spi_inst|data_buffer_reg [1]) ) ) ) # ( !\spi_inst|data_buffer_reg [0] & ( \spi_inst|data_buffer_reg [2] ) ) # ( 
// \spi_inst|data_buffer_reg [0] & ( !\spi_inst|data_buffer_reg [2] & ( \spi_inst|data_buffer_reg [3] ) ) ) # ( !\spi_inst|data_buffer_reg [0] & ( !\spi_inst|data_buffer_reg [2] & ( (!\spi_inst|data_buffer_reg [1]) # (\spi_inst|data_buffer_reg [3]) ) ) )

	.dataa(!\spi_inst|data_buffer_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spi_inst|data_buffer_reg [1]),
	.datae(!\spi_inst|data_buffer_reg [0]),
	.dataf(!\spi_inst|data_buffer_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_inst|seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_inst|seg[5]~5 .extended_lut = "off";
defparam \hex7seg_inst|seg[5]~5 .lut_mask = 64'hFF555555FFFFAA55;
defparam \hex7seg_inst|seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N6
cyclonev_lcell_comb \hex7seg_inst|seg[6]~6 (
// Equation(s):
// \hex7seg_inst|seg[6]~6_combout  = ( \spi_inst|data_buffer_reg [0] & ( \spi_inst|data_buffer_reg [2] & ( (!\spi_inst|data_buffer_reg [1]) # (\spi_inst|data_buffer_reg [3]) ) ) ) # ( !\spi_inst|data_buffer_reg [0] & ( \spi_inst|data_buffer_reg [2] & ( 
// (!\spi_inst|data_buffer_reg [3]) # (\spi_inst|data_buffer_reg [1]) ) ) ) # ( \spi_inst|data_buffer_reg [0] & ( !\spi_inst|data_buffer_reg [2] & ( (\spi_inst|data_buffer_reg [3]) # (\spi_inst|data_buffer_reg [1]) ) ) ) # ( !\spi_inst|data_buffer_reg [0] & 
// ( !\spi_inst|data_buffer_reg [2] & ( (\spi_inst|data_buffer_reg [3]) # (\spi_inst|data_buffer_reg [1]) ) ) )

	.dataa(!\spi_inst|data_buffer_reg [1]),
	.datab(gnd),
	.datac(!\spi_inst|data_buffer_reg [3]),
	.datad(gnd),
	.datae(!\spi_inst|data_buffer_reg [0]),
	.dataf(!\spi_inst|data_buffer_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_inst|seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_inst|seg[6]~6 .extended_lut = "off";
defparam \hex7seg_inst|seg[6]~6 .lut_mask = 64'h5F5F5F5FF5F5AFAF;
defparam \hex7seg_inst|seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N0
cyclonev_lcell_comb \db_btn1|Add0~17 (
// Equation(s):
// \db_btn1|Add0~17_sumout  = SUM(( \db_btn1|cnt [0] ) + ( VCC ) + ( !VCC ))
// \db_btn1|Add0~18  = CARRY(( \db_btn1|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn1|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn1|Add0~17_sumout ),
	.cout(\db_btn1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Add0~17 .extended_lut = "off";
defparam \db_btn1|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \db_btn1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \btn1~input (
	.i(btn1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn1~input_o ));
// synopsys translate_off
defparam \btn1~input .bus_hold = "false";
defparam \btn1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y3_N52
dffeas \db_btn1|sync_0 (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\btn1~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|sync_0 .is_wysiwyg = "true";
defparam \db_btn1|sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N53
dffeas \db_btn1|sync_1 (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\db_btn1|sync_0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|sync_1 .is_wysiwyg = "true";
defparam \db_btn1|sync_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N48
cyclonev_lcell_comb \db_btn1|cnt_enable (
// Equation(s):
// \db_btn1|cnt_enable~combout  = !\db_btn1|sync_1~q  $ (\db_btn1|filtered~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn1|sync_1~q ),
	.datad(!\db_btn1|filtered~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_btn1|cnt_enable~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn1|cnt_enable .extended_lut = "off";
defparam \db_btn1|cnt_enable .lut_mask = 64'hF00FF00FF00FF00F;
defparam \db_btn1|cnt_enable .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N2
dffeas \db_btn1|cnt[0] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[0] .is_wysiwyg = "true";
defparam \db_btn1|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N7
dffeas \db_btn1|cnt[2] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[2] .is_wysiwyg = "true";
defparam \db_btn1|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N3
cyclonev_lcell_comb \db_btn1|Add0~13 (
// Equation(s):
// \db_btn1|Add0~13_sumout  = SUM(( \db_btn1|cnt [1] ) + ( GND ) + ( \db_btn1|Add0~18  ))
// \db_btn1|Add0~14  = CARRY(( \db_btn1|cnt [1] ) + ( GND ) + ( \db_btn1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn1|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn1|Add0~13_sumout ),
	.cout(\db_btn1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Add0~13 .extended_lut = "off";
defparam \db_btn1|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_btn1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N5
dffeas \db_btn1|cnt[1] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[1] .is_wysiwyg = "true";
defparam \db_btn1|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N6
cyclonev_lcell_comb \db_btn1|Add0~9 (
// Equation(s):
// \db_btn1|Add0~9_sumout  = SUM(( \db_btn1|cnt [2] ) + ( GND ) + ( \db_btn1|Add0~14  ))
// \db_btn1|Add0~10  = CARRY(( \db_btn1|cnt [2] ) + ( GND ) + ( \db_btn1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn1|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn1|Add0~9_sumout ),
	.cout(\db_btn1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Add0~9 .extended_lut = "off";
defparam \db_btn1|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_btn1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N8
dffeas \db_btn1|cnt[2]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn1|cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N9
cyclonev_lcell_comb \db_btn1|Add0~5 (
// Equation(s):
// \db_btn1|Add0~5_sumout  = SUM(( \db_btn1|cnt [3] ) + ( GND ) + ( \db_btn1|Add0~10  ))
// \db_btn1|Add0~6  = CARRY(( \db_btn1|cnt [3] ) + ( GND ) + ( \db_btn1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn1|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn1|Add0~5_sumout ),
	.cout(\db_btn1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Add0~5 .extended_lut = "off";
defparam \db_btn1|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N11
dffeas \db_btn1|cnt[3] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[3] .is_wysiwyg = "true";
defparam \db_btn1|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N4
dffeas \db_btn1|cnt[1]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn1|cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N21
cyclonev_lcell_comb \db_btn1|Equal0~0 (
// Equation(s):
// \db_btn1|Equal0~0_combout  = ( \db_btn1|cnt [3] & ( \db_btn1|cnt[1]~DUPLICATE_q  & ( (\db_btn1|cnt [0] & \db_btn1|cnt[2]~DUPLICATE_q ) ) ) )

	.dataa(!\db_btn1|cnt [0]),
	.datab(gnd),
	.datac(!\db_btn1|cnt[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\db_btn1|cnt [3]),
	.dataf(!\db_btn1|cnt[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_btn1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Equal0~0 .extended_lut = "off";
defparam \db_btn1|Equal0~0 .lut_mask = 64'h0000000000000505;
defparam \db_btn1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N12
cyclonev_lcell_comb \db_btn1|Add0~41 (
// Equation(s):
// \db_btn1|Add0~41_sumout  = SUM(( \db_btn1|cnt [4] ) + ( GND ) + ( \db_btn1|Add0~6  ))
// \db_btn1|Add0~42  = CARRY(( \db_btn1|cnt [4] ) + ( GND ) + ( \db_btn1|Add0~6  ))

	.dataa(gnd),
	.datab(!\db_btn1|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn1|Add0~41_sumout ),
	.cout(\db_btn1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Add0~41 .extended_lut = "off";
defparam \db_btn1|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \db_btn1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N14
dffeas \db_btn1|cnt[4] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[4] .is_wysiwyg = "true";
defparam \db_btn1|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N15
cyclonev_lcell_comb \db_btn1|Add0~37 (
// Equation(s):
// \db_btn1|Add0~37_sumout  = SUM(( \db_btn1|cnt [5] ) + ( GND ) + ( \db_btn1|Add0~42  ))
// \db_btn1|Add0~38  = CARRY(( \db_btn1|cnt [5] ) + ( GND ) + ( \db_btn1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn1|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn1|Add0~37_sumout ),
	.cout(\db_btn1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Add0~37 .extended_lut = "off";
defparam \db_btn1|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N17
dffeas \db_btn1|cnt[5] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[5] .is_wysiwyg = "true";
defparam \db_btn1|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N18
cyclonev_lcell_comb \db_btn1|Add0~33 (
// Equation(s):
// \db_btn1|Add0~33_sumout  = SUM(( \db_btn1|cnt [6] ) + ( GND ) + ( \db_btn1|Add0~38  ))
// \db_btn1|Add0~34  = CARRY(( \db_btn1|cnt [6] ) + ( GND ) + ( \db_btn1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn1|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn1|Add0~33_sumout ),
	.cout(\db_btn1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Add0~33 .extended_lut = "off";
defparam \db_btn1|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N20
dffeas \db_btn1|cnt[6] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[6] .is_wysiwyg = "true";
defparam \db_btn1|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N21
cyclonev_lcell_comb \db_btn1|Add0~25 (
// Equation(s):
// \db_btn1|Add0~25_sumout  = SUM(( \db_btn1|cnt [7] ) + ( GND ) + ( \db_btn1|Add0~34  ))
// \db_btn1|Add0~26  = CARRY(( \db_btn1|cnt [7] ) + ( GND ) + ( \db_btn1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn1|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn1|Add0~25_sumout ),
	.cout(\db_btn1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Add0~25 .extended_lut = "off";
defparam \db_btn1|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_btn1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N23
dffeas \db_btn1|cnt[7] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[7] .is_wysiwyg = "true";
defparam \db_btn1|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N24
cyclonev_lcell_comb \db_btn1|Add0~21 (
// Equation(s):
// \db_btn1|Add0~21_sumout  = SUM(( \db_btn1|cnt [8] ) + ( GND ) + ( \db_btn1|Add0~26  ))
// \db_btn1|Add0~22  = CARRY(( \db_btn1|cnt [8] ) + ( GND ) + ( \db_btn1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn1|cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn1|Add0~21_sumout ),
	.cout(\db_btn1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Add0~21 .extended_lut = "off";
defparam \db_btn1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N26
dffeas \db_btn1|cnt[8] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[8] .is_wysiwyg = "true";
defparam \db_btn1|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N13
dffeas \db_btn1|cnt[4]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[4]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn1|cnt[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N27
cyclonev_lcell_comb \db_btn1|Add0~1 (
// Equation(s):
// \db_btn1|Add0~1_sumout  = SUM(( \db_btn1|cnt[9]~DUPLICATE_q  ) + ( GND ) + ( \db_btn1|Add0~22  ))
// \db_btn1|Add0~2  = CARRY(( \db_btn1|cnt[9]~DUPLICATE_q  ) + ( GND ) + ( \db_btn1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn1|cnt[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn1|Add0~1_sumout ),
	.cout(\db_btn1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Add0~1 .extended_lut = "off";
defparam \db_btn1|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_btn1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N29
dffeas \db_btn1|cnt[9]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[9]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn1|cnt[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N30
cyclonev_lcell_comb \db_btn1|Add0~61 (
// Equation(s):
// \db_btn1|Add0~61_sumout  = SUM(( \db_btn1|cnt[10]~DUPLICATE_q  ) + ( GND ) + ( \db_btn1|Add0~2  ))
// \db_btn1|Add0~62  = CARRY(( \db_btn1|cnt[10]~DUPLICATE_q  ) + ( GND ) + ( \db_btn1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn1|cnt[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn1|Add0~61_sumout ),
	.cout(\db_btn1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Add0~61 .extended_lut = "off";
defparam \db_btn1|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N31
dffeas \db_btn1|cnt[10]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[10]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn1|cnt[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N33
cyclonev_lcell_comb \db_btn1|Add0~57 (
// Equation(s):
// \db_btn1|Add0~57_sumout  = SUM(( \db_btn1|cnt [11] ) + ( GND ) + ( \db_btn1|Add0~62  ))
// \db_btn1|Add0~58  = CARRY(( \db_btn1|cnt [11] ) + ( GND ) + ( \db_btn1|Add0~62  ))

	.dataa(!\db_btn1|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn1|Add0~57_sumout ),
	.cout(\db_btn1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Add0~57 .extended_lut = "off";
defparam \db_btn1|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \db_btn1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N35
dffeas \db_btn1|cnt[11] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[11] .is_wysiwyg = "true";
defparam \db_btn1|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N36
cyclonev_lcell_comb \db_btn1|Add0~53 (
// Equation(s):
// \db_btn1|Add0~53_sumout  = SUM(( \db_btn1|cnt [12] ) + ( GND ) + ( \db_btn1|Add0~58  ))
// \db_btn1|Add0~54  = CARRY(( \db_btn1|cnt [12] ) + ( GND ) + ( \db_btn1|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn1|cnt [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn1|Add0~53_sumout ),
	.cout(\db_btn1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Add0~53 .extended_lut = "off";
defparam \db_btn1|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N38
dffeas \db_btn1|cnt[12] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[12] .is_wysiwyg = "true";
defparam \db_btn1|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N39
cyclonev_lcell_comb \db_btn1|Add0~29 (
// Equation(s):
// \db_btn1|Add0~29_sumout  = SUM(( \db_btn1|cnt [13] ) + ( GND ) + ( \db_btn1|Add0~54  ))
// \db_btn1|Add0~30  = CARRY(( \db_btn1|cnt [13] ) + ( GND ) + ( \db_btn1|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn1|cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn1|Add0~29_sumout ),
	.cout(\db_btn1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Add0~29 .extended_lut = "off";
defparam \db_btn1|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N40
dffeas \db_btn1|cnt[13] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[13] .is_wysiwyg = "true";
defparam \db_btn1|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N54
cyclonev_lcell_comb \db_btn1|Equal0~1 (
// Equation(s):
// \db_btn1|Equal0~1_combout  = ( \db_btn1|cnt [13] & ( \db_btn1|cnt [6] & ( (\db_btn1|cnt [8] & (\db_btn1|cnt[4]~DUPLICATE_q  & (\db_btn1|cnt [7] & \db_btn1|cnt [5]))) ) ) )

	.dataa(!\db_btn1|cnt [8]),
	.datab(!\db_btn1|cnt[4]~DUPLICATE_q ),
	.datac(!\db_btn1|cnt [7]),
	.datad(!\db_btn1|cnt [5]),
	.datae(!\db_btn1|cnt [13]),
	.dataf(!\db_btn1|cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_btn1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Equal0~1 .extended_lut = "off";
defparam \db_btn1|Equal0~1 .lut_mask = 64'h0000000000000001;
defparam \db_btn1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N28
dffeas \db_btn1|cnt[9] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[9] .is_wysiwyg = "true";
defparam \db_btn1|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N42
cyclonev_lcell_comb \db_btn1|Add0~49 (
// Equation(s):
// \db_btn1|Add0~49_sumout  = SUM(( \db_btn1|cnt[14]~DUPLICATE_q  ) + ( GND ) + ( \db_btn1|Add0~30  ))
// \db_btn1|Add0~50  = CARRY(( \db_btn1|cnt[14]~DUPLICATE_q  ) + ( GND ) + ( \db_btn1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn1|cnt[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn1|Add0~49_sumout ),
	.cout(\db_btn1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Add0~49 .extended_lut = "off";
defparam \db_btn1|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_btn1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N43
dffeas \db_btn1|cnt[14]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[14]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn1|cnt[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N45
cyclonev_lcell_comb \db_btn1|Add0~45 (
// Equation(s):
// \db_btn1|Add0~45_sumout  = SUM(( \db_btn1|cnt [15] ) + ( GND ) + ( \db_btn1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn1|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn1|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Add0~45 .extended_lut = "off";
defparam \db_btn1|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N47
dffeas \db_btn1|cnt[15] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[15] .is_wysiwyg = "true";
defparam \db_btn1|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N32
dffeas \db_btn1|cnt[10] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[10] .is_wysiwyg = "true";
defparam \db_btn1|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N44
dffeas \db_btn1|cnt[14] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn1|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|cnt[14] .is_wysiwyg = "true";
defparam \db_btn1|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N51
cyclonev_lcell_comb \db_btn1|Equal0~2 (
// Equation(s):
// \db_btn1|Equal0~2_combout  = ( \db_btn1|cnt [14] & ( (\db_btn1|cnt [11] & (\db_btn1|cnt [15] & (\db_btn1|cnt [10] & \db_btn1|cnt [12]))) ) )

	.dataa(!\db_btn1|cnt [11]),
	.datab(!\db_btn1|cnt [15]),
	.datac(!\db_btn1|cnt [10]),
	.datad(!\db_btn1|cnt [12]),
	.datae(gnd),
	.dataf(!\db_btn1|cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_btn1|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn1|Equal0~2 .extended_lut = "off";
defparam \db_btn1|Equal0~2 .lut_mask = 64'h0000000000010001;
defparam \db_btn1|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N12
cyclonev_lcell_comb \db_btn1|filtered~0 (
// Equation(s):
// \db_btn1|filtered~0_combout  = ( \db_btn1|filtered~q  & ( \db_btn1|sync_1~q  ) ) # ( !\db_btn1|filtered~q  & ( \db_btn1|sync_1~q  & ( (\db_btn1|Equal0~0_combout  & (\db_btn1|Equal0~1_combout  & (\db_btn1|cnt [9] & \db_btn1|Equal0~2_combout ))) ) ) ) # ( 
// \db_btn1|filtered~q  & ( !\db_btn1|sync_1~q  & ( (!\db_btn1|Equal0~0_combout ) # ((!\db_btn1|Equal0~1_combout ) # ((!\db_btn1|cnt [9]) # (!\db_btn1|Equal0~2_combout ))) ) ) )

	.dataa(!\db_btn1|Equal0~0_combout ),
	.datab(!\db_btn1|Equal0~1_combout ),
	.datac(!\db_btn1|cnt [9]),
	.datad(!\db_btn1|Equal0~2_combout ),
	.datae(!\db_btn1|filtered~q ),
	.dataf(!\db_btn1|sync_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_btn1|filtered~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn1|filtered~0 .extended_lut = "off";
defparam \db_btn1|filtered~0 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \db_btn1|filtered~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N13
dffeas \db_btn1|filtered (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn1|filtered~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn1|filtered~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn1|filtered .is_wysiwyg = "true";
defparam \db_btn1|filtered .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \btn2~input (
	.i(btn2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn2~input_o ));
// synopsys translate_off
defparam \btn2~input .bus_hold = "false";
defparam \btn2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N48
cyclonev_lcell_comb \db_btn2|sync_0~feeder (
// Equation(s):
// \db_btn2|sync_0~feeder_combout  = ( \btn2~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\btn2~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_btn2|sync_0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn2|sync_0~feeder .extended_lut = "off";
defparam \db_btn2|sync_0~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \db_btn2|sync_0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N49
dffeas \db_btn2|sync_0 (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|sync_0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|sync_0 .is_wysiwyg = "true";
defparam \db_btn2|sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N50
dffeas \db_btn2|sync_1 (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\db_btn2|sync_0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|sync_1 .is_wysiwyg = "true";
defparam \db_btn2|sync_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N0
cyclonev_lcell_comb \db_btn2|Add0~17 (
// Equation(s):
// \db_btn2|Add0~17_sumout  = SUM(( \db_btn2|cnt [0] ) + ( VCC ) + ( !VCC ))
// \db_btn2|Add0~18  = CARRY(( \db_btn2|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn2|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn2|Add0~17_sumout ),
	.cout(\db_btn2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Add0~17 .extended_lut = "off";
defparam \db_btn2|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \db_btn2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N54
cyclonev_lcell_comb \db_btn2|cnt_enable (
// Equation(s):
// \db_btn2|cnt_enable~combout  = ( \db_btn2|filtered~DUPLICATE_q  & ( \db_btn2|sync_1~q  ) ) # ( !\db_btn2|filtered~DUPLICATE_q  & ( !\db_btn2|sync_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn2|sync_1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\db_btn2|filtered~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_btn2|cnt_enable~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn2|cnt_enable .extended_lut = "off";
defparam \db_btn2|cnt_enable .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \db_btn2|cnt_enable .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N2
dffeas \db_btn2|cnt[0] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[0] .is_wysiwyg = "true";
defparam \db_btn2|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N3
cyclonev_lcell_comb \db_btn2|Add0~13 (
// Equation(s):
// \db_btn2|Add0~13_sumout  = SUM(( \db_btn2|cnt [1] ) + ( GND ) + ( \db_btn2|Add0~18  ))
// \db_btn2|Add0~14  = CARRY(( \db_btn2|cnt [1] ) + ( GND ) + ( \db_btn2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn2|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn2|Add0~13_sumout ),
	.cout(\db_btn2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Add0~13 .extended_lut = "off";
defparam \db_btn2|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_btn2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N5
dffeas \db_btn2|cnt[1] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[1] .is_wysiwyg = "true";
defparam \db_btn2|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N6
cyclonev_lcell_comb \db_btn2|Add0~9 (
// Equation(s):
// \db_btn2|Add0~9_sumout  = SUM(( \db_btn2|cnt [2] ) + ( GND ) + ( \db_btn2|Add0~14  ))
// \db_btn2|Add0~10  = CARRY(( \db_btn2|cnt [2] ) + ( GND ) + ( \db_btn2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn2|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn2|Add0~9_sumout ),
	.cout(\db_btn2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Add0~9 .extended_lut = "off";
defparam \db_btn2|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_btn2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N7
dffeas \db_btn2|cnt[2] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[2] .is_wysiwyg = "true";
defparam \db_btn2|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N9
cyclonev_lcell_comb \db_btn2|Add0~5 (
// Equation(s):
// \db_btn2|Add0~5_sumout  = SUM(( \db_btn2|cnt [3] ) + ( GND ) + ( \db_btn2|Add0~10  ))
// \db_btn2|Add0~6  = CARRY(( \db_btn2|cnt [3] ) + ( GND ) + ( \db_btn2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn2|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn2|Add0~5_sumout ),
	.cout(\db_btn2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Add0~5 .extended_lut = "off";
defparam \db_btn2|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N11
dffeas \db_btn2|cnt[3] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[3] .is_wysiwyg = "true";
defparam \db_btn2|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N12
cyclonev_lcell_comb \db_btn2|Add0~1 (
// Equation(s):
// \db_btn2|Add0~1_sumout  = SUM(( \db_btn2|cnt [4] ) + ( GND ) + ( \db_btn2|Add0~6  ))
// \db_btn2|Add0~2  = CARRY(( \db_btn2|cnt [4] ) + ( GND ) + ( \db_btn2|Add0~6  ))

	.dataa(gnd),
	.datab(!\db_btn2|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn2|Add0~1_sumout ),
	.cout(\db_btn2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Add0~1 .extended_lut = "off";
defparam \db_btn2|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \db_btn2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N14
dffeas \db_btn2|cnt[4] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[4] .is_wysiwyg = "true";
defparam \db_btn2|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N15
cyclonev_lcell_comb \db_btn2|Add0~61 (
// Equation(s):
// \db_btn2|Add0~61_sumout  = SUM(( \db_btn2|cnt [5] ) + ( GND ) + ( \db_btn2|Add0~2  ))
// \db_btn2|Add0~62  = CARRY(( \db_btn2|cnt [5] ) + ( GND ) + ( \db_btn2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn2|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn2|Add0~61_sumout ),
	.cout(\db_btn2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Add0~61 .extended_lut = "off";
defparam \db_btn2|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N17
dffeas \db_btn2|cnt[5] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[5] .is_wysiwyg = "true";
defparam \db_btn2|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N18
cyclonev_lcell_comb \db_btn2|Add0~57 (
// Equation(s):
// \db_btn2|Add0~57_sumout  = SUM(( \db_btn2|cnt [6] ) + ( GND ) + ( \db_btn2|Add0~62  ))
// \db_btn2|Add0~58  = CARRY(( \db_btn2|cnt [6] ) + ( GND ) + ( \db_btn2|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn2|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn2|Add0~57_sumout ),
	.cout(\db_btn2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Add0~57 .extended_lut = "off";
defparam \db_btn2|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N20
dffeas \db_btn2|cnt[6] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[6] .is_wysiwyg = "true";
defparam \db_btn2|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N21
cyclonev_lcell_comb \db_btn2|Add0~53 (
// Equation(s):
// \db_btn2|Add0~53_sumout  = SUM(( \db_btn2|cnt [7] ) + ( GND ) + ( \db_btn2|Add0~58  ))
// \db_btn2|Add0~54  = CARRY(( \db_btn2|cnt [7] ) + ( GND ) + ( \db_btn2|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn2|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn2|Add0~53_sumout ),
	.cout(\db_btn2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Add0~53 .extended_lut = "off";
defparam \db_btn2|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_btn2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N23
dffeas \db_btn2|cnt[7] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[7] .is_wysiwyg = "true";
defparam \db_btn2|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N24
cyclonev_lcell_comb \db_btn2|Add0~49 (
// Equation(s):
// \db_btn2|Add0~49_sumout  = SUM(( \db_btn2|cnt[8]~DUPLICATE_q  ) + ( GND ) + ( \db_btn2|Add0~54  ))
// \db_btn2|Add0~50  = CARRY(( \db_btn2|cnt[8]~DUPLICATE_q  ) + ( GND ) + ( \db_btn2|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn2|cnt[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn2|Add0~49_sumout ),
	.cout(\db_btn2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Add0~49 .extended_lut = "off";
defparam \db_btn2|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N26
dffeas \db_btn2|cnt[8]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[8]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn2|cnt[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N27
cyclonev_lcell_comb \db_btn2|Add0~45 (
// Equation(s):
// \db_btn2|Add0~45_sumout  = SUM(( \db_btn2|cnt [9] ) + ( GND ) + ( \db_btn2|Add0~50  ))
// \db_btn2|Add0~46  = CARRY(( \db_btn2|cnt [9] ) + ( GND ) + ( \db_btn2|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn2|cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn2|Add0~45_sumout ),
	.cout(\db_btn2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Add0~45 .extended_lut = "off";
defparam \db_btn2|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_btn2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N29
dffeas \db_btn2|cnt[9] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[9] .is_wysiwyg = "true";
defparam \db_btn2|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N25
dffeas \db_btn2|cnt[8] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[8] .is_wysiwyg = "true";
defparam \db_btn2|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N57
cyclonev_lcell_comb \db_btn2|Equal0~2 (
// Equation(s):
// \db_btn2|Equal0~2_combout  = ( \db_btn2|cnt [6] & ( (\db_btn2|cnt [9] & (\db_btn2|cnt [8] & (\db_btn2|cnt [5] & \db_btn2|cnt [7]))) ) )

	.dataa(!\db_btn2|cnt [9]),
	.datab(!\db_btn2|cnt [8]),
	.datac(!\db_btn2|cnt [5]),
	.datad(!\db_btn2|cnt [7]),
	.datae(gnd),
	.dataf(!\db_btn2|cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_btn2|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Equal0~2 .extended_lut = "off";
defparam \db_btn2|Equal0~2 .lut_mask = 64'h0000000000010001;
defparam \db_btn2|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N30
cyclonev_lcell_comb \db_btn2|Add0~41 (
// Equation(s):
// \db_btn2|Add0~41_sumout  = SUM(( \db_btn2|cnt [10] ) + ( GND ) + ( \db_btn2|Add0~46  ))
// \db_btn2|Add0~42  = CARRY(( \db_btn2|cnt [10] ) + ( GND ) + ( \db_btn2|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn2|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn2|Add0~41_sumout ),
	.cout(\db_btn2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Add0~41 .extended_lut = "off";
defparam \db_btn2|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N31
dffeas \db_btn2|cnt[10] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[10] .is_wysiwyg = "true";
defparam \db_btn2|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N33
cyclonev_lcell_comb \db_btn2|Add0~37 (
// Equation(s):
// \db_btn2|Add0~37_sumout  = SUM(( \db_btn2|cnt [11] ) + ( GND ) + ( \db_btn2|Add0~42  ))
// \db_btn2|Add0~38  = CARRY(( \db_btn2|cnt [11] ) + ( GND ) + ( \db_btn2|Add0~42  ))

	.dataa(!\db_btn2|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn2|Add0~37_sumout ),
	.cout(\db_btn2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Add0~37 .extended_lut = "off";
defparam \db_btn2|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \db_btn2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N35
dffeas \db_btn2|cnt[11] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[11] .is_wysiwyg = "true";
defparam \db_btn2|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N36
cyclonev_lcell_comb \db_btn2|Add0~33 (
// Equation(s):
// \db_btn2|Add0~33_sumout  = SUM(( \db_btn2|cnt [12] ) + ( GND ) + ( \db_btn2|Add0~38  ))
// \db_btn2|Add0~34  = CARRY(( \db_btn2|cnt [12] ) + ( GND ) + ( \db_btn2|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn2|cnt [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn2|Add0~33_sumout ),
	.cout(\db_btn2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Add0~33 .extended_lut = "off";
defparam \db_btn2|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N38
dffeas \db_btn2|cnt[12] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[12] .is_wysiwyg = "true";
defparam \db_btn2|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N39
cyclonev_lcell_comb \db_btn2|Add0~29 (
// Equation(s):
// \db_btn2|Add0~29_sumout  = SUM(( \db_btn2|cnt [13] ) + ( GND ) + ( \db_btn2|Add0~34  ))
// \db_btn2|Add0~30  = CARRY(( \db_btn2|cnt [13] ) + ( GND ) + ( \db_btn2|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn2|cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn2|Add0~29_sumout ),
	.cout(\db_btn2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Add0~29 .extended_lut = "off";
defparam \db_btn2|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N41
dffeas \db_btn2|cnt[13] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[13] .is_wysiwyg = "true";
defparam \db_btn2|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N42
cyclonev_lcell_comb \db_btn2|Add0~25 (
// Equation(s):
// \db_btn2|Add0~25_sumout  = SUM(( \db_btn2|cnt [14] ) + ( GND ) + ( \db_btn2|Add0~30  ))
// \db_btn2|Add0~26  = CARRY(( \db_btn2|cnt [14] ) + ( GND ) + ( \db_btn2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn2|cnt [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn2|Add0~25_sumout ),
	.cout(\db_btn2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Add0~25 .extended_lut = "off";
defparam \db_btn2|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_btn2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N43
dffeas \db_btn2|cnt[14] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[14] .is_wysiwyg = "true";
defparam \db_btn2|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N45
cyclonev_lcell_comb \db_btn2|Add0~21 (
// Equation(s):
// \db_btn2|Add0~21_sumout  = SUM(( \db_btn2|cnt [15] ) + ( GND ) + ( \db_btn2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn2|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn2|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Add0~21 .extended_lut = "off";
defparam \db_btn2|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N47
dffeas \db_btn2|cnt[15] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[15] .is_wysiwyg = "true";
defparam \db_btn2|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N51
cyclonev_lcell_comb \db_btn2|Equal0~1 (
// Equation(s):
// \db_btn2|Equal0~1_combout  = ( \db_btn2|cnt [12] & ( \db_btn2|cnt [13] & ( (\db_btn2|cnt [11] & (\db_btn2|cnt [15] & (\db_btn2|cnt [14] & \db_btn2|cnt [10]))) ) ) )

	.dataa(!\db_btn2|cnt [11]),
	.datab(!\db_btn2|cnt [15]),
	.datac(!\db_btn2|cnt [14]),
	.datad(!\db_btn2|cnt [10]),
	.datae(!\db_btn2|cnt [12]),
	.dataf(!\db_btn2|cnt [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_btn2|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Equal0~1 .extended_lut = "off";
defparam \db_btn2|Equal0~1 .lut_mask = 64'h0000000000000001;
defparam \db_btn2|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N13
dffeas \db_btn2|cnt[4]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[4]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn2|cnt[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N19
dffeas \db_btn2|filtered (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|filtered~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|filtered~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|filtered .is_wysiwyg = "true";
defparam \db_btn2|filtered .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N4
dffeas \db_btn2|cnt[1]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn2|cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N1
dffeas \db_btn2|cnt[0]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn2|cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N8
dffeas \db_btn2|cnt[2]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn2|cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N10
dffeas \db_btn2|cnt[3]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn2|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|cnt[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|cnt[3]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn2|cnt[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N51
cyclonev_lcell_comb \db_btn2|Equal0~0 (
// Equation(s):
// \db_btn2|Equal0~0_combout  = ( \db_btn2|cnt[2]~DUPLICATE_q  & ( \db_btn2|cnt[3]~DUPLICATE_q  & ( (\db_btn2|cnt[1]~DUPLICATE_q  & \db_btn2|cnt[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\db_btn2|cnt[1]~DUPLICATE_q ),
	.datac(!\db_btn2|cnt[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\db_btn2|cnt[2]~DUPLICATE_q ),
	.dataf(!\db_btn2|cnt[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_btn2|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn2|Equal0~0 .extended_lut = "off";
defparam \db_btn2|Equal0~0 .lut_mask = 64'h0000000000000303;
defparam \db_btn2|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N18
cyclonev_lcell_comb \db_btn2|filtered~0 (
// Equation(s):
// \db_btn2|filtered~0_combout  = ( \db_btn2|filtered~q  & ( \db_btn2|Equal0~0_combout  & ( ((!\db_btn2|Equal0~2_combout ) # ((!\db_btn2|Equal0~1_combout ) # (!\db_btn2|cnt[4]~DUPLICATE_q ))) # (\db_btn2|sync_1~q ) ) ) ) # ( !\db_btn2|filtered~q  & ( 
// \db_btn2|Equal0~0_combout  & ( (\db_btn2|sync_1~q  & (\db_btn2|Equal0~2_combout  & (\db_btn2|Equal0~1_combout  & \db_btn2|cnt[4]~DUPLICATE_q ))) ) ) ) # ( \db_btn2|filtered~q  & ( !\db_btn2|Equal0~0_combout  ) )

	.dataa(!\db_btn2|sync_1~q ),
	.datab(!\db_btn2|Equal0~2_combout ),
	.datac(!\db_btn2|Equal0~1_combout ),
	.datad(!\db_btn2|cnt[4]~DUPLICATE_q ),
	.datae(!\db_btn2|filtered~q ),
	.dataf(!\db_btn2|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_btn2|filtered~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn2|filtered~0 .extended_lut = "off";
defparam \db_btn2|filtered~0 .lut_mask = 64'h0000FFFF0001FFFD;
defparam \db_btn2|filtered~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N20
dffeas \db_btn2|filtered~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn2|filtered~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn2|filtered~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn2|filtered~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn2|filtered~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N0
cyclonev_lcell_comb \db_btn3|Add0~17 (
// Equation(s):
// \db_btn3|Add0~17_sumout  = SUM(( \db_btn3|cnt [0] ) + ( VCC ) + ( !VCC ))
// \db_btn3|Add0~18  = CARRY(( \db_btn3|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn3|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn3|Add0~17_sumout ),
	.cout(\db_btn3|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Add0~17 .extended_lut = "off";
defparam \db_btn3|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \db_btn3|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \btn3~input (
	.i(btn3),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn3~input_o ));
// synopsys translate_off
defparam \btn3~input .bus_hold = "false";
defparam \btn3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y3_N59
dffeas \db_btn3|sync_0 (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\btn3~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|sync_0 .is_wysiwyg = "true";
defparam \db_btn3|sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y3_N49
dffeas \db_btn3|sync_1 (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\db_btn3|sync_0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|sync_1 .is_wysiwyg = "true";
defparam \db_btn3|sync_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N48
cyclonev_lcell_comb \db_btn3|cnt_enable (
// Equation(s):
// \db_btn3|cnt_enable~combout  = ( \db_btn3|filtered~q  & ( \db_btn3|sync_1~q  ) ) # ( !\db_btn3|filtered~q  & ( !\db_btn3|sync_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn3|sync_1~q ),
	.datae(gnd),
	.dataf(!\db_btn3|filtered~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_btn3|cnt_enable~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn3|cnt_enable .extended_lut = "off";
defparam \db_btn3|cnt_enable .lut_mask = 64'hFF00FF0000FF00FF;
defparam \db_btn3|cnt_enable .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N2
dffeas \db_btn3|cnt[0] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[0] .is_wysiwyg = "true";
defparam \db_btn3|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N3
cyclonev_lcell_comb \db_btn3|Add0~13 (
// Equation(s):
// \db_btn3|Add0~13_sumout  = SUM(( \db_btn3|cnt [1] ) + ( GND ) + ( \db_btn3|Add0~18  ))
// \db_btn3|Add0~14  = CARRY(( \db_btn3|cnt [1] ) + ( GND ) + ( \db_btn3|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn3|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn3|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn3|Add0~13_sumout ),
	.cout(\db_btn3|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Add0~13 .extended_lut = "off";
defparam \db_btn3|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_btn3|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N5
dffeas \db_btn3|cnt[1] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[1] .is_wysiwyg = "true";
defparam \db_btn3|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N6
cyclonev_lcell_comb \db_btn3|Add0~9 (
// Equation(s):
// \db_btn3|Add0~9_sumout  = SUM(( \db_btn3|cnt [2] ) + ( GND ) + ( \db_btn3|Add0~14  ))
// \db_btn3|Add0~10  = CARRY(( \db_btn3|cnt [2] ) + ( GND ) + ( \db_btn3|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn3|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn3|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn3|Add0~9_sumout ),
	.cout(\db_btn3|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Add0~9 .extended_lut = "off";
defparam \db_btn3|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_btn3|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N7
dffeas \db_btn3|cnt[2] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[2] .is_wysiwyg = "true";
defparam \db_btn3|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N9
cyclonev_lcell_comb \db_btn3|Add0~5 (
// Equation(s):
// \db_btn3|Add0~5_sumout  = SUM(( \db_btn3|cnt [3] ) + ( GND ) + ( \db_btn3|Add0~10  ))
// \db_btn3|Add0~6  = CARRY(( \db_btn3|cnt [3] ) + ( GND ) + ( \db_btn3|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn3|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn3|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn3|Add0~5_sumout ),
	.cout(\db_btn3|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Add0~5 .extended_lut = "off";
defparam \db_btn3|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn3|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N11
dffeas \db_btn3|cnt[3] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[3] .is_wysiwyg = "true";
defparam \db_btn3|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N12
cyclonev_lcell_comb \db_btn3|Add0~1 (
// Equation(s):
// \db_btn3|Add0~1_sumout  = SUM(( \db_btn3|cnt [4] ) + ( GND ) + ( \db_btn3|Add0~6  ))
// \db_btn3|Add0~2  = CARRY(( \db_btn3|cnt [4] ) + ( GND ) + ( \db_btn3|Add0~6  ))

	.dataa(gnd),
	.datab(!\db_btn3|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn3|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn3|Add0~1_sumout ),
	.cout(\db_btn3|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Add0~1 .extended_lut = "off";
defparam \db_btn3|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \db_btn3|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N14
dffeas \db_btn3|cnt[4] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[4] .is_wysiwyg = "true";
defparam \db_btn3|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N15
cyclonev_lcell_comb \db_btn3|Add0~61 (
// Equation(s):
// \db_btn3|Add0~61_sumout  = SUM(( \db_btn3|cnt [5] ) + ( GND ) + ( \db_btn3|Add0~2  ))
// \db_btn3|Add0~62  = CARRY(( \db_btn3|cnt [5] ) + ( GND ) + ( \db_btn3|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn3|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn3|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn3|Add0~61_sumout ),
	.cout(\db_btn3|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Add0~61 .extended_lut = "off";
defparam \db_btn3|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn3|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N17
dffeas \db_btn3|cnt[5] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[5] .is_wysiwyg = "true";
defparam \db_btn3|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N18
cyclonev_lcell_comb \db_btn3|Add0~57 (
// Equation(s):
// \db_btn3|Add0~57_sumout  = SUM(( \db_btn3|cnt [6] ) + ( GND ) + ( \db_btn3|Add0~62  ))
// \db_btn3|Add0~58  = CARRY(( \db_btn3|cnt [6] ) + ( GND ) + ( \db_btn3|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn3|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn3|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn3|Add0~57_sumout ),
	.cout(\db_btn3|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Add0~57 .extended_lut = "off";
defparam \db_btn3|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn3|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N20
dffeas \db_btn3|cnt[6] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[6] .is_wysiwyg = "true";
defparam \db_btn3|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N21
cyclonev_lcell_comb \db_btn3|Add0~53 (
// Equation(s):
// \db_btn3|Add0~53_sumout  = SUM(( \db_btn3|cnt[7]~DUPLICATE_q  ) + ( GND ) + ( \db_btn3|Add0~58  ))
// \db_btn3|Add0~54  = CARRY(( \db_btn3|cnt[7]~DUPLICATE_q  ) + ( GND ) + ( \db_btn3|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn3|cnt[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn3|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn3|Add0~53_sumout ),
	.cout(\db_btn3|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Add0~53 .extended_lut = "off";
defparam \db_btn3|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_btn3|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N23
dffeas \db_btn3|cnt[7]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[7]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn3|cnt[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N24
cyclonev_lcell_comb \db_btn3|Add0~49 (
// Equation(s):
// \db_btn3|Add0~49_sumout  = SUM(( \db_btn3|cnt[8]~DUPLICATE_q  ) + ( GND ) + ( \db_btn3|Add0~54  ))
// \db_btn3|Add0~50  = CARRY(( \db_btn3|cnt[8]~DUPLICATE_q  ) + ( GND ) + ( \db_btn3|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn3|cnt[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn3|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn3|Add0~49_sumout ),
	.cout(\db_btn3|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Add0~49 .extended_lut = "off";
defparam \db_btn3|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn3|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N26
dffeas \db_btn3|cnt[8]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[8]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn3|cnt[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N27
cyclonev_lcell_comb \db_btn3|Add0~45 (
// Equation(s):
// \db_btn3|Add0~45_sumout  = SUM(( \db_btn3|cnt[9]~DUPLICATE_q  ) + ( GND ) + ( \db_btn3|Add0~50  ))
// \db_btn3|Add0~46  = CARRY(( \db_btn3|cnt[9]~DUPLICATE_q  ) + ( GND ) + ( \db_btn3|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn3|cnt[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn3|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn3|Add0~45_sumout ),
	.cout(\db_btn3|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Add0~45 .extended_lut = "off";
defparam \db_btn3|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_btn3|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N29
dffeas \db_btn3|cnt[9]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[9]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn3|cnt[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N30
cyclonev_lcell_comb \db_btn3|Add0~41 (
// Equation(s):
// \db_btn3|Add0~41_sumout  = SUM(( \db_btn3|cnt [10] ) + ( GND ) + ( \db_btn3|Add0~46  ))
// \db_btn3|Add0~42  = CARRY(( \db_btn3|cnt [10] ) + ( GND ) + ( \db_btn3|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn3|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn3|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn3|Add0~41_sumout ),
	.cout(\db_btn3|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Add0~41 .extended_lut = "off";
defparam \db_btn3|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn3|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N31
dffeas \db_btn3|cnt[10] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[10] .is_wysiwyg = "true";
defparam \db_btn3|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N33
cyclonev_lcell_comb \db_btn3|Add0~37 (
// Equation(s):
// \db_btn3|Add0~37_sumout  = SUM(( \db_btn3|cnt [11] ) + ( GND ) + ( \db_btn3|Add0~42  ))
// \db_btn3|Add0~38  = CARRY(( \db_btn3|cnt [11] ) + ( GND ) + ( \db_btn3|Add0~42  ))

	.dataa(!\db_btn3|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn3|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn3|Add0~37_sumout ),
	.cout(\db_btn3|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Add0~37 .extended_lut = "off";
defparam \db_btn3|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \db_btn3|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N35
dffeas \db_btn3|cnt[11] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[11] .is_wysiwyg = "true";
defparam \db_btn3|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N36
cyclonev_lcell_comb \db_btn3|Add0~33 (
// Equation(s):
// \db_btn3|Add0~33_sumout  = SUM(( \db_btn3|cnt [12] ) + ( GND ) + ( \db_btn3|Add0~38  ))
// \db_btn3|Add0~34  = CARRY(( \db_btn3|cnt [12] ) + ( GND ) + ( \db_btn3|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn3|cnt [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn3|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn3|Add0~33_sumout ),
	.cout(\db_btn3|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Add0~33 .extended_lut = "off";
defparam \db_btn3|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn3|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N38
dffeas \db_btn3|cnt[12] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[12] .is_wysiwyg = "true";
defparam \db_btn3|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N39
cyclonev_lcell_comb \db_btn3|Add0~29 (
// Equation(s):
// \db_btn3|Add0~29_sumout  = SUM(( \db_btn3|cnt [13] ) + ( GND ) + ( \db_btn3|Add0~34  ))
// \db_btn3|Add0~30  = CARRY(( \db_btn3|cnt [13] ) + ( GND ) + ( \db_btn3|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn3|cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn3|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn3|Add0~29_sumout ),
	.cout(\db_btn3|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Add0~29 .extended_lut = "off";
defparam \db_btn3|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn3|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N41
dffeas \db_btn3|cnt[13] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[13] .is_wysiwyg = "true";
defparam \db_btn3|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N42
cyclonev_lcell_comb \db_btn3|Add0~25 (
// Equation(s):
// \db_btn3|Add0~25_sumout  = SUM(( \db_btn3|cnt [14] ) + ( GND ) + ( \db_btn3|Add0~30  ))
// \db_btn3|Add0~26  = CARRY(( \db_btn3|cnt [14] ) + ( GND ) + ( \db_btn3|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn3|cnt [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn3|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn3|Add0~25_sumout ),
	.cout(\db_btn3|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Add0~25 .extended_lut = "off";
defparam \db_btn3|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_btn3|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N43
dffeas \db_btn3|cnt[14] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[14] .is_wysiwyg = "true";
defparam \db_btn3|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N45
cyclonev_lcell_comb \db_btn3|Add0~21 (
// Equation(s):
// \db_btn3|Add0~21_sumout  = SUM(( \db_btn3|cnt [15] ) + ( GND ) + ( \db_btn3|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_btn3|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_btn3|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_btn3|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Add0~21 .extended_lut = "off";
defparam \db_btn3|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_btn3|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N47
dffeas \db_btn3|cnt[15] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[15] .is_wysiwyg = "true";
defparam \db_btn3|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N54
cyclonev_lcell_comb \db_btn3|Equal0~1 (
// Equation(s):
// \db_btn3|Equal0~1_combout  = ( \db_btn3|cnt [12] & ( \db_btn3|cnt [13] & ( (\db_btn3|cnt [11] & (\db_btn3|cnt [14] & (\db_btn3|cnt [10] & \db_btn3|cnt [15]))) ) ) )

	.dataa(!\db_btn3|cnt [11]),
	.datab(!\db_btn3|cnt [14]),
	.datac(!\db_btn3|cnt [10]),
	.datad(!\db_btn3|cnt [15]),
	.datae(!\db_btn3|cnt [12]),
	.dataf(!\db_btn3|cnt [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_btn3|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Equal0~1 .extended_lut = "off";
defparam \db_btn3|Equal0~1 .lut_mask = 64'h0000000000000001;
defparam \db_btn3|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N13
dffeas \db_btn3|cnt[4]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[4]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn3|cnt[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y3_N22
dffeas \db_btn3|cnt[7] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[7] .is_wysiwyg = "true";
defparam \db_btn3|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y3_N19
dffeas \db_btn3|cnt[6]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[6]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn3|cnt[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y3_N16
dffeas \db_btn3|cnt[5]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[5]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn3|cnt[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y3_N28
dffeas \db_btn3|cnt[9] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[9] .is_wysiwyg = "true";
defparam \db_btn3|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y3_N25
dffeas \db_btn3|cnt[8] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[8] .is_wysiwyg = "true";
defparam \db_btn3|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N33
cyclonev_lcell_comb \db_btn3|Equal0~2 (
// Equation(s):
// \db_btn3|Equal0~2_combout  = ( \db_btn3|cnt [9] & ( \db_btn3|cnt [8] & ( (\db_btn3|cnt [7] & (\db_btn3|cnt[6]~DUPLICATE_q  & \db_btn3|cnt[5]~DUPLICATE_q )) ) ) )

	.dataa(!\db_btn3|cnt [7]),
	.datab(!\db_btn3|cnt[6]~DUPLICATE_q ),
	.datac(!\db_btn3|cnt[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\db_btn3|cnt [9]),
	.dataf(!\db_btn3|cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_btn3|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Equal0~2 .extended_lut = "off";
defparam \db_btn3|Equal0~2 .lut_mask = 64'h0000000000000101;
defparam \db_btn3|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N1
dffeas \db_btn3|cnt[0]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn3|cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y3_N10
dffeas \db_btn3|cnt[3]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[3]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn3|cnt[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y3_N8
dffeas \db_btn3|cnt[2]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn3|cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y3_N4
dffeas \db_btn3|cnt[1]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_btn3|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \db_btn3|cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N51
cyclonev_lcell_comb \db_btn3|Equal0~0 (
// Equation(s):
// \db_btn3|Equal0~0_combout  = ( \db_btn3|cnt[1]~DUPLICATE_q  & ( (\db_btn3|cnt[0]~DUPLICATE_q  & (\db_btn3|cnt[3]~DUPLICATE_q  & \db_btn3|cnt[2]~DUPLICATE_q )) ) )

	.dataa(!\db_btn3|cnt[0]~DUPLICATE_q ),
	.datab(!\db_btn3|cnt[3]~DUPLICATE_q ),
	.datac(!\db_btn3|cnt[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\db_btn3|cnt[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_btn3|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn3|Equal0~0 .extended_lut = "off";
defparam \db_btn3|Equal0~0 .lut_mask = 64'h0000000001010101;
defparam \db_btn3|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N24
cyclonev_lcell_comb \db_btn3|filtered~0 (
// Equation(s):
// \db_btn3|filtered~0_combout  = ( \db_btn3|filtered~q  & ( \db_btn3|Equal0~0_combout  & ( (!\db_btn3|Equal0~1_combout ) # ((!\db_btn3|cnt[4]~DUPLICATE_q ) # ((!\db_btn3|Equal0~2_combout ) # (\db_btn3|sync_1~q ))) ) ) ) # ( !\db_btn3|filtered~q  & ( 
// \db_btn3|Equal0~0_combout  & ( (\db_btn3|Equal0~1_combout  & (\db_btn3|cnt[4]~DUPLICATE_q  & (\db_btn3|Equal0~2_combout  & \db_btn3|sync_1~q ))) ) ) ) # ( \db_btn3|filtered~q  & ( !\db_btn3|Equal0~0_combout  ) )

	.dataa(!\db_btn3|Equal0~1_combout ),
	.datab(!\db_btn3|cnt[4]~DUPLICATE_q ),
	.datac(!\db_btn3|Equal0~2_combout ),
	.datad(!\db_btn3|sync_1~q ),
	.datae(!\db_btn3|filtered~q ),
	.dataf(!\db_btn3|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_btn3|filtered~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_btn3|filtered~0 .extended_lut = "off";
defparam \db_btn3|filtered~0 .lut_mask = 64'h0000FFFF0001FEFF;
defparam \db_btn3|filtered~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N26
dffeas \db_btn3|filtered (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_btn3|filtered~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_btn3|filtered~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_btn3|filtered .is_wysiwyg = "true";
defparam \db_btn3|filtered .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N0
cyclonev_lcell_comb \alu_inst|u_sub|fa2|Cout (
// Equation(s):
// \alu_inst|u_sub|fa2|Cout~combout  = ( \db_btn3|filtered~q  & ( \spi_inst|data_buffer_reg [1] & ( (!\spi_inst|data_buffer_reg [0] & (!\spi_inst|data_buffer_reg [2] & (!\db_btn1|filtered~q  & !\db_btn2|filtered~DUPLICATE_q ))) ) ) ) # ( !\db_btn3|filtered~q 
//  & ( \spi_inst|data_buffer_reg [1] & ( (!\spi_inst|data_buffer_reg [0] & !\spi_inst|data_buffer_reg [2]) ) ) ) # ( \db_btn3|filtered~q  & ( !\spi_inst|data_buffer_reg [1] & ( (!\spi_inst|data_buffer_reg [2] & ((!\db_btn2|filtered~DUPLICATE_q ) # 
// ((!\spi_inst|data_buffer_reg [0] & !\db_btn1|filtered~q )))) ) ) ) # ( !\db_btn3|filtered~q  & ( !\spi_inst|data_buffer_reg [1] & ( !\spi_inst|data_buffer_reg [2] ) ) )

	.dataa(!\spi_inst|data_buffer_reg [0]),
	.datab(!\spi_inst|data_buffer_reg [2]),
	.datac(!\db_btn1|filtered~q ),
	.datad(!\db_btn2|filtered~DUPLICATE_q ),
	.datae(!\db_btn3|filtered~q ),
	.dataf(!\spi_inst|data_buffer_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|u_sub|fa2|Cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|u_sub|fa2|Cout .extended_lut = "off";
defparam \alu_inst|u_sub|fa2|Cout .lut_mask = 64'hCCCCCC8088888000;
defparam \alu_inst|u_sub|fa2|Cout .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N33
cyclonev_lcell_comb \alu_inst|u_mul|fa2b|Cout~0 (
// Equation(s):
// \alu_inst|u_mul|fa2b|Cout~0_combout  = ( \db_btn3|filtered~q  & ( \spi_inst|data_buffer_reg [1] & ( (\spi_inst|data_buffer_reg [0] & (!\db_btn2|filtered~DUPLICATE_q  & (!\spi_inst|data_buffer_reg [2] & !\db_btn1|filtered~q ))) ) ) ) # ( 
// !\db_btn3|filtered~q  & ( \spi_inst|data_buffer_reg [1] & ( (\spi_inst|data_buffer_reg [0] & !\spi_inst|data_buffer_reg [2]) ) ) )

	.dataa(!\spi_inst|data_buffer_reg [0]),
	.datab(!\db_btn2|filtered~DUPLICATE_q ),
	.datac(!\spi_inst|data_buffer_reg [2]),
	.datad(!\db_btn1|filtered~q ),
	.datae(!\db_btn3|filtered~q ),
	.dataf(!\spi_inst|data_buffer_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|u_mul|fa2b|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|u_mul|fa2b|Cout~0 .extended_lut = "off";
defparam \alu_inst|u_mul|fa2b|Cout~0 .lut_mask = 64'h0000000050504000;
defparam \alu_inst|u_mul|fa2b|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N0
cyclonev_lcell_comb \db_Xor|Add0~17 (
// Equation(s):
// \db_Xor|Add0~17_sumout  = SUM(( \db_Xor|cnt [0] ) + ( VCC ) + ( !VCC ))
// \db_Xor|Add0~18  = CARRY(( \db_Xor|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_Xor|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Xor|Add0~17_sumout ),
	.cout(\db_Xor|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Add0~17 .extended_lut = "off";
defparam \db_Xor|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \db_Xor|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \Xor~input (
	.i(\Xor ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Xor~input_o ));
// synopsys translate_off
defparam \Xor~input .bus_hold = "false";
defparam \Xor~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N48
cyclonev_lcell_comb \db_Xor|sync_0~feeder (
// Equation(s):
// \db_Xor|sync_0~feeder_combout  = ( \Xor~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Xor~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_Xor|sync_0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_Xor|sync_0~feeder .extended_lut = "off";
defparam \db_Xor|sync_0~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \db_Xor|sync_0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N49
dffeas \db_Xor|sync_0 (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|sync_0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|sync_0 .is_wysiwyg = "true";
defparam \db_Xor|sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N50
dffeas \db_Xor|sync_1 (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\db_Xor|sync_0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|sync_1 .is_wysiwyg = "true";
defparam \db_Xor|sync_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N51
cyclonev_lcell_comb \db_Xor|cnt_enable (
// Equation(s):
// \db_Xor|cnt_enable~combout  = !\db_Xor|sync_1~q  $ (\db_Xor|filtered~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_Xor|sync_1~q ),
	.datad(!\db_Xor|filtered~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_Xor|cnt_enable~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_Xor|cnt_enable .extended_lut = "off";
defparam \db_Xor|cnt_enable .lut_mask = 64'hF00FF00FF00FF00F;
defparam \db_Xor|cnt_enable .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N2
dffeas \db_Xor|cnt[0] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[0] .is_wysiwyg = "true";
defparam \db_Xor|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N3
cyclonev_lcell_comb \db_Xor|Add0~13 (
// Equation(s):
// \db_Xor|Add0~13_sumout  = SUM(( \db_Xor|cnt [1] ) + ( GND ) + ( \db_Xor|Add0~18  ))
// \db_Xor|Add0~14  = CARRY(( \db_Xor|cnt [1] ) + ( GND ) + ( \db_Xor|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_Xor|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Xor|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Xor|Add0~13_sumout ),
	.cout(\db_Xor|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Add0~13 .extended_lut = "off";
defparam \db_Xor|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_Xor|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N5
dffeas \db_Xor|cnt[1] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[1] .is_wysiwyg = "true";
defparam \db_Xor|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N6
cyclonev_lcell_comb \db_Xor|Add0~21 (
// Equation(s):
// \db_Xor|Add0~21_sumout  = SUM(( \db_Xor|cnt[2]~DUPLICATE_q  ) + ( GND ) + ( \db_Xor|Add0~14  ))
// \db_Xor|Add0~22  = CARRY(( \db_Xor|cnt[2]~DUPLICATE_q  ) + ( GND ) + ( \db_Xor|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_Xor|cnt[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Xor|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Xor|Add0~21_sumout ),
	.cout(\db_Xor|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Add0~21 .extended_lut = "off";
defparam \db_Xor|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_Xor|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N7
dffeas \db_Xor|cnt[2]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \db_Xor|cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N9
cyclonev_lcell_comb \db_Xor|Add0~25 (
// Equation(s):
// \db_Xor|Add0~25_sumout  = SUM(( \db_Xor|cnt [3] ) + ( GND ) + ( \db_Xor|Add0~22  ))
// \db_Xor|Add0~26  = CARRY(( \db_Xor|cnt [3] ) + ( GND ) + ( \db_Xor|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_Xor|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Xor|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Xor|Add0~25_sumout ),
	.cout(\db_Xor|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Add0~25 .extended_lut = "off";
defparam \db_Xor|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_Xor|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N11
dffeas \db_Xor|cnt[3] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[3] .is_wysiwyg = "true";
defparam \db_Xor|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N12
cyclonev_lcell_comb \db_Xor|Add0~29 (
// Equation(s):
// \db_Xor|Add0~29_sumout  = SUM(( \db_Xor|cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \db_Xor|Add0~26  ))
// \db_Xor|Add0~30  = CARRY(( \db_Xor|cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \db_Xor|Add0~26  ))

	.dataa(gnd),
	.datab(!\db_Xor|cnt[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Xor|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Xor|Add0~29_sumout ),
	.cout(\db_Xor|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Add0~29 .extended_lut = "off";
defparam \db_Xor|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \db_Xor|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N14
dffeas \db_Xor|cnt[4]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[4]~DUPLICATE .is_wysiwyg = "true";
defparam \db_Xor|cnt[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N15
cyclonev_lcell_comb \db_Xor|Add0~57 (
// Equation(s):
// \db_Xor|Add0~57_sumout  = SUM(( \db_Xor|cnt [5] ) + ( GND ) + ( \db_Xor|Add0~30  ))
// \db_Xor|Add0~58  = CARRY(( \db_Xor|cnt [5] ) + ( GND ) + ( \db_Xor|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_Xor|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Xor|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Xor|Add0~57_sumout ),
	.cout(\db_Xor|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Add0~57 .extended_lut = "off";
defparam \db_Xor|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_Xor|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N17
dffeas \db_Xor|cnt[5] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[5] .is_wysiwyg = "true";
defparam \db_Xor|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N18
cyclonev_lcell_comb \db_Xor|Add0~33 (
// Equation(s):
// \db_Xor|Add0~33_sumout  = SUM(( \db_Xor|cnt [6] ) + ( GND ) + ( \db_Xor|Add0~58  ))
// \db_Xor|Add0~34  = CARRY(( \db_Xor|cnt [6] ) + ( GND ) + ( \db_Xor|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_Xor|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Xor|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Xor|Add0~33_sumout ),
	.cout(\db_Xor|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Add0~33 .extended_lut = "off";
defparam \db_Xor|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_Xor|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N20
dffeas \db_Xor|cnt[6] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[6] .is_wysiwyg = "true";
defparam \db_Xor|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N21
cyclonev_lcell_comb \db_Xor|Add0~37 (
// Equation(s):
// \db_Xor|Add0~37_sumout  = SUM(( \db_Xor|cnt [7] ) + ( GND ) + ( \db_Xor|Add0~34  ))
// \db_Xor|Add0~38  = CARRY(( \db_Xor|cnt [7] ) + ( GND ) + ( \db_Xor|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_Xor|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Xor|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Xor|Add0~37_sumout ),
	.cout(\db_Xor|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Add0~37 .extended_lut = "off";
defparam \db_Xor|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_Xor|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N23
dffeas \db_Xor|cnt[7] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[7] .is_wysiwyg = "true";
defparam \db_Xor|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N24
cyclonev_lcell_comb \db_Xor|Add0~41 (
// Equation(s):
// \db_Xor|Add0~41_sumout  = SUM(( \db_Xor|cnt [8] ) + ( GND ) + ( \db_Xor|Add0~38  ))
// \db_Xor|Add0~42  = CARRY(( \db_Xor|cnt [8] ) + ( GND ) + ( \db_Xor|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_Xor|cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Xor|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Xor|Add0~41_sumout ),
	.cout(\db_Xor|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Add0~41 .extended_lut = "off";
defparam \db_Xor|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_Xor|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N26
dffeas \db_Xor|cnt[8] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[8] .is_wysiwyg = "true";
defparam \db_Xor|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N27
cyclonev_lcell_comb \db_Xor|Add0~45 (
// Equation(s):
// \db_Xor|Add0~45_sumout  = SUM(( \db_Xor|cnt[9]~DUPLICATE_q  ) + ( GND ) + ( \db_Xor|Add0~42  ))
// \db_Xor|Add0~46  = CARRY(( \db_Xor|cnt[9]~DUPLICATE_q  ) + ( GND ) + ( \db_Xor|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_Xor|cnt[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Xor|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Xor|Add0~45_sumout ),
	.cout(\db_Xor|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Add0~45 .extended_lut = "off";
defparam \db_Xor|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_Xor|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N29
dffeas \db_Xor|cnt[9]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[9]~DUPLICATE .is_wysiwyg = "true";
defparam \db_Xor|cnt[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N30
cyclonev_lcell_comb \db_Xor|Add0~49 (
// Equation(s):
// \db_Xor|Add0~49_sumout  = SUM(( \db_Xor|cnt [10] ) + ( GND ) + ( \db_Xor|Add0~46  ))
// \db_Xor|Add0~50  = CARRY(( \db_Xor|cnt [10] ) + ( GND ) + ( \db_Xor|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_Xor|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Xor|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Xor|Add0~49_sumout ),
	.cout(\db_Xor|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Add0~49 .extended_lut = "off";
defparam \db_Xor|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_Xor|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N31
dffeas \db_Xor|cnt[10] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[10] .is_wysiwyg = "true";
defparam \db_Xor|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N33
cyclonev_lcell_comb \db_Xor|Add0~53 (
// Equation(s):
// \db_Xor|Add0~53_sumout  = SUM(( \db_Xor|cnt [11] ) + ( GND ) + ( \db_Xor|Add0~50  ))
// \db_Xor|Add0~54  = CARRY(( \db_Xor|cnt [11] ) + ( GND ) + ( \db_Xor|Add0~50  ))

	.dataa(!\db_Xor|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Xor|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Xor|Add0~53_sumout ),
	.cout(\db_Xor|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Add0~53 .extended_lut = "off";
defparam \db_Xor|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \db_Xor|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N35
dffeas \db_Xor|cnt[11] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[11] .is_wysiwyg = "true";
defparam \db_Xor|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N36
cyclonev_lcell_comb \db_Xor|Add0~61 (
// Equation(s):
// \db_Xor|Add0~61_sumout  = SUM(( \db_Xor|cnt [12] ) + ( GND ) + ( \db_Xor|Add0~54  ))
// \db_Xor|Add0~62  = CARRY(( \db_Xor|cnt [12] ) + ( GND ) + ( \db_Xor|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_Xor|cnt [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Xor|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Xor|Add0~61_sumout ),
	.cout(\db_Xor|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Add0~61 .extended_lut = "off";
defparam \db_Xor|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_Xor|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N37
dffeas \db_Xor|cnt[12] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[12] .is_wysiwyg = "true";
defparam \db_Xor|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N39
cyclonev_lcell_comb \db_Xor|Add0~1 (
// Equation(s):
// \db_Xor|Add0~1_sumout  = SUM(( \db_Xor|cnt [13] ) + ( GND ) + ( \db_Xor|Add0~62  ))
// \db_Xor|Add0~2  = CARRY(( \db_Xor|cnt [13] ) + ( GND ) + ( \db_Xor|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_Xor|cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Xor|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Xor|Add0~1_sumout ),
	.cout(\db_Xor|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Add0~1 .extended_lut = "off";
defparam \db_Xor|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_Xor|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N41
dffeas \db_Xor|cnt[13] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[13] .is_wysiwyg = "true";
defparam \db_Xor|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N42
cyclonev_lcell_comb \db_Xor|Add0~9 (
// Equation(s):
// \db_Xor|Add0~9_sumout  = SUM(( \db_Xor|cnt [14] ) + ( GND ) + ( \db_Xor|Add0~2  ))
// \db_Xor|Add0~10  = CARRY(( \db_Xor|cnt [14] ) + ( GND ) + ( \db_Xor|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_Xor|cnt [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Xor|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Xor|Add0~9_sumout ),
	.cout(\db_Xor|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Add0~9 .extended_lut = "off";
defparam \db_Xor|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_Xor|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N43
dffeas \db_Xor|cnt[14] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[14] .is_wysiwyg = "true";
defparam \db_Xor|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N45
cyclonev_lcell_comb \db_Xor|Add0~5 (
// Equation(s):
// \db_Xor|Add0~5_sumout  = SUM(( \db_Xor|cnt [15] ) + ( GND ) + ( \db_Xor|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_Xor|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Xor|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Xor|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Add0~5 .extended_lut = "off";
defparam \db_Xor|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_Xor|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N47
dffeas \db_Xor|cnt[15] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[15] .is_wysiwyg = "true";
defparam \db_Xor|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N24
cyclonev_lcell_comb \db_Xor|Equal0~0 (
// Equation(s):
// \db_Xor|Equal0~0_combout  = ( \db_Xor|cnt [1] & ( \db_Xor|cnt [14] & ( (\db_Xor|cnt [15] & \db_Xor|cnt [0]) ) ) )

	.dataa(!\db_Xor|cnt [15]),
	.datab(gnd),
	.datac(!\db_Xor|cnt [0]),
	.datad(gnd),
	.datae(!\db_Xor|cnt [1]),
	.dataf(!\db_Xor|cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_Xor|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Equal0~0 .extended_lut = "off";
defparam \db_Xor|Equal0~0 .lut_mask = 64'h0000000000000505;
defparam \db_Xor|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N28
dffeas \db_Xor|cnt[9] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[9] .is_wysiwyg = "true";
defparam \db_Xor|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N48
cyclonev_lcell_comb \db_Xor|Equal0~2 (
// Equation(s):
// \db_Xor|Equal0~2_combout  = ( \db_Xor|cnt [5] & ( (\db_Xor|cnt [10] & (\db_Xor|cnt [9] & (\db_Xor|cnt [11] & \db_Xor|cnt [12]))) ) )

	.dataa(!\db_Xor|cnt [10]),
	.datab(!\db_Xor|cnt [9]),
	.datac(!\db_Xor|cnt [11]),
	.datad(!\db_Xor|cnt [12]),
	.datae(gnd),
	.dataf(!\db_Xor|cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_Xor|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Equal0~2 .extended_lut = "off";
defparam \db_Xor|Equal0~2 .lut_mask = 64'h0000000000010001;
defparam \db_Xor|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N8
dffeas \db_Xor|cnt[2] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[2] .is_wysiwyg = "true";
defparam \db_Xor|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N13
dffeas \db_Xor|cnt[4] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Xor|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|cnt[4] .is_wysiwyg = "true";
defparam \db_Xor|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N54
cyclonev_lcell_comb \db_Xor|Equal0~1 (
// Equation(s):
// \db_Xor|Equal0~1_combout  = ( \db_Xor|cnt [7] & ( \db_Xor|cnt [3] & ( (\db_Xor|cnt [6] & (\db_Xor|cnt [2] & (\db_Xor|cnt [8] & \db_Xor|cnt [4]))) ) ) )

	.dataa(!\db_Xor|cnt [6]),
	.datab(!\db_Xor|cnt [2]),
	.datac(!\db_Xor|cnt [8]),
	.datad(!\db_Xor|cnt [4]),
	.datae(!\db_Xor|cnt [7]),
	.dataf(!\db_Xor|cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_Xor|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_Xor|Equal0~1 .extended_lut = "off";
defparam \db_Xor|Equal0~1 .lut_mask = 64'h0000000000000001;
defparam \db_Xor|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N30
cyclonev_lcell_comb \db_Xor|filtered~0 (
// Equation(s):
// \db_Xor|filtered~0_combout  = ( \db_Xor|filtered~q  & ( \db_Xor|sync_1~q  ) ) # ( !\db_Xor|filtered~q  & ( \db_Xor|sync_1~q  & ( (\db_Xor|Equal0~0_combout  & (\db_Xor|Equal0~2_combout  & (\db_Xor|cnt [13] & \db_Xor|Equal0~1_combout ))) ) ) ) # ( 
// \db_Xor|filtered~q  & ( !\db_Xor|sync_1~q  & ( (!\db_Xor|Equal0~0_combout ) # ((!\db_Xor|Equal0~2_combout ) # ((!\db_Xor|cnt [13]) # (!\db_Xor|Equal0~1_combout ))) ) ) )

	.dataa(!\db_Xor|Equal0~0_combout ),
	.datab(!\db_Xor|Equal0~2_combout ),
	.datac(!\db_Xor|cnt [13]),
	.datad(!\db_Xor|Equal0~1_combout ),
	.datae(!\db_Xor|filtered~q ),
	.dataf(!\db_Xor|sync_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_Xor|filtered~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_Xor|filtered~0 .extended_lut = "off";
defparam \db_Xor|filtered~0 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \db_Xor|filtered~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y5_N31
dffeas \db_Xor|filtered (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|filtered~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|filtered~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|filtered .is_wysiwyg = "true";
defparam \db_Xor|filtered .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N0
cyclonev_lcell_comb \db_Sub|Add0~57 (
// Equation(s):
// \db_Sub|Add0~57_sumout  = SUM(( \db_Sub|cnt [0] ) + ( VCC ) + ( !VCC ))
// \db_Sub|Add0~58  = CARRY(( \db_Sub|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_Sub|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Sub|Add0~57_sumout ),
	.cout(\db_Sub|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Add0~57 .extended_lut = "off";
defparam \db_Sub|Add0~57 .lut_mask = 64'h00000000000000FF;
defparam \db_Sub|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \Sub~input (
	.i(Sub),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Sub~input_o ));
// synopsys translate_off
defparam \Sub~input .bus_hold = "false";
defparam \Sub~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N51
cyclonev_lcell_comb \db_Sub|sync_0~feeder (
// Equation(s):
// \db_Sub|sync_0~feeder_combout  = ( \Sub~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sub~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_Sub|sync_0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_Sub|sync_0~feeder .extended_lut = "off";
defparam \db_Sub|sync_0~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \db_Sub|sync_0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y8_N52
dffeas \db_Sub|sync_0 (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|sync_0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|sync_0 .is_wysiwyg = "true";
defparam \db_Sub|sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N50
dffeas \db_Sub|sync_1 (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\db_Sub|sync_0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|sync_1 .is_wysiwyg = "true";
defparam \db_Sub|sync_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N57
cyclonev_lcell_comb \db_Sub|cnt_enable (
// Equation(s):
// \db_Sub|cnt_enable~combout  = ( \db_Sub|sync_1~q  & ( \db_Sub|filtered~DUPLICATE_q  ) ) # ( !\db_Sub|sync_1~q  & ( !\db_Sub|filtered~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_Sub|filtered~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\db_Sub|sync_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_Sub|cnt_enable~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_Sub|cnt_enable .extended_lut = "off";
defparam \db_Sub|cnt_enable .lut_mask = 64'hFF00FF0000FF00FF;
defparam \db_Sub|cnt_enable .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N2
dffeas \db_Sub|cnt[0] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[0] .is_wysiwyg = "true";
defparam \db_Sub|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N3
cyclonev_lcell_comb \db_Sub|Add0~53 (
// Equation(s):
// \db_Sub|Add0~53_sumout  = SUM(( \db_Sub|cnt [1] ) + ( GND ) + ( \db_Sub|Add0~58  ))
// \db_Sub|Add0~54  = CARRY(( \db_Sub|cnt [1] ) + ( GND ) + ( \db_Sub|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_Sub|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Sub|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Sub|Add0~53_sumout ),
	.cout(\db_Sub|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Add0~53 .extended_lut = "off";
defparam \db_Sub|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_Sub|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N5
dffeas \db_Sub|cnt[1] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[1] .is_wysiwyg = "true";
defparam \db_Sub|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N6
cyclonev_lcell_comb \db_Sub|Add0~49 (
// Equation(s):
// \db_Sub|Add0~49_sumout  = SUM(( \db_Sub|cnt [2] ) + ( GND ) + ( \db_Sub|Add0~54  ))
// \db_Sub|Add0~50  = CARRY(( \db_Sub|cnt [2] ) + ( GND ) + ( \db_Sub|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_Sub|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Sub|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Sub|Add0~49_sumout ),
	.cout(\db_Sub|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Add0~49 .extended_lut = "off";
defparam \db_Sub|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_Sub|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N7
dffeas \db_Sub|cnt[2] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[2] .is_wysiwyg = "true";
defparam \db_Sub|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N9
cyclonev_lcell_comb \db_Sub|Add0~45 (
// Equation(s):
// \db_Sub|Add0~45_sumout  = SUM(( \db_Sub|cnt [3] ) + ( GND ) + ( \db_Sub|Add0~50  ))
// \db_Sub|Add0~46  = CARRY(( \db_Sub|cnt [3] ) + ( GND ) + ( \db_Sub|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_Sub|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Sub|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Sub|Add0~45_sumout ),
	.cout(\db_Sub|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Add0~45 .extended_lut = "off";
defparam \db_Sub|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_Sub|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N11
dffeas \db_Sub|cnt[3] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[3] .is_wysiwyg = "true";
defparam \db_Sub|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N12
cyclonev_lcell_comb \db_Sub|Add0~41 (
// Equation(s):
// \db_Sub|Add0~41_sumout  = SUM(( \db_Sub|cnt [4] ) + ( GND ) + ( \db_Sub|Add0~46  ))
// \db_Sub|Add0~42  = CARRY(( \db_Sub|cnt [4] ) + ( GND ) + ( \db_Sub|Add0~46  ))

	.dataa(gnd),
	.datab(!\db_Sub|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Sub|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Sub|Add0~41_sumout ),
	.cout(\db_Sub|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Add0~41 .extended_lut = "off";
defparam \db_Sub|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \db_Sub|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N14
dffeas \db_Sub|cnt[4] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[4] .is_wysiwyg = "true";
defparam \db_Sub|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N15
cyclonev_lcell_comb \db_Sub|Add0~37 (
// Equation(s):
// \db_Sub|Add0~37_sumout  = SUM(( \db_Sub|cnt [5] ) + ( GND ) + ( \db_Sub|Add0~42  ))
// \db_Sub|Add0~38  = CARRY(( \db_Sub|cnt [5] ) + ( GND ) + ( \db_Sub|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_Sub|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Sub|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Sub|Add0~37_sumout ),
	.cout(\db_Sub|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Add0~37 .extended_lut = "off";
defparam \db_Sub|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_Sub|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N17
dffeas \db_Sub|cnt[5] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[5] .is_wysiwyg = "true";
defparam \db_Sub|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N18
cyclonev_lcell_comb \db_Sub|Add0~33 (
// Equation(s):
// \db_Sub|Add0~33_sumout  = SUM(( \db_Sub|cnt [6] ) + ( GND ) + ( \db_Sub|Add0~38  ))
// \db_Sub|Add0~34  = CARRY(( \db_Sub|cnt [6] ) + ( GND ) + ( \db_Sub|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_Sub|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Sub|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Sub|Add0~33_sumout ),
	.cout(\db_Sub|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Add0~33 .extended_lut = "off";
defparam \db_Sub|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_Sub|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N20
dffeas \db_Sub|cnt[6] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[6] .is_wysiwyg = "true";
defparam \db_Sub|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N21
cyclonev_lcell_comb \db_Sub|Add0~29 (
// Equation(s):
// \db_Sub|Add0~29_sumout  = SUM(( \db_Sub|cnt [7] ) + ( GND ) + ( \db_Sub|Add0~34  ))
// \db_Sub|Add0~30  = CARRY(( \db_Sub|cnt [7] ) + ( GND ) + ( \db_Sub|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_Sub|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Sub|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Sub|Add0~29_sumout ),
	.cout(\db_Sub|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Add0~29 .extended_lut = "off";
defparam \db_Sub|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_Sub|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N23
dffeas \db_Sub|cnt[7] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[7] .is_wysiwyg = "true";
defparam \db_Sub|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N13
dffeas \db_Sub|cnt[4]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[4]~DUPLICATE .is_wysiwyg = "true";
defparam \db_Sub|cnt[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N24
cyclonev_lcell_comb \db_Sub|Add0~25 (
// Equation(s):
// \db_Sub|Add0~25_sumout  = SUM(( \db_Sub|cnt [8] ) + ( GND ) + ( \db_Sub|Add0~30  ))
// \db_Sub|Add0~26  = CARRY(( \db_Sub|cnt [8] ) + ( GND ) + ( \db_Sub|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_Sub|cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Sub|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Sub|Add0~25_sumout ),
	.cout(\db_Sub|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Add0~25 .extended_lut = "off";
defparam \db_Sub|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_Sub|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N26
dffeas \db_Sub|cnt[8] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[8] .is_wysiwyg = "true";
defparam \db_Sub|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N27
cyclonev_lcell_comb \db_Sub|Add0~21 (
// Equation(s):
// \db_Sub|Add0~21_sumout  = SUM(( \db_Sub|cnt [9] ) + ( GND ) + ( \db_Sub|Add0~26  ))
// \db_Sub|Add0~22  = CARRY(( \db_Sub|cnt [9] ) + ( GND ) + ( \db_Sub|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_Sub|cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Sub|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Sub|Add0~21_sumout ),
	.cout(\db_Sub|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Add0~21 .extended_lut = "off";
defparam \db_Sub|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_Sub|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N29
dffeas \db_Sub|cnt[9] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[9] .is_wysiwyg = "true";
defparam \db_Sub|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N51
cyclonev_lcell_comb \db_Sub|Equal0~1 (
// Equation(s):
// \db_Sub|Equal0~1_combout  = ( \db_Sub|cnt [9] & ( \db_Sub|cnt [8] & ( (\db_Sub|cnt [7] & (\db_Sub|cnt [5] & (\db_Sub|cnt[4]~DUPLICATE_q  & \db_Sub|cnt [6]))) ) ) )

	.dataa(!\db_Sub|cnt [7]),
	.datab(!\db_Sub|cnt [5]),
	.datac(!\db_Sub|cnt[4]~DUPLICATE_q ),
	.datad(!\db_Sub|cnt [6]),
	.datae(!\db_Sub|cnt [9]),
	.dataf(!\db_Sub|cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_Sub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Equal0~1 .extended_lut = "off";
defparam \db_Sub|Equal0~1 .lut_mask = 64'h0000000000000001;
defparam \db_Sub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N30
cyclonev_lcell_comb \db_Sub|Add0~17 (
// Equation(s):
// \db_Sub|Add0~17_sumout  = SUM(( \db_Sub|cnt [10] ) + ( GND ) + ( \db_Sub|Add0~22  ))
// \db_Sub|Add0~18  = CARRY(( \db_Sub|cnt [10] ) + ( GND ) + ( \db_Sub|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_Sub|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Sub|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Sub|Add0~17_sumout ),
	.cout(\db_Sub|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Add0~17 .extended_lut = "off";
defparam \db_Sub|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_Sub|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N31
dffeas \db_Sub|cnt[10] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[10] .is_wysiwyg = "true";
defparam \db_Sub|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N33
cyclonev_lcell_comb \db_Sub|Add0~13 (
// Equation(s):
// \db_Sub|Add0~13_sumout  = SUM(( \db_Sub|cnt [11] ) + ( GND ) + ( \db_Sub|Add0~18  ))
// \db_Sub|Add0~14  = CARRY(( \db_Sub|cnt [11] ) + ( GND ) + ( \db_Sub|Add0~18  ))

	.dataa(!\db_Sub|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Sub|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Sub|Add0~13_sumout ),
	.cout(\db_Sub|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Add0~13 .extended_lut = "off";
defparam \db_Sub|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \db_Sub|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N35
dffeas \db_Sub|cnt[11] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[11] .is_wysiwyg = "true";
defparam \db_Sub|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N36
cyclonev_lcell_comb \db_Sub|Add0~9 (
// Equation(s):
// \db_Sub|Add0~9_sumout  = SUM(( \db_Sub|cnt[12]~DUPLICATE_q  ) + ( GND ) + ( \db_Sub|Add0~14  ))
// \db_Sub|Add0~10  = CARRY(( \db_Sub|cnt[12]~DUPLICATE_q  ) + ( GND ) + ( \db_Sub|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_Sub|cnt[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Sub|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Sub|Add0~9_sumout ),
	.cout(\db_Sub|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Add0~9 .extended_lut = "off";
defparam \db_Sub|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_Sub|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N38
dffeas \db_Sub|cnt[12]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[12]~DUPLICATE .is_wysiwyg = "true";
defparam \db_Sub|cnt[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N39
cyclonev_lcell_comb \db_Sub|Add0~5 (
// Equation(s):
// \db_Sub|Add0~5_sumout  = SUM(( \db_Sub|cnt [13] ) + ( GND ) + ( \db_Sub|Add0~10  ))
// \db_Sub|Add0~6  = CARRY(( \db_Sub|cnt [13] ) + ( GND ) + ( \db_Sub|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_Sub|cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Sub|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Sub|Add0~5_sumout ),
	.cout(\db_Sub|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Add0~5 .extended_lut = "off";
defparam \db_Sub|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_Sub|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N41
dffeas \db_Sub|cnt[13] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[13] .is_wysiwyg = "true";
defparam \db_Sub|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N42
cyclonev_lcell_comb \db_Sub|Add0~1 (
// Equation(s):
// \db_Sub|Add0~1_sumout  = SUM(( \db_Sub|cnt [14] ) + ( GND ) + ( \db_Sub|Add0~6  ))
// \db_Sub|Add0~2  = CARRY(( \db_Sub|cnt [14] ) + ( GND ) + ( \db_Sub|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_Sub|cnt [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Sub|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Sub|Add0~1_sumout ),
	.cout(\db_Sub|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Add0~1 .extended_lut = "off";
defparam \db_Sub|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_Sub|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N43
dffeas \db_Sub|cnt[14] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[14] .is_wysiwyg = "true";
defparam \db_Sub|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N45
cyclonev_lcell_comb \db_Sub|Add0~61 (
// Equation(s):
// \db_Sub|Add0~61_sumout  = SUM(( \db_Sub|cnt [15] ) + ( GND ) + ( \db_Sub|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_Sub|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_Sub|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_Sub|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Add0~61 .extended_lut = "off";
defparam \db_Sub|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_Sub|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N47
dffeas \db_Sub|cnt[15] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[15] .is_wysiwyg = "true";
defparam \db_Sub|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N1
dffeas \db_Sub|cnt[0]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \db_Sub|cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N4
dffeas \db_Sub|cnt[1]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \db_Sub|cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N54
cyclonev_lcell_comb \db_Sub|Equal0~2 (
// Equation(s):
// \db_Sub|Equal0~2_combout  = ( \db_Sub|cnt [3] & ( (\db_Sub|cnt [2] & (\db_Sub|cnt [15] & (\db_Sub|cnt[0]~DUPLICATE_q  & \db_Sub|cnt[1]~DUPLICATE_q ))) ) )

	.dataa(!\db_Sub|cnt [2]),
	.datab(!\db_Sub|cnt [15]),
	.datac(!\db_Sub|cnt[0]~DUPLICATE_q ),
	.datad(!\db_Sub|cnt[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\db_Sub|cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_Sub|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Equal0~2 .extended_lut = "off";
defparam \db_Sub|Equal0~2 .lut_mask = 64'h0000000000010001;
defparam \db_Sub|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N59
dffeas \db_Sub|filtered (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|filtered~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|filtered~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|filtered .is_wysiwyg = "true";
defparam \db_Sub|filtered .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N37
dffeas \db_Sub|cnt[12] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_Sub|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|cnt[12] .is_wysiwyg = "true";
defparam \db_Sub|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N9
cyclonev_lcell_comb \db_Sub|Equal0~0 (
// Equation(s):
// \db_Sub|Equal0~0_combout  = ( \db_Sub|cnt [12] & ( \db_Sub|cnt [13] & ( (\db_Sub|cnt [10] & \db_Sub|cnt [11]) ) ) )

	.dataa(!\db_Sub|cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_Sub|cnt [11]),
	.datae(!\db_Sub|cnt [12]),
	.dataf(!\db_Sub|cnt [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_Sub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_Sub|Equal0~0 .extended_lut = "off";
defparam \db_Sub|Equal0~0 .lut_mask = 64'h0000000000000055;
defparam \db_Sub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N57
cyclonev_lcell_comb \db_Sub|filtered~0 (
// Equation(s):
// \db_Sub|filtered~0_combout  = ( \db_Sub|filtered~q  & ( \db_Sub|Equal0~0_combout  & ( (!\db_Sub|Equal0~1_combout ) # ((!\db_Sub|Equal0~2_combout ) # ((!\db_Sub|cnt [14]) # (\db_Sub|sync_1~q ))) ) ) ) # ( !\db_Sub|filtered~q  & ( \db_Sub|Equal0~0_combout  
// & ( (\db_Sub|Equal0~1_combout  & (\db_Sub|Equal0~2_combout  & (\db_Sub|sync_1~q  & \db_Sub|cnt [14]))) ) ) ) # ( \db_Sub|filtered~q  & ( !\db_Sub|Equal0~0_combout  ) )

	.dataa(!\db_Sub|Equal0~1_combout ),
	.datab(!\db_Sub|Equal0~2_combout ),
	.datac(!\db_Sub|sync_1~q ),
	.datad(!\db_Sub|cnt [14]),
	.datae(!\db_Sub|filtered~q ),
	.dataf(!\db_Sub|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_Sub|filtered~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_Sub|filtered~0 .extended_lut = "off";
defparam \db_Sub|filtered~0 .lut_mask = 64'h0000FFFF0001FFEF;
defparam \db_Sub|filtered~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N58
dffeas \db_Sub|filtered~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Sub|filtered~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Sub|filtered~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_Sub|filtered~DUPLICATE .is_wysiwyg = "true";
defparam \db_Sub|filtered~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N48
cyclonev_lcell_comb \alu_controller|Y0 (
// Equation(s):
// \alu_controller|Y0~combout  = ( !\db_Xor|filtered~q  & ( !\db_Sub|filtered~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\db_Xor|filtered~q ),
	.dataf(!\db_Sub|filtered~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_controller|Y0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_controller|Y0 .extended_lut = "off";
defparam \alu_controller|Y0 .lut_mask = 64'hFFFF000000000000;
defparam \alu_controller|Y0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N36
cyclonev_lcell_comb \alu_inst|u_mul|fa3c|S~0 (
// Equation(s):
// \alu_inst|u_mul|fa3c|S~0_combout  = ( \db_btn2|filtered~DUPLICATE_q  & ( \db_btn3|filtered~q  & ( (\spi_inst|data_buffer_reg [3] & !\db_btn1|filtered~q ) ) ) ) # ( !\db_btn2|filtered~DUPLICATE_q  & ( \db_btn3|filtered~q  & ( (!\db_btn1|filtered~q  & 
// (!\spi_inst|data_buffer_reg [3] $ (((!\spi_inst|data_buffer_reg [2]) # (\spi_inst|data_buffer_reg [1]))))) # (\db_btn1|filtered~q  & (((\spi_inst|data_buffer_reg [2])))) ) ) ) # ( \db_btn2|filtered~DUPLICATE_q  & ( !\db_btn3|filtered~q  & ( 
// !\spi_inst|data_buffer_reg [3] $ (((!\spi_inst|data_buffer_reg [2]) # (\spi_inst|data_buffer_reg [1]))) ) ) ) # ( !\db_btn2|filtered~DUPLICATE_q  & ( !\db_btn3|filtered~q  & ( !\spi_inst|data_buffer_reg [3] $ (((!\spi_inst|data_buffer_reg [2]) # 
// (\spi_inst|data_buffer_reg [1]))) ) ) )

	.dataa(!\spi_inst|data_buffer_reg [3]),
	.datab(!\spi_inst|data_buffer_reg [2]),
	.datac(!\db_btn1|filtered~q ),
	.datad(!\spi_inst|data_buffer_reg [1]),
	.datae(!\db_btn2|filtered~DUPLICATE_q ),
	.dataf(!\db_btn3|filtered~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|u_mul|fa3c|S~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|u_mul|fa3c|S~0 .extended_lut = "off";
defparam \alu_inst|u_mul|fa3c|S~0 .lut_mask = 64'h6655665563535050;
defparam \alu_inst|u_mul|fa3c|S~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \And~input (
	.i(\And ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\And~input_o ));
// synopsys translate_off
defparam \And~input .bus_hold = "false";
defparam \And~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N24
cyclonev_lcell_comb \db_And|sync_0~feeder (
// Equation(s):
// \db_And|sync_0~feeder_combout  = ( \And~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\And~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_And|sync_0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_And|sync_0~feeder .extended_lut = "off";
defparam \db_And|sync_0~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \db_And|sync_0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N25
dffeas \db_And|sync_0 (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|sync_0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|sync_0 .is_wysiwyg = "true";
defparam \db_And|sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N50
dffeas \db_And|sync_1 (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\db_And|sync_0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|sync_1 .is_wysiwyg = "true";
defparam \db_And|sync_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N0
cyclonev_lcell_comb \db_And|Add0~61 (
// Equation(s):
// \db_And|Add0~61_sumout  = SUM(( \db_And|cnt[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \db_And|Add0~62  = CARRY(( \db_And|cnt[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_And|cnt[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\db_And|Add0~61_sumout ),
	.cout(\db_And|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \db_And|Add0~61 .extended_lut = "off";
defparam \db_And|Add0~61 .lut_mask = 64'h00000000000000FF;
defparam \db_And|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N5
dffeas \db_And|filtered (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|filtered~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|filtered~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|filtered .is_wysiwyg = "true";
defparam \db_And|filtered .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N51
cyclonev_lcell_comb \db_And|cnt_enable (
// Equation(s):
// \db_And|cnt_enable~combout  = !\db_And|sync_1~q  $ (\db_And|filtered~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_And|sync_1~q ),
	.datad(!\db_And|filtered~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_And|cnt_enable~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_And|cnt_enable .extended_lut = "off";
defparam \db_And|cnt_enable .lut_mask = 64'hF00FF00FF00FF00F;
defparam \db_And|cnt_enable .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N2
dffeas \db_And|cnt[0]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \db_And|cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N3
cyclonev_lcell_comb \db_And|Add0~1 (
// Equation(s):
// \db_And|Add0~1_sumout  = SUM(( \db_And|cnt[1]~DUPLICATE_q  ) + ( GND ) + ( \db_And|Add0~62  ))
// \db_And|Add0~2  = CARRY(( \db_And|cnt[1]~DUPLICATE_q  ) + ( GND ) + ( \db_And|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_And|cnt[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_And|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_And|Add0~1_sumout ),
	.cout(\db_And|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \db_And|Add0~1 .extended_lut = "off";
defparam \db_And|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_And|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N5
dffeas \db_And|cnt[1]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \db_And|cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N6
cyclonev_lcell_comb \db_And|Add0~25 (
// Equation(s):
// \db_And|Add0~25_sumout  = SUM(( \db_And|cnt [2] ) + ( GND ) + ( \db_And|Add0~2  ))
// \db_And|Add0~26  = CARRY(( \db_And|cnt [2] ) + ( GND ) + ( \db_And|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_And|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_And|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_And|Add0~25_sumout ),
	.cout(\db_And|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \db_And|Add0~25 .extended_lut = "off";
defparam \db_And|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_And|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N7
dffeas \db_And|cnt[2] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[2] .is_wysiwyg = "true";
defparam \db_And|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N9
cyclonev_lcell_comb \db_And|Add0~29 (
// Equation(s):
// \db_And|Add0~29_sumout  = SUM(( \db_And|cnt [3] ) + ( GND ) + ( \db_And|Add0~26  ))
// \db_And|Add0~30  = CARRY(( \db_And|cnt [3] ) + ( GND ) + ( \db_And|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_And|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_And|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_And|Add0~29_sumout ),
	.cout(\db_And|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \db_And|Add0~29 .extended_lut = "off";
defparam \db_And|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_And|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N11
dffeas \db_And|cnt[3] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[3] .is_wysiwyg = "true";
defparam \db_And|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N12
cyclonev_lcell_comb \db_And|Add0~33 (
// Equation(s):
// \db_And|Add0~33_sumout  = SUM(( \db_And|cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \db_And|Add0~30  ))
// \db_And|Add0~34  = CARRY(( \db_And|cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \db_And|Add0~30  ))

	.dataa(gnd),
	.datab(!\db_And|cnt[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_And|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_And|Add0~33_sumout ),
	.cout(\db_And|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \db_And|Add0~33 .extended_lut = "off";
defparam \db_And|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \db_And|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N14
dffeas \db_And|cnt[4]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[4]~DUPLICATE .is_wysiwyg = "true";
defparam \db_And|cnt[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N15
cyclonev_lcell_comb \db_And|Add0~37 (
// Equation(s):
// \db_And|Add0~37_sumout  = SUM(( \db_And|cnt [5] ) + ( GND ) + ( \db_And|Add0~34  ))
// \db_And|Add0~38  = CARRY(( \db_And|cnt [5] ) + ( GND ) + ( \db_And|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_And|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_And|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_And|Add0~37_sumout ),
	.cout(\db_And|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \db_And|Add0~37 .extended_lut = "off";
defparam \db_And|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_And|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N17
dffeas \db_And|cnt[5] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[5] .is_wysiwyg = "true";
defparam \db_And|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N18
cyclonev_lcell_comb \db_And|Add0~53 (
// Equation(s):
// \db_And|Add0~53_sumout  = SUM(( \db_And|cnt [6] ) + ( GND ) + ( \db_And|Add0~38  ))
// \db_And|Add0~54  = CARRY(( \db_And|cnt [6] ) + ( GND ) + ( \db_And|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_And|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_And|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_And|Add0~53_sumout ),
	.cout(\db_And|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \db_And|Add0~53 .extended_lut = "off";
defparam \db_And|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_And|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N20
dffeas \db_And|cnt[6] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[6] .is_wysiwyg = "true";
defparam \db_And|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N29
dffeas \db_And|cnt[9]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[9]~DUPLICATE .is_wysiwyg = "true";
defparam \db_And|cnt[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N21
cyclonev_lcell_comb \db_And|Add0~41 (
// Equation(s):
// \db_And|Add0~41_sumout  = SUM(( \db_And|cnt [7] ) + ( GND ) + ( \db_And|Add0~54  ))
// \db_And|Add0~42  = CARRY(( \db_And|cnt [7] ) + ( GND ) + ( \db_And|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_And|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_And|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_And|Add0~41_sumout ),
	.cout(\db_And|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \db_And|Add0~41 .extended_lut = "off";
defparam \db_And|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_And|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N23
dffeas \db_And|cnt[7] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[7] .is_wysiwyg = "true";
defparam \db_And|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N24
cyclonev_lcell_comb \db_And|Add0~45 (
// Equation(s):
// \db_And|Add0~45_sumout  = SUM(( \db_And|cnt [8] ) + ( GND ) + ( \db_And|Add0~42  ))
// \db_And|Add0~46  = CARRY(( \db_And|cnt [8] ) + ( GND ) + ( \db_And|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_And|cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_And|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_And|Add0~45_sumout ),
	.cout(\db_And|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \db_And|Add0~45 .extended_lut = "off";
defparam \db_And|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_And|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N26
dffeas \db_And|cnt[8] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[8] .is_wysiwyg = "true";
defparam \db_And|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N27
cyclonev_lcell_comb \db_And|Add0~49 (
// Equation(s):
// \db_And|Add0~49_sumout  = SUM(( \db_And|cnt[9]~DUPLICATE_q  ) + ( GND ) + ( \db_And|Add0~46  ))
// \db_And|Add0~50  = CARRY(( \db_And|cnt[9]~DUPLICATE_q  ) + ( GND ) + ( \db_And|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_And|cnt[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_And|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_And|Add0~49_sumout ),
	.cout(\db_And|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \db_And|Add0~49 .extended_lut = "off";
defparam \db_And|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \db_And|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N28
dffeas \db_And|cnt[9] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[9] .is_wysiwyg = "true";
defparam \db_And|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N1
dffeas \db_And|cnt[0] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[0] .is_wysiwyg = "true";
defparam \db_And|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N30
cyclonev_lcell_comb \db_And|Add0~57 (
// Equation(s):
// \db_And|Add0~57_sumout  = SUM(( \db_And|cnt [10] ) + ( GND ) + ( \db_And|Add0~50  ))
// \db_And|Add0~58  = CARRY(( \db_And|cnt [10] ) + ( GND ) + ( \db_And|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_And|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_And|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_And|Add0~57_sumout ),
	.cout(\db_And|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \db_And|Add0~57 .extended_lut = "off";
defparam \db_And|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_And|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N31
dffeas \db_And|cnt[10] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[10] .is_wysiwyg = "true";
defparam \db_And|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N48
cyclonev_lcell_comb \db_And|Equal0~2 (
// Equation(s):
// \db_And|Equal0~2_combout  = ( \db_And|cnt [10] & ( (\db_And|cnt [6] & (\db_And|cnt [9] & (\db_And|cnt [8] & \db_And|cnt [0]))) ) )

	.dataa(!\db_And|cnt [6]),
	.datab(!\db_And|cnt [9]),
	.datac(!\db_And|cnt [8]),
	.datad(!\db_And|cnt [0]),
	.datae(gnd),
	.dataf(!\db_And|cnt [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_And|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_And|Equal0~2 .extended_lut = "off";
defparam \db_And|Equal0~2 .lut_mask = 64'h0000000000010001;
defparam \db_And|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N4
dffeas \db_And|cnt[1] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[1] .is_wysiwyg = "true";
defparam \db_And|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N33
cyclonev_lcell_comb \db_And|Add0~21 (
// Equation(s):
// \db_And|Add0~21_sumout  = SUM(( \db_And|cnt [11] ) + ( GND ) + ( \db_And|Add0~58  ))
// \db_And|Add0~22  = CARRY(( \db_And|cnt [11] ) + ( GND ) + ( \db_And|Add0~58  ))

	.dataa(!\db_And|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_And|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_And|Add0~21_sumout ),
	.cout(\db_And|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \db_And|Add0~21 .extended_lut = "off";
defparam \db_And|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \db_And|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N35
dffeas \db_And|cnt[11] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[11] .is_wysiwyg = "true";
defparam \db_And|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N13
dffeas \db_And|cnt[4] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[4] .is_wysiwyg = "true";
defparam \db_And|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N57
cyclonev_lcell_comb \db_And|Equal0~1 (
// Equation(s):
// \db_And|Equal0~1_combout  = ( \db_And|cnt [7] & ( \db_And|cnt [3] & ( (\db_And|cnt [11] & (\db_And|cnt [5] & (\db_And|cnt [4] & \db_And|cnt [2]))) ) ) )

	.dataa(!\db_And|cnt [11]),
	.datab(!\db_And|cnt [5]),
	.datac(!\db_And|cnt [4]),
	.datad(!\db_And|cnt [2]),
	.datae(!\db_And|cnt [7]),
	.dataf(!\db_And|cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_And|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_And|Equal0~1 .extended_lut = "off";
defparam \db_And|Equal0~1 .lut_mask = 64'h0000000000000001;
defparam \db_And|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N38
dffeas \db_And|cnt[12]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[12]~DUPLICATE .is_wysiwyg = "true";
defparam \db_And|cnt[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N36
cyclonev_lcell_comb \db_And|Add0~17 (
// Equation(s):
// \db_And|Add0~17_sumout  = SUM(( \db_And|cnt[12]~DUPLICATE_q  ) + ( GND ) + ( \db_And|Add0~22  ))
// \db_And|Add0~18  = CARRY(( \db_And|cnt[12]~DUPLICATE_q  ) + ( GND ) + ( \db_And|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_And|cnt[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_And|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_And|Add0~17_sumout ),
	.cout(\db_And|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \db_And|Add0~17 .extended_lut = "off";
defparam \db_And|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_And|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N37
dffeas \db_And|cnt[12] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[12] .is_wysiwyg = "true";
defparam \db_And|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N41
dffeas \db_And|cnt[13]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[13]~DUPLICATE .is_wysiwyg = "true";
defparam \db_And|cnt[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N39
cyclonev_lcell_comb \db_And|Add0~13 (
// Equation(s):
// \db_And|Add0~13_sumout  = SUM(( \db_And|cnt[13]~DUPLICATE_q  ) + ( GND ) + ( \db_And|Add0~18  ))
// \db_And|Add0~14  = CARRY(( \db_And|cnt[13]~DUPLICATE_q  ) + ( GND ) + ( \db_And|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_And|cnt[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_And|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_And|Add0~13_sumout ),
	.cout(\db_And|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \db_And|Add0~13 .extended_lut = "off";
defparam \db_And|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_And|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N40
dffeas \db_And|cnt[13] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[13] .is_wysiwyg = "true";
defparam \db_And|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N44
dffeas \db_And|cnt[14] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[14] .is_wysiwyg = "true";
defparam \db_And|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N42
cyclonev_lcell_comb \db_And|Add0~9 (
// Equation(s):
// \db_And|Add0~9_sumout  = SUM(( \db_And|cnt [14] ) + ( GND ) + ( \db_And|Add0~14  ))
// \db_And|Add0~10  = CARRY(( \db_And|cnt [14] ) + ( GND ) + ( \db_And|Add0~14  ))

	.dataa(gnd),
	.datab(!\db_And|cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_And|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_And|Add0~9_sumout ),
	.cout(\db_And|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \db_And|Add0~9 .extended_lut = "off";
defparam \db_And|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \db_And|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N43
dffeas \db_And|cnt[14]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[14]~DUPLICATE .is_wysiwyg = "true";
defparam \db_And|cnt[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N47
dffeas \db_And|cnt[15]~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[15]~DUPLICATE .is_wysiwyg = "true";
defparam \db_And|cnt[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N45
cyclonev_lcell_comb \db_And|Add0~5 (
// Equation(s):
// \db_And|Add0~5_sumout  = SUM(( \db_And|cnt[15]~DUPLICATE_q  ) + ( GND ) + ( \db_And|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db_And|cnt[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db_And|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db_And|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_And|Add0~5 .extended_lut = "off";
defparam \db_And|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db_And|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N46
dffeas \db_And|cnt[15] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db_And|cnt_enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|cnt[15] .is_wysiwyg = "true";
defparam \db_And|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N6
cyclonev_lcell_comb \db_And|Equal0~0 (
// Equation(s):
// \db_And|Equal0~0_combout  = ( \db_And|cnt[14]~DUPLICATE_q  & ( \db_And|cnt [15] & ( (\db_And|cnt [12] & \db_And|cnt [13]) ) ) )

	.dataa(!\db_And|cnt [12]),
	.datab(gnd),
	.datac(!\db_And|cnt [13]),
	.datad(gnd),
	.datae(!\db_And|cnt[14]~DUPLICATE_q ),
	.dataf(!\db_And|cnt [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_And|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_And|Equal0~0 .extended_lut = "off";
defparam \db_And|Equal0~0 .lut_mask = 64'h0000000000000505;
defparam \db_And|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N3
cyclonev_lcell_comb \db_And|filtered~0 (
// Equation(s):
// \db_And|filtered~0_combout  = ( \db_And|filtered~q  & ( \db_And|Equal0~0_combout  & ( ((!\db_And|Equal0~2_combout ) # ((!\db_And|cnt [1]) # (!\db_And|Equal0~1_combout ))) # (\db_And|sync_1~q ) ) ) ) # ( !\db_And|filtered~q  & ( \db_And|Equal0~0_combout  & 
// ( (\db_And|sync_1~q  & (\db_And|Equal0~2_combout  & (\db_And|cnt [1] & \db_And|Equal0~1_combout ))) ) ) ) # ( \db_And|filtered~q  & ( !\db_And|Equal0~0_combout  ) )

	.dataa(!\db_And|sync_1~q ),
	.datab(!\db_And|Equal0~2_combout ),
	.datac(!\db_And|cnt [1]),
	.datad(!\db_And|Equal0~1_combout ),
	.datae(!\db_And|filtered~q ),
	.dataf(!\db_And|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db_And|filtered~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db_And|filtered~0 .extended_lut = "off";
defparam \db_And|filtered~0 .lut_mask = 64'h0000FFFF0001FFFD;
defparam \db_And|filtered~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N4
dffeas \db_And|filtered~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_And|filtered~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_And|filtered~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_And|filtered~DUPLICATE .is_wysiwyg = "true";
defparam \db_And|filtered~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N45
cyclonev_lcell_comb \alu_controller|Y1 (
// Equation(s):
// \alu_controller|Y1~combout  = ( !\db_And|filtered~DUPLICATE_q  & ( !\db_Xor|filtered~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_Xor|filtered~q ),
	.datae(gnd),
	.dataf(!\db_And|filtered~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_controller|Y1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_controller|Y1 .extended_lut = "off";
defparam \alu_controller|Y1 .lut_mask = 64'hFF00FF0000000000;
defparam \alu_controller|Y1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N24
cyclonev_lcell_comb \alu_inst|muxR|m3|m2|g3~0 (
// Equation(s):
// \alu_inst|muxR|m3|m2|g3~0_combout  = ( \spi_inst|data_buffer_reg [3] & ( \alu_controller|Y1~combout  & ( !\alu_controller|Y0~combout  ) ) ) # ( \spi_inst|data_buffer_reg [3] & ( !\alu_controller|Y1~combout  & ( (!\alu_controller|Y0~combout  & 
// ((!\alu_inst|u_mul|fa2b|Cout~0_combout  $ (!\alu_inst|u_mul|fa3c|S~0_combout )))) # (\alu_controller|Y0~combout  & (!\alu_inst|u_sub|fa2|Cout~combout )) ) ) ) # ( !\spi_inst|data_buffer_reg [3] & ( !\alu_controller|Y1~combout  & ( 
// (!\alu_controller|Y0~combout  & ((!\alu_inst|u_mul|fa2b|Cout~0_combout  $ (!\alu_inst|u_mul|fa3c|S~0_combout )))) # (\alu_controller|Y0~combout  & (\alu_inst|u_sub|fa2|Cout~combout )) ) ) )

	.dataa(!\alu_inst|u_sub|fa2|Cout~combout ),
	.datab(!\alu_inst|u_mul|fa2b|Cout~0_combout ),
	.datac(!\alu_controller|Y0~combout ),
	.datad(!\alu_inst|u_mul|fa3c|S~0_combout ),
	.datae(!\spi_inst|data_buffer_reg [3]),
	.dataf(!\alu_controller|Y1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|muxR|m3|m2|g3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|muxR|m3|m2|g3~0 .extended_lut = "off";
defparam \alu_inst|muxR|m3|m2|g3~0 .lut_mask = 64'h35C53ACA0000F0F0;
defparam \alu_inst|muxR|m3|m2|g3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N26
dffeas \reg_inst|q[3] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\alu_inst|muxR|m3|m2|g3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FPGA_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_inst|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inst|q[3] .is_wysiwyg = "true";
defparam \reg_inst|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N21
cyclonev_lcell_comb \alu_inst|u_sub|fa1|Cout~0 (
// Equation(s):
// \alu_inst|u_sub|fa1|Cout~0_combout  = ( \db_btn3|filtered~q  & ( \db_btn1|filtered~q  & ( (\spi_inst|data_buffer_reg [1]) # (\db_btn2|filtered~q ) ) ) ) # ( !\db_btn3|filtered~q  & ( \db_btn1|filtered~q  & ( (\spi_inst|data_buffer_reg [0] & 
// \spi_inst|data_buffer_reg [1]) ) ) ) # ( \db_btn3|filtered~q  & ( !\db_btn1|filtered~q  & ( (!\spi_inst|data_buffer_reg [0] & (\db_btn2|filtered~q  & \spi_inst|data_buffer_reg [1])) # (\spi_inst|data_buffer_reg [0] & ((\spi_inst|data_buffer_reg [1]) # 
// (\db_btn2|filtered~q ))) ) ) ) # ( !\db_btn3|filtered~q  & ( !\db_btn1|filtered~q  & ( (\spi_inst|data_buffer_reg [0] & \spi_inst|data_buffer_reg [1]) ) ) )

	.dataa(!\spi_inst|data_buffer_reg [0]),
	.datab(gnd),
	.datac(!\db_btn2|filtered~q ),
	.datad(!\spi_inst|data_buffer_reg [1]),
	.datae(!\db_btn3|filtered~q ),
	.dataf(!\db_btn1|filtered~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|u_sub|fa1|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|u_sub|fa1|Cout~0 .extended_lut = "off";
defparam \alu_inst|u_sub|fa1|Cout~0 .lut_mask = 64'h0055055F00550FFF;
defparam \alu_inst|u_sub|fa1|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N24
cyclonev_lcell_comb \alu_inst|u_mul|fa2b|S (
// Equation(s):
// \alu_inst|u_mul|fa2b|S~combout  = ( \db_btn3|filtered~q  & ( \db_btn1|filtered~q  & ( (\spi_inst|data_buffer_reg [1] & !\db_btn2|filtered~q ) ) ) ) # ( !\db_btn3|filtered~q  & ( \db_btn1|filtered~q  & ( !\spi_inst|data_buffer_reg [2] $ 
// (((!\spi_inst|data_buffer_reg [1]) # (\spi_inst|data_buffer_reg [0]))) ) ) ) # ( \db_btn3|filtered~q  & ( !\db_btn1|filtered~q  & ( !\spi_inst|data_buffer_reg [2] $ (((!\spi_inst|data_buffer_reg [1]) # ((\spi_inst|data_buffer_reg [0]) # 
// (\db_btn2|filtered~q )))) ) ) ) # ( !\db_btn3|filtered~q  & ( !\db_btn1|filtered~q  & ( !\spi_inst|data_buffer_reg [2] $ (((!\spi_inst|data_buffer_reg [1]) # (\spi_inst|data_buffer_reg [0]))) ) ) )

	.dataa(!\spi_inst|data_buffer_reg [1]),
	.datab(!\db_btn2|filtered~q ),
	.datac(!\spi_inst|data_buffer_reg [0]),
	.datad(!\spi_inst|data_buffer_reg [2]),
	.datae(!\db_btn3|filtered~q ),
	.dataf(!\db_btn1|filtered~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|u_mul|fa2b|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|u_mul|fa2b|S .extended_lut = "off";
defparam \alu_inst|u_mul|fa2b|S .lut_mask = 64'h50AF40BF50AF4444;
defparam \alu_inst|u_mul|fa2b|S .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N42
cyclonev_lcell_comb \alu_inst|muxR|m2|m2|g3~0 (
// Equation(s):
// \alu_inst|muxR|m2|m2|g3~0_combout  = ( \alu_inst|u_mul|fa2b|S~combout  & ( (!\alu_controller|Y0~combout  & (((!\alu_controller|Y1~combout ) # (\spi_inst|data_buffer_reg [2])))) # (\alu_controller|Y0~combout  & (!\alu_controller|Y1~combout  & 
// (!\alu_inst|u_sub|fa1|Cout~0_combout  $ (\spi_inst|data_buffer_reg [2])))) ) ) # ( !\alu_inst|u_mul|fa2b|S~combout  & ( (!\alu_controller|Y0~combout  & (((\spi_inst|data_buffer_reg [2] & \alu_controller|Y1~combout )))) # (\alu_controller|Y0~combout  & 
// (!\alu_controller|Y1~combout  & (!\alu_inst|u_sub|fa1|Cout~0_combout  $ (\spi_inst|data_buffer_reg [2])))) ) )

	.dataa(!\alu_inst|u_sub|fa1|Cout~0_combout ),
	.datab(!\spi_inst|data_buffer_reg [2]),
	.datac(!\alu_controller|Y0~combout ),
	.datad(!\alu_controller|Y1~combout ),
	.datae(gnd),
	.dataf(!\alu_inst|u_mul|fa2b|S~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|muxR|m2|m2|g3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|muxR|m2|m2|g3~0 .extended_lut = "off";
defparam \alu_inst|muxR|m2|m2|g3~0 .lut_mask = 64'h09300930F930F930;
defparam \alu_inst|muxR|m2|m2|g3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N44
dffeas \reg_inst|q[2] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\alu_inst|muxR|m2|m2|g3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FPGA_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_inst|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inst|q[2] .is_wysiwyg = "true";
defparam \reg_inst|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N32
dffeas \db_Xor|filtered~DUPLICATE (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\db_Xor|filtered~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db_Xor|filtered~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db_Xor|filtered~DUPLICATE .is_wysiwyg = "true";
defparam \db_Xor|filtered~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N15
cyclonev_lcell_comb \alu_inst|muxR|m0|m2|g3~0 (
// Equation(s):
// \alu_inst|muxR|m0|m2|g3~0_combout  = ( \db_btn3|filtered~q  & ( \db_Xor|filtered~DUPLICATE_q  & ( (\spi_inst|data_buffer_reg [0] & !\db_btn1|filtered~q ) ) ) ) # ( !\db_btn3|filtered~q  & ( \db_Xor|filtered~DUPLICATE_q  & ( \spi_inst|data_buffer_reg [0] ) 
// ) ) # ( \db_btn3|filtered~q  & ( !\db_Xor|filtered~DUPLICATE_q  & ( (!\spi_inst|data_buffer_reg [0] & (!\db_btn1|filtered~q  & (!\db_Sub|filtered~q  $ (!\db_And|filtered~DUPLICATE_q )))) # (\spi_inst|data_buffer_reg [0] & (!\db_btn1|filtered~q  $ 
// (!\db_Sub|filtered~q  $ (!\db_And|filtered~DUPLICATE_q )))) ) ) ) # ( !\db_btn3|filtered~q  & ( !\db_Xor|filtered~DUPLICATE_q  & ( !\spi_inst|data_buffer_reg [0] $ (!\db_Sub|filtered~q  $ (\db_And|filtered~DUPLICATE_q )) ) ) )

	.dataa(!\spi_inst|data_buffer_reg [0]),
	.datab(!\db_btn1|filtered~q ),
	.datac(!\db_Sub|filtered~q ),
	.datad(!\db_And|filtered~DUPLICATE_q ),
	.datae(!\db_btn3|filtered~q ),
	.dataf(!\db_Xor|filtered~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|muxR|m0|m2|g3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|muxR|m0|m2|g3~0 .extended_lut = "off";
defparam \alu_inst|muxR|m0|m2|g3~0 .lut_mask = 64'h5AA5499455554444;
defparam \alu_inst|muxR|m0|m2|g3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N17
dffeas \reg_inst|q[0] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\alu_inst|muxR|m0|m2|g3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FPGA_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_inst|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inst|q[0] .is_wysiwyg = "true";
defparam \reg_inst|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N0
cyclonev_lcell_comb \decoder_inst|Y0 (
// Equation(s):
// \decoder_inst|Y0~combout  = ( \db_btn1|filtered~q  & ( \db_btn3|filtered~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\db_btn1|filtered~q ),
	.dataf(!\db_btn3|filtered~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decoder_inst|Y0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decoder_inst|Y0 .extended_lut = "off";
defparam \decoder_inst|Y0 .lut_mask = 64'h000000000000FFFF;
defparam \decoder_inst|Y0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N0
cyclonev_lcell_comb \decoder_inst|Y1 (
// Equation(s):
// \decoder_inst|Y1~combout  = ( \db_btn2|filtered~q  & ( \db_btn3|filtered~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db_btn3|filtered~q ),
	.datae(gnd),
	.dataf(!\db_btn2|filtered~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decoder_inst|Y1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decoder_inst|Y1 .extended_lut = "off";
defparam \decoder_inst|Y1 .lut_mask = 64'h0000000000FF00FF;
defparam \decoder_inst|Y1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N36
cyclonev_lcell_comb \alu_inst|muxR|m1|m2|g3~0 (
// Equation(s):
// \alu_inst|muxR|m1|m2|g3~0_combout  = ( \decoder_inst|Y1~combout  & ( \alu_controller|Y0~combout  & ( (!\alu_controller|Y1~combout  & (!\spi_inst|data_buffer_reg [1] $ (((\spi_inst|data_buffer_reg [0]) # (\decoder_inst|Y0~combout ))))) ) ) ) # ( 
// !\decoder_inst|Y1~combout  & ( \alu_controller|Y0~combout  & ( !\spi_inst|data_buffer_reg [1] $ ((((!\decoder_inst|Y0~combout  & !\spi_inst|data_buffer_reg [0])) # (\alu_controller|Y1~combout ))) ) ) ) # ( \decoder_inst|Y1~combout  & ( 
// !\alu_controller|Y0~combout  & ( (\spi_inst|data_buffer_reg [1] & ((!\decoder_inst|Y0~combout ) # (\alu_controller|Y1~combout ))) ) ) ) # ( !\decoder_inst|Y1~combout  & ( !\alu_controller|Y0~combout  & ( (!\alu_controller|Y1~combout  & 
// (!\spi_inst|data_buffer_reg [0] $ (((!\spi_inst|data_buffer_reg [1]) # (\decoder_inst|Y0~combout ))))) # (\alu_controller|Y1~combout  & (!\spi_inst|data_buffer_reg [1])) ) ) )

	.dataa(!\spi_inst|data_buffer_reg [1]),
	.datab(!\decoder_inst|Y0~combout ),
	.datac(!\spi_inst|data_buffer_reg [0]),
	.datad(!\alu_controller|Y1~combout ),
	.datae(!\decoder_inst|Y1~combout ),
	.dataf(!\alu_controller|Y0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|muxR|m1|m2|g3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|muxR|m1|m2|g3~0 .extended_lut = "off";
defparam \alu_inst|muxR|m1|m2|g3~0 .lut_mask = 64'h4BAA44556A559500;
defparam \alu_inst|muxR|m1|m2|g3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N38
dffeas \reg_inst|q[1] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\alu_inst|muxR|m1|m2|g3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FPGA_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_inst|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inst|q[1] .is_wysiwyg = "true";
defparam \reg_inst|q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N51
cyclonev_lcell_comb \hex7seg_reg_inst|seg[0]~0 (
// Equation(s):
// \hex7seg_reg_inst|seg[0]~0_combout  = ( \reg_inst|q [0] & ( \reg_inst|q [1] & ( (!\reg_inst|q [3]) # (\reg_inst|q [2]) ) ) ) # ( !\reg_inst|q [0] & ( \reg_inst|q [1] ) ) # ( \reg_inst|q [0] & ( !\reg_inst|q [1] & ( !\reg_inst|q [3] $ (!\reg_inst|q [2]) ) 
// ) ) # ( !\reg_inst|q [0] & ( !\reg_inst|q [1] & ( (!\reg_inst|q [2]) # (\reg_inst|q [3]) ) ) )

	.dataa(gnd),
	.datab(!\reg_inst|q [3]),
	.datac(!\reg_inst|q [2]),
	.datad(gnd),
	.datae(!\reg_inst|q [0]),
	.dataf(!\reg_inst|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_reg_inst|seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_reg_inst|seg[0]~0 .extended_lut = "off";
defparam \hex7seg_reg_inst|seg[0]~0 .lut_mask = 64'hF3F33C3CFFFFCFCF;
defparam \hex7seg_reg_inst|seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N27
cyclonev_lcell_comb \hex7seg_reg_inst|seg[1]~1 (
// Equation(s):
// \hex7seg_reg_inst|seg[1]~1_combout  = ( \reg_inst|q [0] & ( \reg_inst|q [1] & ( !\reg_inst|q [3] ) ) ) # ( !\reg_inst|q [0] & ( \reg_inst|q [1] & ( !\reg_inst|q [2] ) ) ) # ( \reg_inst|q [0] & ( !\reg_inst|q [1] & ( (!\reg_inst|q [2]) # (\reg_inst|q [3]) 
// ) ) ) # ( !\reg_inst|q [0] & ( !\reg_inst|q [1] & ( (!\reg_inst|q [2]) # (!\reg_inst|q [3]) ) ) )

	.dataa(!\reg_inst|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_inst|q [3]),
	.datae(!\reg_inst|q [0]),
	.dataf(!\reg_inst|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_reg_inst|seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_reg_inst|seg[1]~1 .extended_lut = "off";
defparam \hex7seg_reg_inst|seg[1]~1 .lut_mask = 64'hFFAAAAFFAAAAFF00;
defparam \hex7seg_reg_inst|seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N12
cyclonev_lcell_comb \hex7seg_reg_inst|seg[2]~2 (
// Equation(s):
// \hex7seg_reg_inst|seg[2]~2_combout  = ( \reg_inst|q [2] & ( \reg_inst|q [1] & ( !\reg_inst|q [3] ) ) ) # ( !\reg_inst|q [2] & ( \reg_inst|q [1] & ( (\reg_inst|q [3]) # (\reg_inst|q [0]) ) ) ) # ( \reg_inst|q [2] & ( !\reg_inst|q [1] & ( (!\reg_inst|q [3]) 
// # (\reg_inst|q [0]) ) ) ) # ( !\reg_inst|q [2] & ( !\reg_inst|q [1] ) )

	.dataa(!\reg_inst|q [0]),
	.datab(gnd),
	.datac(!\reg_inst|q [3]),
	.datad(gnd),
	.datae(!\reg_inst|q [2]),
	.dataf(!\reg_inst|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_reg_inst|seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_reg_inst|seg[2]~2 .extended_lut = "off";
defparam \hex7seg_reg_inst|seg[2]~2 .lut_mask = 64'hFFFFF5F55F5FF0F0;
defparam \hex7seg_reg_inst|seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N6
cyclonev_lcell_comb \hex7seg_reg_inst|seg[3]~3 (
// Equation(s):
// \hex7seg_reg_inst|seg[3]~3_combout  = ( \reg_inst|q [2] & ( \reg_inst|q [1] & ( !\reg_inst|q [0] ) ) ) # ( !\reg_inst|q [2] & ( \reg_inst|q [1] & ( (!\reg_inst|q [3]) # (\reg_inst|q [0]) ) ) ) # ( \reg_inst|q [2] & ( !\reg_inst|q [1] & ( (\reg_inst|q [3]) 
// # (\reg_inst|q [0]) ) ) ) # ( !\reg_inst|q [2] & ( !\reg_inst|q [1] & ( !\reg_inst|q [0] ) ) )

	.dataa(!\reg_inst|q [0]),
	.datab(gnd),
	.datac(!\reg_inst|q [3]),
	.datad(gnd),
	.datae(!\reg_inst|q [2]),
	.dataf(!\reg_inst|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_reg_inst|seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_reg_inst|seg[3]~3 .extended_lut = "off";
defparam \hex7seg_reg_inst|seg[3]~3 .lut_mask = 64'hAAAA5F5FF5F5AAAA;
defparam \hex7seg_reg_inst|seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N48
cyclonev_lcell_comb \hex7seg_reg_inst|seg[4]~4 (
// Equation(s):
// \hex7seg_reg_inst|seg[4]~4_combout  = ( \reg_inst|q [2] & ( \reg_inst|q [1] & ( (!\reg_inst|q [0]) # (\reg_inst|q [3]) ) ) ) # ( !\reg_inst|q [2] & ( \reg_inst|q [1] & ( (!\reg_inst|q [0]) # (\reg_inst|q [3]) ) ) ) # ( \reg_inst|q [2] & ( !\reg_inst|q [1] 
// & ( \reg_inst|q [3] ) ) ) # ( !\reg_inst|q [2] & ( !\reg_inst|q [1] & ( !\reg_inst|q [0] ) ) )

	.dataa(!\reg_inst|q [0]),
	.datab(gnd),
	.datac(!\reg_inst|q [3]),
	.datad(gnd),
	.datae(!\reg_inst|q [2]),
	.dataf(!\reg_inst|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_reg_inst|seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_reg_inst|seg[4]~4 .extended_lut = "off";
defparam \hex7seg_reg_inst|seg[4]~4 .lut_mask = 64'hAAAA0F0FAFAFAFAF;
defparam \hex7seg_reg_inst|seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N9
cyclonev_lcell_comb \hex7seg_reg_inst|seg[5]~5 (
// Equation(s):
// \hex7seg_reg_inst|seg[5]~5_combout  = ( \reg_inst|q [0] & ( \reg_inst|q [1] & ( \reg_inst|q [3] ) ) ) # ( !\reg_inst|q [0] & ( \reg_inst|q [1] & ( (\reg_inst|q [2]) # (\reg_inst|q [3]) ) ) ) # ( \reg_inst|q [0] & ( !\reg_inst|q [1] & ( !\reg_inst|q [3] $ 
// (!\reg_inst|q [2]) ) ) ) # ( !\reg_inst|q [0] & ( !\reg_inst|q [1] ) )

	.dataa(gnd),
	.datab(!\reg_inst|q [3]),
	.datac(!\reg_inst|q [2]),
	.datad(gnd),
	.datae(!\reg_inst|q [0]),
	.dataf(!\reg_inst|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_reg_inst|seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_reg_inst|seg[5]~5 .extended_lut = "off";
defparam \hex7seg_reg_inst|seg[5]~5 .lut_mask = 64'hFFFF3C3C3F3F3333;
defparam \hex7seg_reg_inst|seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N54
cyclonev_lcell_comb \hex7seg_reg_inst|seg[6]~6 (
// Equation(s):
// \hex7seg_reg_inst|seg[6]~6_combout  = ( \reg_inst|q [2] & ( \reg_inst|q [1] & ( (!\reg_inst|q [0]) # (\reg_inst|q [3]) ) ) ) # ( !\reg_inst|q [2] & ( \reg_inst|q [1] ) ) # ( \reg_inst|q [2] & ( !\reg_inst|q [1] & ( (!\reg_inst|q [3]) # (\reg_inst|q [0]) ) 
// ) ) # ( !\reg_inst|q [2] & ( !\reg_inst|q [1] & ( \reg_inst|q [3] ) ) )

	.dataa(!\reg_inst|q [0]),
	.datab(gnd),
	.datac(!\reg_inst|q [3]),
	.datad(gnd),
	.datae(!\reg_inst|q [2]),
	.dataf(!\reg_inst|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex7seg_reg_inst|seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex7seg_reg_inst|seg[6]~6 .extended_lut = "off";
defparam \hex7seg_reg_inst|seg[6]~6 .lut_mask = 64'h0F0FF5F5FFFFAFAF;
defparam \hex7seg_reg_inst|seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N54
cyclonev_lcell_comb \pwm_inst|count[0]~_wirecell (
// Equation(s):
// \pwm_inst|count[0]~_wirecell_combout  = !\pwm_inst|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pwm_inst|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwm_inst|count[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwm_inst|count[0]~_wirecell .extended_lut = "off";
defparam \pwm_inst|count[0]~_wirecell .lut_mask = 64'hFF00FF00FF00FF00;
defparam \pwm_inst|count[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N15
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N56
dffeas \pwm_inst|count[0] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\pwm_inst|count[0]~_wirecell_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FPGA_reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwm_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_inst|count[0] .is_wysiwyg = "true";
defparam \pwm_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N30
cyclonev_lcell_comb \pwm_inst|Add0~25 (
// Equation(s):
// \pwm_inst|Add0~25_sumout  = SUM(( \pwm_inst|count [1] ) + ( \pwm_inst|count [0] ) + ( !VCC ))
// \pwm_inst|Add0~26  = CARRY(( \pwm_inst|count [1] ) + ( \pwm_inst|count [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pwm_inst|count [0]),
	.datad(!\pwm_inst|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pwm_inst|Add0~25_sumout ),
	.cout(\pwm_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pwm_inst|Add0~25 .extended_lut = "off";
defparam \pwm_inst|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \pwm_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N32
dffeas \pwm_inst|count[1] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\pwm_inst|Add0~25_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FPGA_reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwm_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_inst|count[1] .is_wysiwyg = "true";
defparam \pwm_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N33
cyclonev_lcell_comb \pwm_inst|Add0~21 (
// Equation(s):
// \pwm_inst|Add0~21_sumout  = SUM(( \pwm_inst|count [2] ) + ( GND ) + ( \pwm_inst|Add0~26  ))
// \pwm_inst|Add0~22  = CARRY(( \pwm_inst|count [2] ) + ( GND ) + ( \pwm_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pwm_inst|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pwm_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pwm_inst|Add0~21_sumout ),
	.cout(\pwm_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pwm_inst|Add0~21 .extended_lut = "off";
defparam \pwm_inst|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \pwm_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N35
dffeas \pwm_inst|count[2] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\pwm_inst|Add0~21_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FPGA_reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwm_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_inst|count[2] .is_wysiwyg = "true";
defparam \pwm_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N57
cyclonev_lcell_comb \pwm_inst|LessThan0~1 (
// Equation(s):
// \pwm_inst|LessThan0~1_combout  = (!\reg_inst|q [1] & (!\pwm_inst|count [0] & (!\pwm_inst|count [1] & \reg_inst|q [0]))) # (\reg_inst|q [1] & ((!\pwm_inst|count [1]) # ((!\pwm_inst|count [0] & \reg_inst|q [0]))))

	.dataa(!\reg_inst|q [1]),
	.datab(!\pwm_inst|count [0]),
	.datac(!\pwm_inst|count [1]),
	.datad(!\reg_inst|q [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwm_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwm_inst|LessThan0~1 .extended_lut = "off";
defparam \pwm_inst|LessThan0~1 .lut_mask = 64'h50D450D450D450D4;
defparam \pwm_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N36
cyclonev_lcell_comb \pwm_inst|Add0~17 (
// Equation(s):
// \pwm_inst|Add0~17_sumout  = SUM(( \pwm_inst|count [3] ) + ( GND ) + ( \pwm_inst|Add0~22  ))
// \pwm_inst|Add0~18  = CARRY(( \pwm_inst|count [3] ) + ( GND ) + ( \pwm_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pwm_inst|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pwm_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pwm_inst|Add0~17_sumout ),
	.cout(\pwm_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pwm_inst|Add0~17 .extended_lut = "off";
defparam \pwm_inst|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \pwm_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N38
dffeas \pwm_inst|count[3] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\pwm_inst|Add0~17_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FPGA_reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwm_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_inst|count[3] .is_wysiwyg = "true";
defparam \pwm_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N6
cyclonev_lcell_comb \pwm_inst|LessThan0~2 (
// Equation(s):
// \pwm_inst|LessThan0~2_combout  = ( \reg_inst|q [3] & ( \reg_inst|q [2] & ( (!\pwm_inst|count [2]) # ((!\pwm_inst|count [3]) # (\pwm_inst|LessThan0~1_combout )) ) ) ) # ( !\reg_inst|q [3] & ( \reg_inst|q [2] & ( (!\pwm_inst|count [3] & ((!\pwm_inst|count 
// [2]) # (\pwm_inst|LessThan0~1_combout ))) ) ) ) # ( \reg_inst|q [3] & ( !\reg_inst|q [2] & ( (!\pwm_inst|count [3]) # ((!\pwm_inst|count [2] & \pwm_inst|LessThan0~1_combout )) ) ) ) # ( !\reg_inst|q [3] & ( !\reg_inst|q [2] & ( (!\pwm_inst|count [2] & 
// (\pwm_inst|LessThan0~1_combout  & !\pwm_inst|count [3])) ) ) )

	.dataa(!\pwm_inst|count [2]),
	.datab(!\pwm_inst|LessThan0~1_combout ),
	.datac(!\pwm_inst|count [3]),
	.datad(gnd),
	.datae(!\reg_inst|q [3]),
	.dataf(!\reg_inst|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwm_inst|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwm_inst|LessThan0~2 .extended_lut = "off";
defparam \pwm_inst|LessThan0~2 .lut_mask = 64'h2020F2F2B0B0FBFB;
defparam \pwm_inst|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N39
cyclonev_lcell_comb \pwm_inst|Add0~1 (
// Equation(s):
// \pwm_inst|Add0~1_sumout  = SUM(( \pwm_inst|count [4] ) + ( GND ) + ( \pwm_inst|Add0~18  ))
// \pwm_inst|Add0~2  = CARRY(( \pwm_inst|count [4] ) + ( GND ) + ( \pwm_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pwm_inst|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pwm_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pwm_inst|Add0~1_sumout ),
	.cout(\pwm_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pwm_inst|Add0~1 .extended_lut = "off";
defparam \pwm_inst|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \pwm_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N41
dffeas \pwm_inst|count[4] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\pwm_inst|Add0~1_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FPGA_reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwm_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_inst|count[4] .is_wysiwyg = "true";
defparam \pwm_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N42
cyclonev_lcell_comb \pwm_inst|Add0~13 (
// Equation(s):
// \pwm_inst|Add0~13_sumout  = SUM(( \pwm_inst|count [5] ) + ( GND ) + ( \pwm_inst|Add0~2  ))
// \pwm_inst|Add0~14  = CARRY(( \pwm_inst|count [5] ) + ( GND ) + ( \pwm_inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pwm_inst|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pwm_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pwm_inst|Add0~13_sumout ),
	.cout(\pwm_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pwm_inst|Add0~13 .extended_lut = "off";
defparam \pwm_inst|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \pwm_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N44
dffeas \pwm_inst|count[5] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\pwm_inst|Add0~13_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FPGA_reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwm_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_inst|count[5] .is_wysiwyg = "true";
defparam \pwm_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N45
cyclonev_lcell_comb \pwm_inst|Add0~9 (
// Equation(s):
// \pwm_inst|Add0~9_sumout  = SUM(( \pwm_inst|count [6] ) + ( GND ) + ( \pwm_inst|Add0~14  ))
// \pwm_inst|Add0~10  = CARRY(( \pwm_inst|count [6] ) + ( GND ) + ( \pwm_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pwm_inst|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pwm_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pwm_inst|Add0~9_sumout ),
	.cout(\pwm_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pwm_inst|Add0~9 .extended_lut = "off";
defparam \pwm_inst|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \pwm_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N47
dffeas \pwm_inst|count[6] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\pwm_inst|Add0~9_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FPGA_reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwm_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_inst|count[6] .is_wysiwyg = "true";
defparam \pwm_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N48
cyclonev_lcell_comb \pwm_inst|Add0~5 (
// Equation(s):
// \pwm_inst|Add0~5_sumout  = SUM(( \pwm_inst|count [7] ) + ( GND ) + ( \pwm_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pwm_inst|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pwm_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pwm_inst|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwm_inst|Add0~5 .extended_lut = "off";
defparam \pwm_inst|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \pwm_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N50
dffeas \pwm_inst|count[7] (
	.clk(\FPGA_clk~inputCLKENA0_outclk ),
	.d(\pwm_inst|Add0~5_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FPGA_reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwm_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_inst|count[7] .is_wysiwyg = "true";
defparam \pwm_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N18
cyclonev_lcell_comb \pwm_inst|LessThan0~3 (
// Equation(s):
// \pwm_inst|LessThan0~3_combout  = ( \reg_inst|q [3] & ( \reg_inst|q [1] & ( (!\pwm_inst|count [7]) # ((!\pwm_inst|count [5] & ((!\pwm_inst|count [6]) # (\reg_inst|q [2]))) # (\pwm_inst|count [5] & (\reg_inst|q [2] & !\pwm_inst|count [6]))) ) ) ) # ( 
// !\reg_inst|q [3] & ( \reg_inst|q [1] & ( (!\pwm_inst|count [7] & ((!\pwm_inst|count [5] & ((!\pwm_inst|count [6]) # (\reg_inst|q [2]))) # (\pwm_inst|count [5] & (\reg_inst|q [2] & !\pwm_inst|count [6])))) ) ) ) # ( \reg_inst|q [3] & ( !\reg_inst|q [1] & ( 
// (!\pwm_inst|count [7]) # ((\reg_inst|q [2] & !\pwm_inst|count [6])) ) ) ) # ( !\reg_inst|q [3] & ( !\reg_inst|q [1] & ( (!\pwm_inst|count [7] & (\reg_inst|q [2] & !\pwm_inst|count [6])) ) ) )

	.dataa(!\pwm_inst|count [7]),
	.datab(!\pwm_inst|count [5]),
	.datac(!\reg_inst|q [2]),
	.datad(!\pwm_inst|count [6]),
	.datae(!\reg_inst|q [3]),
	.dataf(!\reg_inst|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwm_inst|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwm_inst|LessThan0~3 .extended_lut = "off";
defparam \pwm_inst|LessThan0~3 .lut_mask = 64'h0A00AFAA8A08EFAE;
defparam \pwm_inst|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N12
cyclonev_lcell_comb \pwm_inst|LessThan0~0 (
// Equation(s):
// \pwm_inst|LessThan0~0_combout  = ( \reg_inst|q [3] & ( \reg_inst|q [1] & ( (\pwm_inst|count [7] & (\pwm_inst|count [5] & (!\reg_inst|q [2] $ (\pwm_inst|count [6])))) ) ) ) # ( !\reg_inst|q [3] & ( \reg_inst|q [1] & ( (!\pwm_inst|count [7] & 
// (\pwm_inst|count [5] & (!\reg_inst|q [2] $ (\pwm_inst|count [6])))) ) ) ) # ( \reg_inst|q [3] & ( !\reg_inst|q [1] & ( (\pwm_inst|count [7] & (!\pwm_inst|count [5] & (!\reg_inst|q [2] $ (\pwm_inst|count [6])))) ) ) ) # ( !\reg_inst|q [3] & ( !\reg_inst|q 
// [1] & ( (!\pwm_inst|count [7] & (!\pwm_inst|count [5] & (!\reg_inst|q [2] $ (\pwm_inst|count [6])))) ) ) )

	.dataa(!\pwm_inst|count [7]),
	.datab(!\pwm_inst|count [5]),
	.datac(!\reg_inst|q [2]),
	.datad(!\pwm_inst|count [6]),
	.datae(!\reg_inst|q [3]),
	.dataf(!\reg_inst|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwm_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwm_inst|LessThan0~0 .extended_lut = "off";
defparam \pwm_inst|LessThan0~0 .lut_mask = 64'h8008400420021001;
defparam \pwm_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N0
cyclonev_lcell_comb \pwm_inst|LessThan0~4 (
// Equation(s):
// \pwm_inst|LessThan0~4_combout  = ( \pwm_inst|count [4] & ( ((\reg_inst|q [0] & (\pwm_inst|LessThan0~2_combout  & \pwm_inst|LessThan0~0_combout ))) # (\pwm_inst|LessThan0~3_combout ) ) ) # ( !\pwm_inst|count [4] & ( ((\pwm_inst|LessThan0~0_combout  & 
// ((\pwm_inst|LessThan0~2_combout ) # (\reg_inst|q [0])))) # (\pwm_inst|LessThan0~3_combout ) ) )

	.dataa(!\reg_inst|q [0]),
	.datab(!\pwm_inst|LessThan0~2_combout ),
	.datac(!\pwm_inst|LessThan0~3_combout ),
	.datad(!\pwm_inst|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\pwm_inst|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwm_inst|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwm_inst|LessThan0~4 .extended_lut = "off";
defparam \pwm_inst|LessThan0~4 .lut_mask = 64'h0F7F0F7F0F1F0F1F;
defparam \pwm_inst|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \btn0~input (
	.i(btn0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn0~input_o ));
// synopsys translate_off
defparam \btn0~input .bus_hold = "false";
defparam \btn0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \Mult~input (
	.i(Mult),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Mult~input_o ));
// synopsys translate_off
defparam \Mult~input .bus_hold = "false";
defparam \Mult~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
