// Seed: 3880276579
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input id_13;
  output id_12;
  input id_11;
  inout id_10;
  input id_9;
  inout id_8;
  inout id_7;
  input id_6;
  inout id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  always @(posedge 1'd0 or negedge id_6) begin
    id_8  <= id_3;
    id_12 <= id_5;
  end
endmodule
