{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1420257590859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1420257590859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 03 11:59:50 2015 " "Processing started: Sat Jan 03 11:59:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1420257590859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1420257590859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1420257590859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1420257591141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myproject/zhushui/zhushui.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myproject/zhushui/zhushui.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZHUSHUI-Z " "Found design unit 1: ZHUSHUI-Z" {  } { { "../ZhuShui/ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257591700 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZHUSHUI " "Found entity 1: ZHUSHUI" {  } { { "../ZhuShui/ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257591700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420257591700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myproject/shizhongxianshi/shizhongxianshi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myproject/shizhongxianshi/shizhongxianshi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIZHONGXIANSHI-S " "Found design unit 1: SHIZHONGXIANSHI-S" {  } { { "../ShiZhongXianShi/ShiZhongXianShi.vhd" "" { Text "I:/MyProject/ShiZhongXianShi/ShiZhongXianShi.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257591702 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIZHONGXIANSHI " "Found entity 1: SHIZHONGXIANSHI" {  } { { "../ShiZhongXianShi/ShiZhongXianShi.vhd" "" { Text "I:/MyProject/ShiZhongXianShi/ShiZhongXianShi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257591702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420257591702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myproject/shizhongjishu/shizhongjishu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myproject/shizhongjishu/shizhongjishu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIZHONGJISHU-S " "Found design unit 1: SHIZHONGJISHU-S" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257591705 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIZHONGJISHU " "Found entity 1: SHIZHONGJISHU" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257591705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420257591705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myproject/led/led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myproject/led/led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED-L " "Found design unit 1: LED-L" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257591708 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257591708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420257591708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myproject/kongzhi/kongzhi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myproject/kongzhi/kongzhi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KONGZHI-K " "Found design unit 1: KONGZHI-K" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257591711 ""} { "Info" "ISGN_ENTITY_NAME" "1 KONGZHI " "Found entity 1: KONGZHI" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257591711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420257591711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myproject/fenpinqi/fenpinqi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myproject/fenpinqi/fenpinqi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FENPINQI-F " "Found design unit 1: FENPINQI-F" {  } { { "../FenPinQi/FenPinQi.vhd" "" { Text "I:/MyProject/FenPinQi/FenPinQi.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257591714 ""} { "Info" "ISGN_ENTITY_NAME" "1 FENPINQI " "Found entity 1: FENPINQI" {  } { { "../FenPinQi/FenPinQi.vhd" "" { Text "I:/MyProject/FenPinQi/FenPinQi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257591714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420257591714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myproject/fengmingqi/fengmingqi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myproject/fengmingqi/fengmingqi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FENGMINGQI-F " "Found design unit 1: FENGMINGQI-F" {  } { { "../FengMingQi/FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257591716 ""} { "Info" "ISGN_ENTITY_NAME" "1 FENGMINGQI " "Found entity 1: FENGMINGQI" {  } { { "../FengMingQi/FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257591716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420257591716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myproject/fangdou/fangdou.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myproject/fangdou/fangdou.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FangDou-F " "Found design unit 1: FangDou-F" {  } { { "../FangDou/FangDou.vhd" "" { Text "I:/MyProject/FangDou/FangDou.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257591720 ""} { "Info" "ISGN_ENTITY_NAME" "1 FangDou " "Found entity 1: FangDou" {  } { { "../FangDou/FangDou.vhd" "" { Text "I:/MyProject/FangDou/FangDou.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257591720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420257591720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257591722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420257591722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1420257591755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FENGMINGQI FENGMINGQI:inst1 " "Elaborating entity \"FENGMINGQI\" for hierarchy \"FENGMINGQI:inst1\"" {  } { { "TOP.bdf" "inst1" { Schematic "I:/MyProject/TOP/TOP.bdf" { { -264 464 664 -152 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1420257591771 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT FengMingQi.vhd(21) " "VHDL Process Statement warning at FengMingQi.vhd(21): signal \"COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../FengMingQi/FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591798 "|TOP|FENGMINGQI:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FOUT FengMingQi.vhd(15) " "VHDL Process Statement warning at FengMingQi.vhd(15): inferring latch(es) for signal or variable \"FOUT\", which holds its previous value in one or more paths through the process" {  } { { "../FengMingQi/FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257591798 "|TOP|FENGMINGQI:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FOUT FengMingQi.vhd(15) " "Inferred latch for \"FOUT\" at FengMingQi.vhd(15)" {  } { { "../FengMingQi/FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591798 "|TOP|FENGMINGQI:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FENPINQI FENPINQI:inst2 " "Elaborating entity \"FENPINQI\" for hierarchy \"FENPINQI:inst2\"" {  } { { "TOP.bdf" "inst2" { Schematic "I:/MyProject/TOP/TOP.bdf" { { -64 136 288 48 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1420257591800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FangDou FangDou:inst " "Elaborating entity \"FangDou\" for hierarchy \"FangDou:inst\"" {  } { { "TOP.bdf" "inst" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 120 336 520 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1420257591802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIZHONGJISHU SHIZHONGJISHU:inst4 " "Elaborating entity \"SHIZHONGJISHU\" for hierarchy \"SHIZHONGJISHU:inst4\"" {  } { { "TOP.bdf" "inst4" { Schematic "I:/MyProject/TOP/TOP.bdf" { { -152 816 1032 24 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1420257591805 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SET_LAST ShiZhongJiShu.vhd(19) " "VHDL Process Statement warning at ShiZhongJiShu.vhd(19): inferring latch(es) for signal or variable \"SET_LAST\", which holds its previous value in one or more paths through the process" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257591811 "|TOP|SHIZHONGJISHU:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "UP_LAST ShiZhongJiShu.vhd(19) " "VHDL Process Statement warning at ShiZhongJiShu.vhd(19): inferring latch(es) for signal or variable \"UP_LAST\", which holds its previous value in one or more paths through the process" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257591811 "|TOP|SHIZHONGJISHU:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DOWN_LAST ShiZhongJiShu.vhd(19) " "VHDL Process Statement warning at ShiZhongJiShu.vhd(19): inferring latch(es) for signal or variable \"DOWN_LAST\", which holds its previous value in one or more paths through the process" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257591811 "|TOP|SHIZHONGJISHU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_LAST ShiZhongJiShu.vhd(19) " "Inferred latch for \"DOWN_LAST\" at ShiZhongJiShu.vhd(19)" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591812 "|TOP|SHIZHONGJISHU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_LAST ShiZhongJiShu.vhd(19) " "Inferred latch for \"UP_LAST\" at ShiZhongJiShu.vhd(19)" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591812 "|TOP|SHIZHONGJISHU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_LAST\[0\] ShiZhongJiShu.vhd(19) " "Inferred latch for \"SET_LAST\[0\]\" at ShiZhongJiShu.vhd(19)" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591812 "|TOP|SHIZHONGJISHU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_LAST\[1\] ShiZhongJiShu.vhd(19) " "Inferred latch for \"SET_LAST\[1\]\" at ShiZhongJiShu.vhd(19)" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591812 "|TOP|SHIZHONGJISHU:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KONGZHI KONGZHI:inst5 " "Elaborating entity \"KONGZHI\" for hierarchy \"KONGZHI:inst5\"" {  } { { "TOP.bdf" "inst5" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 120 624 872 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1420257591814 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QT KongZhi.vhd(22) " "VHDL Process Statement warning at KongZhi.vhd(22): signal \"QT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591815 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QT_LAST KongZhi.vhd(22) " "VHDL Process Statement warning at KongZhi.vhd(22): signal \"QT_LAST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591815 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "START KongZhi.vhd(22) " "VHDL Process Statement warning at KongZhi.vhd(22): signal \"START\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591815 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QT KongZhi.vhd(24) " "VHDL Process Statement warning at KongZhi.vhd(24): signal \"QT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591815 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "START KongZhi.vhd(27) " "VHDL Process Statement warning at KongZhi.vhd(27): signal \"START\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591815 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW KongZhi.vhd(28) " "VHDL Process Statement warning at KongZhi.vhd(28): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591815 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW_LAST KongZhi.vhd(28) " "VHDL Process Statement warning at KongZhi.vhd(28): signal \"SW_LAST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591815 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW_MODE KongZhi.vhd(29) " "VHDL Process Statement warning at KongZhi.vhd(29): signal \"SW_MODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591815 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW_MODE KongZhi.vhd(31) " "VHDL Process Statement warning at KongZhi.vhd(31): signal \"SW_MODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591815 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GC KongZhi.vhd(33) " "VHDL Process Statement warning at KongZhi.vhd(33): signal \"GC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591816 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GC_LAST KongZhi.vhd(33) " "VHDL Process Statement warning at KongZhi.vhd(33): signal \"GC_LAST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591816 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GC_MODE KongZhi.vhd(34) " "VHDL Process Statement warning at KongZhi.vhd(34): signal \"GC_MODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591816 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GC_MODE KongZhi.vhd(36) " "VHDL Process Statement warning at KongZhi.vhd(36): signal \"GC_MODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591816 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MS KongZhi.vhd(38) " "VHDL Process Statement warning at KongZhi.vhd(38): signal \"MS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591816 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MS_LAST KongZhi.vhd(38) " "VHDL Process Statement warning at KongZhi.vhd(38): signal \"MS_LAST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591816 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET KongZhi.vhd(39) " "VHDL Process Statement warning at KongZhi.vhd(39): signal \"SET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591816 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET KongZhi.vhd(41) " "VHDL Process Statement warning at KongZhi.vhd(41): signal \"SET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591816 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW KongZhi.vhd(44) " "VHDL Process Statement warning at KongZhi.vhd(44): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591816 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GC KongZhi.vhd(45) " "VHDL Process Statement warning at KongZhi.vhd(45): signal \"GC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591816 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MS KongZhi.vhd(46) " "VHDL Process Statement warning at KongZhi.vhd(46): signal \"MS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591816 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1 KongZhi.vhd(48) " "VHDL Process Statement warning at KongZhi.vhd(48): signal \"clk_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591816 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TIME_TEMP KongZhi.vhd(106) " "VHDL Process Statement warning at KongZhi.vhd(106): signal \"TIME_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257591816 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "START KongZhi.vhd(20) " "VHDL Process Statement warning at KongZhi.vhd(20): inferring latch(es) for signal or variable \"START\", which holds its previous value in one or more paths through the process" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257591816 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SW_MODE KongZhi.vhd(20) " "VHDL Process Statement warning at KongZhi.vhd(20): inferring latch(es) for signal or variable \"SW_MODE\", which holds its previous value in one or more paths through the process" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257591817 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GC_MODE KongZhi.vhd(20) " "VHDL Process Statement warning at KongZhi.vhd(20): inferring latch(es) for signal or variable \"GC_MODE\", which holds its previous value in one or more paths through the process" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257591817 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SET KongZhi.vhd(20) " "VHDL Process Statement warning at KongZhi.vhd(20): inferring latch(es) for signal or variable \"SET\", which holds its previous value in one or more paths through the process" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257591817 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SW_LAST KongZhi.vhd(20) " "VHDL Process Statement warning at KongZhi.vhd(20): inferring latch(es) for signal or variable \"SW_LAST\", which holds its previous value in one or more paths through the process" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257591817 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GC_LAST KongZhi.vhd(20) " "VHDL Process Statement warning at KongZhi.vhd(20): inferring latch(es) for signal or variable \"GC_LAST\", which holds its previous value in one or more paths through the process" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257591817 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MS_LAST KongZhi.vhd(20) " "VHDL Process Statement warning at KongZhi.vhd(20): inferring latch(es) for signal or variable \"MS_LAST\", which holds its previous value in one or more paths through the process" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257591817 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_LAST KongZhi.vhd(20) " "Inferred latch for \"MS_LAST\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591817 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GC_LAST KongZhi.vhd(20) " "Inferred latch for \"GC_LAST\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591817 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW_LAST KongZhi.vhd(20) " "Inferred latch for \"SW_LAST\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591817 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET\[0\] KongZhi.vhd(20) " "Inferred latch for \"SET\[0\]\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591817 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET\[1\] KongZhi.vhd(20) " "Inferred latch for \"SET\[1\]\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591817 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GC_MODE\[0\] KongZhi.vhd(20) " "Inferred latch for \"GC_MODE\[0\]\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591817 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GC_MODE\[1\] KongZhi.vhd(20) " "Inferred latch for \"GC_MODE\[1\]\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591817 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW_MODE\[0\] KongZhi.vhd(20) " "Inferred latch for \"SW_MODE\[0\]\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591818 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW_MODE\[1\] KongZhi.vhd(20) " "Inferred latch for \"SW_MODE\[1\]\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591818 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "START KongZhi.vhd(20) " "Inferred latch for \"START\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591818 "|TOP|KONGZHI:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIZHONGXIANSHI SHIZHONGXIANSHI:inst3 " "Elaborating entity \"SHIZHONGXIANSHI\" for hierarchy \"SHIZHONGXIANSHI:inst3\"" {  } { { "TOP.bdf" "inst3" { Schematic "I:/MyProject/TOP/TOP.bdf" { { -184 1048 1248 -8 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1420257591819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:inst6 " "Elaborating entity \"LED\" for hierarchy \"LED:inst6\"" {  } { { "TOP.bdf" "inst6" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 112 1072 1296 224 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1420257591822 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GC_L LED.vhd(15) " "VHDL Process Statement warning at LED.vhd(15): inferring latch(es) for signal or variable \"GC_L\", which holds its previous value in one or more paths through the process" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257591823 "|TOP|LED:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SW_L LED.vhd(15) " "VHDL Process Statement warning at LED.vhd(15): inferring latch(es) for signal or variable \"SW_L\", which holds its previous value in one or more paths through the process" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257591823 "|TOP|LED:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MS_L LED.vhd(15) " "VHDL Process Statement warning at LED.vhd(15): inferring latch(es) for signal or variable \"MS_L\", which holds its previous value in one or more paths through the process" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257591823 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_L\[0\] LED.vhd(15) " "Inferred latch for \"MS_L\[0\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591823 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_L\[1\] LED.vhd(15) " "Inferred latch for \"MS_L\[1\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591823 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_L\[2\] LED.vhd(15) " "Inferred latch for \"MS_L\[2\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591823 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_L\[3\] LED.vhd(15) " "Inferred latch for \"MS_L\[3\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591823 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW_L\[0\] LED.vhd(15) " "Inferred latch for \"SW_L\[0\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591823 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW_L\[1\] LED.vhd(15) " "Inferred latch for \"SW_L\[1\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591823 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW_L\[2\] LED.vhd(15) " "Inferred latch for \"SW_L\[2\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591823 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GC_L\[0\] LED.vhd(15) " "Inferred latch for \"GC_L\[0\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591824 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GC_L\[1\] LED.vhd(15) " "Inferred latch for \"GC_L\[1\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591824 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GC_L\[2\] LED.vhd(15) " "Inferred latch for \"GC_L\[2\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257591824 "|TOP|LED:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZHUSHUI ZHUSHUI:inst7 " "Elaborating entity \"ZHUSHUI\" for hierarchy \"ZHUSHUI:inst7\"" {  } { { "TOP.bdf" "inst7" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 248 1040 1304 360 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1420257591825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SHIZHONGJISHU:inst4\|SET_LAST\[0\] " "LATCH primitive \"SHIZHONGJISHU:inst4\|SET_LAST\[0\]\" is permanently enabled" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1420257591916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SHIZHONGJISHU:inst4\|UP_LAST " "LATCH primitive \"SHIZHONGJISHU:inst4\|UP_LAST\" is permanently enabled" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1420257591916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SHIZHONGJISHU:inst4\|DOWN_LAST " "LATCH primitive \"SHIZHONGJISHU:inst4\|DOWN_LAST\" is permanently enabled" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1420257591916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SHIZHONGJISHU:inst4\|SET_LAST\[1\] " "LATCH primitive \"SHIZHONGJISHU:inst4\|SET_LAST\[1\]\" is permanently enabled" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1420257591918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FENGMINGQI:inst1\|FOUT " "LATCH primitive \"FENGMINGQI:inst1\|FOUT\" is permanently disabled" {  } { { "../FengMingQi/FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1420257591919 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FengMingQi GND " "Pin \"FengMingQi\" is stuck at GND" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { -240 712 888 -224 "FengMingQi" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1420257592331 "|TOP|FengMingQi"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONTROLL GND " "Pin \"CONTROLL\" is stuck at GND" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 392 928 1104 408 "CONTROLL" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1420257592331 "|TOP|CONTROLL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1420257592331 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1420257592338 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1420257592536 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257592536 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GuoCheng " "No output dependent on input pin \"GuoCheng\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 160 120 288 176 "GuoCheng" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257592574 "|TOP|GuoCheng"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ShuiWei " "No output dependent on input pin \"ShuiWei\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 176 120 288 192 "ShuiWei" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257592574 "|TOP|ShuiWei"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "YuYue " "No output dependent on input pin \"YuYue\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 192 120 288 208 "YuYue" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257592574 "|TOP|YuYue"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Up " "No output dependent on input pin \"Up\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 208 120 288 224 "Up" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257592574 "|TOP|Up"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Down " "No output dependent on input pin \"Down\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 224 120 288 240 "Down" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257592574 "|TOP|Down"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MuoShi " "No output dependent on input pin \"MuoShi\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 240 120 288 256 "MuoShi" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257592574 "|TOP|MuoShi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DianYuan " "No output dependent on input pin \"DianYuan\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 256 120 288 272 "DianYuan" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257592574 "|TOP|DianYuan"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QiTing " "No output dependent on input pin \"QiTing\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 272 120 288 288 "QiTing" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257592574 "|TOP|QiTing"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 288 120 288 304 "Reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257592574 "|TOP|Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { -24 -192 -24 -8 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257592574 "|TOP|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1420257592574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1420257592575 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1420257592575 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1420257592575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1420257592609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 03 11:59:52 2015 " "Processing ended: Sat Jan 03 11:59:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1420257592609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1420257592609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1420257592609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1420257592609 ""}
