
0316_togle_switch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001a94  080002ac  080002ac  000102ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001d40  08001d40  00011d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001d50  08001d50  00011d50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001d54  08001d54  00011d54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  24000000  08001d58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  24000010  08001d68  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24000030  08001d68  00020030  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000ca03  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 0000198c  00000000  00000000  0002ca41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000630  00000000  00000000  0002e3d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000598  00000000  00000000  0002ea00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0002d8a3  00000000  00000000  0002ef98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00006d36  00000000  00000000  0005c83b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0012a260  00000000  00000000  00063571  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000053  00000000  00000000  0018d7d1  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001774  00000000  00000000  0018d824  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002ac <__do_global_dtors_aux>:
 80002ac:	b510      	push	{r4, lr}
 80002ae:	4c05      	ldr	r4, [pc, #20]	; (80002c4 <__do_global_dtors_aux+0x18>)
 80002b0:	7823      	ldrb	r3, [r4, #0]
 80002b2:	b933      	cbnz	r3, 80002c2 <__do_global_dtors_aux+0x16>
 80002b4:	4b04      	ldr	r3, [pc, #16]	; (80002c8 <__do_global_dtors_aux+0x1c>)
 80002b6:	b113      	cbz	r3, 80002be <__do_global_dtors_aux+0x12>
 80002b8:	4804      	ldr	r0, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x20>)
 80002ba:	f3af 8000 	nop.w
 80002be:	2301      	movs	r3, #1
 80002c0:	7023      	strb	r3, [r4, #0]
 80002c2:	bd10      	pop	{r4, pc}
 80002c4:	24000010 	.word	0x24000010
 80002c8:	00000000 	.word	0x00000000
 80002cc:	08001d28 	.word	0x08001d28

080002d0 <frame_dummy>:
 80002d0:	b508      	push	{r3, lr}
 80002d2:	4b03      	ldr	r3, [pc, #12]	; (80002e0 <frame_dummy+0x10>)
 80002d4:	b11b      	cbz	r3, 80002de <frame_dummy+0xe>
 80002d6:	4903      	ldr	r1, [pc, #12]	; (80002e4 <frame_dummy+0x14>)
 80002d8:	4803      	ldr	r0, [pc, #12]	; (80002e8 <frame_dummy+0x18>)
 80002da:	f3af 8000 	nop.w
 80002de:	bd08      	pop	{r3, pc}
 80002e0:	00000000 	.word	0x00000000
 80002e4:	24000014 	.word	0x24000014
 80002e8:	08001d28 	.word	0x08001d28

080002ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002f0:	f000 f9e4 	bl	80006bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002f4:	f000 f844 	bl	8000380 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002f8:	f000 f89e 	bl	8000438 <MX_GPIO_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9)==1)
 80002fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000300:	481d      	ldr	r0, [pc, #116]	; (8000378 <main+0x8c>)
 8000302:	f000 fd25 	bl	8000d50 <HAL_GPIO_ReadPin>
 8000306:	4603      	mov	r3, r0
 8000308:	2b01      	cmp	r3, #1
 800030a:	d1f7      	bne.n	80002fc <main+0x10>
	  {
		  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_10)==1)
 800030c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000310:	4819      	ldr	r0, [pc, #100]	; (8000378 <main+0x8c>)
 8000312:	f000 fd1d 	bl	8000d50 <HAL_GPIO_ReadPin>
 8000316:	4603      	mov	r3, r0
 8000318:	2b01      	cmp	r3, #1
 800031a:	d112      	bne.n	8000342 <main+0x56>
		  {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, SET);
 800031c:	2201      	movs	r2, #1
 800031e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000322:	4816      	ldr	r0, [pc, #88]	; (800037c <main+0x90>)
 8000324:	f000 fd2c 	bl	8000d80 <HAL_GPIO_WritePin>
		  HAL_Delay(100);
 8000328:	2064      	movs	r0, #100	; 0x64
 800032a:	f000 fa59 	bl	80007e0 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET);
 800032e:	2200      	movs	r2, #0
 8000330:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000334:	4811      	ldr	r0, [pc, #68]	; (800037c <main+0x90>)
 8000336:	f000 fd23 	bl	8000d80 <HAL_GPIO_WritePin>
		  HAL_Delay(100);
 800033a:	2064      	movs	r0, #100	; 0x64
 800033c:	f000 fa50 	bl	80007e0 <HAL_Delay>
 8000340:	e7dc      	b.n	80002fc <main+0x10>
		  }
		  else if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8)==1)
 8000342:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000346:	480c      	ldr	r0, [pc, #48]	; (8000378 <main+0x8c>)
 8000348:	f000 fd02 	bl	8000d50 <HAL_GPIO_ReadPin>
 800034c:	4603      	mov	r3, r0
 800034e:	2b01      	cmp	r3, #1
 8000350:	d1d4      	bne.n	80002fc <main+0x10>
		  {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);
 8000352:	2200      	movs	r2, #0
 8000354:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000358:	4808      	ldr	r0, [pc, #32]	; (800037c <main+0x90>)
 800035a:	f000 fd11 	bl	8000d80 <HAL_GPIO_WritePin>
		  HAL_Delay(100);
 800035e:	2064      	movs	r0, #100	; 0x64
 8000360:	f000 fa3e 	bl	80007e0 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, SET);
 8000364:	2201      	movs	r2, #1
 8000366:	f44f 7180 	mov.w	r1, #256	; 0x100
 800036a:	4804      	ldr	r0, [pc, #16]	; (800037c <main+0x90>)
 800036c:	f000 fd08 	bl	8000d80 <HAL_GPIO_WritePin>
		  HAL_Delay(100);
 8000370:	2064      	movs	r0, #100	; 0x64
 8000372:	f000 fa35 	bl	80007e0 <HAL_Delay>
	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9)==1)
 8000376:	e7c1      	b.n	80002fc <main+0x10>
 8000378:	58020800 	.word	0x58020800
 800037c:	58020400 	.word	0x58020400

08000380 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b09c      	sub	sp, #112	; 0x70
 8000384:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000386:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800038a:	224c      	movs	r2, #76	; 0x4c
 800038c:	2100      	movs	r1, #0
 800038e:	4618      	mov	r0, r3
 8000390:	f001 fcc2 	bl	8001d18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000394:	1d3b      	adds	r3, r7, #4
 8000396:	2220      	movs	r2, #32
 8000398:	2100      	movs	r1, #0
 800039a:	4618      	mov	r0, r3
 800039c:	f001 fcbc 	bl	8001d18 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80003a0:	2004      	movs	r0, #4
 80003a2:	f000 fd07 	bl	8000db4 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80003a6:	2300      	movs	r3, #0
 80003a8:	603b      	str	r3, [r7, #0]
 80003aa:	4b22      	ldr	r3, [pc, #136]	; (8000434 <SystemClock_Config+0xb4>)
 80003ac:	699b      	ldr	r3, [r3, #24]
 80003ae:	4a21      	ldr	r2, [pc, #132]	; (8000434 <SystemClock_Config+0xb4>)
 80003b0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80003b4:	6193      	str	r3, [r2, #24]
 80003b6:	4b1f      	ldr	r3, [pc, #124]	; (8000434 <SystemClock_Config+0xb4>)
 80003b8:	699b      	ldr	r3, [r3, #24]
 80003ba:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80003be:	603b      	str	r3, [r7, #0]
 80003c0:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80003c2:	bf00      	nop
 80003c4:	4b1b      	ldr	r3, [pc, #108]	; (8000434 <SystemClock_Config+0xb4>)
 80003c6:	699b      	ldr	r3, [r3, #24]
 80003c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80003cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80003d0:	d1f8      	bne.n	80003c4 <SystemClock_Config+0x44>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003d2:	2302      	movs	r3, #2
 80003d4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80003d6:	2301      	movs	r3, #1
 80003d8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003da:	2340      	movs	r3, #64	; 0x40
 80003dc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80003de:	2300      	movs	r3, #0
 80003e0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80003e6:	4618      	mov	r0, r3
 80003e8:	f000 fd3e 	bl	8000e68 <HAL_RCC_OscConfig>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d001      	beq.n	80003f6 <SystemClock_Config+0x76>
  {
    Error_Handler();
 80003f2:	f000 f877 	bl	80004e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003f6:	233f      	movs	r3, #63	; 0x3f
 80003f8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003fa:	2300      	movs	r3, #0
 80003fc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80003fe:	2300      	movs	r3, #0
 8000400:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000402:	2300      	movs	r3, #0
 8000404:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000406:	2300      	movs	r3, #0
 8000408:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800040a:	2300      	movs	r3, #0
 800040c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800040e:	2300      	movs	r3, #0
 8000410:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000412:	2300      	movs	r3, #0
 8000414:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000416:	1d3b      	adds	r3, r7, #4
 8000418:	2102      	movs	r1, #2
 800041a:	4618      	mov	r0, r3
 800041c:	f001 f928 	bl	8001670 <HAL_RCC_ClockConfig>
 8000420:	4603      	mov	r3, r0
 8000422:	2b00      	cmp	r3, #0
 8000424:	d001      	beq.n	800042a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000426:	f000 f85d 	bl	80004e4 <Error_Handler>
  }
}
 800042a:	bf00      	nop
 800042c:	3770      	adds	r7, #112	; 0x70
 800042e:	46bd      	mov	sp, r7
 8000430:	bd80      	pop	{r7, pc}
 8000432:	bf00      	nop
 8000434:	58024800 	.word	0x58024800

08000438 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b088      	sub	sp, #32
 800043c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800043e:	f107 030c 	add.w	r3, r7, #12
 8000442:	2200      	movs	r2, #0
 8000444:	601a      	str	r2, [r3, #0]
 8000446:	605a      	str	r2, [r3, #4]
 8000448:	609a      	str	r2, [r3, #8]
 800044a:	60da      	str	r2, [r3, #12]
 800044c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800044e:	4b22      	ldr	r3, [pc, #136]	; (80004d8 <MX_GPIO_Init+0xa0>)
 8000450:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000454:	4a20      	ldr	r2, [pc, #128]	; (80004d8 <MX_GPIO_Init+0xa0>)
 8000456:	f043 0304 	orr.w	r3, r3, #4
 800045a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800045e:	4b1e      	ldr	r3, [pc, #120]	; (80004d8 <MX_GPIO_Init+0xa0>)
 8000460:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000464:	f003 0304 	and.w	r3, r3, #4
 8000468:	60bb      	str	r3, [r7, #8]
 800046a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800046c:	4b1a      	ldr	r3, [pc, #104]	; (80004d8 <MX_GPIO_Init+0xa0>)
 800046e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000472:	4a19      	ldr	r2, [pc, #100]	; (80004d8 <MX_GPIO_Init+0xa0>)
 8000474:	f043 0302 	orr.w	r3, r3, #2
 8000478:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800047c:	4b16      	ldr	r3, [pc, #88]	; (80004d8 <MX_GPIO_Init+0xa0>)
 800047e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000482:	f003 0302 	and.w	r3, r3, #2
 8000486:	607b      	str	r3, [r7, #4]
 8000488:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800048a:	2200      	movs	r2, #0
 800048c:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000490:	4812      	ldr	r0, [pc, #72]	; (80004dc <MX_GPIO_Init+0xa4>)
 8000492:	f000 fc75 	bl	8000d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC8 PC9 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8000496:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800049a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800049c:	2300      	movs	r3, #0
 800049e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a0:	2300      	movs	r3, #0
 80004a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004a4:	f107 030c 	add.w	r3, r7, #12
 80004a8:	4619      	mov	r1, r3
 80004aa:	480d      	ldr	r0, [pc, #52]	; (80004e0 <MX_GPIO_Init+0xa8>)
 80004ac:	f000 faa0 	bl	80009f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80004b0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80004b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004b6:	2301      	movs	r3, #1
 80004b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ba:	2300      	movs	r3, #0
 80004bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004be:	2300      	movs	r3, #0
 80004c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004c2:	f107 030c 	add.w	r3, r7, #12
 80004c6:	4619      	mov	r1, r3
 80004c8:	4804      	ldr	r0, [pc, #16]	; (80004dc <MX_GPIO_Init+0xa4>)
 80004ca:	f000 fa91 	bl	80009f0 <HAL_GPIO_Init>

}
 80004ce:	bf00      	nop
 80004d0:	3720      	adds	r7, #32
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop
 80004d8:	58024400 	.word	0x58024400
 80004dc:	58020400 	.word	0x58020400
 80004e0:	58020800 	.word	0x58020800

080004e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004e4:	b480      	push	{r7}
 80004e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004e8:	b672      	cpsid	i
}
 80004ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004ec:	e7fe      	b.n	80004ec <Error_Handler+0x8>
	...

080004f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	b083      	sub	sp, #12
 80004f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004f6:	4b0a      	ldr	r3, [pc, #40]	; (8000520 <HAL_MspInit+0x30>)
 80004f8:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80004fc:	4a08      	ldr	r2, [pc, #32]	; (8000520 <HAL_MspInit+0x30>)
 80004fe:	f043 0302 	orr.w	r3, r3, #2
 8000502:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8000506:	4b06      	ldr	r3, [pc, #24]	; (8000520 <HAL_MspInit+0x30>)
 8000508:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800050c:	f003 0302 	and.w	r3, r3, #2
 8000510:	607b      	str	r3, [r7, #4]
 8000512:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000514:	bf00      	nop
 8000516:	370c      	adds	r7, #12
 8000518:	46bd      	mov	sp, r7
 800051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051e:	4770      	bx	lr
 8000520:	58024400 	.word	0x58024400

08000524 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000528:	e7fe      	b.n	8000528 <NMI_Handler+0x4>

0800052a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800052a:	b480      	push	{r7}
 800052c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800052e:	e7fe      	b.n	800052e <HardFault_Handler+0x4>

08000530 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000530:	b480      	push	{r7}
 8000532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000534:	e7fe      	b.n	8000534 <MemManage_Handler+0x4>

08000536 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000536:	b480      	push	{r7}
 8000538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800053a:	e7fe      	b.n	800053a <BusFault_Handler+0x4>

0800053c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000540:	e7fe      	b.n	8000540 <UsageFault_Handler+0x4>

08000542 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000542:	b480      	push	{r7}
 8000544:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000546:	bf00      	nop
 8000548:	46bd      	mov	sp, r7
 800054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054e:	4770      	bx	lr

08000550 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000554:	bf00      	nop
 8000556:	46bd      	mov	sp, r7
 8000558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055c:	4770      	bx	lr

0800055e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800055e:	b480      	push	{r7}
 8000560:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000562:	bf00      	nop
 8000564:	46bd      	mov	sp, r7
 8000566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056a:	4770      	bx	lr

0800056c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000570:	f000 f916 	bl	80007a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000574:	bf00      	nop
 8000576:	bd80      	pop	{r7, pc}

08000578 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800057c:	4b32      	ldr	r3, [pc, #200]	; (8000648 <SystemInit+0xd0>)
 800057e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000582:	4a31      	ldr	r2, [pc, #196]	; (8000648 <SystemInit+0xd0>)
 8000584:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000588:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800058c:	4b2f      	ldr	r3, [pc, #188]	; (800064c <SystemInit+0xd4>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	f003 030f 	and.w	r3, r3, #15
 8000594:	2b02      	cmp	r3, #2
 8000596:	d807      	bhi.n	80005a8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000598:	4b2c      	ldr	r3, [pc, #176]	; (800064c <SystemInit+0xd4>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	f023 030f 	bic.w	r3, r3, #15
 80005a0:	4a2a      	ldr	r2, [pc, #168]	; (800064c <SystemInit+0xd4>)
 80005a2:	f043 0303 	orr.w	r3, r3, #3
 80005a6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80005a8:	4b29      	ldr	r3, [pc, #164]	; (8000650 <SystemInit+0xd8>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a28      	ldr	r2, [pc, #160]	; (8000650 <SystemInit+0xd8>)
 80005ae:	f043 0301 	orr.w	r3, r3, #1
 80005b2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80005b4:	4b26      	ldr	r3, [pc, #152]	; (8000650 <SystemInit+0xd8>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80005ba:	4b25      	ldr	r3, [pc, #148]	; (8000650 <SystemInit+0xd8>)
 80005bc:	681a      	ldr	r2, [r3, #0]
 80005be:	4924      	ldr	r1, [pc, #144]	; (8000650 <SystemInit+0xd8>)
 80005c0:	4b24      	ldr	r3, [pc, #144]	; (8000654 <SystemInit+0xdc>)
 80005c2:	4013      	ands	r3, r2
 80005c4:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005c6:	4b21      	ldr	r3, [pc, #132]	; (800064c <SystemInit+0xd4>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	f003 030c 	and.w	r3, r3, #12
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d007      	beq.n	80005e2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80005d2:	4b1e      	ldr	r3, [pc, #120]	; (800064c <SystemInit+0xd4>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	f023 030f 	bic.w	r3, r3, #15
 80005da:	4a1c      	ldr	r2, [pc, #112]	; (800064c <SystemInit+0xd4>)
 80005dc:	f043 0303 	orr.w	r3, r3, #3
 80005e0:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 80005e2:	4b1b      	ldr	r3, [pc, #108]	; (8000650 <SystemInit+0xd8>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 80005e8:	4b19      	ldr	r3, [pc, #100]	; (8000650 <SystemInit+0xd8>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 80005ee:	4b18      	ldr	r3, [pc, #96]	; (8000650 <SystemInit+0xd8>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80005f4:	4b16      	ldr	r3, [pc, #88]	; (8000650 <SystemInit+0xd8>)
 80005f6:	4a18      	ldr	r2, [pc, #96]	; (8000658 <SystemInit+0xe0>)
 80005f8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80005fa:	4b15      	ldr	r3, [pc, #84]	; (8000650 <SystemInit+0xd8>)
 80005fc:	4a17      	ldr	r2, [pc, #92]	; (800065c <SystemInit+0xe4>)
 80005fe:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000600:	4b13      	ldr	r3, [pc, #76]	; (8000650 <SystemInit+0xd8>)
 8000602:	4a17      	ldr	r2, [pc, #92]	; (8000660 <SystemInit+0xe8>)
 8000604:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000606:	4b12      	ldr	r3, [pc, #72]	; (8000650 <SystemInit+0xd8>)
 8000608:	2200      	movs	r2, #0
 800060a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800060c:	4b10      	ldr	r3, [pc, #64]	; (8000650 <SystemInit+0xd8>)
 800060e:	4a14      	ldr	r2, [pc, #80]	; (8000660 <SystemInit+0xe8>)
 8000610:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000612:	4b0f      	ldr	r3, [pc, #60]	; (8000650 <SystemInit+0xd8>)
 8000614:	2200      	movs	r2, #0
 8000616:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000618:	4b0d      	ldr	r3, [pc, #52]	; (8000650 <SystemInit+0xd8>)
 800061a:	4a11      	ldr	r2, [pc, #68]	; (8000660 <SystemInit+0xe8>)
 800061c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800061e:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <SystemInit+0xd8>)
 8000620:	2200      	movs	r2, #0
 8000622:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000624:	4b0a      	ldr	r3, [pc, #40]	; (8000650 <SystemInit+0xd8>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a09      	ldr	r2, [pc, #36]	; (8000650 <SystemInit+0xd8>)
 800062a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800062e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000630:	4b07      	ldr	r3, [pc, #28]	; (8000650 <SystemInit+0xd8>)
 8000632:	2200      	movs	r2, #0
 8000634:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000636:	4b0b      	ldr	r3, [pc, #44]	; (8000664 <SystemInit+0xec>)
 8000638:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800063c:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 800063e:	bf00      	nop
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr
 8000648:	e000ed00 	.word	0xe000ed00
 800064c:	52002000 	.word	0x52002000
 8000650:	58024400 	.word	0x58024400
 8000654:	eaf6ed7f 	.word	0xeaf6ed7f
 8000658:	02020200 	.word	0x02020200
 800065c:	01ff0000 	.word	0x01ff0000
 8000660:	01010280 	.word	0x01010280
 8000664:	52004000 	.word	0x52004000

08000668 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000668:	f8df d034 	ldr.w	sp, [pc, #52]	; 80006a0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 800066c:	f7ff ff84 	bl	8000578 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000670:	480c      	ldr	r0, [pc, #48]	; (80006a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000672:	490d      	ldr	r1, [pc, #52]	; (80006a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000674:	4a0d      	ldr	r2, [pc, #52]	; (80006ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000676:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000678:	e002      	b.n	8000680 <LoopCopyDataInit>

0800067a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800067a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800067c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800067e:	3304      	adds	r3, #4

08000680 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8000680:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000682:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000684:	d3f9      	bcc.n	800067a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000686:	4a0a      	ldr	r2, [pc, #40]	; (80006b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000688:	4c0a      	ldr	r4, [pc, #40]	; (80006b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800068a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800068c:	e001      	b.n	8000692 <LoopFillZerobss>

0800068e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800068e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000690:	3204      	adds	r2, #4

08000692 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000692:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000694:	d3fb      	bcc.n	800068e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000696:	f001 fb1b 	bl	8001cd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800069a:	f7ff fe27 	bl	80002ec <main>
  bx  lr
 800069e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80006a0:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 80006a4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80006a8:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80006ac:	08001d58 	.word	0x08001d58
  ldr r2, =_sbss
 80006b0:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80006b4:	24000030 	.word	0x24000030

080006b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80006b8:	e7fe      	b.n	80006b8 <ADC_IRQHandler>
	...

080006bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006c2:	2003      	movs	r0, #3
 80006c4:	f000 f962 	bl	800098c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80006c8:	f001 f988 	bl	80019dc <HAL_RCC_GetSysClockFreq>
 80006cc:	4602      	mov	r2, r0
 80006ce:	4b15      	ldr	r3, [pc, #84]	; (8000724 <HAL_Init+0x68>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	0a1b      	lsrs	r3, r3, #8
 80006d4:	f003 030f 	and.w	r3, r3, #15
 80006d8:	4913      	ldr	r1, [pc, #76]	; (8000728 <HAL_Init+0x6c>)
 80006da:	5ccb      	ldrb	r3, [r1, r3]
 80006dc:	f003 031f 	and.w	r3, r3, #31
 80006e0:	fa22 f303 	lsr.w	r3, r2, r3
 80006e4:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80006e6:	4b0f      	ldr	r3, [pc, #60]	; (8000724 <HAL_Init+0x68>)
 80006e8:	699b      	ldr	r3, [r3, #24]
 80006ea:	f003 030f 	and.w	r3, r3, #15
 80006ee:	4a0e      	ldr	r2, [pc, #56]	; (8000728 <HAL_Init+0x6c>)
 80006f0:	5cd3      	ldrb	r3, [r2, r3]
 80006f2:	f003 031f 	and.w	r3, r3, #31
 80006f6:	687a      	ldr	r2, [r7, #4]
 80006f8:	fa22 f303 	lsr.w	r3, r2, r3
 80006fc:	4a0b      	ldr	r2, [pc, #44]	; (800072c <HAL_Init+0x70>)
 80006fe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000700:	4a0b      	ldr	r2, [pc, #44]	; (8000730 <HAL_Init+0x74>)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000706:	200f      	movs	r0, #15
 8000708:	f000 f814 	bl	8000734 <HAL_InitTick>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000712:	2301      	movs	r3, #1
 8000714:	e002      	b.n	800071c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000716:	f7ff feeb 	bl	80004f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800071a:	2300      	movs	r3, #0
}
 800071c:	4618      	mov	r0, r3
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	58024400 	.word	0x58024400
 8000728:	08001d40 	.word	0x08001d40
 800072c:	24000004 	.word	0x24000004
 8000730:	24000000 	.word	0x24000000

08000734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800073c:	4b15      	ldr	r3, [pc, #84]	; (8000794 <HAL_InitTick+0x60>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d101      	bne.n	8000748 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000744:	2301      	movs	r3, #1
 8000746:	e021      	b.n	800078c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000748:	4b13      	ldr	r3, [pc, #76]	; (8000798 <HAL_InitTick+0x64>)
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	4b11      	ldr	r3, [pc, #68]	; (8000794 <HAL_InitTick+0x60>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	4619      	mov	r1, r3
 8000752:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000756:	fbb3 f3f1 	udiv	r3, r3, r1
 800075a:	fbb2 f3f3 	udiv	r3, r2, r3
 800075e:	4618      	mov	r0, r3
 8000760:	f000 f939 	bl	80009d6 <HAL_SYSTICK_Config>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800076a:	2301      	movs	r3, #1
 800076c:	e00e      	b.n	800078c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	2b0f      	cmp	r3, #15
 8000772:	d80a      	bhi.n	800078a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000774:	2200      	movs	r2, #0
 8000776:	6879      	ldr	r1, [r7, #4]
 8000778:	f04f 30ff 	mov.w	r0, #4294967295
 800077c:	f000 f911 	bl	80009a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000780:	4a06      	ldr	r2, [pc, #24]	; (800079c <HAL_InitTick+0x68>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000786:	2300      	movs	r3, #0
 8000788:	e000      	b.n	800078c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
}
 800078c:	4618      	mov	r0, r3
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	2400000c 	.word	0x2400000c
 8000798:	24000000 	.word	0x24000000
 800079c:	24000008 	.word	0x24000008

080007a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007a4:	4b06      	ldr	r3, [pc, #24]	; (80007c0 <HAL_IncTick+0x20>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <HAL_IncTick+0x24>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4413      	add	r3, r2
 80007b0:	4a04      	ldr	r2, [pc, #16]	; (80007c4 <HAL_IncTick+0x24>)
 80007b2:	6013      	str	r3, [r2, #0]
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	2400000c 	.word	0x2400000c
 80007c4:	2400002c 	.word	0x2400002c

080007c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  return uwTick;
 80007cc:	4b03      	ldr	r3, [pc, #12]	; (80007dc <HAL_GetTick+0x14>)
 80007ce:	681b      	ldr	r3, [r3, #0]
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	2400002c 	.word	0x2400002c

080007e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007e8:	f7ff ffee 	bl	80007c8 <HAL_GetTick>
 80007ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007f8:	d005      	beq.n	8000806 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007fa:	4b0a      	ldr	r3, [pc, #40]	; (8000824 <HAL_Delay+0x44>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	461a      	mov	r2, r3
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	4413      	add	r3, r2
 8000804:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000806:	bf00      	nop
 8000808:	f7ff ffde 	bl	80007c8 <HAL_GetTick>
 800080c:	4602      	mov	r2, r0
 800080e:	68bb      	ldr	r3, [r7, #8]
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	68fa      	ldr	r2, [r7, #12]
 8000814:	429a      	cmp	r2, r3
 8000816:	d8f7      	bhi.n	8000808 <HAL_Delay+0x28>
  {
  }
}
 8000818:	bf00      	nop
 800081a:	bf00      	nop
 800081c:	3710      	adds	r7, #16
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	2400000c 	.word	0x2400000c

08000828 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000828:	b480      	push	{r7}
 800082a:	b085      	sub	sp, #20
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	f003 0307 	and.w	r3, r3, #7
 8000836:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000838:	4b0b      	ldr	r3, [pc, #44]	; (8000868 <__NVIC_SetPriorityGrouping+0x40>)
 800083a:	68db      	ldr	r3, [r3, #12]
 800083c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800083e:	68ba      	ldr	r2, [r7, #8]
 8000840:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000844:	4013      	ands	r3, r2
 8000846:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800084c:	68bb      	ldr	r3, [r7, #8]
 800084e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000850:	4b06      	ldr	r3, [pc, #24]	; (800086c <__NVIC_SetPriorityGrouping+0x44>)
 8000852:	4313      	orrs	r3, r2
 8000854:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000856:	4a04      	ldr	r2, [pc, #16]	; (8000868 <__NVIC_SetPriorityGrouping+0x40>)
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	60d3      	str	r3, [r2, #12]
}
 800085c:	bf00      	nop
 800085e:	3714      	adds	r7, #20
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr
 8000868:	e000ed00 	.word	0xe000ed00
 800086c:	05fa0000 	.word	0x05fa0000

08000870 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000874:	4b04      	ldr	r3, [pc, #16]	; (8000888 <__NVIC_GetPriorityGrouping+0x18>)
 8000876:	68db      	ldr	r3, [r3, #12]
 8000878:	0a1b      	lsrs	r3, r3, #8
 800087a:	f003 0307 	and.w	r3, r3, #7
}
 800087e:	4618      	mov	r0, r3
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr
 8000888:	e000ed00 	.word	0xe000ed00

0800088c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	4603      	mov	r3, r0
 8000894:	6039      	str	r1, [r7, #0]
 8000896:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000898:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800089c:	2b00      	cmp	r3, #0
 800089e:	db0a      	blt.n	80008b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	b2da      	uxtb	r2, r3
 80008a4:	490c      	ldr	r1, [pc, #48]	; (80008d8 <__NVIC_SetPriority+0x4c>)
 80008a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008aa:	0112      	lsls	r2, r2, #4
 80008ac:	b2d2      	uxtb	r2, r2
 80008ae:	440b      	add	r3, r1
 80008b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008b4:	e00a      	b.n	80008cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	b2da      	uxtb	r2, r3
 80008ba:	4908      	ldr	r1, [pc, #32]	; (80008dc <__NVIC_SetPriority+0x50>)
 80008bc:	88fb      	ldrh	r3, [r7, #6]
 80008be:	f003 030f 	and.w	r3, r3, #15
 80008c2:	3b04      	subs	r3, #4
 80008c4:	0112      	lsls	r2, r2, #4
 80008c6:	b2d2      	uxtb	r2, r2
 80008c8:	440b      	add	r3, r1
 80008ca:	761a      	strb	r2, [r3, #24]
}
 80008cc:	bf00      	nop
 80008ce:	370c      	adds	r7, #12
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr
 80008d8:	e000e100 	.word	0xe000e100
 80008dc:	e000ed00 	.word	0xe000ed00

080008e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b089      	sub	sp, #36	; 0x24
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	60f8      	str	r0, [r7, #12]
 80008e8:	60b9      	str	r1, [r7, #8]
 80008ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	f003 0307 	and.w	r3, r3, #7
 80008f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008f4:	69fb      	ldr	r3, [r7, #28]
 80008f6:	f1c3 0307 	rsb	r3, r3, #7
 80008fa:	2b04      	cmp	r3, #4
 80008fc:	bf28      	it	cs
 80008fe:	2304      	movcs	r3, #4
 8000900:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000902:	69fb      	ldr	r3, [r7, #28]
 8000904:	3304      	adds	r3, #4
 8000906:	2b06      	cmp	r3, #6
 8000908:	d902      	bls.n	8000910 <NVIC_EncodePriority+0x30>
 800090a:	69fb      	ldr	r3, [r7, #28]
 800090c:	3b03      	subs	r3, #3
 800090e:	e000      	b.n	8000912 <NVIC_EncodePriority+0x32>
 8000910:	2300      	movs	r3, #0
 8000912:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000914:	f04f 32ff 	mov.w	r2, #4294967295
 8000918:	69bb      	ldr	r3, [r7, #24]
 800091a:	fa02 f303 	lsl.w	r3, r2, r3
 800091e:	43da      	mvns	r2, r3
 8000920:	68bb      	ldr	r3, [r7, #8]
 8000922:	401a      	ands	r2, r3
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000928:	f04f 31ff 	mov.w	r1, #4294967295
 800092c:	697b      	ldr	r3, [r7, #20]
 800092e:	fa01 f303 	lsl.w	r3, r1, r3
 8000932:	43d9      	mvns	r1, r3
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000938:	4313      	orrs	r3, r2
         );
}
 800093a:	4618      	mov	r0, r3
 800093c:	3724      	adds	r7, #36	; 0x24
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr
	...

08000948 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	3b01      	subs	r3, #1
 8000954:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000958:	d301      	bcc.n	800095e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800095a:	2301      	movs	r3, #1
 800095c:	e00f      	b.n	800097e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800095e:	4a0a      	ldr	r2, [pc, #40]	; (8000988 <SysTick_Config+0x40>)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	3b01      	subs	r3, #1
 8000964:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000966:	210f      	movs	r1, #15
 8000968:	f04f 30ff 	mov.w	r0, #4294967295
 800096c:	f7ff ff8e 	bl	800088c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000970:	4b05      	ldr	r3, [pc, #20]	; (8000988 <SysTick_Config+0x40>)
 8000972:	2200      	movs	r2, #0
 8000974:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000976:	4b04      	ldr	r3, [pc, #16]	; (8000988 <SysTick_Config+0x40>)
 8000978:	2207      	movs	r2, #7
 800097a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800097c:	2300      	movs	r3, #0
}
 800097e:	4618      	mov	r0, r3
 8000980:	3708      	adds	r7, #8
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	e000e010 	.word	0xe000e010

0800098c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000994:	6878      	ldr	r0, [r7, #4]
 8000996:	f7ff ff47 	bl	8000828 <__NVIC_SetPriorityGrouping>
}
 800099a:	bf00      	nop
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009a2:	b580      	push	{r7, lr}
 80009a4:	b086      	sub	sp, #24
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	4603      	mov	r3, r0
 80009aa:	60b9      	str	r1, [r7, #8]
 80009ac:	607a      	str	r2, [r7, #4]
 80009ae:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80009b0:	f7ff ff5e 	bl	8000870 <__NVIC_GetPriorityGrouping>
 80009b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009b6:	687a      	ldr	r2, [r7, #4]
 80009b8:	68b9      	ldr	r1, [r7, #8]
 80009ba:	6978      	ldr	r0, [r7, #20]
 80009bc:	f7ff ff90 	bl	80008e0 <NVIC_EncodePriority>
 80009c0:	4602      	mov	r2, r0
 80009c2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80009c6:	4611      	mov	r1, r2
 80009c8:	4618      	mov	r0, r3
 80009ca:	f7ff ff5f 	bl	800088c <__NVIC_SetPriority>
}
 80009ce:	bf00      	nop
 80009d0:	3718      	adds	r7, #24
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}

080009d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009d6:	b580      	push	{r7, lr}
 80009d8:	b082      	sub	sp, #8
 80009da:	af00      	add	r7, sp, #0
 80009dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009de:	6878      	ldr	r0, [r7, #4]
 80009e0:	f7ff ffb2 	bl	8000948 <SysTick_Config>
 80009e4:	4603      	mov	r3, r0
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	3708      	adds	r7, #8
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
	...

080009f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b089      	sub	sp, #36	; 0x24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
 80009f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80009fa:	2300      	movs	r3, #0
 80009fc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80009fe:	4b89      	ldr	r3, [pc, #548]	; (8000c24 <HAL_GPIO_Init+0x234>)
 8000a00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000a02:	e194      	b.n	8000d2e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	681a      	ldr	r2, [r3, #0]
 8000a08:	2101      	movs	r1, #1
 8000a0a:	69fb      	ldr	r3, [r7, #28]
 8000a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a10:	4013      	ands	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000a14:	693b      	ldr	r3, [r7, #16]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	f000 8186 	beq.w	8000d28 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	685b      	ldr	r3, [r3, #4]
 8000a20:	f003 0303 	and.w	r3, r3, #3
 8000a24:	2b01      	cmp	r3, #1
 8000a26:	d005      	beq.n	8000a34 <HAL_GPIO_Init+0x44>
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	f003 0303 	and.w	r3, r3, #3
 8000a30:	2b02      	cmp	r3, #2
 8000a32:	d130      	bne.n	8000a96 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	689b      	ldr	r3, [r3, #8]
 8000a38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000a3a:	69fb      	ldr	r3, [r7, #28]
 8000a3c:	005b      	lsls	r3, r3, #1
 8000a3e:	2203      	movs	r2, #3
 8000a40:	fa02 f303 	lsl.w	r3, r2, r3
 8000a44:	43db      	mvns	r3, r3
 8000a46:	69ba      	ldr	r2, [r7, #24]
 8000a48:	4013      	ands	r3, r2
 8000a4a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	68da      	ldr	r2, [r3, #12]
 8000a50:	69fb      	ldr	r3, [r7, #28]
 8000a52:	005b      	lsls	r3, r3, #1
 8000a54:	fa02 f303 	lsl.w	r3, r2, r3
 8000a58:	69ba      	ldr	r2, [r7, #24]
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	69ba      	ldr	r2, [r7, #24]
 8000a62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	69fb      	ldr	r3, [r7, #28]
 8000a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a72:	43db      	mvns	r3, r3
 8000a74:	69ba      	ldr	r2, [r7, #24]
 8000a76:	4013      	ands	r3, r2
 8000a78:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	091b      	lsrs	r3, r3, #4
 8000a80:	f003 0201 	and.w	r2, r3, #1
 8000a84:	69fb      	ldr	r3, [r7, #28]
 8000a86:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8a:	69ba      	ldr	r2, [r7, #24]
 8000a8c:	4313      	orrs	r3, r2
 8000a8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	69ba      	ldr	r2, [r7, #24]
 8000a94:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	f003 0303 	and.w	r3, r3, #3
 8000a9e:	2b03      	cmp	r3, #3
 8000aa0:	d017      	beq.n	8000ad2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	68db      	ldr	r3, [r3, #12]
 8000aa6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000aa8:	69fb      	ldr	r3, [r7, #28]
 8000aaa:	005b      	lsls	r3, r3, #1
 8000aac:	2203      	movs	r2, #3
 8000aae:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab2:	43db      	mvns	r3, r3
 8000ab4:	69ba      	ldr	r2, [r7, #24]
 8000ab6:	4013      	ands	r3, r2
 8000ab8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	689a      	ldr	r2, [r3, #8]
 8000abe:	69fb      	ldr	r3, [r7, #28]
 8000ac0:	005b      	lsls	r3, r3, #1
 8000ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac6:	69ba      	ldr	r2, [r7, #24]
 8000ac8:	4313      	orrs	r3, r2
 8000aca:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	69ba      	ldr	r2, [r7, #24]
 8000ad0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	685b      	ldr	r3, [r3, #4]
 8000ad6:	f003 0303 	and.w	r3, r3, #3
 8000ada:	2b02      	cmp	r3, #2
 8000adc:	d123      	bne.n	8000b26 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ade:	69fb      	ldr	r3, [r7, #28]
 8000ae0:	08da      	lsrs	r2, r3, #3
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	3208      	adds	r2, #8
 8000ae6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000aec:	69fb      	ldr	r3, [r7, #28]
 8000aee:	f003 0307 	and.w	r3, r3, #7
 8000af2:	009b      	lsls	r3, r3, #2
 8000af4:	220f      	movs	r2, #15
 8000af6:	fa02 f303 	lsl.w	r3, r2, r3
 8000afa:	43db      	mvns	r3, r3
 8000afc:	69ba      	ldr	r2, [r7, #24]
 8000afe:	4013      	ands	r3, r2
 8000b00:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	691a      	ldr	r2, [r3, #16]
 8000b06:	69fb      	ldr	r3, [r7, #28]
 8000b08:	f003 0307 	and.w	r3, r3, #7
 8000b0c:	009b      	lsls	r3, r3, #2
 8000b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b12:	69ba      	ldr	r2, [r7, #24]
 8000b14:	4313      	orrs	r3, r2
 8000b16:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000b18:	69fb      	ldr	r3, [r7, #28]
 8000b1a:	08da      	lsrs	r2, r3, #3
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	3208      	adds	r2, #8
 8000b20:	69b9      	ldr	r1, [r7, #24]
 8000b22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000b2c:	69fb      	ldr	r3, [r7, #28]
 8000b2e:	005b      	lsls	r3, r3, #1
 8000b30:	2203      	movs	r2, #3
 8000b32:	fa02 f303 	lsl.w	r3, r2, r3
 8000b36:	43db      	mvns	r3, r3
 8000b38:	69ba      	ldr	r2, [r7, #24]
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	685b      	ldr	r3, [r3, #4]
 8000b42:	f003 0203 	and.w	r2, r3, #3
 8000b46:	69fb      	ldr	r3, [r7, #28]
 8000b48:	005b      	lsls	r3, r3, #1
 8000b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b4e:	69ba      	ldr	r2, [r7, #24]
 8000b50:	4313      	orrs	r3, r2
 8000b52:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	69ba      	ldr	r2, [r7, #24]
 8000b58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	685b      	ldr	r3, [r3, #4]
 8000b5e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	f000 80e0 	beq.w	8000d28 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b68:	4b2f      	ldr	r3, [pc, #188]	; (8000c28 <HAL_GPIO_Init+0x238>)
 8000b6a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000b6e:	4a2e      	ldr	r2, [pc, #184]	; (8000c28 <HAL_GPIO_Init+0x238>)
 8000b70:	f043 0302 	orr.w	r3, r3, #2
 8000b74:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8000b78:	4b2b      	ldr	r3, [pc, #172]	; (8000c28 <HAL_GPIO_Init+0x238>)
 8000b7a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000b7e:	f003 0302 	and.w	r3, r3, #2
 8000b82:	60fb      	str	r3, [r7, #12]
 8000b84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000b86:	4a29      	ldr	r2, [pc, #164]	; (8000c2c <HAL_GPIO_Init+0x23c>)
 8000b88:	69fb      	ldr	r3, [r7, #28]
 8000b8a:	089b      	lsrs	r3, r3, #2
 8000b8c:	3302      	adds	r3, #2
 8000b8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000b94:	69fb      	ldr	r3, [r7, #28]
 8000b96:	f003 0303 	and.w	r3, r3, #3
 8000b9a:	009b      	lsls	r3, r3, #2
 8000b9c:	220f      	movs	r2, #15
 8000b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba2:	43db      	mvns	r3, r3
 8000ba4:	69ba      	ldr	r2, [r7, #24]
 8000ba6:	4013      	ands	r3, r2
 8000ba8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4a20      	ldr	r2, [pc, #128]	; (8000c30 <HAL_GPIO_Init+0x240>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d052      	beq.n	8000c58 <HAL_GPIO_Init+0x268>
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	4a1f      	ldr	r2, [pc, #124]	; (8000c34 <HAL_GPIO_Init+0x244>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d031      	beq.n	8000c1e <HAL_GPIO_Init+0x22e>
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	4a1e      	ldr	r2, [pc, #120]	; (8000c38 <HAL_GPIO_Init+0x248>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d02b      	beq.n	8000c1a <HAL_GPIO_Init+0x22a>
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	4a1d      	ldr	r2, [pc, #116]	; (8000c3c <HAL_GPIO_Init+0x24c>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d025      	beq.n	8000c16 <HAL_GPIO_Init+0x226>
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	4a1c      	ldr	r2, [pc, #112]	; (8000c40 <HAL_GPIO_Init+0x250>)
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	d01f      	beq.n	8000c12 <HAL_GPIO_Init+0x222>
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	4a1b      	ldr	r2, [pc, #108]	; (8000c44 <HAL_GPIO_Init+0x254>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d019      	beq.n	8000c0e <HAL_GPIO_Init+0x21e>
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	4a1a      	ldr	r2, [pc, #104]	; (8000c48 <HAL_GPIO_Init+0x258>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d013      	beq.n	8000c0a <HAL_GPIO_Init+0x21a>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4a19      	ldr	r2, [pc, #100]	; (8000c4c <HAL_GPIO_Init+0x25c>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d00d      	beq.n	8000c06 <HAL_GPIO_Init+0x216>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	4a18      	ldr	r2, [pc, #96]	; (8000c50 <HAL_GPIO_Init+0x260>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d007      	beq.n	8000c02 <HAL_GPIO_Init+0x212>
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	4a17      	ldr	r2, [pc, #92]	; (8000c54 <HAL_GPIO_Init+0x264>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d101      	bne.n	8000bfe <HAL_GPIO_Init+0x20e>
 8000bfa:	2309      	movs	r3, #9
 8000bfc:	e02d      	b.n	8000c5a <HAL_GPIO_Init+0x26a>
 8000bfe:	230a      	movs	r3, #10
 8000c00:	e02b      	b.n	8000c5a <HAL_GPIO_Init+0x26a>
 8000c02:	2308      	movs	r3, #8
 8000c04:	e029      	b.n	8000c5a <HAL_GPIO_Init+0x26a>
 8000c06:	2307      	movs	r3, #7
 8000c08:	e027      	b.n	8000c5a <HAL_GPIO_Init+0x26a>
 8000c0a:	2306      	movs	r3, #6
 8000c0c:	e025      	b.n	8000c5a <HAL_GPIO_Init+0x26a>
 8000c0e:	2305      	movs	r3, #5
 8000c10:	e023      	b.n	8000c5a <HAL_GPIO_Init+0x26a>
 8000c12:	2304      	movs	r3, #4
 8000c14:	e021      	b.n	8000c5a <HAL_GPIO_Init+0x26a>
 8000c16:	2303      	movs	r3, #3
 8000c18:	e01f      	b.n	8000c5a <HAL_GPIO_Init+0x26a>
 8000c1a:	2302      	movs	r3, #2
 8000c1c:	e01d      	b.n	8000c5a <HAL_GPIO_Init+0x26a>
 8000c1e:	2301      	movs	r3, #1
 8000c20:	e01b      	b.n	8000c5a <HAL_GPIO_Init+0x26a>
 8000c22:	bf00      	nop
 8000c24:	58000080 	.word	0x58000080
 8000c28:	58024400 	.word	0x58024400
 8000c2c:	58000400 	.word	0x58000400
 8000c30:	58020000 	.word	0x58020000
 8000c34:	58020400 	.word	0x58020400
 8000c38:	58020800 	.word	0x58020800
 8000c3c:	58020c00 	.word	0x58020c00
 8000c40:	58021000 	.word	0x58021000
 8000c44:	58021400 	.word	0x58021400
 8000c48:	58021800 	.word	0x58021800
 8000c4c:	58021c00 	.word	0x58021c00
 8000c50:	58022000 	.word	0x58022000
 8000c54:	58022400 	.word	0x58022400
 8000c58:	2300      	movs	r3, #0
 8000c5a:	69fa      	ldr	r2, [r7, #28]
 8000c5c:	f002 0203 	and.w	r2, r2, #3
 8000c60:	0092      	lsls	r2, r2, #2
 8000c62:	4093      	lsls	r3, r2
 8000c64:	69ba      	ldr	r2, [r7, #24]
 8000c66:	4313      	orrs	r3, r2
 8000c68:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000c6a:	4938      	ldr	r1, [pc, #224]	; (8000d4c <HAL_GPIO_Init+0x35c>)
 8000c6c:	69fb      	ldr	r3, [r7, #28]
 8000c6e:	089b      	lsrs	r3, r3, #2
 8000c70:	3302      	adds	r3, #2
 8000c72:	69ba      	ldr	r2, [r7, #24]
 8000c74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000c78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000c80:	693b      	ldr	r3, [r7, #16]
 8000c82:	43db      	mvns	r3, r3
 8000c84:	69ba      	ldr	r2, [r7, #24]
 8000c86:	4013      	ands	r3, r2
 8000c88:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d003      	beq.n	8000c9e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000c96:	69ba      	ldr	r2, [r7, #24]
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8000c9e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000ca2:	69bb      	ldr	r3, [r7, #24]
 8000ca4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000ca6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000cae:	693b      	ldr	r3, [r7, #16]
 8000cb0:	43db      	mvns	r3, r3
 8000cb2:	69ba      	ldr	r2, [r7, #24]
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d003      	beq.n	8000ccc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000cc4:	69ba      	ldr	r2, [r7, #24]
 8000cc6:	693b      	ldr	r3, [r7, #16]
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8000ccc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000cd0:	69bb      	ldr	r3, [r7, #24]
 8000cd2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000cda:	693b      	ldr	r3, [r7, #16]
 8000cdc:	43db      	mvns	r3, r3
 8000cde:	69ba      	ldr	r2, [r7, #24]
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d003      	beq.n	8000cf8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8000cf0:	69ba      	ldr	r2, [r7, #24]
 8000cf2:	693b      	ldr	r3, [r7, #16]
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	69ba      	ldr	r2, [r7, #24]
 8000cfc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000d04:	693b      	ldr	r3, [r7, #16]
 8000d06:	43db      	mvns	r3, r3
 8000d08:	69ba      	ldr	r2, [r7, #24]
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d003      	beq.n	8000d22 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8000d1a:	69ba      	ldr	r2, [r7, #24]
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	4313      	orrs	r3, r2
 8000d20:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8000d22:	697b      	ldr	r3, [r7, #20]
 8000d24:	69ba      	ldr	r2, [r7, #24]
 8000d26:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000d28:	69fb      	ldr	r3, [r7, #28]
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	681a      	ldr	r2, [r3, #0]
 8000d32:	69fb      	ldr	r3, [r7, #28]
 8000d34:	fa22 f303 	lsr.w	r3, r2, r3
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	f47f ae63 	bne.w	8000a04 <HAL_GPIO_Init+0x14>
  }
}
 8000d3e:	bf00      	nop
 8000d40:	bf00      	nop
 8000d42:	3724      	adds	r7, #36	; 0x24
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr
 8000d4c:	58000400 	.word	0x58000400

08000d50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b085      	sub	sp, #20
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
 8000d58:	460b      	mov	r3, r1
 8000d5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	691a      	ldr	r2, [r3, #16]
 8000d60:	887b      	ldrh	r3, [r7, #2]
 8000d62:	4013      	ands	r3, r2
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d002      	beq.n	8000d6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	73fb      	strb	r3, [r7, #15]
 8000d6c:	e001      	b.n	8000d72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	3714      	adds	r7, #20
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr

08000d80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	460b      	mov	r3, r1
 8000d8a:	807b      	strh	r3, [r7, #2]
 8000d8c:	4613      	mov	r3, r2
 8000d8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d90:	787b      	ldrb	r3, [r7, #1]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d003      	beq.n	8000d9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d96:	887a      	ldrh	r2, [r7, #2]
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8000d9c:	e003      	b.n	8000da6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000d9e:	887b      	ldrh	r3, [r7, #2]
 8000da0:	041a      	lsls	r2, r3, #16
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	619a      	str	r2, [r3, #24]
}
 8000da6:	bf00      	nop
 8000da8:	370c      	adds	r7, #12
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
	...

08000db4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8000dbc:	4b29      	ldr	r3, [pc, #164]	; (8000e64 <HAL_PWREx_ConfigSupply+0xb0>)
 8000dbe:	68db      	ldr	r3, [r3, #12]
 8000dc0:	f003 0307 	and.w	r3, r3, #7
 8000dc4:	2b06      	cmp	r3, #6
 8000dc6:	d00a      	beq.n	8000dde <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8000dc8:	4b26      	ldr	r3, [pc, #152]	; (8000e64 <HAL_PWREx_ConfigSupply+0xb0>)
 8000dca:	68db      	ldr	r3, [r3, #12]
 8000dcc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000dd0:	687a      	ldr	r2, [r7, #4]
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d001      	beq.n	8000dda <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e040      	b.n	8000e5c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	e03e      	b.n	8000e5c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8000dde:	4b21      	ldr	r3, [pc, #132]	; (8000e64 <HAL_PWREx_ConfigSupply+0xb0>)
 8000de0:	68db      	ldr	r3, [r3, #12]
 8000de2:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8000de6:	491f      	ldr	r1, [pc, #124]	; (8000e64 <HAL_PWREx_ConfigSupply+0xb0>)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	4313      	orrs	r3, r2
 8000dec:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8000dee:	f7ff fceb 	bl	80007c8 <HAL_GetTick>
 8000df2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8000df4:	e009      	b.n	8000e0a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8000df6:	f7ff fce7 	bl	80007c8 <HAL_GetTick>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000e04:	d901      	bls.n	8000e0a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8000e06:	2301      	movs	r3, #1
 8000e08:	e028      	b.n	8000e5c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8000e0a:	4b16      	ldr	r3, [pc, #88]	; (8000e64 <HAL_PWREx_ConfigSupply+0xb0>)
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000e12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000e16:	d1ee      	bne.n	8000df6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2b1e      	cmp	r3, #30
 8000e1c:	d008      	beq.n	8000e30 <HAL_PWREx_ConfigSupply+0x7c>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2b2e      	cmp	r3, #46	; 0x2e
 8000e22:	d005      	beq.n	8000e30 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2b1d      	cmp	r3, #29
 8000e28:	d002      	beq.n	8000e30 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2b2d      	cmp	r3, #45	; 0x2d
 8000e2e:	d114      	bne.n	8000e5a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8000e30:	f7ff fcca 	bl	80007c8 <HAL_GetTick>
 8000e34:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8000e36:	e009      	b.n	8000e4c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8000e38:	f7ff fcc6 	bl	80007c8 <HAL_GetTick>
 8000e3c:	4602      	mov	r2, r0
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	1ad3      	subs	r3, r2, r3
 8000e42:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000e46:	d901      	bls.n	8000e4c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	e007      	b.n	8000e5c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8000e4c:	4b05      	ldr	r3, [pc, #20]	; (8000e64 <HAL_PWREx_ConfigSupply+0xb0>)
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e58:	d1ee      	bne.n	8000e38 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8000e5a:	2300      	movs	r3, #0
}
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	3710      	adds	r7, #16
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	58024800 	.word	0x58024800

08000e68 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b08c      	sub	sp, #48	; 0x30
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d101      	bne.n	8000e7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e76:	2301      	movs	r3, #1
 8000e78:	e3f3      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f003 0301 	and.w	r3, r3, #1
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	f000 80b3 	beq.w	8000fee <HAL_RCC_OscConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e88:	4b9e      	ldr	r3, [pc, #632]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000e8a:	691b      	ldr	r3, [r3, #16]
 8000e8c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000e90:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000e92:	4b9c      	ldr	r3, [pc, #624]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e96:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8000e98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e9a:	2b10      	cmp	r3, #16
 8000e9c:	d007      	beq.n	8000eae <HAL_RCC_OscConfig+0x46>
 8000e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ea0:	2b18      	cmp	r3, #24
 8000ea2:	d112      	bne.n	8000eca <HAL_RCC_OscConfig+0x62>
 8000ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ea6:	f003 0303 	and.w	r3, r3, #3
 8000eaa:	2b02      	cmp	r3, #2
 8000eac:	d10d      	bne.n	8000eca <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000eae:	4b95      	ldr	r3, [pc, #596]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	f000 8098 	beq.w	8000fec <HAL_RCC_OscConfig+0x184>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	f040 8093 	bne.w	8000fec <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	e3cb      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ed2:	d106      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x7a>
 8000ed4:	4b8b      	ldr	r3, [pc, #556]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a8a      	ldr	r2, [pc, #552]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000eda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ede:	6013      	str	r3, [r2, #0]
 8000ee0:	e058      	b.n	8000f94 <HAL_RCC_OscConfig+0x12c>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d112      	bne.n	8000f10 <HAL_RCC_OscConfig+0xa8>
 8000eea:	4b86      	ldr	r3, [pc, #536]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a85      	ldr	r2, [pc, #532]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000ef0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ef4:	6013      	str	r3, [r2, #0]
 8000ef6:	4b83      	ldr	r3, [pc, #524]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a82      	ldr	r2, [pc, #520]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000efc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000f00:	6013      	str	r3, [r2, #0]
 8000f02:	4b80      	ldr	r3, [pc, #512]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4a7f      	ldr	r2, [pc, #508]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f08:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f0c:	6013      	str	r3, [r2, #0]
 8000f0e:	e041      	b.n	8000f94 <HAL_RCC_OscConfig+0x12c>
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f18:	d112      	bne.n	8000f40 <HAL_RCC_OscConfig+0xd8>
 8000f1a:	4b7a      	ldr	r3, [pc, #488]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a79      	ldr	r2, [pc, #484]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f24:	6013      	str	r3, [r2, #0]
 8000f26:	4b77      	ldr	r3, [pc, #476]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4a76      	ldr	r2, [pc, #472]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f2c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000f30:	6013      	str	r3, [r2, #0]
 8000f32:	4b74      	ldr	r3, [pc, #464]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4a73      	ldr	r2, [pc, #460]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f3c:	6013      	str	r3, [r2, #0]
 8000f3e:	e029      	b.n	8000f94 <HAL_RCC_OscConfig+0x12c>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8000f48:	d112      	bne.n	8000f70 <HAL_RCC_OscConfig+0x108>
 8000f4a:	4b6e      	ldr	r3, [pc, #440]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a6d      	ldr	r2, [pc, #436]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f54:	6013      	str	r3, [r2, #0]
 8000f56:	4b6b      	ldr	r3, [pc, #428]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a6a      	ldr	r2, [pc, #424]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000f60:	6013      	str	r3, [r2, #0]
 8000f62:	4b68      	ldr	r3, [pc, #416]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a67      	ldr	r2, [pc, #412]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f6c:	6013      	str	r3, [r2, #0]
 8000f6e:	e011      	b.n	8000f94 <HAL_RCC_OscConfig+0x12c>
 8000f70:	4b64      	ldr	r3, [pc, #400]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a63      	ldr	r2, [pc, #396]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f7a:	6013      	str	r3, [r2, #0]
 8000f7c:	4b61      	ldr	r3, [pc, #388]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a60      	ldr	r2, [pc, #384]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f86:	6013      	str	r3, [r2, #0]
 8000f88:	4b5e      	ldr	r3, [pc, #376]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a5d      	ldr	r2, [pc, #372]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000f8e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000f92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d013      	beq.n	8000fc4 <HAL_RCC_OscConfig+0x15c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f9c:	f7ff fc14 	bl	80007c8 <HAL_GetTick>
 8000fa0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000fa2:	e008      	b.n	8000fb6 <HAL_RCC_OscConfig+0x14e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fa4:	f7ff fc10 	bl	80007c8 <HAL_GetTick>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	2b64      	cmp	r3, #100	; 0x64
 8000fb0:	d901      	bls.n	8000fb6 <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	e355      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000fb6:	4b53      	ldr	r3, [pc, #332]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d0f0      	beq.n	8000fa4 <HAL_RCC_OscConfig+0x13c>
 8000fc2:	e014      	b.n	8000fee <HAL_RCC_OscConfig+0x186>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fc4:	f7ff fc00 	bl	80007c8 <HAL_GetTick>
 8000fc8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000fca:	e008      	b.n	8000fde <HAL_RCC_OscConfig+0x176>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fcc:	f7ff fbfc 	bl	80007c8 <HAL_GetTick>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	2b64      	cmp	r3, #100	; 0x64
 8000fd8:	d901      	bls.n	8000fde <HAL_RCC_OscConfig+0x176>
          {
            return HAL_TIMEOUT;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	e341      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000fde:	4b49      	ldr	r3, [pc, #292]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d1f0      	bne.n	8000fcc <HAL_RCC_OscConfig+0x164>
 8000fea:	e000      	b.n	8000fee <HAL_RCC_OscConfig+0x186>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f003 0302 	and.w	r3, r3, #2
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	f000 808c 	beq.w	8001114 <HAL_RCC_OscConfig+0x2ac>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000ffc:	4b41      	ldr	r3, [pc, #260]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8000ffe:	691b      	ldr	r3, [r3, #16]
 8001000:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001004:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001006:	4b3f      	ldr	r3, [pc, #252]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8001008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800100a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800100c:	6a3b      	ldr	r3, [r7, #32]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d007      	beq.n	8001022 <HAL_RCC_OscConfig+0x1ba>
 8001012:	6a3b      	ldr	r3, [r7, #32]
 8001014:	2b18      	cmp	r3, #24
 8001016:	d137      	bne.n	8001088 <HAL_RCC_OscConfig+0x220>
 8001018:	69fb      	ldr	r3, [r7, #28]
 800101a:	f003 0303 	and.w	r3, r3, #3
 800101e:	2b00      	cmp	r3, #0
 8001020:	d132      	bne.n	8001088 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001022:	4b38      	ldr	r3, [pc, #224]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f003 0304 	and.w	r3, r3, #4
 800102a:	2b00      	cmp	r3, #0
 800102c:	d005      	beq.n	800103a <HAL_RCC_OscConfig+0x1d2>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	68db      	ldr	r3, [r3, #12]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d101      	bne.n	800103a <HAL_RCC_OscConfig+0x1d2>
      {
        return HAL_ERROR;
 8001036:	2301      	movs	r3, #1
 8001038:	e313      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800103a:	4b32      	ldr	r3, [pc, #200]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f023 0219 	bic.w	r2, r3, #25
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	68db      	ldr	r3, [r3, #12]
 8001046:	492f      	ldr	r1, [pc, #188]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8001048:	4313      	orrs	r3, r2
 800104a:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800104c:	f7ff fbbc 	bl	80007c8 <HAL_GetTick>
 8001050:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001052:	e008      	b.n	8001066 <HAL_RCC_OscConfig+0x1fe>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001054:	f7ff fbb8 	bl	80007c8 <HAL_GetTick>
 8001058:	4602      	mov	r2, r0
 800105a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800105c:	1ad3      	subs	r3, r2, r3
 800105e:	2b02      	cmp	r3, #2
 8001060:	d901      	bls.n	8001066 <HAL_RCC_OscConfig+0x1fe>
            {
              return HAL_TIMEOUT;
 8001062:	2303      	movs	r3, #3
 8001064:	e2fd      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001066:	4b27      	ldr	r3, [pc, #156]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f003 0304 	and.w	r3, r3, #4
 800106e:	2b00      	cmp	r3, #0
 8001070:	d0f0      	beq.n	8001054 <HAL_RCC_OscConfig+0x1ec>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001072:	4b24      	ldr	r3, [pc, #144]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	691b      	ldr	r3, [r3, #16]
 800107e:	061b      	lsls	r3, r3, #24
 8001080:	4920      	ldr	r1, [pc, #128]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8001082:	4313      	orrs	r3, r2
 8001084:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001086:	e045      	b.n	8001114 <HAL_RCC_OscConfig+0x2ac>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d026      	beq.n	80010de <HAL_RCC_OscConfig+0x276>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001090:	4b1c      	ldr	r3, [pc, #112]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f023 0219 	bic.w	r2, r3, #25
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	68db      	ldr	r3, [r3, #12]
 800109c:	4919      	ldr	r1, [pc, #100]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 800109e:	4313      	orrs	r3, r2
 80010a0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010a2:	f7ff fb91 	bl	80007c8 <HAL_GetTick>
 80010a6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80010a8:	e008      	b.n	80010bc <HAL_RCC_OscConfig+0x254>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010aa:	f7ff fb8d 	bl	80007c8 <HAL_GetTick>
 80010ae:	4602      	mov	r2, r0
 80010b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	d901      	bls.n	80010bc <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 80010b8:	2303      	movs	r3, #3
 80010ba:	e2d2      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80010bc:	4b11      	ldr	r3, [pc, #68]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f003 0304 	and.w	r3, r3, #4
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d0f0      	beq.n	80010aa <HAL_RCC_OscConfig+0x242>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010c8:	4b0e      	ldr	r3, [pc, #56]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	691b      	ldr	r3, [r3, #16]
 80010d4:	061b      	lsls	r3, r3, #24
 80010d6:	490b      	ldr	r1, [pc, #44]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 80010d8:	4313      	orrs	r3, r2
 80010da:	604b      	str	r3, [r1, #4]
 80010dc:	e01a      	b.n	8001114 <HAL_RCC_OscConfig+0x2ac>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010de:	4b09      	ldr	r3, [pc, #36]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a08      	ldr	r2, [pc, #32]	; (8001104 <HAL_RCC_OscConfig+0x29c>)
 80010e4:	f023 0301 	bic.w	r3, r3, #1
 80010e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010ea:	f7ff fb6d 	bl	80007c8 <HAL_GetTick>
 80010ee:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80010f0:	e00a      	b.n	8001108 <HAL_RCC_OscConfig+0x2a0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010f2:	f7ff fb69 	bl	80007c8 <HAL_GetTick>
 80010f6:	4602      	mov	r2, r0
 80010f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	2b02      	cmp	r3, #2
 80010fe:	d903      	bls.n	8001108 <HAL_RCC_OscConfig+0x2a0>
          {
            return HAL_TIMEOUT;
 8001100:	2303      	movs	r3, #3
 8001102:	e2ae      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
 8001104:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001108:	4b99      	ldr	r3, [pc, #612]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f003 0304 	and.w	r3, r3, #4
 8001110:	2b00      	cmp	r3, #0
 8001112:	d1ee      	bne.n	80010f2 <HAL_RCC_OscConfig+0x28a>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f003 0310 	and.w	r3, r3, #16
 800111c:	2b00      	cmp	r3, #0
 800111e:	d06a      	beq.n	80011f6 <HAL_RCC_OscConfig+0x38e>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001120:	4b93      	ldr	r3, [pc, #588]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 8001122:	691b      	ldr	r3, [r3, #16]
 8001124:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001128:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800112a:	4b91      	ldr	r3, [pc, #580]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 800112c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800112e:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001130:	69bb      	ldr	r3, [r7, #24]
 8001132:	2b08      	cmp	r3, #8
 8001134:	d007      	beq.n	8001146 <HAL_RCC_OscConfig+0x2de>
 8001136:	69bb      	ldr	r3, [r7, #24]
 8001138:	2b18      	cmp	r3, #24
 800113a:	d11b      	bne.n	8001174 <HAL_RCC_OscConfig+0x30c>
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	f003 0303 	and.w	r3, r3, #3
 8001142:	2b01      	cmp	r3, #1
 8001144:	d116      	bne.n	8001174 <HAL_RCC_OscConfig+0x30c>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001146:	4b8a      	ldr	r3, [pc, #552]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800114e:	2b00      	cmp	r3, #0
 8001150:	d005      	beq.n	800115e <HAL_RCC_OscConfig+0x2f6>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	69db      	ldr	r3, [r3, #28]
 8001156:	2b80      	cmp	r3, #128	; 0x80
 8001158:	d001      	beq.n	800115e <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e281      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800115e:	4b84      	ldr	r3, [pc, #528]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 8001160:	68db      	ldr	r3, [r3, #12]
 8001162:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6a1b      	ldr	r3, [r3, #32]
 800116a:	061b      	lsls	r3, r3, #24
 800116c:	4980      	ldr	r1, [pc, #512]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 800116e:	4313      	orrs	r3, r2
 8001170:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001172:	e040      	b.n	80011f6 <HAL_RCC_OscConfig+0x38e>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	69db      	ldr	r3, [r3, #28]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d023      	beq.n	80011c4 <HAL_RCC_OscConfig+0x35c>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800117c:	4b7c      	ldr	r3, [pc, #496]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a7b      	ldr	r2, [pc, #492]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 8001182:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001186:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001188:	f7ff fb1e 	bl	80007c8 <HAL_GetTick>
 800118c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800118e:	e008      	b.n	80011a2 <HAL_RCC_OscConfig+0x33a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001190:	f7ff fb1a 	bl	80007c8 <HAL_GetTick>
 8001194:	4602      	mov	r2, r0
 8001196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	2b02      	cmp	r3, #2
 800119c:	d901      	bls.n	80011a2 <HAL_RCC_OscConfig+0x33a>
          {
            return HAL_TIMEOUT;
 800119e:	2303      	movs	r3, #3
 80011a0:	e25f      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80011a2:	4b73      	ldr	r3, [pc, #460]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d0f0      	beq.n	8001190 <HAL_RCC_OscConfig+0x328>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80011ae:	4b70      	ldr	r3, [pc, #448]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 80011b0:	68db      	ldr	r3, [r3, #12]
 80011b2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6a1b      	ldr	r3, [r3, #32]
 80011ba:	061b      	lsls	r3, r3, #24
 80011bc:	496c      	ldr	r1, [pc, #432]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 80011be:	4313      	orrs	r3, r2
 80011c0:	60cb      	str	r3, [r1, #12]
 80011c2:	e018      	b.n	80011f6 <HAL_RCC_OscConfig+0x38e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80011c4:	4b6a      	ldr	r3, [pc, #424]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a69      	ldr	r2, [pc, #420]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 80011ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011d0:	f7ff fafa 	bl	80007c8 <HAL_GetTick>
 80011d4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80011d6:	e008      	b.n	80011ea <HAL_RCC_OscConfig+0x382>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80011d8:	f7ff faf6 	bl	80007c8 <HAL_GetTick>
 80011dc:	4602      	mov	r2, r0
 80011de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d901      	bls.n	80011ea <HAL_RCC_OscConfig+0x382>
          {
            return HAL_TIMEOUT;
 80011e6:	2303      	movs	r3, #3
 80011e8:	e23b      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80011ea:	4b61      	ldr	r3, [pc, #388]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d1f0      	bne.n	80011d8 <HAL_RCC_OscConfig+0x370>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 0308 	and.w	r3, r3, #8
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d036      	beq.n	8001270 <HAL_RCC_OscConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	695b      	ldr	r3, [r3, #20]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d019      	beq.n	800123e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800120a:	4b59      	ldr	r3, [pc, #356]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 800120c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800120e:	4a58      	ldr	r2, [pc, #352]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001216:	f7ff fad7 	bl	80007c8 <HAL_GetTick>
 800121a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800121c:	e008      	b.n	8001230 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800121e:	f7ff fad3 	bl	80007c8 <HAL_GetTick>
 8001222:	4602      	mov	r2, r0
 8001224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	2b02      	cmp	r3, #2
 800122a:	d901      	bls.n	8001230 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800122c:	2303      	movs	r3, #3
 800122e:	e218      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001230:	4b4f      	ldr	r3, [pc, #316]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 8001232:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001234:	f003 0302 	and.w	r3, r3, #2
 8001238:	2b00      	cmp	r3, #0
 800123a:	d0f0      	beq.n	800121e <HAL_RCC_OscConfig+0x3b6>
 800123c:	e018      	b.n	8001270 <HAL_RCC_OscConfig+0x408>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800123e:	4b4c      	ldr	r3, [pc, #304]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 8001240:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001242:	4a4b      	ldr	r2, [pc, #300]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 8001244:	f023 0301 	bic.w	r3, r3, #1
 8001248:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800124a:	f7ff fabd 	bl	80007c8 <HAL_GetTick>
 800124e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001250:	e008      	b.n	8001264 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001252:	f7ff fab9 	bl	80007c8 <HAL_GetTick>
 8001256:	4602      	mov	r2, r0
 8001258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	2b02      	cmp	r3, #2
 800125e:	d901      	bls.n	8001264 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001260:	2303      	movs	r3, #3
 8001262:	e1fe      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001264:	4b42      	ldr	r3, [pc, #264]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 8001266:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001268:	f003 0302 	and.w	r3, r3, #2
 800126c:	2b00      	cmp	r3, #0
 800126e:	d1f0      	bne.n	8001252 <HAL_RCC_OscConfig+0x3ea>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f003 0320 	and.w	r3, r3, #32
 8001278:	2b00      	cmp	r3, #0
 800127a:	d036      	beq.n	80012ea <HAL_RCC_OscConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d019      	beq.n	80012b8 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001284:	4b3a      	ldr	r3, [pc, #232]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a39      	ldr	r2, [pc, #228]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 800128a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800128e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001290:	f7ff fa9a 	bl	80007c8 <HAL_GetTick>
 8001294:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001296:	e008      	b.n	80012aa <HAL_RCC_OscConfig+0x442>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001298:	f7ff fa96 	bl	80007c8 <HAL_GetTick>
 800129c:	4602      	mov	r2, r0
 800129e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d901      	bls.n	80012aa <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80012a6:	2303      	movs	r3, #3
 80012a8:	e1db      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80012aa:	4b31      	ldr	r3, [pc, #196]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d0f0      	beq.n	8001298 <HAL_RCC_OscConfig+0x430>
 80012b6:	e018      	b.n	80012ea <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80012b8:	4b2d      	ldr	r3, [pc, #180]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a2c      	ldr	r2, [pc, #176]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 80012be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80012c2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80012c4:	f7ff fa80 	bl	80007c8 <HAL_GetTick>
 80012c8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80012ca:	e008      	b.n	80012de <HAL_RCC_OscConfig+0x476>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80012cc:	f7ff fa7c 	bl	80007c8 <HAL_GetTick>
 80012d0:	4602      	mov	r2, r0
 80012d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	2b02      	cmp	r3, #2
 80012d8:	d901      	bls.n	80012de <HAL_RCC_OscConfig+0x476>
        {
          return HAL_TIMEOUT;
 80012da:	2303      	movs	r3, #3
 80012dc:	e1c1      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80012de:	4b24      	ldr	r3, [pc, #144]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d1f0      	bne.n	80012cc <HAL_RCC_OscConfig+0x464>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 0304 	and.w	r3, r3, #4
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	f000 80af 	beq.w	8001456 <HAL_RCC_OscConfig+0x5ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80012f8:	4b1e      	ldr	r3, [pc, #120]	; (8001374 <HAL_RCC_OscConfig+0x50c>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a1d      	ldr	r2, [pc, #116]	; (8001374 <HAL_RCC_OscConfig+0x50c>)
 80012fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001302:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001304:	f7ff fa60 	bl	80007c8 <HAL_GetTick>
 8001308:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800130a:	e008      	b.n	800131e <HAL_RCC_OscConfig+0x4b6>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800130c:	f7ff fa5c 	bl	80007c8 <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	2b64      	cmp	r3, #100	; 0x64
 8001318:	d901      	bls.n	800131e <HAL_RCC_OscConfig+0x4b6>
      {
        return HAL_TIMEOUT;
 800131a:	2303      	movs	r3, #3
 800131c:	e1a1      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800131e:	4b15      	ldr	r3, [pc, #84]	; (8001374 <HAL_RCC_OscConfig+0x50c>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001326:	2b00      	cmp	r3, #0
 8001328:	d0f0      	beq.n	800130c <HAL_RCC_OscConfig+0x4a4>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	2b01      	cmp	r3, #1
 8001330:	d106      	bne.n	8001340 <HAL_RCC_OscConfig+0x4d8>
 8001332:	4b0f      	ldr	r3, [pc, #60]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 8001334:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001336:	4a0e      	ldr	r2, [pc, #56]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 8001338:	f043 0301 	orr.w	r3, r3, #1
 800133c:	6713      	str	r3, [r2, #112]	; 0x70
 800133e:	e05b      	b.n	80013f8 <HAL_RCC_OscConfig+0x590>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d117      	bne.n	8001378 <HAL_RCC_OscConfig+0x510>
 8001348:	4b09      	ldr	r3, [pc, #36]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 800134a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800134c:	4a08      	ldr	r2, [pc, #32]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 800134e:	f023 0301 	bic.w	r3, r3, #1
 8001352:	6713      	str	r3, [r2, #112]	; 0x70
 8001354:	4b06      	ldr	r3, [pc, #24]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 8001356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001358:	4a05      	ldr	r2, [pc, #20]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 800135a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800135e:	6713      	str	r3, [r2, #112]	; 0x70
 8001360:	4b03      	ldr	r3, [pc, #12]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 8001362:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001364:	4a02      	ldr	r2, [pc, #8]	; (8001370 <HAL_RCC_OscConfig+0x508>)
 8001366:	f023 0304 	bic.w	r3, r3, #4
 800136a:	6713      	str	r3, [r2, #112]	; 0x70
 800136c:	e044      	b.n	80013f8 <HAL_RCC_OscConfig+0x590>
 800136e:	bf00      	nop
 8001370:	58024400 	.word	0x58024400
 8001374:	58024800 	.word	0x58024800
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	2b05      	cmp	r3, #5
 800137e:	d112      	bne.n	80013a6 <HAL_RCC_OscConfig+0x53e>
 8001380:	4b95      	ldr	r3, [pc, #596]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 8001382:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001384:	4a94      	ldr	r2, [pc, #592]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 8001386:	f043 0304 	orr.w	r3, r3, #4
 800138a:	6713      	str	r3, [r2, #112]	; 0x70
 800138c:	4b92      	ldr	r3, [pc, #584]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 800138e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001390:	4a91      	ldr	r2, [pc, #580]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 8001392:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001396:	6713      	str	r3, [r2, #112]	; 0x70
 8001398:	4b8f      	ldr	r3, [pc, #572]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 800139a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800139c:	4a8e      	ldr	r2, [pc, #568]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 800139e:	f043 0301 	orr.w	r3, r3, #1
 80013a2:	6713      	str	r3, [r2, #112]	; 0x70
 80013a4:	e028      	b.n	80013f8 <HAL_RCC_OscConfig+0x590>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	2b85      	cmp	r3, #133	; 0x85
 80013ac:	d112      	bne.n	80013d4 <HAL_RCC_OscConfig+0x56c>
 80013ae:	4b8a      	ldr	r3, [pc, #552]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80013b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013b2:	4a89      	ldr	r2, [pc, #548]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80013b4:	f043 0304 	orr.w	r3, r3, #4
 80013b8:	6713      	str	r3, [r2, #112]	; 0x70
 80013ba:	4b87      	ldr	r3, [pc, #540]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80013bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013be:	4a86      	ldr	r2, [pc, #536]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80013c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013c4:	6713      	str	r3, [r2, #112]	; 0x70
 80013c6:	4b84      	ldr	r3, [pc, #528]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80013c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013ca:	4a83      	ldr	r2, [pc, #524]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80013cc:	f043 0301 	orr.w	r3, r3, #1
 80013d0:	6713      	str	r3, [r2, #112]	; 0x70
 80013d2:	e011      	b.n	80013f8 <HAL_RCC_OscConfig+0x590>
 80013d4:	4b80      	ldr	r3, [pc, #512]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80013d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013d8:	4a7f      	ldr	r2, [pc, #508]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80013da:	f023 0301 	bic.w	r3, r3, #1
 80013de:	6713      	str	r3, [r2, #112]	; 0x70
 80013e0:	4b7d      	ldr	r3, [pc, #500]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80013e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013e4:	4a7c      	ldr	r2, [pc, #496]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80013e6:	f023 0304 	bic.w	r3, r3, #4
 80013ea:	6713      	str	r3, [r2, #112]	; 0x70
 80013ec:	4b7a      	ldr	r3, [pc, #488]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80013ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013f0:	4a79      	ldr	r2, [pc, #484]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80013f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80013f6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d015      	beq.n	800142c <HAL_RCC_OscConfig+0x5c4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001400:	f7ff f9e2 	bl	80007c8 <HAL_GetTick>
 8001404:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001406:	e00a      	b.n	800141e <HAL_RCC_OscConfig+0x5b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001408:	f7ff f9de 	bl	80007c8 <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	f241 3288 	movw	r2, #5000	; 0x1388
 8001416:	4293      	cmp	r3, r2
 8001418:	d901      	bls.n	800141e <HAL_RCC_OscConfig+0x5b6>
        {
          return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e121      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800141e:	4b6e      	ldr	r3, [pc, #440]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 8001420:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001422:	f003 0302 	and.w	r3, r3, #2
 8001426:	2b00      	cmp	r3, #0
 8001428:	d0ee      	beq.n	8001408 <HAL_RCC_OscConfig+0x5a0>
 800142a:	e014      	b.n	8001456 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800142c:	f7ff f9cc 	bl	80007c8 <HAL_GetTick>
 8001430:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001432:	e00a      	b.n	800144a <HAL_RCC_OscConfig+0x5e2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001434:	f7ff f9c8 	bl	80007c8 <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001442:	4293      	cmp	r3, r2
 8001444:	d901      	bls.n	800144a <HAL_RCC_OscConfig+0x5e2>
        {
          return HAL_TIMEOUT;
 8001446:	2303      	movs	r3, #3
 8001448:	e10b      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800144a:	4b63      	ldr	r3, [pc, #396]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 800144c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800144e:	f003 0302 	and.w	r3, r3, #2
 8001452:	2b00      	cmp	r3, #0
 8001454:	d1ee      	bne.n	8001434 <HAL_RCC_OscConfig+0x5cc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800145a:	2b00      	cmp	r3, #0
 800145c:	f000 8100 	beq.w	8001660 <HAL_RCC_OscConfig+0x7f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001460:	4b5d      	ldr	r3, [pc, #372]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 8001462:	691b      	ldr	r3, [r3, #16]
 8001464:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001468:	2b18      	cmp	r3, #24
 800146a:	f000 80bb 	beq.w	80015e4 <HAL_RCC_OscConfig+0x77c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001472:	2b02      	cmp	r3, #2
 8001474:	f040 8095 	bne.w	80015a2 <HAL_RCC_OscConfig+0x73a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001478:	4b57      	ldr	r3, [pc, #348]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a56      	ldr	r2, [pc, #344]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 800147e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001482:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001484:	f7ff f9a0 	bl	80007c8 <HAL_GetTick>
 8001488:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800148a:	e008      	b.n	800149e <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800148c:	f7ff f99c 	bl	80007c8 <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	2b02      	cmp	r3, #2
 8001498:	d901      	bls.n	800149e <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e0e1      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800149e:	4b4e      	ldr	r3, [pc, #312]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d1f0      	bne.n	800148c <HAL_RCC_OscConfig+0x624>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014aa:	4b4b      	ldr	r3, [pc, #300]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80014ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80014ae:	4b4b      	ldr	r3, [pc, #300]	; (80015dc <HAL_RCC_OscConfig+0x774>)
 80014b0:	4013      	ands	r3, r2
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80014ba:	0112      	lsls	r2, r2, #4
 80014bc:	430a      	orrs	r2, r1
 80014be:	4946      	ldr	r1, [pc, #280]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80014c0:	4313      	orrs	r3, r2
 80014c2:	628b      	str	r3, [r1, #40]	; 0x28
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c8:	3b01      	subs	r3, #1
 80014ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014d2:	3b01      	subs	r3, #1
 80014d4:	025b      	lsls	r3, r3, #9
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	431a      	orrs	r2, r3
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014de:	3b01      	subs	r3, #1
 80014e0:	041b      	lsls	r3, r3, #16
 80014e2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80014e6:	431a      	orrs	r2, r3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014ec:	3b01      	subs	r3, #1
 80014ee:	061b      	lsls	r3, r3, #24
 80014f0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80014f4:	4938      	ldr	r1, [pc, #224]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80014f6:	4313      	orrs	r3, r2
 80014f8:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80014fa:	4b37      	ldr	r3, [pc, #220]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80014fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014fe:	4a36      	ldr	r2, [pc, #216]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 8001500:	f023 0301 	bic.w	r3, r3, #1
 8001504:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001506:	4b34      	ldr	r3, [pc, #208]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 8001508:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800150a:	4b35      	ldr	r3, [pc, #212]	; (80015e0 <HAL_RCC_OscConfig+0x778>)
 800150c:	4013      	ands	r3, r2
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001512:	00d2      	lsls	r2, r2, #3
 8001514:	4930      	ldr	r1, [pc, #192]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 8001516:	4313      	orrs	r3, r2
 8001518:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800151a:	4b2f      	ldr	r3, [pc, #188]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 800151c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800151e:	f023 020c 	bic.w	r2, r3, #12
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001526:	492c      	ldr	r1, [pc, #176]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 8001528:	4313      	orrs	r3, r2
 800152a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800152c:	4b2a      	ldr	r3, [pc, #168]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 800152e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001530:	f023 0202 	bic.w	r2, r3, #2
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001538:	4927      	ldr	r1, [pc, #156]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 800153a:	4313      	orrs	r3, r2
 800153c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800153e:	4b26      	ldr	r3, [pc, #152]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 8001540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001542:	4a25      	ldr	r2, [pc, #148]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 8001544:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001548:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800154a:	4b23      	ldr	r3, [pc, #140]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 800154c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800154e:	4a22      	ldr	r2, [pc, #136]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 8001550:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001554:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001556:	4b20      	ldr	r3, [pc, #128]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 8001558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800155a:	4a1f      	ldr	r2, [pc, #124]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 800155c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001560:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8001562:	4b1d      	ldr	r3, [pc, #116]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 8001564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001566:	4a1c      	ldr	r2, [pc, #112]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 8001568:	f043 0301 	orr.w	r3, r3, #1
 800156c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800156e:	4b1a      	ldr	r3, [pc, #104]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a19      	ldr	r2, [pc, #100]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 8001574:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001578:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800157a:	f7ff f925 	bl	80007c8 <HAL_GetTick>
 800157e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001580:	e008      	b.n	8001594 <HAL_RCC_OscConfig+0x72c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001582:	f7ff f921 	bl	80007c8 <HAL_GetTick>
 8001586:	4602      	mov	r2, r0
 8001588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	2b02      	cmp	r3, #2
 800158e:	d901      	bls.n	8001594 <HAL_RCC_OscConfig+0x72c>
          {
            return HAL_TIMEOUT;
 8001590:	2303      	movs	r3, #3
 8001592:	e066      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001594:	4b10      	ldr	r3, [pc, #64]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800159c:	2b00      	cmp	r3, #0
 800159e:	d0f0      	beq.n	8001582 <HAL_RCC_OscConfig+0x71a>
 80015a0:	e05e      	b.n	8001660 <HAL_RCC_OscConfig+0x7f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015a2:	4b0d      	ldr	r3, [pc, #52]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a0c      	ldr	r2, [pc, #48]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80015a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80015ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015ae:	f7ff f90b 	bl	80007c8 <HAL_GetTick>
 80015b2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80015b4:	e008      	b.n	80015c8 <HAL_RCC_OscConfig+0x760>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015b6:	f7ff f907 	bl	80007c8 <HAL_GetTick>
 80015ba:	4602      	mov	r2, r0
 80015bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	2b02      	cmp	r3, #2
 80015c2:	d901      	bls.n	80015c8 <HAL_RCC_OscConfig+0x760>
          {
            return HAL_TIMEOUT;
 80015c4:	2303      	movs	r3, #3
 80015c6:	e04c      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80015c8:	4b03      	ldr	r3, [pc, #12]	; (80015d8 <HAL_RCC_OscConfig+0x770>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d1f0      	bne.n	80015b6 <HAL_RCC_OscConfig+0x74e>
 80015d4:	e044      	b.n	8001660 <HAL_RCC_OscConfig+0x7f8>
 80015d6:	bf00      	nop
 80015d8:	58024400 	.word	0x58024400
 80015dc:	fffffc0c 	.word	0xfffffc0c
 80015e0:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80015e4:	4b21      	ldr	r3, [pc, #132]	; (800166c <HAL_RCC_OscConfig+0x804>)
 80015e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015e8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80015ea:	4b20      	ldr	r3, [pc, #128]	; (800166c <HAL_RCC_OscConfig+0x804>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ee:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d031      	beq.n	800165c <HAL_RCC_OscConfig+0x7f4>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	f003 0203 	and.w	r2, r3, #3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001602:	429a      	cmp	r2, r3
 8001604:	d12a      	bne.n	800165c <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	091b      	lsrs	r3, r3, #4
 800160a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001612:	429a      	cmp	r2, r3
 8001614:	d122      	bne.n	800165c <HAL_RCC_OscConfig+0x7f4>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001620:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001622:	429a      	cmp	r2, r3
 8001624:	d11a      	bne.n	800165c <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	0a5b      	lsrs	r3, r3, #9
 800162a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001632:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001634:	429a      	cmp	r2, r3
 8001636:	d111      	bne.n	800165c <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	0c1b      	lsrs	r3, r3, #16
 800163c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001644:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001646:	429a      	cmp	r2, r3
 8001648:	d108      	bne.n	800165c <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	0e1b      	lsrs	r3, r3, #24
 800164e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001656:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001658:	429a      	cmp	r2, r3
 800165a:	d001      	beq.n	8001660 <HAL_RCC_OscConfig+0x7f8>
      {
        return HAL_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	e000      	b.n	8001662 <HAL_RCC_OscConfig+0x7fa>
      }
    }
  }
  return HAL_OK;
 8001660:	2300      	movs	r3, #0
}
 8001662:	4618      	mov	r0, r3
 8001664:	3730      	adds	r7, #48	; 0x30
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	58024400 	.word	0x58024400

08001670 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b086      	sub	sp, #24
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d101      	bne.n	8001684 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	e19c      	b.n	80019be <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001684:	4b8a      	ldr	r3, [pc, #552]	; (80018b0 <HAL_RCC_ClockConfig+0x240>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 030f 	and.w	r3, r3, #15
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	429a      	cmp	r2, r3
 8001690:	d910      	bls.n	80016b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001692:	4b87      	ldr	r3, [pc, #540]	; (80018b0 <HAL_RCC_ClockConfig+0x240>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f023 020f 	bic.w	r2, r3, #15
 800169a:	4985      	ldr	r1, [pc, #532]	; (80018b0 <HAL_RCC_ClockConfig+0x240>)
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	4313      	orrs	r3, r2
 80016a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016a2:	4b83      	ldr	r3, [pc, #524]	; (80018b0 <HAL_RCC_ClockConfig+0x240>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 030f 	and.w	r3, r3, #15
 80016aa:	683a      	ldr	r2, [r7, #0]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d001      	beq.n	80016b4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e184      	b.n	80019be <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f003 0304 	and.w	r3, r3, #4
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d010      	beq.n	80016e2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	691a      	ldr	r2, [r3, #16]
 80016c4:	4b7b      	ldr	r3, [pc, #492]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d908      	bls.n	80016e2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80016d0:	4b78      	ldr	r3, [pc, #480]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 80016d2:	699b      	ldr	r3, [r3, #24]
 80016d4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	691b      	ldr	r3, [r3, #16]
 80016dc:	4975      	ldr	r1, [pc, #468]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 80016de:	4313      	orrs	r3, r2
 80016e0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f003 0308 	and.w	r3, r3, #8
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d010      	beq.n	8001710 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	695a      	ldr	r2, [r3, #20]
 80016f2:	4b70      	ldr	r3, [pc, #448]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 80016f4:	69db      	ldr	r3, [r3, #28]
 80016f6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d908      	bls.n	8001710 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80016fe:	4b6d      	ldr	r3, [pc, #436]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 8001700:	69db      	ldr	r3, [r3, #28]
 8001702:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	695b      	ldr	r3, [r3, #20]
 800170a:	496a      	ldr	r1, [pc, #424]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 800170c:	4313      	orrs	r3, r2
 800170e:	61cb      	str	r3, [r1, #28]
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0310 	and.w	r3, r3, #16
 8001718:	2b00      	cmp	r3, #0
 800171a:	d010      	beq.n	800173e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
     if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	699a      	ldr	r2, [r3, #24]
 8001720:	4b64      	ldr	r3, [pc, #400]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 8001722:	69db      	ldr	r3, [r3, #28]
 8001724:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001728:	429a      	cmp	r2, r3
 800172a:	d908      	bls.n	800173e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800172c:	4b61      	ldr	r3, [pc, #388]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 800172e:	69db      	ldr	r3, [r3, #28]
 8001730:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	495e      	ldr	r1, [pc, #376]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 800173a:	4313      	orrs	r3, r2
 800173c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f003 0320 	and.w	r3, r3, #32
 8001746:	2b00      	cmp	r3, #0
 8001748:	d010      	beq.n	800176c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
    }
#else
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	69da      	ldr	r2, [r3, #28]
 800174e:	4b59      	ldr	r3, [pc, #356]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 8001750:	6a1b      	ldr	r3, [r3, #32]
 8001752:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001756:	429a      	cmp	r2, r3
 8001758:	d908      	bls.n	800176c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800175a:	4b56      	ldr	r3, [pc, #344]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 800175c:	6a1b      	ldr	r3, [r3, #32]
 800175e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	69db      	ldr	r3, [r3, #28]
 8001766:	4953      	ldr	r1, [pc, #332]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 8001768:	4313      	orrs	r3, r2
 800176a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f003 0302 	and.w	r3, r3, #2
 8001774:	2b00      	cmp	r3, #0
 8001776:	d010      	beq.n	800179a <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
        if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	68da      	ldr	r2, [r3, #12]
 800177c:	4b4d      	ldr	r3, [pc, #308]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 800177e:	699b      	ldr	r3, [r3, #24]
 8001780:	f003 030f 	and.w	r3, r3, #15
 8001784:	429a      	cmp	r2, r3
 8001786:	d908      	bls.n	800179a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001788:	4b4a      	ldr	r3, [pc, #296]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 800178a:	699b      	ldr	r3, [r3, #24]
 800178c:	f023 020f 	bic.w	r2, r3, #15
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	4947      	ldr	r1, [pc, #284]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 8001796:	4313      	orrs	r3, r2
 8001798:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 0301 	and.w	r3, r3, #1
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d055      	beq.n	8001852 <HAL_RCC_ClockConfig+0x1e2>
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80017a6:	4b43      	ldr	r3, [pc, #268]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 80017a8:	699b      	ldr	r3, [r3, #24]
 80017aa:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	4940      	ldr	r1, [pc, #256]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 80017b4:	4313      	orrs	r3, r2
 80017b6:	618b      	str	r3, [r1, #24]
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	2b02      	cmp	r3, #2
 80017be:	d107      	bne.n	80017d0 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80017c0:	4b3c      	ldr	r3, [pc, #240]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d121      	bne.n	8001810 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e0f6      	b.n	80019be <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	2b03      	cmp	r3, #3
 80017d6:	d107      	bne.n	80017e8 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80017d8:	4b36      	ldr	r3, [pc, #216]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d115      	bne.n	8001810 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80017e4:	2301      	movs	r3, #1
 80017e6:	e0ea      	b.n	80019be <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d107      	bne.n	8001800 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80017f0:	4b30      	ldr	r3, [pc, #192]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d109      	bne.n	8001810 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e0de      	b.n	80019be <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001800:	4b2c      	ldr	r3, [pc, #176]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0304 	and.w	r3, r3, #4
 8001808:	2b00      	cmp	r3, #0
 800180a:	d101      	bne.n	8001810 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	e0d6      	b.n	80019be <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001810:	4b28      	ldr	r3, [pc, #160]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 8001812:	691b      	ldr	r3, [r3, #16]
 8001814:	f023 0207 	bic.w	r2, r3, #7
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	4925      	ldr	r1, [pc, #148]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 800181e:	4313      	orrs	r3, r2
 8001820:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001822:	f7fe ffd1 	bl	80007c8 <HAL_GetTick>
 8001826:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001828:	e00a      	b.n	8001840 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800182a:	f7fe ffcd 	bl	80007c8 <HAL_GetTick>
 800182e:	4602      	mov	r2, r0
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	f241 3288 	movw	r2, #5000	; 0x1388
 8001838:	4293      	cmp	r3, r2
 800183a:	d901      	bls.n	8001840 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800183c:	2303      	movs	r3, #3
 800183e:	e0be      	b.n	80019be <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001840:	4b1c      	ldr	r3, [pc, #112]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 8001842:	691b      	ldr	r3, [r3, #16]
 8001844:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	00db      	lsls	r3, r3, #3
 800184e:	429a      	cmp	r2, r3
 8001850:	d1eb      	bne.n	800182a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0302 	and.w	r3, r3, #2
 800185a:	2b00      	cmp	r3, #0
 800185c:	d010      	beq.n	8001880 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	68da      	ldr	r2, [r3, #12]
 8001862:	4b14      	ldr	r3, [pc, #80]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 8001864:	699b      	ldr	r3, [r3, #24]
 8001866:	f003 030f 	and.w	r3, r3, #15
 800186a:	429a      	cmp	r2, r3
 800186c:	d208      	bcs.n	8001880 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800186e:	4b11      	ldr	r3, [pc, #68]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 8001870:	699b      	ldr	r3, [r3, #24]
 8001872:	f023 020f 	bic.w	r2, r3, #15
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	68db      	ldr	r3, [r3, #12]
 800187a:	490e      	ldr	r1, [pc, #56]	; (80018b4 <HAL_RCC_ClockConfig+0x244>)
 800187c:	4313      	orrs	r3, r2
 800187e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001880:	4b0b      	ldr	r3, [pc, #44]	; (80018b0 <HAL_RCC_ClockConfig+0x240>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f003 030f 	and.w	r3, r3, #15
 8001888:	683a      	ldr	r2, [r7, #0]
 800188a:	429a      	cmp	r2, r3
 800188c:	d214      	bcs.n	80018b8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800188e:	4b08      	ldr	r3, [pc, #32]	; (80018b0 <HAL_RCC_ClockConfig+0x240>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f023 020f 	bic.w	r2, r3, #15
 8001896:	4906      	ldr	r1, [pc, #24]	; (80018b0 <HAL_RCC_ClockConfig+0x240>)
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	4313      	orrs	r3, r2
 800189c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800189e:	4b04      	ldr	r3, [pc, #16]	; (80018b0 <HAL_RCC_ClockConfig+0x240>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 030f 	and.w	r3, r3, #15
 80018a6:	683a      	ldr	r2, [r7, #0]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d005      	beq.n	80018b8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	e086      	b.n	80019be <HAL_RCC_ClockConfig+0x34e>
 80018b0:	52002000 	.word	0x52002000
 80018b4:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f003 0304 	and.w	r3, r3, #4
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d010      	beq.n	80018e6 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
   }
#else
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	691a      	ldr	r2, [r3, #16]
 80018c8:	4b3f      	ldr	r3, [pc, #252]	; (80019c8 <HAL_RCC_ClockConfig+0x358>)
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d208      	bcs.n	80018e6 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80018d4:	4b3c      	ldr	r3, [pc, #240]	; (80019c8 <HAL_RCC_ClockConfig+0x358>)
 80018d6:	699b      	ldr	r3, [r3, #24]
 80018d8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	691b      	ldr	r3, [r3, #16]
 80018e0:	4939      	ldr	r1, [pc, #228]	; (80019c8 <HAL_RCC_ClockConfig+0x358>)
 80018e2:	4313      	orrs	r3, r2
 80018e4:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 0308 	and.w	r3, r3, #8
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d010      	beq.n	8001914 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	695a      	ldr	r2, [r3, #20]
 80018f6:	4b34      	ldr	r3, [pc, #208]	; (80019c8 <HAL_RCC_ClockConfig+0x358>)
 80018f8:	69db      	ldr	r3, [r3, #28]
 80018fa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80018fe:	429a      	cmp	r2, r3
 8001900:	d208      	bcs.n	8001914 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001902:	4b31      	ldr	r3, [pc, #196]	; (80019c8 <HAL_RCC_ClockConfig+0x358>)
 8001904:	69db      	ldr	r3, [r3, #28]
 8001906:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	695b      	ldr	r3, [r3, #20]
 800190e:	492e      	ldr	r1, [pc, #184]	; (80019c8 <HAL_RCC_ClockConfig+0x358>)
 8001910:	4313      	orrs	r3, r2
 8001912:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0310 	and.w	r3, r3, #16
 800191c:	2b00      	cmp	r3, #0
 800191e:	d010      	beq.n	8001942 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	699a      	ldr	r2, [r3, #24]
 8001924:	4b28      	ldr	r3, [pc, #160]	; (80019c8 <HAL_RCC_ClockConfig+0x358>)
 8001926:	69db      	ldr	r3, [r3, #28]
 8001928:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800192c:	429a      	cmp	r2, r3
 800192e:	d208      	bcs.n	8001942 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001930:	4b25      	ldr	r3, [pc, #148]	; (80019c8 <HAL_RCC_ClockConfig+0x358>)
 8001932:	69db      	ldr	r3, [r3, #28]
 8001934:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	4922      	ldr	r1, [pc, #136]	; (80019c8 <HAL_RCC_ClockConfig+0x358>)
 800193e:	4313      	orrs	r3, r2
 8001940:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 0320 	and.w	r3, r3, #32
 800194a:	2b00      	cmp	r3, #0
 800194c:	d010      	beq.n	8001970 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
   }
#else
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	69da      	ldr	r2, [r3, #28]
 8001952:	4b1d      	ldr	r3, [pc, #116]	; (80019c8 <HAL_RCC_ClockConfig+0x358>)
 8001954:	6a1b      	ldr	r3, [r3, #32]
 8001956:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800195a:	429a      	cmp	r2, r3
 800195c:	d208      	bcs.n	8001970 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800195e:	4b1a      	ldr	r3, [pc, #104]	; (80019c8 <HAL_RCC_ClockConfig+0x358>)
 8001960:	6a1b      	ldr	r3, [r3, #32]
 8001962:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	69db      	ldr	r3, [r3, #28]
 800196a:	4917      	ldr	r1, [pc, #92]	; (80019c8 <HAL_RCC_ClockConfig+0x358>)
 800196c:	4313      	orrs	r3, r2
 800196e:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001970:	f000 f834 	bl	80019dc <HAL_RCC_GetSysClockFreq>
 8001974:	4602      	mov	r2, r0
 8001976:	4b14      	ldr	r3, [pc, #80]	; (80019c8 <HAL_RCC_ClockConfig+0x358>)
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	0a1b      	lsrs	r3, r3, #8
 800197c:	f003 030f 	and.w	r3, r3, #15
 8001980:	4912      	ldr	r1, [pc, #72]	; (80019cc <HAL_RCC_ClockConfig+0x35c>)
 8001982:	5ccb      	ldrb	r3, [r1, r3]
 8001984:	f003 031f 	and.w	r3, r3, #31
 8001988:	fa22 f303 	lsr.w	r3, r2, r3
 800198c:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800198e:	4b0e      	ldr	r3, [pc, #56]	; (80019c8 <HAL_RCC_ClockConfig+0x358>)
 8001990:	699b      	ldr	r3, [r3, #24]
 8001992:	f003 030f 	and.w	r3, r3, #15
 8001996:	4a0d      	ldr	r2, [pc, #52]	; (80019cc <HAL_RCC_ClockConfig+0x35c>)
 8001998:	5cd3      	ldrb	r3, [r2, r3]
 800199a:	f003 031f 	and.w	r3, r3, #31
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	fa22 f303 	lsr.w	r3, r2, r3
 80019a4:	4a0a      	ldr	r2, [pc, #40]	; (80019d0 <HAL_RCC_ClockConfig+0x360>)
 80019a6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80019a8:	4a0a      	ldr	r2, [pc, #40]	; (80019d4 <HAL_RCC_ClockConfig+0x364>)
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80019ae:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <HAL_RCC_ClockConfig+0x368>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7fe febe 	bl	8000734 <HAL_InitTick>
 80019b8:	4603      	mov	r3, r0
 80019ba:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80019bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3718      	adds	r7, #24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	58024400 	.word	0x58024400
 80019cc:	08001d40 	.word	0x08001d40
 80019d0:	24000004 	.word	0x24000004
 80019d4:	24000000 	.word	0x24000000
 80019d8:	24000008 	.word	0x24000008

080019dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	b089      	sub	sp, #36	; 0x24
 80019e0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019e2:	4bb3      	ldr	r3, [pc, #716]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80019e4:	691b      	ldr	r3, [r3, #16]
 80019e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80019ea:	2b18      	cmp	r3, #24
 80019ec:	f200 8155 	bhi.w	8001c9a <HAL_RCC_GetSysClockFreq+0x2be>
 80019f0:	a201      	add	r2, pc, #4	; (adr r2, 80019f8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80019f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019f6:	bf00      	nop
 80019f8:	08001a5d 	.word	0x08001a5d
 80019fc:	08001c9b 	.word	0x08001c9b
 8001a00:	08001c9b 	.word	0x08001c9b
 8001a04:	08001c9b 	.word	0x08001c9b
 8001a08:	08001c9b 	.word	0x08001c9b
 8001a0c:	08001c9b 	.word	0x08001c9b
 8001a10:	08001c9b 	.word	0x08001c9b
 8001a14:	08001c9b 	.word	0x08001c9b
 8001a18:	08001a83 	.word	0x08001a83
 8001a1c:	08001c9b 	.word	0x08001c9b
 8001a20:	08001c9b 	.word	0x08001c9b
 8001a24:	08001c9b 	.word	0x08001c9b
 8001a28:	08001c9b 	.word	0x08001c9b
 8001a2c:	08001c9b 	.word	0x08001c9b
 8001a30:	08001c9b 	.word	0x08001c9b
 8001a34:	08001c9b 	.word	0x08001c9b
 8001a38:	08001a89 	.word	0x08001a89
 8001a3c:	08001c9b 	.word	0x08001c9b
 8001a40:	08001c9b 	.word	0x08001c9b
 8001a44:	08001c9b 	.word	0x08001c9b
 8001a48:	08001c9b 	.word	0x08001c9b
 8001a4c:	08001c9b 	.word	0x08001c9b
 8001a50:	08001c9b 	.word	0x08001c9b
 8001a54:	08001c9b 	.word	0x08001c9b
 8001a58:	08001a8f 	.word	0x08001a8f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001a5c:	4b94      	ldr	r3, [pc, #592]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f003 0320 	and.w	r3, r3, #32
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d009      	beq.n	8001a7c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001a68:	4b91      	ldr	r3, [pc, #580]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	08db      	lsrs	r3, r3, #3
 8001a6e:	f003 0303 	and.w	r3, r3, #3
 8001a72:	4a90      	ldr	r2, [pc, #576]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001a74:	fa22 f303 	lsr.w	r3, r2, r3
 8001a78:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8001a7a:	e111      	b.n	8001ca0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001a7c:	4b8d      	ldr	r3, [pc, #564]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001a7e:	61bb      	str	r3, [r7, #24]
    break;
 8001a80:	e10e      	b.n	8001ca0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8001a82:	4b8d      	ldr	r3, [pc, #564]	; (8001cb8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001a84:	61bb      	str	r3, [r7, #24]
    break;
 8001a86:	e10b      	b.n	8001ca0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8001a88:	4b8c      	ldr	r3, [pc, #560]	; (8001cbc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8001a8a:	61bb      	str	r3, [r7, #24]
    break;
 8001a8c:	e108      	b.n	8001ca0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001a8e:	4b88      	ldr	r3, [pc, #544]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a92:	f003 0303 	and.w	r3, r3, #3
 8001a96:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001a98:	4b85      	ldr	r3, [pc, #532]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a9c:	091b      	lsrs	r3, r3, #4
 8001a9e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001aa2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001aa4:	4b82      	ldr	r3, [pc, #520]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aa8:	f003 0301 	and.w	r3, r3, #1
 8001aac:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001aae:	4b80      	ldr	r3, [pc, #512]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001ab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ab2:	08db      	lsrs	r3, r3, #3
 8001ab4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001ab8:	68fa      	ldr	r2, [r7, #12]
 8001aba:	fb02 f303 	mul.w	r3, r2, r3
 8001abe:	ee07 3a90 	vmov	s15, r3
 8001ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ac6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	f000 80e1 	beq.w	8001c94 <HAL_RCC_GetSysClockFreq+0x2b8>
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	f000 8083 	beq.w	8001be0 <HAL_RCC_GetSysClockFreq+0x204>
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	f200 80a1 	bhi.w	8001c24 <HAL_RCC_GetSysClockFreq+0x248>
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d003      	beq.n	8001af0 <HAL_RCC_GetSysClockFreq+0x114>
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d056      	beq.n	8001b9c <HAL_RCC_GetSysClockFreq+0x1c0>
 8001aee:	e099      	b.n	8001c24 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001af0:	4b6f      	ldr	r3, [pc, #444]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0320 	and.w	r3, r3, #32
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d02d      	beq.n	8001b58 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001afc:	4b6c      	ldr	r3, [pc, #432]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	08db      	lsrs	r3, r3, #3
 8001b02:	f003 0303 	and.w	r3, r3, #3
 8001b06:	4a6b      	ldr	r2, [pc, #428]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001b08:	fa22 f303 	lsr.w	r3, r2, r3
 8001b0c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	ee07 3a90 	vmov	s15, r3
 8001b14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	ee07 3a90 	vmov	s15, r3
 8001b1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001b26:	4b62      	ldr	r3, [pc, #392]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b2e:	ee07 3a90 	vmov	s15, r3
 8001b32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001b36:	ed97 6a02 	vldr	s12, [r7, #8]
 8001b3a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8001cc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001b3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001b42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001b46:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001b4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001b4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b52:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8001b56:	e087      	b.n	8001c68 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	ee07 3a90 	vmov	s15, r3
 8001b5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b62:	eddf 6a58 	vldr	s13, [pc, #352]	; 8001cc4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8001b66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001b6a:	4b51      	ldr	r3, [pc, #324]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b72:	ee07 3a90 	vmov	s15, r3
 8001b76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001b7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8001b7e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8001cc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001b82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001b86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001b8a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001b8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001b92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001b9a:	e065      	b.n	8001c68 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	ee07 3a90 	vmov	s15, r3
 8001ba2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ba6:	eddf 6a48 	vldr	s13, [pc, #288]	; 8001cc8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001baa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001bae:	4b40      	ldr	r3, [pc, #256]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bb6:	ee07 3a90 	vmov	s15, r3
 8001bba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001bbe:	ed97 6a02 	vldr	s12, [r7, #8]
 8001bc2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8001cc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001bc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001bca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001bce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001bd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001bd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001bde:	e043      	b.n	8001c68 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	ee07 3a90 	vmov	s15, r3
 8001be6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bea:	eddf 6a38 	vldr	s13, [pc, #224]	; 8001ccc <HAL_RCC_GetSysClockFreq+0x2f0>
 8001bee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001bf2:	4b2f      	ldr	r3, [pc, #188]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bfa:	ee07 3a90 	vmov	s15, r3
 8001bfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001c02:	ed97 6a02 	vldr	s12, [r7, #8]
 8001c06:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8001cc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001c0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001c0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001c12:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001c16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001c22:	e021      	b.n	8001c68 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	ee07 3a90 	vmov	s15, r3
 8001c2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c2e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8001cc8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001c32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001c36:	4b1e      	ldr	r3, [pc, #120]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c3e:	ee07 3a90 	vmov	s15, r3
 8001c42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001c46:	ed97 6a02 	vldr	s12, [r7, #8]
 8001c4a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8001cc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001c4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001c52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001c56:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001c5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001c5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001c66:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8001c68:	4b11      	ldr	r3, [pc, #68]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6c:	0a5b      	lsrs	r3, r3, #9
 8001c6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c72:	3301      	adds	r3, #1
 8001c74:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	ee07 3a90 	vmov	s15, r3
 8001c7c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c80:	edd7 6a07 	vldr	s13, [r7, #28]
 8001c84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c8c:	ee17 3a90 	vmov	r3, s15
 8001c90:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8001c92:	e005      	b.n	8001ca0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8001c94:	2300      	movs	r3, #0
 8001c96:	61bb      	str	r3, [r7, #24]
    break;
 8001c98:	e002      	b.n	8001ca0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8001c9a:	4b07      	ldr	r3, [pc, #28]	; (8001cb8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001c9c:	61bb      	str	r3, [r7, #24]
    break;
 8001c9e:	bf00      	nop
  }

  return sysclockfreq;
 8001ca0:	69bb      	ldr	r3, [r7, #24]
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3724      	adds	r7, #36	; 0x24
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	58024400 	.word	0x58024400
 8001cb4:	03d09000 	.word	0x03d09000
 8001cb8:	003d0900 	.word	0x003d0900
 8001cbc:	016e3600 	.word	0x016e3600
 8001cc0:	46000000 	.word	0x46000000
 8001cc4:	4c742400 	.word	0x4c742400
 8001cc8:	4a742400 	.word	0x4a742400
 8001ccc:	4bb71b00 	.word	0x4bb71b00

08001cd0 <__libc_init_array>:
 8001cd0:	b570      	push	{r4, r5, r6, lr}
 8001cd2:	4d0d      	ldr	r5, [pc, #52]	; (8001d08 <__libc_init_array+0x38>)
 8001cd4:	4c0d      	ldr	r4, [pc, #52]	; (8001d0c <__libc_init_array+0x3c>)
 8001cd6:	1b64      	subs	r4, r4, r5
 8001cd8:	10a4      	asrs	r4, r4, #2
 8001cda:	2600      	movs	r6, #0
 8001cdc:	42a6      	cmp	r6, r4
 8001cde:	d109      	bne.n	8001cf4 <__libc_init_array+0x24>
 8001ce0:	4d0b      	ldr	r5, [pc, #44]	; (8001d10 <__libc_init_array+0x40>)
 8001ce2:	4c0c      	ldr	r4, [pc, #48]	; (8001d14 <__libc_init_array+0x44>)
 8001ce4:	f000 f820 	bl	8001d28 <_init>
 8001ce8:	1b64      	subs	r4, r4, r5
 8001cea:	10a4      	asrs	r4, r4, #2
 8001cec:	2600      	movs	r6, #0
 8001cee:	42a6      	cmp	r6, r4
 8001cf0:	d105      	bne.n	8001cfe <__libc_init_array+0x2e>
 8001cf2:	bd70      	pop	{r4, r5, r6, pc}
 8001cf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8001cf8:	4798      	blx	r3
 8001cfa:	3601      	adds	r6, #1
 8001cfc:	e7ee      	b.n	8001cdc <__libc_init_array+0xc>
 8001cfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d02:	4798      	blx	r3
 8001d04:	3601      	adds	r6, #1
 8001d06:	e7f2      	b.n	8001cee <__libc_init_array+0x1e>
 8001d08:	08001d50 	.word	0x08001d50
 8001d0c:	08001d50 	.word	0x08001d50
 8001d10:	08001d50 	.word	0x08001d50
 8001d14:	08001d54 	.word	0x08001d54

08001d18 <memset>:
 8001d18:	4402      	add	r2, r0
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d100      	bne.n	8001d22 <memset+0xa>
 8001d20:	4770      	bx	lr
 8001d22:	f803 1b01 	strb.w	r1, [r3], #1
 8001d26:	e7f9      	b.n	8001d1c <memset+0x4>

08001d28 <_init>:
 8001d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d2a:	bf00      	nop
 8001d2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d2e:	bc08      	pop	{r3}
 8001d30:	469e      	mov	lr, r3
 8001d32:	4770      	bx	lr

08001d34 <_fini>:
 8001d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d36:	bf00      	nop
 8001d38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d3a:	bc08      	pop	{r3}
 8001d3c:	469e      	mov	lr, r3
 8001d3e:	4770      	bx	lr
