# üöÄ Digital VLSI SoC Design and Planning ‚Äî Task 1

---

## üìñ Introduction  
This summary walks through the **Digital VLSI SoC (System-on-Chip) design and planning process**.  
It covers the journey from **chip modeling** to **final SoC integration**, along with verification and key takeaways for practical applications.  

---

## üîß Step 1: Chip Modeling (O1)  
- Starts with **system specifications** using a C model.  
- Functionality validated with a **C testbench**.  
- Goal ‚Üí verify correctness of design intent before RTL coding.  

---

## üñ•Ô∏è Step 2: RTL Architecture (O2)  
- System described in **RTL (Verilog)** ‚Äî the digital form of hardware.  
- Design broken down into:  
  - üß† Processor  
  - üîå Peripherals / IP cores  
- RTL is tested to ensure behavior matches the original specification.  

---

## üèóÔ∏è Step 3: Synthesis & Netlist Generation  
- RTL synthesized into a **Gate-Level Netlist (GLN)**.  
- Outputs include:  
  - ‚úÖ Gate-Level Netlist  
  - ‚úÖ Synthesized macros  
  - ‚úÖ Functional analog IP models  

---

## üõ†Ô∏è Step 4: SoC Integration (O3)  
- Processor, peripherals, and IPs brought together into a **System-on-Chip**.  
- Key activities:  
  - üìê Floorplanning  
  - ‚è±Ô∏è Clock Tree Synthesis (CTS)  
  - üß© Placement & Routing  
- Hardened macros + analog libraries added.  
- Final product: **GDSII file** for fabrication.  

---

## üîç Step 5: Physical Verification  
- üìù **Design Rule Check (DRC):** ensures manufacturing rules are followed.  
- üßæ **Layout vs Schematic (LVS):** confirms physical layout matches schematic.  

---

## üéØ Step 6: Final SoC (O4)  
- Operating frequency: **10 MHz ‚Äì 130 MHz**.  
- Modular SoC design allows reuse for multiple applications:  
  - ‚åö Smartwatches  
  - ‚ö° Arduino-based projects  
  - üì∫ TV panels  
  - ‚ùÑÔ∏è AC controllers  

---

## üóùÔ∏è Key Points  
> **Flow Recap:**  
> Specifications ‚Üí RTL ‚Üí Synthesis ‚Üí SoC Integration ‚Üí Verification ‚Üí Final Chip ‚úÖ  

- Verification is performed at **every stage**.  
- Modular design = **reuse + flexibility**.  
- Enables real-world adaptation across diverse applications.  

---

## ‚úçÔ∏è Contributor  
**Tharun Babu V**  

---




# VSD Tools Setup & Installation

This document describes the installation process for open-source tools used in VLSI design. Each section provides commands, verification steps, and space for screenshots.

---

## 1. System Requirements

- **Operating System:** Ubuntu 20.04 LTS or newer  
- **RAM:** Minimum 6 GB (8 GB recommended)  
- **Disk Space:** 50 GB free  
- **Processor:** 4 cores or more  

---

## 2. Tools Covered

- Yosys (Synthesis)  
- Icarus Verilog (Simulation)  
- GTKWave (Waveform Viewer)  
- NGSpice (Circuit Simulation)  
- Magic VLSI (Layout Design)  

---

## A. Yosys ‚Äì RTL Synthesis

```bash
git clone https://github.com/YosysHQ/yosys.git
cd yosys
sudo apt install make
sudo apt-get install build-essential clang bison flex    libreadline-dev gawk tcl-dev libffi-dev git    graphviz xdot pkg-config python3 libboost-system-dev    libboost-python-dev libboost-filesystem-dev zlib1g-dev
make config-gcc
git submodule update --init --recursive
make
sudo make install
```

**Verification:**  
```bash
yosys
```

![Yosys Verification Screenshot](week-0/yosys-verification-screenshot.png)

---

## B. Iverilog ‚Äì Verilog Simulation

```bash
sudo apt-get install iverilog
```

**Verification:**  
```bash
iverilog
```

üì∏ *[Insert Iverilog Screenshot Here]*  

---

## C. GTKWave ‚Äì Waveform Viewer

```bash
sudo apt update
sudo apt install gtkwave
```

**Verification:**  
```bash
gtkwave
```

üì∏ *[Insert GTKWave Screenshot Here]*  

---

## D. NGSpice ‚Äì Circuit Simulator

```bash
tar -zxvf ngspice-37.tar.gz
cd ngspice-37
mkdir release && cd release
../configure --with-x --with-readline=yes --disable-debug
make
sudo make install
```

**Verification:**  
```bash
ngspice
```

üì∏ *[Insert NGSpice Screenshot Here]*  

---

## E. Magic VLSI ‚Äì Layout Tool

```bash
sudo apt-get install m4 tcsh csh libx11-dev tcl-dev tk-dev    libcairo2-dev mesa-common-dev libglu1-mesa-dev libncurses-dev
git clone https://github.com/RTimothyEdwards/magic
cd magic
./configure
make
sudo make install
```

**Verification:**  
```bash
magic
```

üì∏ *[Insert Magic Screenshot Here]*  

---

## 3. Version Checks

Run these commands to confirm tool versions:

```bash
git --version
docker --version
python3 --version
python3 -m pip --version
make --version
```

üì∏ *[Insert Version Screenshot Here]*  

---

## 4. Installation Summary

| Tool       | Status   | Purpose            |
|------------|----------|--------------------|
| Yosys      | ‚úÖ Done  | RTL Synthesis      |
| Iverilog   | ‚úÖ Done  | Verilog Simulation |
| GTKWave    | ‚úÖ Done  | Waveform Debugging |
| NGSpice    | ‚úÖ Done  | Circuit Simulation |
| Magic VLSI | ‚úÖ Done  | Layout Design      |
| Versions   | ‚úÖ Done  | Environment Check  |

---

## Credits

- **Contributor:** Tharun Babu V  
- **Program:** VLSI System Design (VSD)  
