// Seed: 1146201336
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply1 id_3
);
  logic id_5;
  ;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd20
) (
    output wire id_0,
    output wand id_1,
    input wor id_2,
    input supply0 id_3,
    output tri0 id_4,
    input wand _id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri1 id_8
    , id_19,
    output supply1 id_9,
    output tri0 id_10,
    output wor id_11,
    input supply0 id_12,
    input supply1 id_13,
    output wand id_14,
    output wor id_15,
    output uwire id_16,
    input supply1 id_17
);
  wire id_20;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_6,
      id_17
  );
  assign id_19[id_5] = id_12;
endmodule
