##############################################################################
# MIT License
#
# Copyright (c) 2026 Advanced Micro Devices, Inc. All Rights Reserved.
##############################################################################

"""
a8w8_kernel -- 8-wave warp-pipeline BF8 (e5m2) GEMM, M/N-sliced (sliceMN, BLOCK_K=128).

This is the a8w8 (8-bit) analogue of inter_wave/a16w16. The
structure -- 8 warps ([2,4] = 2 waves/SIMD), the 2x2 [128x128] quadrant slicing
with four separate double-buffered LDS allocations, the warp_pipeline_stage
wave-level schedule, no-AGPR, and the spill-free store-side pointer-walk
epilogue -- is copied verbatim from the fp16 8-wave kernel. Only the numerics
change from 16-bit to 8-bit:

  * operands are BF8 (float8_e5m2), 1 byte each;
  * BLOCK_K = 128 (vs 64 for fp16), so the K-step packs the same 128 bytes /
    row into LDS;
  * MFMA is `mfma_scaled(..., "e5m2", ..., "e5m2")` with instr_shape
    [16,16,128] and k_width=32 (vs mfma / [16,16,32] / k_width=8 for fp16);
    scales are None (plain BF8 GEMM, no per-block scale);
  * output C is fp16.

The 8-wave global-load layouts are the 4-wave a8w8 layouts with one register
base promoted to a third warp base (the extra warp dim, since warpsPerCTA goes
[2,2] -> [2,4]). The padded shared layouts are warp-independent and reused
verbatim from the 4-wave a8w8 kernel.
"""

import triton
import torch
import triton.language as tl
from common import get_pids
from triton.experimental import gluon
from triton.experimental.gluon import language as gl
from triton.experimental.gluon.language.amd import warp_pipeline_stage
from triton.experimental.gluon.language.amd.cdna4 import async_copy as cdna4_async

BLOCK_M = 256
BLOCK_N = 256
BLOCK_K = 128

NUM_WARPS = 8
WARPS_M = 2
WARPS_N = 4

NUM_XCDS = 8
GROUP_SIZE_M = 4

MIN_K = 4 * BLOCK_K
KERNEL_NAME = "a8w8_kernel"


@gluon.jit
def a8w8_kernel(
    a_ptr,
    b_ptr,
    c_ptr,  #
    M,
    N,
    K,  #
    stride_am,
    stride_ak,  #
    stride_bk,
    stride_bn,  #
    stride_cm,
    stride_cn,  #
    BLOCK_M: gl.constexpr,
    BLOCK_N: gl.constexpr,
    BLOCK_K: gl.constexpr,  #
    WARPS_M: gl.constexpr,
    WARPS_N: gl.constexpr,  #
    GRID_MN: gl.constexpr,
    NUM_XCDS: gl.constexpr,
    GROUP_SIZE_M: gl.constexpr,
):
    pid_m, pid_n = get_pids(M, N, BLOCK_M, BLOCK_N, GRID_MN, NUM_XCDS, GROUP_SIZE_M)

    # ---- 8-wave global-load layouts (4-wave a8w8 + 1 extra warp dim) ----
    # A half-M tile [BLOCK_M//2, BLOCK_K] = [128, 128]; warps tile M (3 bits = 8 warps).
    gLoadLayoutA: gl.constexpr = gl.DistributedLinearLayout(
        reg_bases=[[0, 1], [0, 2], [0, 4], [0, 8], [8, 0]],
        lane_bases=[[0, 16], [0, 32], [0, 64], [16, 0], [32, 0], [64, 0]],
        warp_bases=[[1, 0], [2, 0], [4, 0]],
        block_bases=[],
        shape=[BLOCK_M // 2, BLOCK_K],
    )
    # B half-N tile [BLOCK_K, BLOCK_N//2] = [128, 128]; warps tile N (3 bits = 8 warps).
    gLoadLayoutB: gl.constexpr = gl.DistributedLinearLayout(
        reg_bases=[[1, 0], [2, 0], [4, 0], [8, 0], [0, 8]],
        lane_bases=[[16, 0], [32, 0], [64, 0], [0, 16], [0, 32], [0, 64]],
        warp_bases=[[0, 1], [0, 2], [0, 4]],
        block_bases=[],
        shape=[BLOCK_K, BLOCK_N // 2],
    )

    # ---- padded shared layouts (storage pattern; warp-independent, reused from 4-wave a8w8) ----
    sharedLayoutA: gl.constexpr = gl.PaddedSharedLayout(
        [[1024, 16], [2048, 32]],
        [
            [0, 1],
            [0, 2],
            [0, 4],
            [0, 8],
            [0, 16],
            [0, 32],
            [0, 64],
            [16, 0],
            [32, 0],
            [64, 0],
            [1, 0],
            [2, 0],
            [4, 0],
            [8, 0],
        ],
        [],
        [BLOCK_M // 2, BLOCK_K],
    )
    sharedLayoutB: gl.constexpr = gl.PaddedSharedLayout(
        [[1024, 16], [2048, 32]],
        [
            [1, 0],
            [2, 0],
            [4, 0],
            [8, 0],
            [16, 0],
            [32, 0],
            [64, 0],
            [0, 16],
            [0, 32],
            [0, 64],
            [0, 1],
            [0, 2],
            [0, 4],
            [0, 8],
        ],
        [],
        [BLOCK_K, BLOCK_N // 2],
    )

    mfmaLayout: gl.constexpr = gl.amd.AMDMFMALayout(
        version=4,
        instr_shape=[16, 16, 128],
        transposed=True,
        warps_per_cta=[WARPS_M, WARPS_N],
    )
    dotOpLayoutA: gl.constexpr = gl.DotOperandLayout(operand_index=0, parent=mfmaLayout, k_width=32)
    dotOpLayoutB: gl.constexpr = gl.DotOperandLayout(operand_index=1, parent=mfmaLayout, k_width=32)

    nBuffers: gl.constexpr = 2
    smemA_top = gl.allocate_shared_memory(
        a_ptr.dtype.element_ty, [nBuffers, BLOCK_M // 2, BLOCK_K], sharedLayoutA
    )
    smemA_bot = gl.allocate_shared_memory(
        a_ptr.dtype.element_ty, [nBuffers, BLOCK_M // 2, BLOCK_K], sharedLayoutA
    )
    smemB_left = gl.allocate_shared_memory(
        b_ptr.dtype.element_ty, [nBuffers, BLOCK_K, BLOCK_N // 2], sharedLayoutB
    )
    smemB_right = gl.allocate_shared_memory(
        b_ptr.dtype.element_ty, [nBuffers, BLOCK_K, BLOCK_N // 2], sharedLayoutB
    )

    offs_am = gl.arange(0, BLOCK_M // 2, gl.SliceLayout(1, gLoadLayoutA))
    offs_ak = gl.arange(0, BLOCK_K, gl.SliceLayout(0, gLoadLayoutA))
    offs_bn = gl.arange(0, BLOCK_N // 2, gl.SliceLayout(0, gLoadLayoutB))
    offs_bk = gl.arange(0, BLOCK_K, gl.SliceLayout(1, gLoadLayoutB))

    a_base = a_ptr + pid_m * BLOCK_M * stride_am
    b_base = b_ptr + pid_n * BLOCK_N * stride_bn

    a_top_offsets = offs_am[:, None] * stride_am + offs_ak[None, :] * stride_ak
    a_bot_offsets = a_top_offsets + (BLOCK_M // 2) * stride_am
    b_left_offsets = offs_bk[:, None] * stride_bk + offs_bn[None, :] * stride_bn
    b_right_offsets = b_left_offsets + (BLOCK_N // 2) * stride_bn

    a_top_offsets_next = a_top_offsets + BLOCK_K * stride_ak
    a_bot_offsets_next = a_bot_offsets + BLOCK_K * stride_ak
    b_left_offsets_next = b_left_offsets + BLOCK_K * stride_bk
    b_right_offsets_next = b_right_offsets + BLOCK_K * stride_bk

    acc_tl = gl.zeros((BLOCK_M // 2, BLOCK_N // 2), gl.float32, mfmaLayout)
    acc_bl = gl.zeros((BLOCK_M // 2, BLOCK_N // 2), gl.float32, mfmaLayout)
    acc_tr = gl.zeros((BLOCK_M // 2, BLOCK_N // 2), gl.float32, mfmaLayout)
    acc_br = gl.zeros((BLOCK_M // 2, BLOCK_N // 2), gl.float32, mfmaLayout)

    iterMax = gl.cdiv(K, BLOCK_K)

    # ---- Prologue: prefetch K-steps 0,1 into buffers 0,1 (8 commits) ----
    cdna4_async.buffer_load_to_shared(smemB_left.index(0), b_base, b_left_offsets)
    cdna4_async.commit_group()
    cdna4_async.buffer_load_to_shared(smemA_top.index(0), a_base, a_top_offsets)
    cdna4_async.commit_group()
    cdna4_async.buffer_load_to_shared(smemA_bot.index(0), a_base, a_bot_offsets)
    cdna4_async.commit_group()
    cdna4_async.buffer_load_to_shared(smemB_right.index(0), b_base, b_right_offsets)
    cdna4_async.commit_group()

    cdna4_async.buffer_load_to_shared(smemB_left.index(1), b_base, b_left_offsets_next)
    cdna4_async.commit_group()
    cdna4_async.buffer_load_to_shared(smemA_top.index(1), a_base, a_top_offsets_next)
    cdna4_async.commit_group()
    cdna4_async.buffer_load_to_shared(smemA_bot.index(1), a_base, a_bot_offsets_next)
    cdna4_async.commit_group()
    cdna4_async.buffer_load_to_shared(smemB_right.index(1), b_base, b_right_offsets_next)
    cdna4_async.commit_group()

    a_base += BLOCK_K * stride_ak * 2
    b_base += BLOCK_K * stride_bk * 2

    cdna4_async.wait_group(6)
    b_left = smemB_left.index(0).load(dotOpLayoutB)
    a_top = smemA_top.index(0).load(dotOpLayoutA)

    gl.assume(iterMax > 3)

    # ---- Main loop (2x unrolled): 8 (mfma + LR + AC) regions ----
    for k in tl.range(0, iterMax - 2, 2):
        # --- sub-iter 0 (buffer 0) ---
        cdna4_async.wait_group(5)
        with warp_pipeline_stage("mfma", priority=0):
            acc_tl = gl.amd.cdna4.mfma_scaled(a_top, None, "e5m2", b_left, None, "e5m2", acc_tl)
        with warp_pipeline_stage("mem", priority=1):
            a_bot = smemA_bot.index(0).load(dotOpLayoutA)
            cdna4_async.buffer_load_to_shared(smemB_left.index(0), b_base, b_left_offsets)
            cdna4_async.commit_group()

        cdna4_async.wait_group(5)
        with warp_pipeline_stage("mfma", priority=0):
            acc_bl = gl.amd.cdna4.mfma_scaled(a_bot, None, "e5m2", b_left, None, "e5m2", acc_bl)
        with warp_pipeline_stage("mem", priority=1):
            b_right = smemB_right.index(0).load(dotOpLayoutB)
            cdna4_async.buffer_load_to_shared(smemA_top.index(0), a_base, a_top_offsets)
            cdna4_async.commit_group()

        cdna4_async.wait_group(5)
        with warp_pipeline_stage("mfma", priority=0):
            acc_tr = gl.amd.cdna4.mfma_scaled(a_top, None, "e5m2", b_right, None, "e5m2", acc_tr)
        with warp_pipeline_stage("mem", priority=1):
            b_left = smemB_left.index(1).load(dotOpLayoutB)
            cdna4_async.buffer_load_to_shared(smemA_bot.index(0), a_base, a_bot_offsets)
            cdna4_async.commit_group()

        cdna4_async.wait_group(5)
        with warp_pipeline_stage("mfma", priority=0):
            acc_br = gl.amd.cdna4.mfma_scaled(a_bot, None, "e5m2", b_right, None, "e5m2", acc_br)
        with warp_pipeline_stage("mem", priority=1):
            a_top = smemA_top.index(1).load(dotOpLayoutA)
            cdna4_async.buffer_load_to_shared(smemB_right.index(0), b_base, b_right_offsets)
            cdna4_async.commit_group()

        # --- sub-iter 1 (buffer 1, _next offsets) ---
        cdna4_async.wait_group(5)
        with warp_pipeline_stage("mfma", priority=0):
            acc_tl = gl.amd.cdna4.mfma_scaled(a_top, None, "e5m2", b_left, None, "e5m2", acc_tl)
        with warp_pipeline_stage("mem", priority=1):
            a_bot = smemA_bot.index(1).load(dotOpLayoutA)
            cdna4_async.buffer_load_to_shared(smemB_left.index(1), b_base, b_left_offsets_next)
            cdna4_async.commit_group()

        cdna4_async.wait_group(5)
        with warp_pipeline_stage("mfma", priority=0):
            acc_bl = gl.amd.cdna4.mfma_scaled(a_bot, None, "e5m2", b_left, None, "e5m2", acc_bl)
        with warp_pipeline_stage("mem", priority=1):
            b_right = smemB_right.index(1).load(dotOpLayoutB)
            cdna4_async.buffer_load_to_shared(smemA_top.index(1), a_base, a_top_offsets_next)
            cdna4_async.commit_group()

        cdna4_async.wait_group(5)
        with warp_pipeline_stage("mfma", priority=0):
            acc_tr = gl.amd.cdna4.mfma_scaled(a_top, None, "e5m2", b_right, None, "e5m2", acc_tr)
        with warp_pipeline_stage("mem", priority=1):
            b_left = smemB_left.index(0).load(dotOpLayoutB)
            cdna4_async.buffer_load_to_shared(smemA_bot.index(1), a_base, a_bot_offsets_next)
            cdna4_async.commit_group()

        cdna4_async.wait_group(5)
        with warp_pipeline_stage("mfma", priority=0):
            acc_br = gl.amd.cdna4.mfma_scaled(a_bot, None, "e5m2", b_right, None, "e5m2", acc_br)
        with warp_pipeline_stage("mem", priority=1):
            a_top = smemA_top.index(0).load(dotOpLayoutA)
            cdna4_async.buffer_load_to_shared(smemB_right.index(1), b_base, b_right_offsets_next)
            cdna4_async.commit_group()
            a_base += BLOCK_K * stride_ak * 2
            b_base += BLOCK_K * stride_bk * 2

    # ---- Epilogue: last 2 K-steps, drain, 4-quadrant store ----
    gStoreLayoutC: gl.constexpr = gl.BlockedLayout([4, 8], [4, 16], [WARPS_M, WARPS_N], [1, 0])
    offs_cm = gl.arange(0, BLOCK_M // 2, gl.SliceLayout(1, gStoreLayoutC))
    offs_cn = gl.arange(0, BLOCK_N // 2, gl.SliceLayout(0, gStoreLayoutC))
    # Store-side pointer-walk: ONE shared within-quadrant offset tensor + four
    # SCALAR base pointers, so a single [128x128] offset tensor stays live in the
    # epilogue instead of four -- keeps the f32 accumulators from spilling.
    c_quad_offsets = stride_cm * offs_cm[:, None] + stride_cn * offs_cn[None, :]
    c_tl_base = c_ptr + pid_m * BLOCK_M * stride_cm + pid_n * BLOCK_N * stride_cn
    c_bl_base = c_tl_base + (BLOCK_M // 2) * stride_cm
    c_tr_base = c_tl_base + (BLOCK_N // 2) * stride_cn
    c_br_base = c_bl_base + (BLOCK_N // 2) * stride_cn

    # iter iterMax-2
    acc_tl = gl.amd.cdna4.mfma_scaled(a_top, None, "e5m2", b_left, None, "e5m2", acc_tl)
    cdna4_async.wait_group(5)
    l_idx = (iterMax - 2) % 2
    a_bot = smemA_bot.index(l_idx).load(dotOpLayoutA)

    acc_bl = gl.amd.cdna4.mfma_scaled(a_bot, None, "e5m2", b_left, None, "e5m2", acc_bl)
    cdna4_async.wait_group(4)
    b_right = smemB_right.index(l_idx).load(dotOpLayoutB)

    acc_tr = gl.amd.cdna4.mfma_scaled(a_top, None, "e5m2", b_right, None, "e5m2", acc_tr)
    cdna4_async.wait_group(3)
    g_idx = 1 - l_idx
    b_left = smemB_left.index(g_idx).load(dotOpLayoutB)

    acc_br = gl.amd.cdna4.mfma_scaled(a_bot, None, "e5m2", b_right, None, "e5m2", acc_br)
    cdna4_async.wait_group(2)
    a_top = smemA_top.index(g_idx).load(dotOpLayoutA)

    # iter iterMax-1: complete ALL four accumulators FIRST, then convert + store,
    # so the dot operands die before the store phase and nothing spills.
    acc_tl = gl.amd.cdna4.mfma_scaled(a_top, None, "e5m2", b_left, None, "e5m2", acc_tl)
    cdna4_async.wait_group(1)
    a_bot = smemA_bot.index(g_idx).load(dotOpLayoutA)

    acc_bl = gl.amd.cdna4.mfma_scaled(a_bot, None, "e5m2", b_left, None, "e5m2", acc_bl)
    cdna4_async.wait_group(0)
    b_right = smemB_right.index(g_idx).load(dotOpLayoutB)

    acc_tr = gl.amd.cdna4.mfma_scaled(a_top, None, "e5m2", b_right, None, "e5m2", acc_tr)
    acc_br = gl.amd.cdna4.mfma_scaled(a_bot, None, "e5m2", b_right, None, "e5m2", acc_br)

    c_tl = gl.convert_layout(acc_tl.to(c_ptr.dtype.element_ty), layout=gStoreLayoutC)
    gl.amd.cdna4.buffer_store(ptr=c_tl_base, offsets=c_quad_offsets, stored_value=c_tl)
    c_bl = gl.convert_layout(acc_bl.to(c_ptr.dtype.element_ty), layout=gStoreLayoutC)
    gl.amd.cdna4.buffer_store(ptr=c_bl_base, offsets=c_quad_offsets, stored_value=c_bl)
    c_tr = gl.convert_layout(acc_tr.to(c_ptr.dtype.element_ty), layout=gStoreLayoutC)
    gl.amd.cdna4.buffer_store(ptr=c_tr_base, offsets=c_quad_offsets, stored_value=c_tr)
    c_br = gl.convert_layout(acc_br.to(c_ptr.dtype.element_ty), layout=gStoreLayoutC)
    gl.amd.cdna4.buffer_store(ptr=c_br_base, offsets=c_quad_offsets, stored_value=c_br)


def matmul_kernel_only(a: torch.Tensor, b_t: torch.Tensor, c: torch.Tensor) -> torch.Tensor:
    """Kernel-only entry (b_t pre-transposed (N,K) contiguous, c pre-allocated fp16).
    The kernel sees B as logical (K,N) with K contiguous via the strides below."""
    M, K = a.shape
    N = b_t.shape[0]
    grid_m = triton.cdiv(M, BLOCK_M)
    grid_n = triton.cdiv(N, BLOCK_N)
    GRID_MN = grid_m * grid_n
    a8w8_kernel[(GRID_MN,)](
        a,
        b_t,
        c,
        M,
        N,
        K,
        a.stride(0),
        a.stride(1),
        b_t.stride(1),
        b_t.stride(0),  # stride_bk=1 (K contiguous), stride_bn=K
        c.stride(0),
        c.stride(1),
        BLOCK_M=BLOCK_M,
        BLOCK_N=BLOCK_N,
        BLOCK_K=BLOCK_K,
        WARPS_M=WARPS_M,
        WARPS_N=WARPS_N,
        GRID_MN=GRID_MN,
        NUM_XCDS=NUM_XCDS,
        GROUP_SIZE_M=GROUP_SIZE_M,
        num_warps=NUM_WARPS,
        # Forbid AGPRs: f32 accumulators write VGPRs directly (packs tighter, no spills).
        llvm_fn_attrs=(("amdgpu-agpr-alloc", "0,0"),),
    )
    return c


def matmul(a: torch.Tensor, b: torch.Tensor, c: torch.Tensor = None) -> torch.Tensor:
    """C = A @ B. `a`,`b` are BF8 (e5m2); `b` is (K, N), transposed to (N, K)
    contiguous for the kernel. Output C is fp16."""
    assert a.shape[1] == b.shape[0], "Incompatible dimensions"
    M, K = a.shape
    N = b.shape[1]
    b_t = b.t().contiguous()
    if c is None:
        c = torch.empty((M, N), device=a.device, dtype=torch.float16)
    return matmul_kernel_only(a, b_t, c)
