# 2.4 ãƒžãƒ«ãƒãƒ—ãƒ¬ã‚¯ã‚µã¨ã‚»ãƒ¬ã‚¯ã‚¿ã®æ§‹æˆã¨å¿œç”¨  
# 2.4 Structure and Application of Multiplexers and Selectors

---

## ðŸŽ¯ æœ¬ç¯€ã®ã­ã‚‰ã„ï½œGoal of This Section

æœ¬ç¯€ã§ã¯ã€è«–ç†å›žè·¯ã«ãŠã„ã¦é‡è¦ãªæ§‹æˆè¦ç´ ã§ã‚ã‚‹  
**ãƒžãƒ«ãƒãƒ—ãƒ¬ã‚¯ã‚µï¼ˆMUX: Multiplexerï¼‰** ã¨ **ã‚»ãƒ¬ã‚¯ã‚¿ï¼ˆSelector / Decoderï¼‰** ã«ã¤ã„ã¦å­¦ã³ã¾ã™ã€‚  
> This section introduces the **Multiplexer (MUX)** and **Selector (Decoder)**â€”fundamental logic blocks used in selection-based digital circuits.

---

## ðŸ”¹ ãƒžãƒ«ãƒãƒ—ãƒ¬ã‚¯ã‚µï¼ˆMUXï¼‰ã®åŸºæœ¬ï½œBasics of Multiplexers

### â–¶ 2:1 MUXï¼ˆ2-input, 1-outputï¼‰

- **ãƒ‡ãƒ¼ã‚¿å…¥åŠ› / Data Inputs**ï¼šA, B  
- **ã‚»ãƒ¬ã‚¯ãƒˆä¿¡å· / Select Signal**ï¼šS  
- **å‡ºåŠ› / Output**ï¼šY = A if S = 0, Y = B if S = 1

### ðŸ§® è«–ç†å¼ï½œLogic Expressionï¼š

$$
Y = \overline{S} \cdot A + S \cdot B
$$

### ðŸ“‹ çœŸç†å€¤è¡¨ï½œTruth Tableï¼š

| S | A | B | Y |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |

### ðŸ“ å›³2.4-1ï¼š2:1 MUXæ§‹æˆå›³ï½œ2:1 MUX Structure

```
          +-------------+
   A â”€â”€â”€â”€â–¶|             |
          |             |â”€â”€â”€â–¶ Y
   B â”€â”€â”€â”€â–¶|    2:1 MUX  |
          |             |
   S â”€â”€â”€â”€â–¶|             |
          +-------------+
 ```

---

## ðŸ”¹ 4:1 MUXã¸ã®æ‹¡å¼µï½œExtending to 4:1 MUX

- **ãƒ‡ãƒ¼ã‚¿å…¥åŠ› / Data Inputs**ï¼šA, B, C, D  
- **åˆ¶å¾¡å…¥åŠ› / Select Inputs**ï¼šSâ‚, Sâ‚€ï¼ˆ2ãƒ“ãƒƒãƒˆï¼‰  
- **å‡ºåŠ› / Output Y**ï¼š
  - A if `Sâ‚Sâ‚€` = 00  
  - B if `Sâ‚Sâ‚€` = 01  
  - C if `Sâ‚Sâ‚€` = 10  
  - D if `Sâ‚Sâ‚€` = 11

### ðŸ“ å›³2.4-2ï¼š4:1 MUXæ§‹æˆå›³ï½œ4:1 MUX Structure

```
              +-----------------------+
    A â”€â”€â”€â”€â”€â”€â–¶|                       |
    B â”€â”€â”€â”€â”€â”€â–¶|                       |
    C â”€â”€â”€â”€â”€â”€â–¶|        4:1 MUX        |â”€â”€â”€â–¶ Y
    D â”€â”€â”€â”€â”€â”€â–¶|                       |
              |   (Select Inputs S1,S0) |
    S1 â”€â”€â”€â”€â”€â”€â–¶|                       |
    S0 â”€â”€â”€â”€â”€â”€â–¶|                       |
              +-----------------------+
 ```

---

## ðŸ”¹ ã‚»ãƒ¬ã‚¯ã‚¿ï¼ˆãƒ‡ã‚³ãƒ¼ãƒ€ï¼‰ã®æ§‹æˆï½œStructure of Selectors (Decoders)

### â–¶ 2â†’4 ãƒ‡ã‚³ãƒ¼ãƒ€ï½œ2-to-4 Decoder

- **å…¥åŠ› / Inputs**ï¼šAâ‚, Aâ‚€ï¼ˆ2ãƒ“ãƒƒãƒˆï¼‰  
- **å‡ºåŠ› / Outputs**ï¼šYâ‚€ï½žYâ‚ƒï¼ˆã„ãšã‚Œã‹1æœ¬ã ã‘ãŒHighï¼‰  
> Only one output is active ("1") at a time depending on the input combination.

### ðŸ§® å‡ºåŠ›è«–ç†å¼ï½œOutput Logic Expressionsï¼š

$$
\begin{aligned}
Y_0 &= \overline{A_1} \cdot \overline{A_0} \\
Y_1 &= \overline{A_1} \cdot A_0 \\
Y_2 &= A_1 \cdot \overline{A_0} \\
Y_3 &= A_1 \cdot A_0
\end{aligned}
$$

### ðŸ“ å›³2.4-3ï¼š2â†’4 ãƒ‡ã‚³ãƒ¼ãƒ€æ§‹æˆã¨çœŸç†å€¤è¡¨ï½œ2-to-4 Decoder & Truth Table

```
         +------------------+
   A1 â”€â”€â–¶|                  |
   A0 â”€â”€â–¶|   2â†’4 DECODER    |â”€â”€â–¶ Y0
         |                  |â”€â”€â–¶ Y1
         |                  |â”€â”€â–¶ Y2
         |                  |â”€â”€â–¶ Y3
         +------------------+
```

| Aâ‚ | Aâ‚€ | Yâ‚€ | Yâ‚ | Yâ‚‚ | Yâ‚ƒ |
|----|----|----|----|----|----|
|  0 |  0 |  1 |  0 |  0 |  0 |
|  0 |  1 |  0 |  1 |  0 |  0 |
|  1 |  0 |  0 |  0 |  1 |  0 |
|  1 |  1 |  0 |  0 |  0 |  1 |

---

## ðŸ”„ å¿œç”¨æ¯”è¼ƒè¡¨ï½œApplication Examples

| ç”¨é€” / Application     | MUXï¼ˆãƒžãƒ«ãƒãƒ—ãƒ¬ã‚¯ã‚µï¼‰               | ã‚»ãƒ¬ã‚¯ã‚¿ï¼ˆãƒ‡ã‚³ãƒ¼ãƒ€ï¼‰                |
|------------------------|--------------------------------------|-------------------------------------|
| æ¼”ç®—å‡¦ç† / Arithmetic  | æ¡ä»¶åˆ†å²ã€è¤‡æ•°ãƒ‡ãƒ¼ã‚¿ã®é¸æŠž           | çŠ¶æ…‹åˆ¤å®šã€å‹•ä½œæ¡ä»¶é¸æŠž             |
| ãƒ¡ãƒ¢ãƒªåˆ¶å¾¡ / Memory    | ãƒ‡ãƒ¼ã‚¿ãƒã‚¹åˆ‡æ›¿                       | ã‚¢ãƒ‰ãƒ¬ã‚¹ç©ºé–“ã®æŒ‡å®šã€ãƒãƒƒãƒ—é¸æŠž     |
| è¨­è¨ˆæœ€é©åŒ– / Optimization | ã‚³ãƒ³ãƒ‘ã‚¯ãƒˆãªé¸æŠžè«–ç†ã®æ§‹ç¯‰        | æ¡ä»¶ä¸€è‡´æ™‚ã®ã‚¤ãƒãƒ¼ãƒ–ãƒ«ä¿¡å·ç”Ÿæˆ     |

ðŸ’¡ **è¨­è¨ˆè¦³ç‚¹**ï¼š  
- **MUX** ã¯è¤‡æ•°ã® AND/OR ã‚²ãƒ¼ãƒˆã§æ§‹æˆã•ã‚Œã€1æœ¬ã®å‡ºåŠ›ã‚’é¸æŠž  
- **ãƒ‡ã‚³ãƒ¼ãƒ€** ã¯ AND + NOT ã®æ§‹æˆã§ **1æœ¬ã ã‘ãŒHighã«ãªã‚‹**å‡ºåŠ›ã‚’å®Ÿç¾

---

## âœ… ã¾ã¨ã‚ï½œSummary

| ðŸ‡¯ðŸ‡µ æ—¥æœ¬èªž | ðŸ‡ºðŸ‡¸ English |
|-----------|------------|
| MUXã¨ã‚»ãƒ¬ã‚¯ã‚¿ã¯ã€**é¸æŠžãƒ»åˆ†å²ã‚’æ‹…ã†åŸºæœ¬å›žè·¯**ã§ã™ã€‚ | MUX and selectors are essential components for selection and branching logic. |
| è«–ç†å¼ã¨å›žè·¯å›³ã®ç›¸äº’å¤‰æ›ãŒé‡è¦ã§ã™ã€‚ | Converting between logic expressions and circuit diagrams is fundamental. |
| æ¬¡ç¯€ã§ã¯ã“ã‚Œã‚‰ã‚’æ´»ç”¨ã—ã€**åŠ ç®—å™¨ï¼ˆHalf/Full Adderï¼‰** ã‚’æ§‹æˆã—ã¾ã™ã€‚ | In the next section, these elements will be applied to build **Half/Full Adders**. |

---

ðŸ“Ž æ¬¡ç¯€ï¼š[`2.5_half_full_adder.md`](./2.5_half_full_adder.md)  
> **Next**: Half and Full Adder Design using Logic Gates
