# Loading project Microprocessor_tb
# Compile of Microprocessor.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.microprocessor_tb -L altera_mf_ver -L altera_ver -L cycloneive_ver
# vsim work.microprocessor_tb -L altera_mf_ver -L altera_ver -L cycloneive_ver 
# Start time: 17:18:17 on Oct 14,2022
# Loading work.microprocessor_tb
# Loading work.Microprocessor
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 18, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v Line: 14
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'pm_address'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'pc'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'ir'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
add wave -position insertpoint  \
sim:/microprocessor_tb/clk \
sim:/microprocessor_tb/reset \
sim:/microprocessor_tb/i_pins \
sim:/microprocessor_tb/o_reg
# Load canceled
run -all
# ** Note: $stop    : /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(22)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v line 22
# Compile of Microprocessor.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -L altera_ver -L cycloneive_ver work.microprocessor_tb
# End time: 17:19:56 on Oct 14,2022, Elapsed time: 0:01:39
# Errors: 0, Warnings: 18
# vsim -L altera_mf_ver -L altera_ver -L cycloneive_ver work.microprocessor_tb 
# Start time: 17:19:56 on Oct 14,2022
# Loading work.microprocessor_tb
# Loading work.Microprocessor
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 18, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v Line: 14
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'pm_address'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'pc'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'ir'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(14): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
add wave -position insertpoint  \
sim:/microprocessor_tb/clk \
sim:/microprocessor_tb/i_pins \
sim:/microprocessor_tb/o_reg \
sim:/microprocessor_tb/reset
run -all
# ** Note: $stop    : /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v(22)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/dtv782/engr-ece/CME 433/labs/test/simulation/modelsim/microprocessor_tb.v line 22
