INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/grlib/stdlib/config_types.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/grlib/stdlib/config.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/grlib/stdlib/version.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/grlib/stdlib/stdlib.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/grlib/amba/amba.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/grlib/amba/devices.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/gencomp/gencomp.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/axi/axi.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/axi/ahb2axi3b.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2axi3b'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/misc/misc.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/axi/ahb2axib.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2axib'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/grlib/stdlib/stdio.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/grlib/stdlib/testlib.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/grlib/amba/ahbctrl.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'ahbctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/jtag/libjtagcom.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/jtag/jtag.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/jtag/ahbjtag.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbjtag'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/grlib/amba/ahbmst.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'ahbmst'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/misc/ahbram.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/sim/sim.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/sim/ahbrep.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbrep'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/designs/leon3-xilinx-zc702/ahbrom.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'ahbrom'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/misc/ahbstat.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbstat'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/uart/uart.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/allclkgen.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/allmem.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/allmul.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/allpads.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/alltap.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/grlib/amba/apbctrl.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'apbctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/grlib/amba/apbctrlx.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'apbctrlx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/uart/apbuart.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'apbuart'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/arith/arith.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3/leon3.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/unisim/buffer_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkbuf_xilinx'
INFO: [VRFC 10-3107] analyzing entity 'clkmux_xilinx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/libfpu.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/srmmu/mmuconfig.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/libiu.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/srmmu/mmuiface.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/libcache.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/cachemem.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'cachemem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/grlib/sparc/sparc.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/clkand.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkand'
INFO: [VRFC 10-3107] analyzing entity 'clkrand'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/unisim/clkgen_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkgen_virtex5'
INFO: [VRFC 10-3107] analyzing entity 'clkgen_virtex7'
INFO: [VRFC 10-3107] analyzing entity 'clkgen_kintexu'
INFO: [VRFC 10-3107] analyzing entity 'clkand_unisim'
INFO: [VRFC 10-3107] analyzing entity 'clkmux_unisim'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/clkmux.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkmux'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/cmvalidbits.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'cmvalidbits'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/designs/leon3-xilinx-zc702/config.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/grlib/sparc/sparc_disas.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/gencomp/netcomp.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/arith/div32.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'div32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/dsu3.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dsu3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/dsu3x.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dsu3x'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/misc/gptimer.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'gptimer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/grfpw_net.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'grfpw_net'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/libleon3.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/grfpwx.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grfpwx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/grfpwxsh.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grfpwxsh'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/grgates.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'grmux2'
INFO: [VRFC 10-3107] analyzing entity 'grmux2v'
INFO: [VRFC 10-3107] analyzing entity 'grdff'
INFO: [VRFC 10-3107] analyzing entity 'gror2'
INFO: [VRFC 10-3107] analyzing entity 'grand12'
INFO: [VRFC 10-3107] analyzing entity 'grnand2'
INFO: [VRFC 10-3107] analyzing entity 'grand2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/misc/grgpio.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grgpio'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/grlfpw_net.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'grlfpw_net'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/grlfpwx.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grlfpwx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/inpad.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'inpad'
INFO: [VRFC 10-3107] analyzing entity 'inpadv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/iopad.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'iopad'
INFO: [VRFC 10-3107] analyzing entity 'iopadv'
INFO: [VRFC 10-3107] analyzing entity 'iopadvv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/irqmp/irqmp.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'irqmp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/iu3.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'iu3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/jtag/jtagcom.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'jtagcom'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/jtag/jtagcom2.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'jtagcom2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/grlib/modgen/leaves.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'FLIPFLOP'
INFO: [VRFC 10-3107] analyzing entity 'PP_LOW'
INFO: [VRFC 10-3107] analyzing entity 'PP_MIDDLE'
INFO: [VRFC 10-3107] analyzing entity 'PP_HIGH'
INFO: [VRFC 10-3107] analyzing entity 'R_GATE'
INFO: [VRFC 10-3107] analyzing entity 'DECODER'
INFO: [VRFC 10-3107] analyzing entity 'FULL_ADDER'
INFO: [VRFC 10-3107] analyzing entity 'HALF_ADDER'
INFO: [VRFC 10-3107] analyzing entity 'INVBLOCK'
INFO: [VRFC 10-3107] analyzing entity 'XXOR1'
INFO: [VRFC 10-3107] analyzing entity 'BLOCK0'
INFO: [VRFC 10-3107] analyzing entity 'BLOCK1'
INFO: [VRFC 10-3107] analyzing entity 'BLOCK2'
INFO: [VRFC 10-3107] analyzing entity 'BLOCK1A'
INFO: [VRFC 10-3107] analyzing entity 'BLOCK2A'
INFO: [VRFC 10-3107] analyzing entity 'PRESTAGE_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_0_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_1_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_2_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_3_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_4_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_5_64'
INFO: [VRFC 10-3107] analyzing entity 'XORSTAGE_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLCTREE_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLCADDER_64_64'
INFO: [VRFC 10-3107] analyzing entity 'XXOR2'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_0_32'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_1_32'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_2_32'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_3_32'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_4_32'
INFO: [VRFC 10-3107] analyzing entity 'XORSTAGE_32'
INFO: [VRFC 10-3107] analyzing entity 'PRESTAGE_32'
INFO: [VRFC 10-3107] analyzing entity 'DBLCTREE_32'
INFO: [VRFC 10-3107] analyzing entity 'DBLCADDER_32_32'
INFO: [VRFC 10-3107] analyzing entity 'PRESTAGE_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_0_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_1_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_2_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_3_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_4_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_5_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_6_128'
INFO: [VRFC 10-3107] analyzing entity 'XORSTAGE_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLCTREE_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLCADDER_128_128'
INFO: [VRFC 10-3107] analyzing entity 'BOOTHCODER_18_18'
INFO: [VRFC 10-3107] analyzing entity 'WALLACE_18_18'
INFO: [VRFC 10-3107] analyzing entity 'MULTIPLIER_18_18'
INFO: [VRFC 10-3107] analyzing entity 'BOOTHCODER_34_10'
INFO: [VRFC 10-3107] analyzing entity 'WALLACE_34_10'
INFO: [VRFC 10-3107] analyzing entity 'MULTIPLIER_34_10'
INFO: [VRFC 10-3107] analyzing entity 'MUL_33_9'
INFO: [VRFC 10-3107] analyzing entity 'BOOTHCODER_34_18'
INFO: [VRFC 10-3107] analyzing entity 'WALLACE_34_18'
INFO: [VRFC 10-3107] analyzing entity 'MULTIPLIER_34_18'
INFO: [VRFC 10-3107] analyzing entity 'MUL_33_17'
INFO: [VRFC 10-3107] analyzing entity 'BOOTHCODER_34_34'
INFO: [VRFC 10-3107] analyzing entity 'WALLACE_34_34'
INFO: [VRFC 10-3107] analyzing entity 'MULTIPLIER_34_34'
INFO: [VRFC 10-3107] analyzing entity 'MUL_33_33'
INFO: [VRFC 10-3107] analyzing entity 'ADD32'
INFO: [VRFC 10-3107] analyzing entity 'MUL_17_17'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/leon3_net.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'leon3_net'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/designs/leon3-xilinx-zc702/leon3_zc702_stub_sim.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'leon3_zc702_stub'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/designs/leon3-xilinx-zc702/leon3mp.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'leon3mp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/leon3s.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'leon3s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/leon3x.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'leon3x'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/srmmu/libmmu.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/inferred/memory_inferred.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'generic_syncram'
INFO: [VRFC 10-3107] analyzing entity 'generic_syncram_reg'
INFO: [VRFC 10-3107] analyzing entity 'generic_syncram_2p'
INFO: [VRFC 10-3107] analyzing entity 'generic_syncram_2p_reg'
INFO: [VRFC 10-3107] analyzing entity 'generic_regfile_3p'
INFO: [VRFC 10-3107] analyzing entity 'generic_regfile_4p'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/unisim/memory_kintex7.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'kintex7_syncram_dp'
INFO: [VRFC 10-3107] analyzing entity 'kintex7_syncram_2p'
INFO: [VRFC 10-3107] analyzing entity 'kintex7_syncram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/unisim/memory_ultrascale.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'ultrascale_syncram'
INFO: [VRFC 10-3107] analyzing entity 'ultrascale_syncram_dp'
INFO: [VRFC 10-3107] analyzing entity 'ultrascale_syncram_2p'
INFO: [VRFC 10-3107] analyzing entity 'ultrascale_syncram64'
INFO: [VRFC 10-3107] analyzing entity 'ultrascale_syncram128'
INFO: [VRFC 10-3107] analyzing entity 'ultrascale_syncram128bw'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/unisim/memory_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram'
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram_dp'
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram_2p'
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram64'
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram128'
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram128bw'
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram_be'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/memrwcol.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'memrwcol'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/srmmu/mmu.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmu'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/mmu_acache.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmu_acache'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/mmu_cache.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmu_cache'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/mmu_dcache.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmu_dcache'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/mmu_icache.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmu_icache'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/srmmu/mmulru.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmulru'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/srmmu/mmulrue.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmulrue'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/srmmu/mmutlb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmutlb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/srmmu/mmutlbcam.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmutlbcam'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/srmmu/mmutw.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmutw'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/grlib/modgen/multlib.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/arith/mul32.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mul32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/inferred/mul_inferred.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'gen_mul_61x61'
INFO: [VRFC 10-3107] analyzing entity 'gen_mult_pipe'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/outpad.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'outpad'
INFO: [VRFC 10-3107] analyzing entity 'outpadv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/unisim/pads_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'unisim_inpad'
INFO: [VRFC 10-3107] analyzing entity 'unisim_iopad'
INFO: [VRFC 10-3107] analyzing entity 'unisim_outpad'
INFO: [VRFC 10-3107] analyzing entity 'unisim_toutpad'
INFO: [VRFC 10-3107] analyzing entity 'unisim_skew_outpad'
INFO: [VRFC 10-3107] analyzing entity 'unisim_clkpad'
INFO: [VRFC 10-3107] analyzing entity 'unisim_inpad_ds'
INFO: [VRFC 10-3107] analyzing entity 'unisim_clkpad_ds'
INFO: [VRFC 10-3107] analyzing entity 'virtex4_inpad_ds'
INFO: [VRFC 10-3107] analyzing entity 'virtex4_clkpad_ds'
INFO: [VRFC 10-3107] analyzing entity 'unisim_iopad_ds'
INFO: [VRFC 10-3107] analyzing entity 'unisim_outpad_ds'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/proc3.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'proc3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/regfile_3p.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'regfile_3p'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/regfile_3p_l3.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'regfile_3p_l3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/syncram.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/syncram64.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram64'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/syncram_2p.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram_2p'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/syncram_dp.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram_dp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/syncrambw.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncrambw'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/tap.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'tap'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/unisim/tap_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'virtex_tap'
INFO: [VRFC 10-3107] analyzing entity 'virtex2_tap'
INFO: [VRFC 10-3107] analyzing entity 'spartan3_tap'
INFO: [VRFC 10-3107] analyzing entity 'virtex4_tap'
INFO: [VRFC 10-3107] analyzing entity 'virtex5_tap'
INFO: [VRFC 10-3107] analyzing entity 'virtex6_tap'
INFO: [VRFC 10-3107] analyzing entity 'spartan6_tap'
INFO: [VRFC 10-3107] analyzing entity 'virtex7_tap'
INFO: [VRFC 10-3107] analyzing entity 'kintex7_tap'
INFO: [VRFC 10-3107] analyzing entity 'kintexu_tap'
INFO: [VRFC 10-3107] analyzing entity 'artix7_tap'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/tbufmem.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'tbufmem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/gaisler/leon3v3/tbufmem_2p.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'tbufmem_2p'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/techbuf.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'techbuf'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/techmap/maps/techmult.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'techmult'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/lib/grlib/util/util.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'report_version'
INFO: [VRFC 10-3107] analyzing entity 'report_design'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/march/tfm/grlib/designs/leon3-xilinx-zc702/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
