 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Sep 30 02:08:33 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/REG_MEM_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/B_FF_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[1][5]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[1][5]/Q (DFFRQX2M)               0.38       0.38 r
  U0_RegFile/REG1[5] (REG_FILE)                           0.00       0.38 r
  U0_ALU/B[5] (ALU_TOP)                                   0.00       0.38 r
  U0_ALU/B_FF_reg[5]/D (DFFRHQX2M)                        0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/B_FF_reg[5]/CK (DFFRHQX2M)                       0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_RegFile/REG_MEM_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/B_FF_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[1][7]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[1][7]/Q (DFFRQX2M)               0.38       0.38 r
  U0_RegFile/REG1[7] (REG_FILE)                           0.00       0.38 r
  U0_ALU/B[7] (ALU_TOP)                                   0.00       0.38 r
  U0_ALU/B_FF_reg[7]/D (DFFRHQX2M)                        0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/B_FF_reg[7]/CK (DFFRHQX2M)                       0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_RegFile/REG_MEM_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/B_FF_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[1][4]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[1][4]/Q (DFFRQX2M)               0.38       0.38 r
  U0_RegFile/REG1[4] (REG_FILE)                           0.00       0.38 r
  U0_ALU/B[4] (ALU_TOP)                                   0.00       0.38 r
  U0_ALU/B_FF_reg[4]/D (DFFRHQX2M)                        0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/B_FF_reg[4]/CK (DFFRHQX2M)                       0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_RegFile/REG_MEM_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/B_FF_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[1][0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[1][0]/Q (DFFRQX2M)               0.38       0.38 r
  U0_RegFile/REG1[0] (REG_FILE)                           0.00       0.38 r
  U0_ALU/B[0] (ALU_TOP)                                   0.00       0.38 r
  U0_ALU/B_FF_reg[0]/D (DFFRHQX2M)                        0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/B_FF_reg[0]/CK (DFFRHQX2M)                       0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_RegFile/REG_MEM_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/A_FF_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[0][7]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[0][7]/Q (DFFRQX2M)               0.38       0.38 r
  U0_RegFile/REG0[7] (REG_FILE)                           0.00       0.38 r
  U0_ALU/A[7] (ALU_TOP)                                   0.00       0.38 r
  U0_ALU/A_FF_reg[7]/D (DFFRHQX2M)                        0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/A_FF_reg[7]/CK (DFFRHQX2M)                       0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_RegFile/REG_MEM_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/B_FF_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[1][1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[1][1]/Q (DFFRQX2M)               0.38       0.38 r
  U0_RegFile/REG1[1] (REG_FILE)                           0.00       0.38 r
  U0_ALU/B[1] (ALU_TOP)                                   0.00       0.38 r
  U0_ALU/B_FF_reg[1]/D (DFFRHQX1M)                        0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/B_FF_reg[1]/CK (DFFRHQX1M)                       0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_RegFile/REG_MEM_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/B_FF_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[1][6]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[1][6]/Q (DFFRQX2M)               0.38       0.38 r
  U0_RegFile/REG1[6] (REG_FILE)                           0.00       0.38 r
  U0_ALU/B[6] (ALU_TOP)                                   0.00       0.38 r
  U0_ALU/B_FF_reg[6]/D (DFFRHQX1M)                        0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/B_FF_reg[6]/CK (DFFRHQX1M)                       0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_RegFile/REG_MEM_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/B_FF_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[1][3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[1][3]/Q (DFFRQX2M)               0.38       0.38 r
  U0_RegFile/REG1[3] (REG_FILE)                           0.00       0.38 r
  U0_ALU/B[3] (ALU_TOP)                                   0.00       0.38 r
  U0_ALU/B_FF_reg[3]/D (DFFRHQX1M)                        0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/B_FF_reg[3]/CK (DFFRHQX1M)                       0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_RegFile/REG_MEM_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/B_FF_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[1][2]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[1][2]/Q (DFFRQX2M)               0.38       0.38 r
  U0_RegFile/REG1[2] (REG_FILE)                           0.00       0.38 r
  U0_ALU/B[2] (ALU_TOP)                                   0.00       0.38 r
  U0_ALU/B_FF_reg[2]/D (DFFRHQX1M)                        0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/B_FF_reg[2]/CK (DFFRHQX1M)                       0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_RegFile/REG_MEM_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/A_FF_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[0][0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[0][0]/Q (DFFRQX2M)               0.47       0.47 f
  U0_RegFile/REG0[0] (REG_FILE)                           0.00       0.47 f
  U0_ALU/A[0] (ALU_TOP)                                   0.00       0.47 f
  U0_ALU/A_FF_reg[0]/D (DFFRQX2M)                         0.00       0.47 f
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/A_FF_reg[0]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_RegFile/REG_MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/A_FF_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[0][1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[0][1]/Q (DFFRQX2M)               0.47       0.47 f
  U0_RegFile/REG0[1] (REG_FILE)                           0.00       0.47 f
  U0_ALU/A[1] (ALU_TOP)                                   0.00       0.47 f
  U0_ALU/A_FF_reg[1]/D (DFFRQX2M)                         0.00       0.47 f
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/A_FF_reg[1]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_RegFile/REG_MEM_reg[0][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/A_FF_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[0][2]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[0][2]/Q (DFFRQX2M)               0.47       0.47 f
  U0_RegFile/REG0[2] (REG_FILE)                           0.00       0.47 f
  U0_ALU/A[2] (ALU_TOP)                                   0.00       0.47 f
  U0_ALU/A_FF_reg[2]/D (DFFRQX2M)                         0.00       0.47 f
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/A_FF_reg[2]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_RegFile/REG_MEM_reg[0][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/A_FF_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[0][3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[0][3]/Q (DFFRQX2M)               0.47       0.47 f
  U0_RegFile/REG0[3] (REG_FILE)                           0.00       0.47 f
  U0_ALU/A[3] (ALU_TOP)                                   0.00       0.47 f
  U0_ALU/A_FF_reg[3]/D (DFFRQX2M)                         0.00       0.47 f
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/A_FF_reg[3]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_RegFile/REG_MEM_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/A_FF_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[0][4]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[0][4]/Q (DFFRQX2M)               0.47       0.47 f
  U0_RegFile/REG0[4] (REG_FILE)                           0.00       0.47 f
  U0_ALU/A[4] (ALU_TOP)                                   0.00       0.47 f
  U0_ALU/A_FF_reg[4]/D (DFFRQX2M)                         0.00       0.47 f
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/A_FF_reg[4]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_RegFile/REG_MEM_reg[0][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/A_FF_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[0][5]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[0][5]/Q (DFFRQX2M)               0.47       0.47 f
  U0_RegFile/REG0[5] (REG_FILE)                           0.00       0.47 f
  U0_ALU/A[5] (ALU_TOP)                                   0.00       0.47 f
  U0_ALU/A_FF_reg[5]/D (DFFRQX2M)                         0.00       0.47 f
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/A_FF_reg[5]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_RegFile/REG_MEM_reg[0][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/A_FF_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_MEM_reg[0][6]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RegFile/REG_MEM_reg[0][6]/Q (DFFRQX2M)               0.47       0.47 f
  U0_RegFile/REG0[6] (REG_FILE)                           0.00       0.47 f
  U0_ALU/A[6] (ALU_TOP)                                   0.00       0.47 f
  U0_ALU/A_FF_reg[6]/D (DFFRQX2M)                         0.00       0.47 f
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/A_FF_reg[6]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_ref_sync/Multi_FF_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/PG_FF_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/Multi_FF_reg/CK (EDFFHQX2M)                 0.00       0.00 r
  U0_ref_sync/Multi_FF_reg/Q (EDFFHQX2M)                  0.23       0.23 f
  U0_ref_sync/PG_FF_reg/D (DFFRQX2M)                      0.00       0.23 f
  data arrival time                                                  0.23

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/PG_FF_reg/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U0_SYS_CTRL/send_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/send_CNT_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/send_CNT_reg[1]/CK (DFFRX1M)                0.00       0.00 r
  U0_SYS_CTRL/send_CNT_reg[1]/QN (DFFRX1M)                0.36       0.36 r
  U0_SYS_CTRL/U161/Y (OAI22X1M)                           0.08       0.44 f
  U0_SYS_CTRL/send_CNT_reg[1]/D (DFFRX1M)                 0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/send_CNT_reg[1]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_ref_sync/SYN_FLOPS_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/Multi_FF_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/SYN_FLOPS_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_ref_sync/SYN_FLOPS_reg[0]/Q (DFFRQX2M)               0.35       0.35 r
  U0_ref_sync/Multi_FF_reg/D (EDFFHQX2M)                  0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/Multi_FF_reg/CK (EDFFHQX2M)                 0.00       0.10 r
  library hold time                                      -0.11      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U1_RST_SYNC/SYN_FLOPS_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_RST_SYNC/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/SYN_FLOPS_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  U1_RST_SYNC/SYN_FLOPS_reg[0]/Q (DFFRQX2M)               0.45       0.45 f
  U1_RST_SYNC/SYNC_RST_reg/D (DFFRQX2M)                   0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/SYNC_RST_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U1_RST_SYNC/SYN_FLOPS_reg[1]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: U1_RST_SYNC/SYN_FLOPS_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC/SYN_FLOPS_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U1_RST_SYNC/SYN_FLOPS_reg[1]/Q (DFFRQX2M)               0.45       0.45 f
  U1_RST_SYNC/SYN_FLOPS_reg[0]/D (DFFRQX2M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/SYN_FLOPS_reg[0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/sync_r2w/SYNC_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[2][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/sync_r2w/SYNC_reg[2]/D (DFFRQX2M)          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_r2w/SYNC_reg[2]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/sync_r2w/SYNC_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[3][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/sync_r2w/SYNC_reg[3]/D (DFFRQX2M)          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_r2w/SYNC_reg[3]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/sync_r2w/SYNC_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[1][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/sync_r2w/SYNC_reg[1]/D (DFFRQX2M)          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_r2w/SYNC_reg[1]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/sync_r2w/SYNC_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[0][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/sync_r2w/SYNC_reg[0]/D (DFFRQX2M)          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_r2w/SYNC_reg[0]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[3][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[3][1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[3][0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[2][1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[2][0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[1][1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[1][0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[0][1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[0][0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ref_sync/SYN_FLOPS_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/SYN_FLOPS_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/SYN_FLOPS_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_ref_sync/SYN_FLOPS_reg[1]/Q (DFFRQX2M)               0.45       0.45 f
  U0_ref_sync/SYN_FLOPS_reg[0]/D (DFFRQX2M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/SYN_FLOPS_reg[0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/wptr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/wptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/wptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/wptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/U10/Y (XNOR2X2M)       0.05       0.45 f
  U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/wptr_reg[0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/wptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ref_sync/Multi_FF_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/Multi_FF_reg/CK (EDFFHQX2M)                 0.00       0.00 r
  U0_ref_sync/Multi_FF_reg/Q (EDFFHQX2M)                  0.23       0.23 f
  U0_ref_sync/U4/Y (NAND2BX2M)                            0.13       0.36 r
  U0_ref_sync/U3/Y (INVX2M)                               0.10       0.46 f
  U0_ref_sync/enable_pulse_reg/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/enable_pulse_reg/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/wptr_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/wptr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/wptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/wptr_reg[2]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/U6/Y (XNOR2X2M)        0.06       0.48 f
  U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/wptr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/wptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_SYS_CTRL/Expected_NO_Frames_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/Expected_NO_Frames_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Expected_NO_Frames_reg[2]/CK (DFFSQX2M)     0.00       0.00 r
  U0_SYS_CTRL/Expected_NO_Frames_reg[2]/Q (DFFSQX2M)      0.41       0.41 r
  U0_SYS_CTRL/U187/Y (OAI2BB2X1M)                         0.14       0.56 r
  U0_SYS_CTRL/Expected_NO_Frames_reg[2]/D (DFFSQX2M)      0.00       0.56 r
  data arrival time                                                  0.56

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/Expected_NO_Frames_reg[2]/CK (DFFSQX2M)     0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_SYS_CTRL/send_CNT_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/send_CNT_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/send_CNT_reg[0]/CK (DFFSQX2M)               0.00       0.00 r
  U0_SYS_CTRL/send_CNT_reg[0]/Q (DFFSQX2M)                0.43       0.43 r
  U0_SYS_CTRL/U170/Y (NAND2X2M)                           0.08       0.51 f
  U0_SYS_CTRL/U157/Y (NAND2X2M)                           0.06       0.57 r
  U0_SYS_CTRL/send_CNT_reg[0]/D (DFFSQX2M)                0.00       0.57 r
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/send_CNT_reg[0]/CK (DFFSQX2M)               0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/wptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/wptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/wptr_reg[3]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/U8/Y (CLKXOR2X2M)      0.21       0.61 f
  U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/wptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u1_Wd_PTR/Wd_ptr_u0/wptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U1_ClkDiv/edge_count_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/edge_count_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/edge_count_reg[7]/CK (DFFRX1M)                0.00       0.00 r
  U1_ClkDiv/edge_count_reg[7]/QN (DFFRX1M)                0.34       0.34 r
  U1_ClkDiv/U21/Y (OAI2BB2X1M)                            0.10       0.44 f
  U1_ClkDiv/edge_count_reg[7]/D (DFFRX1M)                 0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/edge_count_reg[7]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U1_ClkDiv/edge_count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/edge_count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/edge_count_reg[6]/CK (DFFRX1M)                0.00       0.00 r
  U1_ClkDiv/edge_count_reg[6]/QN (DFFRX1M)                0.34       0.34 r
  U1_ClkDiv/U20/Y (OAI2BB2X1M)                            0.10       0.44 f
  U1_ClkDiv/edge_count_reg[6]/D (DFFRX1M)                 0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/edge_count_reg[6]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U1_ClkDiv/edge_count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/edge_count_reg[5]/CK (DFFRX1M)                0.00       0.00 r
  U1_ClkDiv/edge_count_reg[5]/QN (DFFRX1M)                0.34       0.34 r
  U1_ClkDiv/U19/Y (OAI2BB2X1M)                            0.10       0.44 f
  U1_ClkDiv/edge_count_reg[5]/D (DFFRX1M)                 0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/edge_count_reg[5]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U1_ClkDiv/edge_count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/edge_count_reg[4]/CK (DFFRX1M)                0.00       0.00 r
  U1_ClkDiv/edge_count_reg[4]/QN (DFFRX1M)                0.34       0.34 r
  U1_ClkDiv/U18/Y (OAI2BB2X1M)                            0.10       0.44 f
  U1_ClkDiv/edge_count_reg[4]/D (DFFRX1M)                 0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/edge_count_reg[4]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U1_ClkDiv/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/edge_count_reg[1]/CK (DFFRX1M)                0.00       0.00 r
  U1_ClkDiv/edge_count_reg[1]/QN (DFFRX1M)                0.34       0.34 r
  U1_ClkDiv/U15/Y (OAI2BB2X1M)                            0.10       0.44 f
  U1_ClkDiv/edge_count_reg[1]/D (DFFRX1M)                 0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/edge_count_reg[1]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_RST_SYNC/SYN_FLOPS_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/SYN_FLOPS_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RST_SYNC/SYN_FLOPS_reg[0]/Q (DFFRQX2M)               0.45       0.45 f
  U0_RST_SYNC/SYNC_RST_reg/D (DFFRQX2M)                   0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/SYNC_RST_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_RST_SYNC/SYN_FLOPS_reg[1]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/SYN_FLOPS_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/SYN_FLOPS_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_RST_SYNC/SYN_FLOPS_reg[1]/Q (DFFRQX2M)               0.45       0.45 f
  U0_RST_SYNC/SYN_FLOPS_reg[0]/D (DFFRQX2M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/SYN_FLOPS_reg[0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U1_ClkDiv/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/edge_count_reg[0]/CK (DFFRX1M)                0.00       0.00 r
  U1_ClkDiv/edge_count_reg[0]/QN (DFFRX1M)                0.36       0.36 r
  U1_ClkDiv/U13/Y (MXI2X1M)                               0.10       0.46 f
  U1_ClkDiv/edge_count_reg[0]/D (DFFRX1M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/edge_count_reg[0]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_ClkDiv/div_CLK_FF_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_CLK_FF_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/div_CLK_FF_reg/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/div_CLK_FF_reg/Q (DFFRQX2M)                   0.38       0.38 r
  U0_ClkDiv/U5/Y (CLKXOR2X2M)                             0.20       0.58 f
  U0_ClkDiv/div_CLK_FF_reg/D (DFFRQX2M)                   0.00       0.58 f
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/div_CLK_FF_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_ClkDiv/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/edge_count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ClkDiv/edge_count_reg[0]/Q (DFFRQX2M)                0.40       0.40 r
  U0_ClkDiv/r75/A[0] (CLK_Divider_0_DW01_inc_0)           0.00       0.40 r
  U0_ClkDiv/r75/U1_1_1/S (ADDHX1M)                        0.06       0.46 f
  U0_ClkDiv/r75/SUM[1] (CLK_Divider_0_DW01_inc_0)         0.00       0.46 f
  U0_ClkDiv/U15/Y (OAI2BB2X1M)                            0.20       0.66 f
  U0_ClkDiv/edge_count_reg[1]/D (DFFRQX2M)                0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/edge_count_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_ClkDiv/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/edge_count_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ClkDiv/edge_count_reg[0]/Q (DFFRQX2M)                0.40       0.40 r
  U0_ClkDiv/r75/A[0] (CLK_Divider_0_DW01_inc_0)           0.00       0.40 r
  U0_ClkDiv/r75/U2/Y (CLKINVX1M)                          0.07       0.47 f
  U0_ClkDiv/r75/SUM[0] (CLK_Divider_0_DW01_inc_0)         0.00       0.47 f
  U0_ClkDiv/U14/Y (NOR2X1M)                               0.10       0.57 r
  U0_ClkDiv/U13/Y (MXI2X1M)                               0.09       0.67 f
  U0_ClkDiv/edge_count_reg[0]/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/edge_count_reg[0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U1_ClkDiv/div_CLK_FF_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_CLK_FF_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/div_CLK_FF_reg/CK (DFFRX1M)                   0.00       0.00 r
  U1_ClkDiv/div_CLK_FF_reg/Q (DFFRX1M)                    0.51       0.51 f
  U1_ClkDiv/U5/Y (CLKXOR2X2M)                             0.16       0.67 f
  U1_ClkDiv/div_CLK_FF_reg/D (DFFRX1M)                    0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/div_CLK_FF_reg/CK (DFFRX1M)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ClkDiv/edge_count_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/edge_count_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/edge_count_reg[7]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ClkDiv/edge_count_reg[7]/Q (DFFRQX2M)                0.49       0.49 f
  U0_ClkDiv/U49/Y (CLKINVX1M)                             0.09       0.59 r
  U0_ClkDiv/U21/Y (OAI2BB2X1M)                            0.10       0.68 f
  U0_ClkDiv/edge_count_reg[7]/D (DFFRQX2M)                0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/edge_count_reg[7]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_ClkDiv/edge_count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/edge_count_reg[4]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ClkDiv/edge_count_reg[4]/Q (DFFRQX2M)                0.50       0.50 f
  U0_ClkDiv/U33/Y (CLKINVX1M)                             0.09       0.59 r
  U0_ClkDiv/U18/Y (OAI2BB2X1M)                            0.10       0.69 f
  U0_ClkDiv/edge_count_reg[4]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/edge_count_reg[4]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_ClkDiv/edge_count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/edge_count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/edge_count_reg[6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ClkDiv/edge_count_reg[6]/Q (DFFRQX2M)                0.50       0.50 f
  U0_ClkDiv/U37/Y (CLKINVX1M)                             0.09       0.59 r
  U0_ClkDiv/U20/Y (OAI2BB2X1M)                            0.10       0.69 f
  U0_ClkDiv/edge_count_reg[6]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/edge_count_reg[6]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_ClkDiv/edge_count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/edge_count_reg[5]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ClkDiv/edge_count_reg[5]/Q (DFFRQX2M)                0.50       0.50 f
  U0_ClkDiv/U35/Y (CLKINVX1M)                             0.09       0.59 r
  U0_ClkDiv/U19/Y (OAI2BB2X1M)                            0.10       0.69 f
  U0_ClkDiv/edge_count_reg[5]/D (DFFRQX2M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/edge_count_reg[5]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_ClkDiv/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/edge_count_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ClkDiv/edge_count_reg[2]/Q (DFFRQX2M)                0.41       0.41 r
  U0_ClkDiv/U16/Y (AO2B2X1M)                              0.15       0.57 r
  U0_ClkDiv/edge_count_reg[2]/D (DFFRQX2M)                0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/edge_count_reg[2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_ClkDiv/edge_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/edge_count_reg[3]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ClkDiv/edge_count_reg[3]/Q (DFFRQX2M)                0.42       0.42 r
  U0_ClkDiv/U17/Y (AO2B2X1M)                              0.15       0.57 r
  U0_ClkDiv/edge_count_reg[3]/D (DFFRQX2M)                0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/edge_count_reg[3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U1_ClkDiv/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/edge_count_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  U1_ClkDiv/edge_count_reg[2]/Q (DFFRX1M)                 0.55       0.55 f
  U1_ClkDiv/U16/Y (AO2B2X1M)                              0.26       0.81 f
  U1_ClkDiv/edge_count_reg[2]/D (DFFRX1M)                 0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/edge_count_reg[2]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: U1_ClkDiv/edge_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/edge_count_reg[3]/CK (DFFRX1M)                0.00       0.00 r
  U1_ClkDiv/edge_count_reg[3]/Q (DFFRX1M)                 0.55       0.55 f
  U1_ClkDiv/U17/Y (AO2B2X1M)                              0.26       0.81 f
  U1_ClkDiv/edge_count_reg[3]/D (DFFRX1M)                 0.00       0.81 f
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/edge_count_reg[3]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: U0_UART/RX_UART/DESERILIZER_u5/deser_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/DESERILIZER_u5/deser_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/DESERILIZER_u5/deser_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/DESERILIZER_u5/deser_count_reg[0]/QN (DFFRX1M)
                                                          0.36       0.36 r
  U0_UART/RX_UART/DESERILIZER_u5/U5/Y (OAI21X2M)          0.08       0.44 f
  U0_UART/RX_UART/DESERILIZER_u5/deser_count_reg[0]/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/DESERILIZER_u5/deser_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_UART/RX_UART/data_sampler_u1/ZERO_Count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/data_sampler_u1/ZERO_Count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/data_sampler_u1/ZERO_Count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/data_sampler_u1/ZERO_Count_reg[1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/RX_UART/data_sampler_u1/U53/Y (MXI2X1M)         0.06       0.44 f
  U0_UART/RX_UART/data_sampler_u1/ZERO_Count_reg[1]/D (DFFRQX2M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/data_sampler_u1/ZERO_Count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART/RX_UART/data_sampler_u1/One_CONUT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/data_sampler_u1/One_CONUT_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/data_sampler_u1/One_CONUT_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/data_sampler_u1/One_CONUT_reg[1]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  U0_UART/RX_UART/data_sampler_u1/U46/Y (MXI2X1M)         0.06       0.46 f
  U0_UART/RX_UART/data_sampler_u1/One_CONUT_reg[1]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/data_sampler_u1/One_CONUT_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART/RX_UART/data_sampler_u1/One_CONUT_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/data_sampler_u1/One_CONUT_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/data_sampler_u1/One_CONUT_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/data_sampler_u1/One_CONUT_reg[0]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  U0_UART/RX_UART/data_sampler_u1/U49/Y (MXI2X1M)         0.06       0.46 f
  U0_UART/RX_UART/data_sampler_u1/One_CONUT_reg[0]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/data_sampler_u1/One_CONUT_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART/RX_UART/data_sampler_u1/ZERO_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/data_sampler_u1/ZERO_Count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/data_sampler_u1/ZERO_Count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/data_sampler_u1/ZERO_Count_reg[0]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  U0_UART/RX_UART/data_sampler_u1/U57/Y (MXI2X1M)         0.07       0.47 f
  U0_UART/RX_UART/data_sampler_u1/ZERO_Count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/data_sampler_u1/ZERO_Count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART/RX_UART/DESERILIZER_u5/deser_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/DESERILIZER_u5/deser_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/DESERILIZER_u5/deser_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/DESERILIZER_u5/deser_count_reg[1]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U0_UART/RX_UART/DESERILIZER_u5/U9/Y (XNOR2X2M)          0.06       0.48 f
  U0_UART/RX_UART/DESERILIZER_u5/deser_count_reg[1]/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/DESERILIZER_u5/deser_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[5]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/RX_UART/DESERILIZER_u5/U17/Y (OAI21X2M)         0.07       0.55 r
  U0_UART/RX_UART/DESERILIZER_u5/U16/Y (OAI21X2M)         0.04       0.59 f
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/RX_UART/DESERILIZER_u5/U23/Y (OAI21X2M)         0.07       0.55 r
  U0_UART/RX_UART/DESERILIZER_u5/U22/Y (OAI21X2M)         0.04       0.59 f
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[4]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/RX_UART/DESERILIZER_u5/U21/Y (OAI21X2M)         0.07       0.55 r
  U0_UART/RX_UART/DESERILIZER_u5/U20/Y (OAI21X2M)         0.04       0.59 f
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/RX_UART/DESERILIZER_u5/U27/Y (OAI21X2M)         0.07       0.55 r
  U0_UART/RX_UART/DESERILIZER_u5/U26/Y (OAI21X2M)         0.04       0.59 f
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[7]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/RX_UART/DESERILIZER_u5/U19/Y (OAI21X2M)         0.07       0.55 r
  U0_UART/RX_UART/DESERILIZER_u5/U18/Y (OAI21X2M)         0.04       0.59 f
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[3]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/RX_UART/DESERILIZER_u5/U15/Y (OAI21X2M)         0.07       0.55 r
  U0_UART/RX_UART/DESERILIZER_u5/U14/Y (OAI21X2M)         0.04       0.59 f
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[6]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/RX_UART/DESERILIZER_u5/U25/Y (OAI21X2M)         0.07       0.55 r
  U0_UART/RX_UART/DESERILIZER_u5/U24/Y (OAI21X2M)         0.04       0.60 f
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/RX_UART/DESERILIZER_u5/U13/Y (OAI21X2M)         0.07       0.55 r
  U0_UART/RX_UART/DESERILIZER_u5/U12/Y (OAI21X2M)         0.04       0.60 f
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/RX_UART/fsm_u0/CU_STATE_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/fsm_u0/CU_STATE_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/fsm_u0/CU_STATE_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/fsm_u0/CU_STATE_reg[0]/Q (DFFRQX2M)     0.40       0.40 r
  U0_UART/RX_UART/fsm_u0/U3/Y (NOR3X2M)                   0.09       0.49 f
  U0_UART/RX_UART/fsm_u0/U34/Y (OAI21X2M)                 0.07       0.56 r
  U0_UART/RX_UART/fsm_u0/U32/Y (OAI211X2M)                0.06       0.62 f
  U0_UART/RX_UART/fsm_u0/CU_STATE_reg[1]/D (DFFRQX2M)     0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/fsm_u0/CU_STATE_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART/RX_UART/u0/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/u0/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/u0/edge_count_reg[0]/CK (DFFSQX2M)      0.00       0.00 r
  U0_UART/RX_UART/u0/edge_count_reg[0]/Q (DFFSQX2M)       0.52       0.52 f
  U0_UART/RX_UART/u0/U26/Y (CLKNAND2X2M)                  0.08       0.60 r
  U0_UART/RX_UART/u0/edge_count_reg[0]/D (DFFSQX2M)       0.00       0.60 r
  data arrival time                                                  0.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/u0/edge_count_reg[0]/CK (DFFSQX2M)      0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART/RX_UART/fsm_u0/CU_STATE_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/fsm_u0/CU_STATE_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/fsm_u0/CU_STATE_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/fsm_u0/CU_STATE_reg[0]/Q (DFFRQX2M)     0.40       0.40 r
  U0_UART/RX_UART/fsm_u0/U17/Y (NOR4X1M)                  0.09       0.49 f
  U0_UART/RX_UART/fsm_u0/U23/Y (AOI31X2M)                 0.08       0.57 r
  U0_UART/RX_UART/fsm_u0/U22/Y (OAI211X2M)                0.06       0.64 f
  U0_UART/RX_UART/fsm_u0/CU_STATE_reg[0]/D (DFFRQX2M)     0.00       0.64 f
  data arrival time                                                  0.64

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/fsm_u0/CU_STATE_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART/RX_UART/u0/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/u0/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/u0/bit_count_reg[0]/CK (DFFSQX2M)       0.00       0.00 r
  U0_UART/RX_UART/u0/bit_count_reg[0]/Q (DFFSQX2M)        0.45       0.45 r
  U0_UART/RX_UART/u0/U25/Y (AO22X1M)                      0.17       0.61 r
  U0_UART/RX_UART/u0/bit_count_reg[0]/D (DFFSQX2M)        0.00       0.61 r
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/u0/bit_count_reg[0]/CK (DFFSQX2M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART/RX_UART/fsm_u0/CU_STATE_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/fsm_u0/data_valid_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/fsm_u0/CU_STATE_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/fsm_u0/CU_STATE_reg[0]/Q (DFFRQX2M)     0.40       0.40 r
  U0_UART/RX_UART/fsm_u0/U21/Y (INVX2M)                   0.08       0.48 f
  U0_UART/RX_UART/fsm_u0/U18/Y (NAND3X2M)                 0.12       0.60 r
  U0_UART/RX_UART/fsm_u0/U13/Y (NOR3X2M)                  0.08       0.68 f
  U0_UART/RX_UART/fsm_u0/data_valid_reg/D (DFFRQX2M)      0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/fsm_u0/data_valid_reg/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART/RX_UART/u0/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/RX_UART/u0/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/u0/edge_count_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART/RX_UART/u0/edge_count_reg[2]/Q (DFFRQX2M)       0.45       0.45 r
  U0_UART/RX_UART/u0/U5/Y (AND2X2M)                       0.16       0.61 r
  U0_UART/RX_UART/u0/U18/S (ADDHX1M)                      0.08       0.69 f
  U0_UART/RX_UART/u0/edge_count_reg[2]/D (DFFRQX2M)       0.00       0.69 f
  data arrival time                                                  0.69

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/u0/edge_count_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[3][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/sync_w2r/SYNC_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[3][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/sync_w2r/SYNC_reg[3]/D (DFFRQX2M)          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_w2r/SYNC_reg[3]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[2][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/sync_w2r/SYNC_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[2][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/sync_w2r/SYNC_reg[2]/D (DFFRQX2M)          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_w2r/SYNC_reg[2]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[1][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/sync_w2r/SYNC_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[1][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/sync_w2r/SYNC_reg[1]/D (DFFRQX2M)          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_w2r/SYNC_reg[1]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/sync_w2r/SYNC_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[0][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/sync_w2r/SYNC_reg[0]/D (DFFRQX2M)          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_w2r/SYNC_reg[0]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[3][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[3][0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[3][1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[3][0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[2][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[2][0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[2][1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[2][0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[1][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[1][0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[1][1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[1][0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[0][0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[0][1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[0][0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/U9/Y (XNOR2X2M)        0.05       0.45 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART/TX_UART/FSM_B0/busy_FF_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_PULSE_GEN/PG_FF_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UART/FSM_B0/busy_FF_reg/CK (DFFRQX2M)        0.00       0.00 r
  U0_UART/TX_UART/FSM_B0/busy_FF_reg/Q (DFFRQX2M)         0.47       0.47 f
  U0_UART/TX_UART/FSM_B0/busy_FF (FSM_UART_TX)            0.00       0.47 f
  U0_UART/TX_UART/BUSY (TOP_TX_UART)                      0.00       0.47 f
  U0_UART/busy (UART)                                     0.00       0.47 f
  U0_PULSE_GEN/LVL_SIG (PULSE_GEN)                        0.00       0.47 f
  U0_PULSE_GEN/PG_FF_reg/D (DFFRQX2M)                     0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/PG_FF_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[2]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/U5/Y (XNOR2X2M)        0.06       0.48 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART/TX_UART/FSM_B0/CU_STATE_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/FSM_B0/busy_FF_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UART/FSM_B0/CU_STATE_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_UART/FSM_B0/CU_STATE_reg[2]/Q (DFFRQX2M)     0.40       0.40 r
  U0_UART/TX_UART/FSM_B0/U11/Y (OAI32X1M)                 0.10       0.50 f
  U0_UART/TX_UART/FSM_B0/busy_FF_reg/D (DFFRQX2M)         0.00       0.50 f
  data arrival time                                                  0.50

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/TX_UART/FSM_B0/busy_FF_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART/TX_UART/SERILIZER_B3/ser_data_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/MUX_B1/TX_OUT_FF_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UART/SERILIZER_B3/ser_data_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_UART/SERILIZER_B3/ser_data_reg/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/TX_UART/SERILIZER_B3/ser_data (SERILIZER)       0.00       0.37 r
  U0_UART/TX_UART/MUX_B1/ser_data (MUX)                   0.00       0.37 r
  U0_UART/TX_UART/MUX_B1/U6/Y (NAND3X2M)                  0.10       0.47 f
  U0_UART/TX_UART/MUX_B1/U5/Y (OAI21X2M)                  0.06       0.53 r
  U0_UART/TX_UART/MUX_B1/TX_OUT_FF_reg/D (DFFSQX2M)       0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/TX_UART/MUX_B1/TX_OUT_FF_reg/CK (DFFSQX2M)      0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/TX_UART/FSM_B0/CU_STATE_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/FSM_B0/CU_STATE_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UART/FSM_B0/CU_STATE_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_UART/FSM_B0/CU_STATE_reg[0]/Q (DFFRQX2M)     0.38       0.38 r
  U0_UART/TX_UART/FSM_B0/U15/Y (INVX2M)                   0.08       0.46 f
  U0_UART/TX_UART/FSM_B0/U4/Y (NAND3X2M)                  0.07       0.53 r
  U0_UART/TX_UART/FSM_B0/U3/Y (OAI31X1M)                  0.05       0.57 f
  U0_UART/TX_UART/FSM_B0/CU_STATE_reg[0]/D (DFFRQX2M)     0.00       0.57 f
  data arrival time                                                  0.57

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/TX_UART/FSM_B0/CU_STATE_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_UART/TX_UART/FSM_B0/CU_STATE_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/FSM_B0/CU_STATE_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UART/FSM_B0/CU_STATE_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_UART/FSM_B0/CU_STATE_reg[2]/Q (DFFRQX2M)     0.40       0.40 r
  U0_UART/TX_UART/FSM_B0/U12/Y (NOR3X2M)                  0.07       0.47 f
  U0_UART/TX_UART/FSM_B0/U8/Y (INVX2M)                    0.07       0.53 r
  U0_UART/TX_UART/FSM_B0/U14/Y (OAI31X1M)                 0.05       0.58 f
  U0_UART/TX_UART/FSM_B0/CU_STATE_reg[2]/D (DFFRQX2M)     0.00       0.58 f
  data arrival time                                                  0.58

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/TX_UART/FSM_B0/CU_STATE_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]/Q (DFFRQX2M)
                                                          0.51       0.51 r
  U0_UART/TX_UART/SERILIZER_B3/U12/Y (NOR2X2M)            0.08       0.60 f
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[3]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/U7/Y (CLKXOR2X2M)      0.21       0.61 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[3]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/TX_UART/SERILIZER_B3/U14/Y (CLKXOR2X2M)         0.22       0.59 r
  U0_UART/TX_UART/SERILIZER_B3/U13/Y (NOR2X2M)            0.04       0.63 f
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[3]/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[2]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  U0_UART/TX_UART/SERILIZER_B3/U10/Y (OA22X2M)            0.15       0.56 r
  U0_UART/TX_UART/SERILIZER_B3/U9/Y (OAI2BB2X1M)          0.07       0.63 f
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[2]/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/TX_UART/SERILIZER_B3/bit_counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/Q (DFFRQX2M)
                                                          0.43       0.43 r
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/U10/Y (CLKXOR2X2M)     0.22       0.65 f
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u2_Rd_PTR/Rd_ptr_u0/rptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


1
