# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 63
attribute \src "dut.sv:8.1-71.10"
module \vector_index
  wire width 9 $auto$module.cpp:527:import_continuous_assign$14
  wire width 9 $auto$module.cpp:527:import_continuous_assign$6
  wire width 9 $auto$rtlil.cc:2957:Not$4
  wire width 9 $auto$rtlil.cc:3005:Or$10
  wire width 9 $auto$rtlil.cc:3005:Or$12
  wire width 9 $auto$rtlil.cc:3005:Or$2
  wire width 9 $auto$rtlil.cc:3005:Or$8
  wire $auto$rtlil.cc:3024:LogicAnd$16
  wire $auto$rtlil.cc:3024:LogicAnd$18
  wire $auto$rtlil.cc:3024:LogicAnd$20
  wire $auto$rtlil.cc:3024:LogicAnd$22
  wire $auto$rtlil.cc:3024:LogicAnd$24
  wire $auto$rtlil.cc:3024:LogicAnd$26
  wire $auto$rtlil.cc:3024:LogicAnd$28
  wire $auto$rtlil.cc:3024:LogicAnd$30
  wire $auto$rtlil.cc:3024:LogicAnd$32
  wire $auto$rtlil.cc:3024:LogicAnd$34
  wire $auto$rtlil.cc:3024:LogicAnd$36
  wire $auto$rtlil.cc:3024:LogicAnd$38
  wire $auto$rtlil.cc:3024:LogicAnd$40
  wire $auto$rtlil.cc:3024:LogicAnd$42
  wire $auto$rtlil.cc:3024:LogicAnd$44
  wire $auto$rtlil.cc:3024:LogicAnd$46
  wire $auto$rtlil.cc:3024:LogicAnd$48
  wire $auto$rtlil.cc:3024:LogicAnd$50
  wire $auto$rtlil.cc:3024:LogicAnd$52
  wire $auto$rtlil.cc:3024:LogicAnd$54
  wire $auto$rtlil.cc:3024:LogicAnd$56
  wire $auto$rtlil.cc:3024:LogicAnd$58
  wire $auto$rtlil.cc:3024:LogicAnd$60
  wire $auto$rtlil.cc:3024:LogicAnd$62
  attribute \src "dut.sv:9.5-9.8"
  wire width 9 input 1 \Blk
  attribute \src "dut.sv:19.12-19.15"
  wire width 9 \Emp
  attribute \src "dut.sv:23.12-23.18"
  wire width 9 \Move_E
  attribute \src "dut.sv:22.12-22.18"
  wire width 9 \Move_N
  attribute \src "dut.sv:25.12-25.18"
  wire width 9 \Move_S
  attribute \src "dut.sv:24.12-24.18"
  wire width 9 \Move_W
  attribute \src "dut.sv:11.5-11.10"
  wire width 9 output 3 \Moves
  attribute \src "dut.sv:10.5-10.8"
  wire width 9 input 2 \Wht
  cell $logic_and $auto$expression.cpp:311:import_operation$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \Emp [6]
    connect \B \Wht [3]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$16
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3024:LogicAnd$16
    connect \B \Blk [0]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$18
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \Emp [7]
    connect \B \Wht [4]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$20
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3024:LogicAnd$20
    connect \B \Blk [1]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$22
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \Emp [8]
    connect \B \Wht [5]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$24
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3024:LogicAnd$24
    connect \B \Blk [2]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$26
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \Emp [2]
    connect \B \Wht [1]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$28
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3024:LogicAnd$28
    connect \B \Blk [0]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$30
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \Emp [5]
    connect \B \Wht [4]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$32
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3024:LogicAnd$32
    connect \B \Blk [3]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$34
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \Emp [8]
    connect \B \Wht [7]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$36
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3024:LogicAnd$36
    connect \B \Blk [6]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$38
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \Emp [0]
    connect \B \Wht [1]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$40
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3024:LogicAnd$40
    connect \B \Blk [2]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$42
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \Emp [3]
    connect \B \Wht [4]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$44
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3024:LogicAnd$44
    connect \B \Blk [5]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$46
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \Emp [6]
    connect \B \Wht [7]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$48
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3024:LogicAnd$48
    connect \B \Blk [8]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$50
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \Emp [0]
    connect \B \Wht [3]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$52
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3024:LogicAnd$52
    connect \B \Blk [6]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$54
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \Emp [1]
    connect \B \Wht [4]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$56
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3024:LogicAnd$56
    connect \B \Blk [7]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$58
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \Emp [2]
    connect \B \Wht [5]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$60
  end
  cell $logic_and $auto$expression.cpp:311:import_operation$61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3024:LogicAnd$60
    connect \B \Blk [8]
    connect \Y $auto$rtlil.cc:3024:LogicAnd$62
  end
  cell $or $auto$expression.cpp:323:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 9
    connect \A \Blk
    connect \B \Wht
    connect \Y $auto$rtlil.cc:3005:Or$2
  end
  cell $or $auto$expression.cpp:323:import_operation$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 9
    connect \A $auto$rtlil.cc:3005:Or$10
    connect \B \Move_S
    connect \Y $auto$rtlil.cc:3005:Or$12
  end
  cell $or $auto$expression.cpp:323:import_operation$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 9
    connect \A \Move_N
    connect \B \Move_E
    connect \Y $auto$rtlil.cc:3005:Or$8
  end
  cell $or $auto$expression.cpp:323:import_operation$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 9
    connect \A $auto$rtlil.cc:3005:Or$8
    connect \B \Move_W
    connect \Y $auto$rtlil.cc:3005:Or$10
  end
  cell $not $auto$expression.cpp:331:import_operation$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 9
    connect \A $auto$rtlil.cc:3005:Or$2
    connect \Y $auto$rtlil.cc:2957:Not$4
  end
  attribute \src "dut.sv:19.12-19.15"
  process $proc$dut.sv:19$5
    assign $auto$module.cpp:527:import_continuous_assign$6 $auto$rtlil.cc:2957:Not$4
    sync always
    sync init
      update \Emp $auto$module.cpp:527:import_continuous_assign$6
  end
  attribute \src "dut.sv:28.12-28.17"
  process $proc$dut.sv:28$13
    assign $auto$module.cpp:527:import_continuous_assign$14 $auto$rtlil.cc:3005:Or$12
    sync always
    sync init
      update \Moves $auto$module.cpp:527:import_continuous_assign$14
  end
  connect \Move_N [0] 1'0
  connect \Move_N [1] 1'0
  connect \Move_N [2] 1'0
  connect \Move_N [3] 1'0
  connect \Move_N [4] 1'0
  connect \Move_N [5] 1'0
  connect \Move_N [6] $auto$rtlil.cc:3024:LogicAnd$18
  connect \Move_N [7] $auto$rtlil.cc:3024:LogicAnd$22
  connect \Move_N [8] $auto$rtlil.cc:3024:LogicAnd$26
  connect \Move_E [0] 1'0
  connect \Move_E [1] 1'0
  connect \Move_E [2] $auto$rtlil.cc:3024:LogicAnd$30
  connect \Move_E [3] 1'0
  connect \Move_E [4] 1'0
  connect \Move_E [5] $auto$rtlil.cc:3024:LogicAnd$34
  connect \Move_E [6] 1'0
  connect \Move_E [7] 1'0
  connect \Move_E [8] $auto$rtlil.cc:3024:LogicAnd$38
  connect \Move_W [0] $auto$rtlil.cc:3024:LogicAnd$42
  connect \Move_W [1] 1'0
  connect \Move_W [2] 1'0
  connect \Move_W [3] $auto$rtlil.cc:3024:LogicAnd$46
  connect \Move_W [4] 1'0
  connect \Move_W [5] 1'0
  connect \Move_W [6] $auto$rtlil.cc:3024:LogicAnd$50
  connect \Move_W [7] 1'0
  connect \Move_W [8] 1'0
  connect \Move_S [0] $auto$rtlil.cc:3024:LogicAnd$54
  connect \Move_S [1] $auto$rtlil.cc:3024:LogicAnd$58
  connect \Move_S [2] $auto$rtlil.cc:3024:LogicAnd$62
  connect \Move_S [3] 1'0
  connect \Move_S [4] 1'0
  connect \Move_S [5] 1'0
  connect \Move_S [6] 1'0
  connect \Move_S [7] 1'0
  connect \Move_S [8] 1'0
end
