Analysis & Synthesis report for an108_adda_vga_test
Tue Mar 05 15:27:04 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|ad9280_sample:ad9280_sample_m0|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated
 17. Source assignments for wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated
 18. Source assignments for osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated
 19. Source assignments for osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated
 20. Source assignments for osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component|altsyncram_gp91:auto_generated
 21. Source assignments for osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component|altsyncram_hp91:auto_generated
 22. Source assignments for osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated
 23. Source assignments for osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated
 24. Source assignments for osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated
 25. Source assignments for osd_display:osd_display_m0|rom7:osd_rom_m7|altsyncram:altsyncram_component|altsyncram_lp91:auto_generated
 26. Source assignments for osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated
 27. Source assignments for osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated
 28. Source assignments for osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated
 29. Source assignments for osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated
 30. Source assignments for osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated
 31. Source assignments for osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated
 32. Source assignments for osd_display:osd_display_m0|rome:osd_rom_me|altsyncram:altsyncram_component|altsyncram_3r91:auto_generated
 33. Source assignments for osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated
 34. Source assignments for wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4
 35. Parameter Settings for User Entity Instance: video_pll:video_pll_m0|altpll:altpll_component
 36. Parameter Settings for User Entity Instance: adda_pll:adda_pll_m0|altpll:altpll_component
 37. Parameter Settings for User Entity Instance: color_bar:color_bar_m0
 38. Parameter Settings for User Entity Instance: da_rom:da_rom_m0|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0
 40. Parameter Settings for User Entity Instance: seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0
 41. Parameter Settings for User Entity Instance: wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0
 43. Parameter Settings for User Entity Instance: osd_display:osd_display_m0
 44. Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom7:osd_rom_m7|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rome:osd_rom_me|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0
 61. Parameter Settings for Inferred Entity Instance: wav_display:wav_display_m0|altshift_taps:v_data_rtl_0
 62. altpll Parameter Settings by Entity Instance
 63. altsyncram Parameter Settings by Entity Instance
 64. altshift_taps Parameter Settings by Entity Instance
 65. Port Connectivity Checks: "osd_display:osd_display_m0|romf:osd_rom_mf"
 66. Port Connectivity Checks: "osd_display:osd_display_m0|rome:osd_rom_me"
 67. Port Connectivity Checks: "osd_display:osd_display_m0|romd:osd_rom_md"
 68. Port Connectivity Checks: "osd_display:osd_display_m0|romc:osd_rom_mc"
 69. Port Connectivity Checks: "osd_display:osd_display_m0|romb:osd_rom_mb"
 70. Port Connectivity Checks: "osd_display:osd_display_m0|roma:osd_rom_ma"
 71. Port Connectivity Checks: "osd_display:osd_display_m0|rom9:osd_rom_m9"
 72. Port Connectivity Checks: "osd_display:osd_display_m0|rom8:osd_rom_m8"
 73. Port Connectivity Checks: "osd_display:osd_display_m0|rom7:osd_rom_m7"
 74. Port Connectivity Checks: "osd_display:osd_display_m0|rom6:osd_rom_m6"
 75. Port Connectivity Checks: "osd_display:osd_display_m0|rom5:osd_rom_m5"
 76. Port Connectivity Checks: "osd_display:osd_display_m0|rom4:osd_rom_m4"
 77. Port Connectivity Checks: "osd_display:osd_display_m0|rom3:osd_rom_m3"
 78. Port Connectivity Checks: "osd_display:osd_display_m0|rom2:osd_rom_m2"
 79. Port Connectivity Checks: "osd_display:osd_display_m0|rom1:osd_rom_m1"
 80. Port Connectivity Checks: "osd_display:osd_display_m0|rom0:osd_rom_m0"
 81. Port Connectivity Checks: "osd_display:osd_display_m0"
 82. Port Connectivity Checks: "wav_display:wav_display_m0"
 83. Port Connectivity Checks: "seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0"
 84. Port Connectivity Checks: "ad9280_sample:ad9280_sample_m0"
 85. Elapsed Time Per Partition
 86. Analysis & Synthesis Messages
 87. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 05 15:27:03 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; an108_adda_vga_test                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 722                                         ;
;     Total combinational functions  ; 684                                         ;
;     Dedicated logic registers      ; 394                                         ;
; Total registers                    ; 394                                         ;
; Total pins                         ; 52                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 274,468                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                         ;
+----------------------------------------------------------------------------+--------------------+---------------------+
; Option                                                                     ; Setting            ; Default Value       ;
+----------------------------------------------------------------------------+--------------------+---------------------+
; Device                                                                     ; EP4CE10F17C8       ;                     ;
; Top-level entity name                                                      ; top                ; an108_adda_vga_test ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V           ;
; Use smart compilation                                                      ; Off                ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                  ;
; Enable compact report table                                                ; Off                ; Off                 ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                 ;
; Preserve fewer node names                                                  ; On                 ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                 ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto               ; Auto                ;
; Safe State Machine                                                         ; Off                ; Off                 ;
; Extract Verilog State Machines                                             ; On                 ; On                  ;
; Extract VHDL State Machines                                                ; On                 ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                  ;
; Parallel Synthesis                                                         ; On                 ; On                  ;
; DSP Block Balancing                                                        ; Auto               ; Auto                ;
; NOT Gate Push-Back                                                         ; On                 ; On                  ;
; Power-Up Don't Care                                                        ; On                 ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                 ;
; Optimization Technique                                                     ; Balanced           ; Balanced            ;
; Carry Chain Length                                                         ; 70                 ; 70                  ;
; Auto Carry Chains                                                          ; On                 ; On                  ;
; Auto Open-Drain Pins                                                       ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                 ;
; Auto ROM Replacement                                                       ; On                 ; On                  ;
; Auto RAM Replacement                                                       ; On                 ; On                  ;
; Auto DSP Block Replacement                                                 ; On                 ; On                  ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                 ; On                  ;
; Strict RAM Replacement                                                     ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                 ;
; Auto RAM Block Balancing                                                   ; On                 ; On                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                 ;
; Auto Resource Sharing                                                      ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                 ;
; Timing-Driven Synthesis                                                    ; On                 ; On                  ;
; Report Parameter Settings                                                  ; On                 ; On                  ;
; Report Source Assignments                                                  ; On                 ; On                  ;
; Report Connectivity Checks                                                 ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation  ;
; HDL message level                                                          ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                 ;
; Clock MUX Protection                                                       ; On                 ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                 ;
; Block Design Naming                                                        ; Auto               ; Auto                ;
; SDC constraint protection                                                  ; Off                ; Off                 ;
; Synthesis Effort                                                           ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                  ;
; Synthesis Seed                                                             ; 1                  ; 1                   ;
+----------------------------------------------------------------------------+--------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; src/ip_core/romf.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/romf.v        ;         ;
; src/ip_core/rome.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rome.v        ;         ;
; src/ip_core/romd.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/romd.v        ;         ;
; src/ip_core/romc.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/romc.v        ;         ;
; src/ip_core/romb.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/romb.v        ;         ;
; src/ip_core/roma.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/roma.v        ;         ;
; src/ip_core/rom9.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom9.v        ;         ;
; src/ip_core/rom8.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom8.v        ;         ;
; src/ip_core/rom7.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom7.v        ;         ;
; src/ip_core/rom6.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom6.v        ;         ;
; src/ip_core/rom5.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom5.v        ;         ;
; src/ip_core/rom4.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom4.v        ;         ;
; src/ip_core/rom3.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom3.v        ;         ;
; src/ip_core/rom2.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom2.v        ;         ;
; src/ip_core/rom1.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom1.v        ;         ;
; src/ip_core/rom0.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom0.v        ;         ;
; src/osd_display.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/osd_display.v         ;         ;
; src/seg_decoder.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/seg_decoder.v         ;         ;
; src/seg_scan.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/seg_scan.v            ;         ;
; src/seg_bcd.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/seg_bcd.v             ;         ;
; src/ip_core/da_rom.v             ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/da_rom.v      ;         ;
; src/ip_core/adda_pll.v           ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/adda_pll.v    ;         ;
; src/ip_core/dpram1024x8.v        ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/dpram1024x8.v ;         ;
; src/ad9280_sample.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ad9280_sample.v       ;         ;
; src/grid_display.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/grid_display.v        ;         ;
; src/ip_core/video_pll.v          ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/video_pll.v   ;         ;
; src/wav_display.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/wav_display.v         ;         ;
; src/video_define.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/video_define.v        ;         ;
; src/top.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/top.v                 ;         ;
; src/timing_gen_xy.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/timing_gen_xy.v       ;         ;
; src/color_bar.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/color_bar.v           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                       ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                   ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                  ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                ;         ;
; db/video_pll_altpll.v            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/video_pll_altpll.v     ;         ;
; db/adda_pll_altpll.v             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/adda_pll_altpll.v      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                       ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; db/altsyncram_u291.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_u291.tdf    ;         ;
; sin512.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/sin512.mif                ;         ;
; db/altsyncram_8bk1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_8bk1.tdf    ;         ;
; db/altsyncram_ep91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_ep91.tdf    ;         ;
; rom0.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/rom0.mif                  ;         ;
; db/altsyncram_fp91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_fp91.tdf    ;         ;
; rom1.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/rom1.mif                  ;         ;
; db/altsyncram_gp91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_gp91.tdf    ;         ;
; rom2.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/rom2.mif                  ;         ;
; db/altsyncram_hp91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_hp91.tdf    ;         ;
; rom3.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/rom3.mif                  ;         ;
; db/altsyncram_ip91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_ip91.tdf    ;         ;
; rom4.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/rom4.mif                  ;         ;
; db/altsyncram_jp91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_jp91.tdf    ;         ;
; rom5.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/rom5.mif                  ;         ;
; db/altsyncram_kp91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_kp91.tdf    ;         ;
; rom6.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/rom6.mif                  ;         ;
; db/altsyncram_lp91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_lp91.tdf    ;         ;
; rom7.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/rom7.mif                  ;         ;
; db/altsyncram_mp91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_mp91.tdf    ;         ;
; rom8.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/rom8.mif                  ;         ;
; db/altsyncram_np91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_np91.tdf    ;         ;
; rom9.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/rom9.mif                  ;         ;
; db/altsyncram_vq91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_vq91.tdf    ;         ;
; roma.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/roma.mif                  ;         ;
; db/altsyncram_0r91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_0r91.tdf    ;         ;
; romb.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/romb.mif                  ;         ;
; db/altsyncram_1r91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_1r91.tdf    ;         ;
; romc.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/romc.mif                  ;         ;
; db/altsyncram_2r91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_2r91.tdf    ;         ;
; romd.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/romd.mif                  ;         ;
; db/altsyncram_3r91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_3r91.tdf    ;         ;
; rome.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/rome.mif                  ;         ;
; db/altsyncram_4r91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_4r91.tdf    ;         ;
; romf.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/romf.mif                  ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf                ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                  ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                  ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                 ;         ;
; db/shift_taps_86m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/shift_taps_86m.tdf     ;         ;
; db/altsyncram_rk31.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/altsyncram_rk31.tdf    ;         ;
; db/add_sub_24e.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/add_sub_24e.tdf        ;         ;
; db/cntr_6pf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/cntr_6pf.tdf           ;         ;
; db/cmpr_ogc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/db/cmpr_ogc.tdf           ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 722                                                                                             ;
;                                             ;                                                                                                 ;
; Total combinational functions               ; 684                                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 293                                                                                             ;
;     -- 3 input functions                    ; 29                                                                                              ;
;     -- <=2 input functions                  ; 362                                                                                             ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 468                                                                                             ;
;     -- arithmetic mode                      ; 216                                                                                             ;
;                                             ;                                                                                                 ;
; Total registers                             ; 394                                                                                             ;
;     -- Dedicated logic registers            ; 394                                                                                             ;
;     -- I/O registers                        ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 52                                                                                              ;
; Total memory bits                           ; 274468                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                               ;
; Total PLLs                                  ; 2                                                                                               ;
;     -- PLLs                                 ; 2                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 436                                                                                             ;
; Total fan-out                               ; 5182                                                                                            ;
; Average fan-out                             ; 3.87                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                            ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                  ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                         ; 684 (9)           ; 394 (9)      ; 274468      ; 0            ; 0       ; 0         ; 52   ; 0            ; |top                                                                                                                 ; work         ;
;    |ad9280_sample:ad9280_sample_m0|          ; 74 (74)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ad9280_sample:ad9280_sample_m0                                                                                  ; work         ;
;    |adda_pll:adda_pll_m0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|adda_pll:adda_pll_m0                                                                                            ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|adda_pll:adda_pll_m0|altpll:altpll_component                                                                    ; work         ;
;          |adda_pll_altpll:auto_generated|    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|adda_pll:adda_pll_m0|altpll:altpll_component|adda_pll_altpll:auto_generated                                     ; work         ;
;    |color_bar:color_bar_m0|                  ; 77 (77)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|color_bar:color_bar_m0                                                                                          ; work         ;
;    |da_rom:da_rom_m0|                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|da_rom:da_rom_m0                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|da_rom:da_rom_m0|altsyncram:altsyncram_component                                                                ; work         ;
;          |altsyncram_u291:auto_generated|    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated                                 ; work         ;
;    |grid_display:grid_display_m0|            ; 71 (45)           ; 46 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|grid_display:grid_display_m0                                                                                    ; work         ;
;       |timing_gen_xy:timing_gen_xy_m0|       ; 26 (26)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0                                                     ; work         ;
;    |osd_display:osd_display_m0|              ; 304 (278)         ; 150 (120)    ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0                                                                                      ; work         ;
;       |rom0:osd_rom_m0|                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom0:osd_rom_m0                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component                                      ; work         ;
;             |altsyncram_ep91:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated       ; work         ;
;       |rom1:osd_rom_m1|                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom1:osd_rom_m1                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component                                      ; work         ;
;             |altsyncram_fp91:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated       ; work         ;
;       |rom2:osd_rom_m2|                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom2:osd_rom_m2                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component                                      ; work         ;
;             |altsyncram_gp91:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component|altsyncram_gp91:auto_generated       ; work         ;
;       |rom3:osd_rom_m3|                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom3:osd_rom_m3                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component                                      ; work         ;
;             |altsyncram_hp91:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component|altsyncram_hp91:auto_generated       ; work         ;
;       |rom4:osd_rom_m4|                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom4:osd_rom_m4                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component                                      ; work         ;
;             |altsyncram_ip91:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated       ; work         ;
;       |rom5:osd_rom_m5|                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom5:osd_rom_m5                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component                                      ; work         ;
;             |altsyncram_jp91:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated       ; work         ;
;       |rom6:osd_rom_m6|                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom6:osd_rom_m6                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component                                      ; work         ;
;             |altsyncram_kp91:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated       ; work         ;
;       |rom7:osd_rom_m7|                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom7:osd_rom_m7                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom7:osd_rom_m7|altsyncram:altsyncram_component                                      ; work         ;
;             |altsyncram_lp91:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom7:osd_rom_m7|altsyncram:altsyncram_component|altsyncram_lp91:auto_generated       ; work         ;
;       |rom8:osd_rom_m8|                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom8:osd_rom_m8                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component                                      ; work         ;
;             |altsyncram_mp91:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated       ; work         ;
;       |rom9:osd_rom_m9|                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom9:osd_rom_m9                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component                                      ; work         ;
;             |altsyncram_np91:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated       ; work         ;
;       |roma:osd_rom_ma|                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|roma:osd_rom_ma                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component                                      ; work         ;
;             |altsyncram_vq91:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated       ; work         ;
;       |romb:osd_rom_mb|                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|romb:osd_rom_mb                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component                                      ; work         ;
;             |altsyncram_0r91:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated       ; work         ;
;       |romc:osd_rom_mc|                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|romc:osd_rom_mc                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component                                      ; work         ;
;             |altsyncram_1r91:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated       ; work         ;
;       |romd:osd_rom_md|                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|romd:osd_rom_md                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component                                      ; work         ;
;             |altsyncram_2r91:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated       ; work         ;
;       |rome:osd_rom_me|                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rome:osd_rom_me                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rome:osd_rom_me|altsyncram:altsyncram_component                                      ; work         ;
;             |altsyncram_3r91:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|rome:osd_rom_me|altsyncram:altsyncram_component|altsyncram_3r91:auto_generated       ; work         ;
;       |romf:osd_rom_mf|                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|romf:osd_rom_mf                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component                                      ; work         ;
;             |altsyncram_4r91:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated       ; work         ;
;       |timing_gen_xy:timing_gen_xy_u0|       ; 26 (26)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0                                                       ; work         ;
;    |seg_bcd:seg_bcd_u0|                      ; 71 (0)            ; 45 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_bcd:seg_bcd_u0                                                                                              ; work         ;
;       |seg_decoder:seg_decoder_m4|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_bcd:seg_bcd_u0|seg_decoder:seg_decoder_m4                                                                   ; work         ;
;       |seg_decoder:seg_decoder_m5|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_bcd:seg_bcd_u0|seg_decoder:seg_decoder_m5                                                                   ; work         ;
;       |seg_scan:seg_scan_m0|                 ; 57 (57)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0                                                                         ; work         ;
;    |video_pll:video_pll_m0|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pll:video_pll_m0                                                                                          ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pll:video_pll_m0|altpll:altpll_component                                                                  ; work         ;
;          |video_pll_altpll:auto_generated|   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated                                  ; work         ;
;    |wav_display:wav_display_m0|              ; 78 (45)           ; 45 (11)      ; 8228        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|wav_display:wav_display_m0                                                                                      ; work         ;
;       |altshift_taps:v_data_rtl_0|           ; 7 (0)             ; 4 (0)        ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|wav_display:wav_display_m0|altshift_taps:v_data_rtl_0                                                           ; work         ;
;          |shift_taps_86m:auto_generated|     ; 7 (2)             ; 4 (2)        ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated                             ; work         ;
;             |altsyncram_rk31:altsyncram4|    ; 0 (0)             ; 0 (0)        ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4 ; work         ;
;             |cntr_6pf:cntr1|                 ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1              ; work         ;
;       |dpram1024x8:buffer|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|wav_display:wav_display_m0|dpram1024x8:buffer                                                                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component                                   ; work         ;
;             |altsyncram_8bk1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated    ; work         ;
;       |timing_gen_xy:timing_gen_xy_m0|       ; 26 (26)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0                                                       ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------+
; Name                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF        ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------+
; da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096  ; sin512.mif ;
; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; rom0.mif   ;
; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; rom1.mif   ;
; osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component|altsyncram_gp91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; rom2.mif   ;
; osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component|altsyncram_hp91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; rom3.mif   ;
; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; rom4.mif   ;
; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; rom5.mif   ;
; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; rom6.mif   ;
; osd_display:osd_display_m0|rom7:osd_rom_m7|altsyncram:altsyncram_component|altsyncram_lp91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; rom7.mif   ;
; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; rom8.mif   ;
; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; rom9.mif   ;
; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; roma.mif   ;
; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; romb.mif   ;
; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; romc.mif   ;
; osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; romd.mif   ;
; osd_display:osd_display_m0|rome:osd_rom_me|altsyncram:altsyncram_component|altsyncram_3r91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; rome.mif   ;
; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; romf.mif   ;
; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 12           ; 3            ; 12           ; 36    ; None       ;
; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None       ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+---------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File                                                                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+---------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |top|adda_pll:adda_pll_m0                          ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/adda_pll.v    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|da_rom:da_rom_m0                              ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/da_rom.v      ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|osd_display:osd_display_m0|rom0:osd_rom_m0    ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom0.v        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|osd_display:osd_display_m0|rom1:osd_rom_m1    ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom1.v        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|osd_display:osd_display_m0|rom2:osd_rom_m2    ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom2.v        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|osd_display:osd_display_m0|rom3:osd_rom_m3    ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom3.v        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|osd_display:osd_display_m0|rom4:osd_rom_m4    ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom4.v        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|osd_display:osd_display_m0|rom5:osd_rom_m5    ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom5.v        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|osd_display:osd_display_m0|rom6:osd_rom_m6    ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom6.v        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|osd_display:osd_display_m0|rom7:osd_rom_m7    ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom7.v        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|osd_display:osd_display_m0|rom8:osd_rom_m8    ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom8.v        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|osd_display:osd_display_m0|rom9:osd_rom_m9    ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rom9.v        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|osd_display:osd_display_m0|roma:osd_rom_ma    ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/roma.v        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|osd_display:osd_display_m0|romb:osd_rom_mb    ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/romb.v        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|osd_display:osd_display_m0|romc:osd_rom_mc    ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/romc.v        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|osd_display:osd_display_m0|romd:osd_rom_md    ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/romd.v        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|osd_display:osd_display_m0|rome:osd_rom_me    ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/rome.v        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |top|osd_display:osd_display_m0|romf:osd_rom_mf    ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/romf.v        ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |top|video_pll:video_pll_m0                        ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/video_pll.v   ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |top|wav_display:wav_display_m0|dpram1024x8:buffer ; C:/Users/Administrator/Desktop/23_an108_adda_vga_test/src/ip_core/dpram1024x8.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |top|ad9280_sample:ad9280_sample_m0|state     ;
+----------------+--------------+--------------+----------------+
; Name           ; state.S_IDLE ; state.S_WAIT ; state.S_SAMPLE ;
+----------------+--------------+--------------+----------------+
; state.S_IDLE   ; 0            ; 0            ; 0              ;
; state.S_SAMPLE ; 1            ; 0            ; 1              ;
; state.S_WAIT   ; 1            ; 1            ; 0              ;
+----------------+--------------+--------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                    ;
+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal                                                                    ;
+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[0..3]                         ; Stuck at VCC due to stuck port data_in                                                ;
; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[7]                           ; Stuck at VCC due to stuck port data_in                                                ;
; color_bar:color_bar_m0|rgb_r_reg[3..6]                                        ; Merged with color_bar:color_bar_m0|rgb_r_reg[7]                                       ;
; color_bar:color_bar_m0|rgb_g_reg[2..6]                                        ; Merged with color_bar:color_bar_m0|rgb_g_reg[7]                                       ;
; color_bar:color_bar_m0|rgb_b_reg[3..6]                                        ; Merged with color_bar:color_bar_m0|rgb_b_reg[7]                                       ;
; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[4..7]   ; Merged with grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[3]  ;
; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[11..15] ; Merged with grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[10] ;
; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[20..23] ; Merged with grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[19] ;
; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[4..7]   ; Merged with grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[3]  ;
; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[11..15] ; Merged with grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[10] ;
; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[20..23] ; Merged with grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[19] ;
; osd_display:osd_display_m0|v_dataf[23]                                        ; Merged with osd_display:osd_display_m0|v_dataf[19]                                    ;
; osd_display:osd_display_m0|v_dataf[21,22]                                     ; Merged with osd_display:osd_display_m0|v_dataf[20]                                    ;
; osd_display:osd_display_m0|v_dataf[11..14]                                    ; Merged with osd_display:osd_display_m0|v_dataf[10]                                    ;
; osd_display:osd_display_m0|v_dataf[4]                                         ; Merged with osd_display:osd_display_m0|v_dataf[3]                                     ;
; osd_display:osd_display_m0|v_dataf[6,7]                                       ; Merged with osd_display:osd_display_m0|v_dataf[5]                                     ;
; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d1[23]       ; Merged with osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d1[19]   ;
; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d1[21,22]    ; Merged with osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d1[20]   ;
; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d1[11..14]   ; Merged with osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d1[10]   ;
; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d1[4]        ; Merged with osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d1[3]    ;
; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d1[6,7]      ; Merged with osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d1[5]    ;
; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d0[23]       ; Merged with osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d0[19]   ;
; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d0[21,22]    ; Merged with osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d0[20]   ;
; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d0[11..14]   ; Merged with osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d0[10]   ;
; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d0[4]        ; Merged with osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d0[3]    ;
; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d0[6,7]      ; Merged with osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d0[5]    ;
; wav_display:wav_display_m0|v_data[23]                                         ; Merged with wav_display:wav_display_m0|v_data[19]                                     ;
; wav_display:wav_display_m0|v_data[21,22]                                      ; Merged with wav_display:wav_display_m0|v_data[20]                                     ;
; wav_display:wav_display_m0|v_data[11..14]                                     ; Merged with wav_display:wav_display_m0|v_data[10]                                     ;
; wav_display:wav_display_m0|v_data[4]                                          ; Merged with wav_display:wav_display_m0|v_data[3]                                      ;
; wav_display:wav_display_m0|v_data[6,7]                                        ; Merged with wav_display:wav_display_m0|v_data[5]                                      ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[23]       ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[19]   ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[21,22]    ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[20]   ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[11..14]   ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[10]   ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[4]        ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[3]    ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[6,7]      ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[5]    ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[23]       ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[19]   ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[21,22]    ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[20]   ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[11..14]   ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[10]   ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[4]        ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[3]    ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[6,7]      ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[5]    ;
; grid_display:grid_display_m0|v_data[23]                                       ; Merged with grid_display:grid_display_m0|v_data[19]                                   ;
; grid_display:grid_display_m0|v_data[21,22]                                    ; Merged with grid_display:grid_display_m0|v_data[20]                                   ;
; grid_display:grid_display_m0|v_data[11..14]                                   ; Merged with grid_display:grid_display_m0|v_data[10]                                   ;
; grid_display:grid_display_m0|v_data[4]                                        ; Merged with grid_display:grid_display_m0|v_data[3]                                    ;
; grid_display:grid_display_m0|v_data[6,7]                                      ; Merged with grid_display:grid_display_m0|v_data[5]                                    ;
; osd_display:osd_display_m0|v_datae[23]                                        ; Merged with osd_display:osd_display_m0|v_datae[19]                                    ;
; osd_display:osd_display_m0|v_datad[23]                                        ; Merged with osd_display:osd_display_m0|v_datad[19]                                    ;
; osd_display:osd_display_m0|v_datac[23]                                        ; Merged with osd_display:osd_display_m0|v_datac[19]                                    ;
; osd_display:osd_display_m0|v_datab[23]                                        ; Merged with osd_display:osd_display_m0|v_datab[19]                                    ;
; osd_display:osd_display_m0|v_dataa[23]                                        ; Merged with osd_display:osd_display_m0|v_dataa[19]                                    ;
; osd_display:osd_display_m0|v_data9[23]                                        ; Merged with osd_display:osd_display_m0|v_data9[19]                                    ;
; osd_display:osd_display_m0|v_data8[23]                                        ; Merged with osd_display:osd_display_m0|v_data8[19]                                    ;
; osd_display:osd_display_m0|v_data7[23]                                        ; Merged with osd_display:osd_display_m0|v_data7[19]                                    ;
; osd_display:osd_display_m0|v_data6[23]                                        ; Merged with osd_display:osd_display_m0|v_data6[19]                                    ;
; osd_display:osd_display_m0|v_data5[23]                                        ; Merged with osd_display:osd_display_m0|v_data5[19]                                    ;
; osd_display:osd_display_m0|v_data4[23]                                        ; Merged with osd_display:osd_display_m0|v_data4[19]                                    ;
; osd_display:osd_display_m0|v_data3[23]                                        ; Merged with osd_display:osd_display_m0|v_data3[19]                                    ;
; osd_display:osd_display_m0|v_data2[23]                                        ; Merged with osd_display:osd_display_m0|v_data2[19]                                    ;
; osd_display:osd_display_m0|v_data1[23]                                        ; Merged with osd_display:osd_display_m0|v_data1[19]                                    ;
; osd_display:osd_display_m0|v_data0[23]                                        ; Merged with osd_display:osd_display_m0|v_data0[19]                                    ;
; osd_display:osd_display_m0|v_datae[21,22]                                     ; Merged with osd_display:osd_display_m0|v_datae[20]                                    ;
; osd_display:osd_display_m0|v_datad[21,22]                                     ; Merged with osd_display:osd_display_m0|v_datad[20]                                    ;
; osd_display:osd_display_m0|v_datac[21,22]                                     ; Merged with osd_display:osd_display_m0|v_datac[20]                                    ;
; osd_display:osd_display_m0|v_datab[21,22]                                     ; Merged with osd_display:osd_display_m0|v_datab[20]                                    ;
; osd_display:osd_display_m0|v_dataa[21,22]                                     ; Merged with osd_display:osd_display_m0|v_dataa[20]                                    ;
; osd_display:osd_display_m0|v_data9[21,22]                                     ; Merged with osd_display:osd_display_m0|v_data9[20]                                    ;
; osd_display:osd_display_m0|v_data8[21,22]                                     ; Merged with osd_display:osd_display_m0|v_data8[20]                                    ;
; osd_display:osd_display_m0|v_data7[21,22]                                     ; Merged with osd_display:osd_display_m0|v_data7[20]                                    ;
; osd_display:osd_display_m0|v_data6[21,22]                                     ; Merged with osd_display:osd_display_m0|v_data6[20]                                    ;
; osd_display:osd_display_m0|v_data5[21,22]                                     ; Merged with osd_display:osd_display_m0|v_data5[20]                                    ;
; osd_display:osd_display_m0|v_data4[21,22]                                     ; Merged with osd_display:osd_display_m0|v_data4[20]                                    ;
; osd_display:osd_display_m0|v_data3[21,22]                                     ; Merged with osd_display:osd_display_m0|v_data3[20]                                    ;
; osd_display:osd_display_m0|v_data2[21,22]                                     ; Merged with osd_display:osd_display_m0|v_data2[20]                                    ;
; osd_display:osd_display_m0|v_data1[21,22]                                     ; Merged with osd_display:osd_display_m0|v_data1[20]                                    ;
; osd_display:osd_display_m0|v_data0[21,22]                                     ; Merged with osd_display:osd_display_m0|v_data0[20]                                    ;
; osd_display:osd_display_m0|v_datae[11..14]                                    ; Merged with osd_display:osd_display_m0|v_datae[10]                                    ;
; osd_display:osd_display_m0|v_datad[11..14]                                    ; Merged with osd_display:osd_display_m0|v_datad[10]                                    ;
; osd_display:osd_display_m0|v_datac[11..14]                                    ; Merged with osd_display:osd_display_m0|v_datac[10]                                    ;
; osd_display:osd_display_m0|v_datab[11..14]                                    ; Merged with osd_display:osd_display_m0|v_datab[10]                                    ;
; osd_display:osd_display_m0|v_dataa[11..14]                                    ; Merged with osd_display:osd_display_m0|v_dataa[10]                                    ;
; osd_display:osd_display_m0|v_data9[11..14]                                    ; Merged with osd_display:osd_display_m0|v_data9[10]                                    ;
; osd_display:osd_display_m0|v_data8[11..14]                                    ; Merged with osd_display:osd_display_m0|v_data8[10]                                    ;
; osd_display:osd_display_m0|v_data7[11..14]                                    ; Merged with osd_display:osd_display_m0|v_data7[10]                                    ;
; osd_display:osd_display_m0|v_data6[11..14]                                    ; Merged with osd_display:osd_display_m0|v_data6[10]                                    ;
; osd_display:osd_display_m0|v_data5[11..14]                                    ; Merged with osd_display:osd_display_m0|v_data5[10]                                    ;
; osd_display:osd_display_m0|v_data4[11..14]                                    ; Merged with osd_display:osd_display_m0|v_data4[10]                                    ;
; osd_display:osd_display_m0|v_data3[11..14]                                    ; Merged with osd_display:osd_display_m0|v_data3[10]                                    ;
; osd_display:osd_display_m0|v_data2[11..14]                                    ; Merged with osd_display:osd_display_m0|v_data2[10]                                    ;
; osd_display:osd_display_m0|v_data1[11..14]                                    ; Merged with osd_display:osd_display_m0|v_data1[10]                                    ;
; osd_display:osd_display_m0|v_data0[11..14]                                    ; Merged with osd_display:osd_display_m0|v_data0[10]                                    ;
; osd_display:osd_display_m0|v_datae[4]                                         ; Merged with osd_display:osd_display_m0|v_datae[3]                                     ;
; osd_display:osd_display_m0|v_datad[4]                                         ; Merged with osd_display:osd_display_m0|v_datad[3]                                     ;
; osd_display:osd_display_m0|v_datac[4]                                         ; Merged with osd_display:osd_display_m0|v_datac[3]                                     ;
; osd_display:osd_display_m0|v_datab[4]                                         ; Merged with osd_display:osd_display_m0|v_datab[3]                                     ;
; osd_display:osd_display_m0|v_dataa[4]                                         ; Merged with osd_display:osd_display_m0|v_dataa[3]                                     ;
; osd_display:osd_display_m0|v_data9[4]                                         ; Merged with osd_display:osd_display_m0|v_data9[3]                                     ;
; osd_display:osd_display_m0|v_data8[4]                                         ; Merged with osd_display:osd_display_m0|v_data8[3]                                     ;
; osd_display:osd_display_m0|v_data7[4]                                         ; Merged with osd_display:osd_display_m0|v_data7[3]                                     ;
; osd_display:osd_display_m0|v_data6[4]                                         ; Merged with osd_display:osd_display_m0|v_data6[3]                                     ;
; osd_display:osd_display_m0|v_data5[4]                                         ; Merged with osd_display:osd_display_m0|v_data5[3]                                     ;
; osd_display:osd_display_m0|v_data4[4]                                         ; Merged with osd_display:osd_display_m0|v_data4[3]                                     ;
; osd_display:osd_display_m0|v_data3[4]                                         ; Merged with osd_display:osd_display_m0|v_data3[3]                                     ;
; osd_display:osd_display_m0|v_data2[4]                                         ; Merged with osd_display:osd_display_m0|v_data2[3]                                     ;
; osd_display:osd_display_m0|v_data1[4]                                         ; Merged with osd_display:osd_display_m0|v_data1[3]                                     ;
; osd_display:osd_display_m0|v_data0[4]                                         ; Merged with osd_display:osd_display_m0|v_data0[3]                                     ;
; osd_display:osd_display_m0|v_datae[6,7]                                       ; Merged with osd_display:osd_display_m0|v_datae[5]                                     ;
; osd_display:osd_display_m0|v_datad[6,7]                                       ; Merged with osd_display:osd_display_m0|v_datad[5]                                     ;
; osd_display:osd_display_m0|v_datac[6,7]                                       ; Merged with osd_display:osd_display_m0|v_datac[5]                                     ;
; osd_display:osd_display_m0|v_datab[6,7]                                       ; Merged with osd_display:osd_display_m0|v_datab[5]                                     ;
; osd_display:osd_display_m0|v_dataa[6,7]                                       ; Merged with osd_display:osd_display_m0|v_dataa[5]                                     ;
; osd_display:osd_display_m0|v_data9[6,7]                                       ; Merged with osd_display:osd_display_m0|v_data9[5]                                     ;
; osd_display:osd_display_m0|v_data8[6,7]                                       ; Merged with osd_display:osd_display_m0|v_data8[5]                                     ;
; osd_display:osd_display_m0|v_data7[6,7]                                       ; Merged with osd_display:osd_display_m0|v_data7[5]                                     ;
; osd_display:osd_display_m0|v_data6[6,7]                                       ; Merged with osd_display:osd_display_m0|v_data6[5]                                     ;
; osd_display:osd_display_m0|v_data5[6,7]                                       ; Merged with osd_display:osd_display_m0|v_data5[5]                                     ;
; osd_display:osd_display_m0|v_data4[6,7]                                       ; Merged with osd_display:osd_display_m0|v_data4[5]                                     ;
; osd_display:osd_display_m0|v_data3[6,7]                                       ; Merged with osd_display:osd_display_m0|v_data3[5]                                     ;
; osd_display:osd_display_m0|v_data2[6,7]                                       ; Merged with osd_display:osd_display_m0|v_data2[5]                                     ;
; osd_display:osd_display_m0|v_data1[6,7]                                       ; Merged with osd_display:osd_display_m0|v_data1[5]                                     ;
; osd_display:osd_display_m0|v_data0[6,7]                                       ; Merged with osd_display:osd_display_m0|v_data0[5]                                     ;
; ad9280_sample:ad9280_sample_m0|state~8                                        ; Lost fanout                                                                           ;
; ad9280_sample:ad9280_sample_m0|state.S_IDLE                                   ; Lost fanout                                                                           ;
; osd_display:osd_display_m0|osd_x[3..11]                                       ; Lost fanout                                                                           ;
; osd_display:osd_display_m0|osd_ram_addr[14,15]                                ; Lost fanout                                                                           ;
; Total Number of Removed Registers = 277                                       ;                                                                                       ;
+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 394   ;
; Number of registers using Synchronous Clear  ; 140   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 216   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 107   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[4]  ; 1       ;
; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_sel[5]  ; 1       ;
; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[0] ; 1       ;
; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[1] ; 1       ;
; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[2] ; 1       ;
; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[3] ; 1       ;
; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[4] ; 1       ;
; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[5] ; 1       ;
; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[6] ; 1       ;
; seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|scan_sel[2] ; 5       ;
; Total number of inverted registers = 10             ;         ;
+-----------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                ;
+--------------------------------------------------------------------------------------+-----------------------------------------+------------+
; Register Name                                                                        ; Megafunction                            ; Type       ;
+--------------------------------------------------------------------------------------+-----------------------------------------+------------+
; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d1[3,5,10,15,19,20] ; wav_display:wav_display_m0|v_data_rtl_0 ; SHIFT_TAPS ;
; osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|i_data_d0[3,5,10,15,19,20] ; wav_display:wav_display_m0|v_data_rtl_0 ; SHIFT_TAPS ;
; wav_display:wav_display_m0|v_data[3,5,10,15,19,20]                                   ; wav_display:wav_display_m0|v_data_rtl_0 ; SHIFT_TAPS ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[3,5,10,15,19,20] ; wav_display:wav_display_m0|v_data_rtl_0 ; SHIFT_TAPS ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[3,5,10,15,19,20] ; wav_display:wav_display_m0|v_data_rtl_0 ; SHIFT_TAPS ;
; grid_display:grid_display_m0|v_data[3,5,10,15,19,20]                                 ; wav_display:wav_display_m0|v_data_rtl_0 ; SHIFT_TAPS ;
+--------------------------------------------------------------------------------------+-----------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|osd_display:osd_display_m0|v_data0[5]                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|osd_display:osd_display_m0|v_data8[5]                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|osd_display:osd_display_m0|v_data4[10]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|osd_display:osd_display_m0|v_datac[10]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|osd_display:osd_display_m0|v_data2[10]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|osd_display:osd_display_m0|v_dataa[10]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|osd_display:osd_display_m0|v_data6[10]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|osd_display:osd_display_m0|v_datae[10]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|osd_display:osd_display_m0|v_data1[10]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|osd_display:osd_display_m0|v_data9[10]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|osd_display:osd_display_m0|v_data5[10]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|osd_display:osd_display_m0|v_datad[15]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|osd_display:osd_display_m0|v_data3[10]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|osd_display:osd_display_m0|v_datab[15]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|osd_display:osd_display_m0|v_data7[19]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|osd_display:osd_display_m0|v_dataf[10]                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0|y_cnt[8]   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|grid_display:grid_display_m0|grid_x[1]                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[4] ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top|color_bar:color_bar_m0|rgb_b_reg[7]                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0|seg_data[6]                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|wav_display:wav_display_m0|v_data                                    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top|osd_display:osd_display_m0|Mux0                                      ;
; 34:1               ; 6 bits    ; 132 LEs       ; 60 LEs               ; 72 LEs                 ; No         ; |top|osd_display:osd_display_m0|o_data[5]                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component|altsyncram_gp91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component|altsyncram_hp91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd_display:osd_display_m0|rom7:osd_rom_m7|altsyncram:altsyncram_component|altsyncram_lp91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd_display:osd_display_m0|rome:osd_rom_me|altsyncram:altsyncram_component|altsyncram_3r91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wav_display:wav_display_m0|altshift_taps:v_data_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pll:video_pll_m0|altpll:altpll_component ;
+-------------------------------+-----------------------------+-------------------------------+
; Parameter Name                ; Value                       ; Type                          ;
+-------------------------------+-----------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                       ;
; PLL_TYPE                      ; AUTO                        ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=video_pll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                       ;
; LOCK_HIGH                     ; 1                           ; Untyped                       ;
; LOCK_LOW                      ; 1                           ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                       ;
; SKIP_VCO                      ; OFF                         ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                       ;
; BANDWIDTH                     ; 0                           ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                       ;
; DOWN_SPREAD                   ; 0                           ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 13                          ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 10                          ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                       ;
; DPA_DIVIDER                   ; 0                           ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; VCO_MIN                       ; 0                           ; Untyped                       ;
; VCO_MAX                       ; 0                           ; Untyped                       ;
; VCO_CENTER                    ; 0                           ; Untyped                       ;
; PFD_MIN                       ; 0                           ; Untyped                       ;
; PFD_MAX                       ; 0                           ; Untyped                       ;
; M_INITIAL                     ; 0                           ; Untyped                       ;
; M                             ; 0                           ; Untyped                       ;
; N                             ; 1                           ; Untyped                       ;
; M2                            ; 1                           ; Untyped                       ;
; N2                            ; 1                           ; Untyped                       ;
; SS                            ; 1                           ; Untyped                       ;
; C0_HIGH                       ; 0                           ; Untyped                       ;
; C1_HIGH                       ; 0                           ; Untyped                       ;
; C2_HIGH                       ; 0                           ; Untyped                       ;
; C3_HIGH                       ; 0                           ; Untyped                       ;
; C4_HIGH                       ; 0                           ; Untyped                       ;
; C5_HIGH                       ; 0                           ; Untyped                       ;
; C6_HIGH                       ; 0                           ; Untyped                       ;
; C7_HIGH                       ; 0                           ; Untyped                       ;
; C8_HIGH                       ; 0                           ; Untyped                       ;
; C9_HIGH                       ; 0                           ; Untyped                       ;
; C0_LOW                        ; 0                           ; Untyped                       ;
; C1_LOW                        ; 0                           ; Untyped                       ;
; C2_LOW                        ; 0                           ; Untyped                       ;
; C3_LOW                        ; 0                           ; Untyped                       ;
; C4_LOW                        ; 0                           ; Untyped                       ;
; C5_LOW                        ; 0                           ; Untyped                       ;
; C6_LOW                        ; 0                           ; Untyped                       ;
; C7_LOW                        ; 0                           ; Untyped                       ;
; C8_LOW                        ; 0                           ; Untyped                       ;
; C9_LOW                        ; 0                           ; Untyped                       ;
; C0_INITIAL                    ; 0                           ; Untyped                       ;
; C1_INITIAL                    ; 0                           ; Untyped                       ;
; C2_INITIAL                    ; 0                           ; Untyped                       ;
; C3_INITIAL                    ; 0                           ; Untyped                       ;
; C4_INITIAL                    ; 0                           ; Untyped                       ;
; C5_INITIAL                    ; 0                           ; Untyped                       ;
; C6_INITIAL                    ; 0                           ; Untyped                       ;
; C7_INITIAL                    ; 0                           ; Untyped                       ;
; C8_INITIAL                    ; 0                           ; Untyped                       ;
; C9_INITIAL                    ; 0                           ; Untyped                       ;
; C0_MODE                       ; BYPASS                      ; Untyped                       ;
; C1_MODE                       ; BYPASS                      ; Untyped                       ;
; C2_MODE                       ; BYPASS                      ; Untyped                       ;
; C3_MODE                       ; BYPASS                      ; Untyped                       ;
; C4_MODE                       ; BYPASS                      ; Untyped                       ;
; C5_MODE                       ; BYPASS                      ; Untyped                       ;
; C6_MODE                       ; BYPASS                      ; Untyped                       ;
; C7_MODE                       ; BYPASS                      ; Untyped                       ;
; C8_MODE                       ; BYPASS                      ; Untyped                       ;
; C9_MODE                       ; BYPASS                      ; Untyped                       ;
; C0_PH                         ; 0                           ; Untyped                       ;
; C1_PH                         ; 0                           ; Untyped                       ;
; C2_PH                         ; 0                           ; Untyped                       ;
; C3_PH                         ; 0                           ; Untyped                       ;
; C4_PH                         ; 0                           ; Untyped                       ;
; C5_PH                         ; 0                           ; Untyped                       ;
; C6_PH                         ; 0                           ; Untyped                       ;
; C7_PH                         ; 0                           ; Untyped                       ;
; C8_PH                         ; 0                           ; Untyped                       ;
; C9_PH                         ; 0                           ; Untyped                       ;
; L0_HIGH                       ; 1                           ; Untyped                       ;
; L1_HIGH                       ; 1                           ; Untyped                       ;
; G0_HIGH                       ; 1                           ; Untyped                       ;
; G1_HIGH                       ; 1                           ; Untyped                       ;
; G2_HIGH                       ; 1                           ; Untyped                       ;
; G3_HIGH                       ; 1                           ; Untyped                       ;
; E0_HIGH                       ; 1                           ; Untyped                       ;
; E1_HIGH                       ; 1                           ; Untyped                       ;
; E2_HIGH                       ; 1                           ; Untyped                       ;
; E3_HIGH                       ; 1                           ; Untyped                       ;
; L0_LOW                        ; 1                           ; Untyped                       ;
; L1_LOW                        ; 1                           ; Untyped                       ;
; G0_LOW                        ; 1                           ; Untyped                       ;
; G1_LOW                        ; 1                           ; Untyped                       ;
; G2_LOW                        ; 1                           ; Untyped                       ;
; G3_LOW                        ; 1                           ; Untyped                       ;
; E0_LOW                        ; 1                           ; Untyped                       ;
; E1_LOW                        ; 1                           ; Untyped                       ;
; E2_LOW                        ; 1                           ; Untyped                       ;
; E3_LOW                        ; 1                           ; Untyped                       ;
; L0_INITIAL                    ; 1                           ; Untyped                       ;
; L1_INITIAL                    ; 1                           ; Untyped                       ;
; G0_INITIAL                    ; 1                           ; Untyped                       ;
; G1_INITIAL                    ; 1                           ; Untyped                       ;
; G2_INITIAL                    ; 1                           ; Untyped                       ;
; G3_INITIAL                    ; 1                           ; Untyped                       ;
; E0_INITIAL                    ; 1                           ; Untyped                       ;
; E1_INITIAL                    ; 1                           ; Untyped                       ;
; E2_INITIAL                    ; 1                           ; Untyped                       ;
; E3_INITIAL                    ; 1                           ; Untyped                       ;
; L0_MODE                       ; BYPASS                      ; Untyped                       ;
; L1_MODE                       ; BYPASS                      ; Untyped                       ;
; G0_MODE                       ; BYPASS                      ; Untyped                       ;
; G1_MODE                       ; BYPASS                      ; Untyped                       ;
; G2_MODE                       ; BYPASS                      ; Untyped                       ;
; G3_MODE                       ; BYPASS                      ; Untyped                       ;
; E0_MODE                       ; BYPASS                      ; Untyped                       ;
; E1_MODE                       ; BYPASS                      ; Untyped                       ;
; E2_MODE                       ; BYPASS                      ; Untyped                       ;
; E3_MODE                       ; BYPASS                      ; Untyped                       ;
; L0_PH                         ; 0                           ; Untyped                       ;
; L1_PH                         ; 0                           ; Untyped                       ;
; G0_PH                         ; 0                           ; Untyped                       ;
; G1_PH                         ; 0                           ; Untyped                       ;
; G2_PH                         ; 0                           ; Untyped                       ;
; G3_PH                         ; 0                           ; Untyped                       ;
; E0_PH                         ; 0                           ; Untyped                       ;
; E1_PH                         ; 0                           ; Untyped                       ;
; E2_PH                         ; 0                           ; Untyped                       ;
; E3_PH                         ; 0                           ; Untyped                       ;
; M_PH                          ; 0                           ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; CLK0_COUNTER                  ; G0                          ; Untyped                       ;
; CLK1_COUNTER                  ; G0                          ; Untyped                       ;
; CLK2_COUNTER                  ; G0                          ; Untyped                       ;
; CLK3_COUNTER                  ; G0                          ; Untyped                       ;
; CLK4_COUNTER                  ; G0                          ; Untyped                       ;
; CLK5_COUNTER                  ; G0                          ; Untyped                       ;
; CLK6_COUNTER                  ; E0                          ; Untyped                       ;
; CLK7_COUNTER                  ; E1                          ; Untyped                       ;
; CLK8_COUNTER                  ; E2                          ; Untyped                       ;
; CLK9_COUNTER                  ; E3                          ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; M_TIME_DELAY                  ; 0                           ; Untyped                       ;
; N_TIME_DELAY                  ; 0                           ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                       ;
; VCO_POST_SCALE                ; 0                           ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                       ;
; CBXI_PARAMETER                ; video_pll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                ;
+-------------------------------+-----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adda_pll:adda_pll_m0|altpll:altpll_component ;
+-------------------------------+----------------------------+------------------------------+
; Parameter Name                ; Value                      ; Type                         ;
+-------------------------------+----------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                      ;
; PLL_TYPE                      ; AUTO                       ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=adda_pll ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                      ;
; LOCK_HIGH                     ; 1                          ; Untyped                      ;
; LOCK_LOW                      ; 1                          ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                      ;
; SKIP_VCO                      ; OFF                        ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                      ;
; BANDWIDTH                     ; 0                          ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                      ;
; DOWN_SPREAD                   ; 0                          ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 25                         ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 5                          ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 39                         ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 2                          ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                      ;
; DPA_DIVIDER                   ; 0                          ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                      ;
; VCO_MIN                       ; 0                          ; Untyped                      ;
; VCO_MAX                       ; 0                          ; Untyped                      ;
; VCO_CENTER                    ; 0                          ; Untyped                      ;
; PFD_MIN                       ; 0                          ; Untyped                      ;
; PFD_MAX                       ; 0                          ; Untyped                      ;
; M_INITIAL                     ; 0                          ; Untyped                      ;
; M                             ; 0                          ; Untyped                      ;
; N                             ; 1                          ; Untyped                      ;
; M2                            ; 1                          ; Untyped                      ;
; N2                            ; 1                          ; Untyped                      ;
; SS                            ; 1                          ; Untyped                      ;
; C0_HIGH                       ; 0                          ; Untyped                      ;
; C1_HIGH                       ; 0                          ; Untyped                      ;
; C2_HIGH                       ; 0                          ; Untyped                      ;
; C3_HIGH                       ; 0                          ; Untyped                      ;
; C4_HIGH                       ; 0                          ; Untyped                      ;
; C5_HIGH                       ; 0                          ; Untyped                      ;
; C6_HIGH                       ; 0                          ; Untyped                      ;
; C7_HIGH                       ; 0                          ; Untyped                      ;
; C8_HIGH                       ; 0                          ; Untyped                      ;
; C9_HIGH                       ; 0                          ; Untyped                      ;
; C0_LOW                        ; 0                          ; Untyped                      ;
; C1_LOW                        ; 0                          ; Untyped                      ;
; C2_LOW                        ; 0                          ; Untyped                      ;
; C3_LOW                        ; 0                          ; Untyped                      ;
; C4_LOW                        ; 0                          ; Untyped                      ;
; C5_LOW                        ; 0                          ; Untyped                      ;
; C6_LOW                        ; 0                          ; Untyped                      ;
; C7_LOW                        ; 0                          ; Untyped                      ;
; C8_LOW                        ; 0                          ; Untyped                      ;
; C9_LOW                        ; 0                          ; Untyped                      ;
; C0_INITIAL                    ; 0                          ; Untyped                      ;
; C1_INITIAL                    ; 0                          ; Untyped                      ;
; C2_INITIAL                    ; 0                          ; Untyped                      ;
; C3_INITIAL                    ; 0                          ; Untyped                      ;
; C4_INITIAL                    ; 0                          ; Untyped                      ;
; C5_INITIAL                    ; 0                          ; Untyped                      ;
; C6_INITIAL                    ; 0                          ; Untyped                      ;
; C7_INITIAL                    ; 0                          ; Untyped                      ;
; C8_INITIAL                    ; 0                          ; Untyped                      ;
; C9_INITIAL                    ; 0                          ; Untyped                      ;
; C0_MODE                       ; BYPASS                     ; Untyped                      ;
; C1_MODE                       ; BYPASS                     ; Untyped                      ;
; C2_MODE                       ; BYPASS                     ; Untyped                      ;
; C3_MODE                       ; BYPASS                     ; Untyped                      ;
; C4_MODE                       ; BYPASS                     ; Untyped                      ;
; C5_MODE                       ; BYPASS                     ; Untyped                      ;
; C6_MODE                       ; BYPASS                     ; Untyped                      ;
; C7_MODE                       ; BYPASS                     ; Untyped                      ;
; C8_MODE                       ; BYPASS                     ; Untyped                      ;
; C9_MODE                       ; BYPASS                     ; Untyped                      ;
; C0_PH                         ; 0                          ; Untyped                      ;
; C1_PH                         ; 0                          ; Untyped                      ;
; C2_PH                         ; 0                          ; Untyped                      ;
; C3_PH                         ; 0                          ; Untyped                      ;
; C4_PH                         ; 0                          ; Untyped                      ;
; C5_PH                         ; 0                          ; Untyped                      ;
; C6_PH                         ; 0                          ; Untyped                      ;
; C7_PH                         ; 0                          ; Untyped                      ;
; C8_PH                         ; 0                          ; Untyped                      ;
; C9_PH                         ; 0                          ; Untyped                      ;
; L0_HIGH                       ; 1                          ; Untyped                      ;
; L1_HIGH                       ; 1                          ; Untyped                      ;
; G0_HIGH                       ; 1                          ; Untyped                      ;
; G1_HIGH                       ; 1                          ; Untyped                      ;
; G2_HIGH                       ; 1                          ; Untyped                      ;
; G3_HIGH                       ; 1                          ; Untyped                      ;
; E0_HIGH                       ; 1                          ; Untyped                      ;
; E1_HIGH                       ; 1                          ; Untyped                      ;
; E2_HIGH                       ; 1                          ; Untyped                      ;
; E3_HIGH                       ; 1                          ; Untyped                      ;
; L0_LOW                        ; 1                          ; Untyped                      ;
; L1_LOW                        ; 1                          ; Untyped                      ;
; G0_LOW                        ; 1                          ; Untyped                      ;
; G1_LOW                        ; 1                          ; Untyped                      ;
; G2_LOW                        ; 1                          ; Untyped                      ;
; G3_LOW                        ; 1                          ; Untyped                      ;
; E0_LOW                        ; 1                          ; Untyped                      ;
; E1_LOW                        ; 1                          ; Untyped                      ;
; E2_LOW                        ; 1                          ; Untyped                      ;
; E3_LOW                        ; 1                          ; Untyped                      ;
; L0_INITIAL                    ; 1                          ; Untyped                      ;
; L1_INITIAL                    ; 1                          ; Untyped                      ;
; G0_INITIAL                    ; 1                          ; Untyped                      ;
; G1_INITIAL                    ; 1                          ; Untyped                      ;
; G2_INITIAL                    ; 1                          ; Untyped                      ;
; G3_INITIAL                    ; 1                          ; Untyped                      ;
; E0_INITIAL                    ; 1                          ; Untyped                      ;
; E1_INITIAL                    ; 1                          ; Untyped                      ;
; E2_INITIAL                    ; 1                          ; Untyped                      ;
; E3_INITIAL                    ; 1                          ; Untyped                      ;
; L0_MODE                       ; BYPASS                     ; Untyped                      ;
; L1_MODE                       ; BYPASS                     ; Untyped                      ;
; G0_MODE                       ; BYPASS                     ; Untyped                      ;
; G1_MODE                       ; BYPASS                     ; Untyped                      ;
; G2_MODE                       ; BYPASS                     ; Untyped                      ;
; G3_MODE                       ; BYPASS                     ; Untyped                      ;
; E0_MODE                       ; BYPASS                     ; Untyped                      ;
; E1_MODE                       ; BYPASS                     ; Untyped                      ;
; E2_MODE                       ; BYPASS                     ; Untyped                      ;
; E3_MODE                       ; BYPASS                     ; Untyped                      ;
; L0_PH                         ; 0                          ; Untyped                      ;
; L1_PH                         ; 0                          ; Untyped                      ;
; G0_PH                         ; 0                          ; Untyped                      ;
; G1_PH                         ; 0                          ; Untyped                      ;
; G2_PH                         ; 0                          ; Untyped                      ;
; G3_PH                         ; 0                          ; Untyped                      ;
; E0_PH                         ; 0                          ; Untyped                      ;
; E1_PH                         ; 0                          ; Untyped                      ;
; E2_PH                         ; 0                          ; Untyped                      ;
; E3_PH                         ; 0                          ; Untyped                      ;
; M_PH                          ; 0                          ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                      ;
; CLK0_COUNTER                  ; G0                         ; Untyped                      ;
; CLK1_COUNTER                  ; G0                         ; Untyped                      ;
; CLK2_COUNTER                  ; G0                         ; Untyped                      ;
; CLK3_COUNTER                  ; G0                         ; Untyped                      ;
; CLK4_COUNTER                  ; G0                         ; Untyped                      ;
; CLK5_COUNTER                  ; G0                         ; Untyped                      ;
; CLK6_COUNTER                  ; E0                         ; Untyped                      ;
; CLK7_COUNTER                  ; E1                         ; Untyped                      ;
; CLK8_COUNTER                  ; E2                         ; Untyped                      ;
; CLK9_COUNTER                  ; E3                         ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                      ;
; M_TIME_DELAY                  ; 0                          ; Untyped                      ;
; N_TIME_DELAY                  ; 0                          ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                      ;
; VCO_POST_SCALE                ; 0                          ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                      ;
; CBXI_PARAMETER                ; adda_pll_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE               ;
+-------------------------------+----------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_bar:color_bar_m0 ;
+----------------+------------------+---------------------------------+
; Parameter Name ; Value            ; Type                            ;
+----------------+------------------+---------------------------------+
; H_ACTIVE       ; 0000010000000000 ; Unsigned Binary                 ;
; H_FP           ; 0000000000011000 ; Unsigned Binary                 ;
; H_SYNC         ; 0000000010001000 ; Unsigned Binary                 ;
; H_BP           ; 0000000010100000 ; Unsigned Binary                 ;
; V_ACTIVE       ; 0000001100000000 ; Unsigned Binary                 ;
; V_FP           ; 0000000000000011 ; Unsigned Binary                 ;
; V_SYNC         ; 0000000000000110 ; Unsigned Binary                 ;
; V_BP           ; 0000000000011101 ; Unsigned Binary                 ;
; HS_POL         ; 0                ; Unsigned Binary                 ;
; VS_POL         ; 0                ; Unsigned Binary                 ;
; H_TOTAL        ; 0000010101000000 ; Unsigned Binary                 ;
; V_TOTAL        ; 0000001100100110 ; Unsigned Binary                 ;
; WHITE_R        ; 11111111         ; Unsigned Binary                 ;
; WHITE_G        ; 11111111         ; Unsigned Binary                 ;
; WHITE_B        ; 11111111         ; Unsigned Binary                 ;
; YELLOW_R       ; 11111111         ; Unsigned Binary                 ;
; YELLOW_G       ; 11111111         ; Unsigned Binary                 ;
; YELLOW_B       ; 00000000         ; Unsigned Binary                 ;
; CYAN_R         ; 00000000         ; Unsigned Binary                 ;
; CYAN_G         ; 11111111         ; Unsigned Binary                 ;
; CYAN_B         ; 11111111         ; Unsigned Binary                 ;
; GREEN_R        ; 00000000         ; Unsigned Binary                 ;
; GREEN_G        ; 11111111         ; Unsigned Binary                 ;
; GREEN_B        ; 00000000         ; Unsigned Binary                 ;
; MAGENTA_R      ; 11111111         ; Unsigned Binary                 ;
; MAGENTA_G      ; 00000000         ; Unsigned Binary                 ;
; MAGENTA_B      ; 11111111         ; Unsigned Binary                 ;
; RED_R          ; 11111111         ; Unsigned Binary                 ;
; RED_G          ; 00000000         ; Unsigned Binary                 ;
; RED_B          ; 00000000         ; Unsigned Binary                 ;
; BLUE_R         ; 00000000         ; Unsigned Binary                 ;
; BLUE_G         ; 00000000         ; Unsigned Binary                 ;
; BLUE_B         ; 11111111         ; Unsigned Binary                 ;
; BLACK_R        ; 00000000         ; Unsigned Binary                 ;
; BLACK_G        ; 00000000         ; Unsigned Binary                 ;
; BLACK_B        ; 00000000         ; Unsigned Binary                 ;
+----------------+------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: da_rom:da_rom_m0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; sin512.mif           ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_u291      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0 ;
+----------------+----------+----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                     ;
+----------------+----------+----------------------------------------------------------+
; SCAN_FREQ      ; 200      ; Signed Integer                                           ;
; CLK_FREQ       ; 50000000 ; Signed Integer                                           ;
; SCAN_COUNT     ; 41665    ; Signed Integer                                           ;
+----------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                 ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_8bk1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd_display:osd_display_m0 ;
+----------------+--------------+-----------------------------------------+
; Parameter Name ; Value        ; Type                                    ;
+----------------+--------------+-----------------------------------------+
; OSD_WIDTH      ; 000001000000 ; Unsigned Binary                         ;
; OSD_HEGIHT     ; 000000100000 ; Unsigned Binary                         ;
; OSD_ZONE1      ; 000000010000 ; Unsigned Binary                         ;
; OSD_ZONE2      ; 000000100000 ; Unsigned Binary                         ;
; OSD_ZONE3      ; 000000110000 ; Unsigned Binary                         ;
; OSD_ZONE4      ; 000001000000 ; Unsigned Binary                         ;
+----------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; rom0.mif             ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_ep91      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; rom1.mif             ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_fp91      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; rom2.mif             ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_gp91      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; rom3.mif             ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_hp91      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; rom4.mif             ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_ip91      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; rom5.mif             ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_jp91      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; rom6.mif             ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_kp91      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom7:osd_rom_m7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; rom7.mif             ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_lp91      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; rom8.mif             ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_mp91      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; rom9.mif             ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_np91      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; roma.mif             ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_vq91      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; romb.mif             ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_0r91      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; romc.mif             ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_1r91      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; romd.mif             ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_2r91      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd_display:osd_display_m0|rome:osd_rom_me|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; rome.mif             ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_3r91      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; romf.mif             ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_4r91      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd_display:osd_display_m0|timing_gen_xy:timing_gen_xy_u0 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wav_display:wav_display_m0|altshift_taps:v_data_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                 ;
+----------------+----------------+----------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                              ;
; TAP_DISTANCE   ; 3              ; Untyped                                                              ;
; WIDTH          ; 12             ; Untyped                                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                              ;
; CBXI_PARAMETER ; shift_taps_86m ; Untyped                                                              ;
+----------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 2                                              ;
; Entity Instance               ; video_pll:video_pll_m0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
; Entity Instance               ; adda_pll:adda_pll_m0|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 18                                                                            ;
; Entity Instance                           ; da_rom:da_rom_m0|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 512                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 8                                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; osd_display:osd_display_m0|rom7:osd_rom_m7|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; osd_display:osd_display_m0|rome:osd_rom_me|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 1                                                     ;
; Entity Instance            ; wav_display:wav_display_m0|altshift_taps:v_data_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                     ;
;     -- TAP_DISTANCE        ; 3                                                     ;
;     -- WIDTH               ; 12                                                    ;
+----------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd_display:osd_display_m0|romf:osd_rom_mf"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd_display:osd_display_m0|rome:osd_rom_me"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd_display:osd_display_m0|romd:osd_rom_md"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd_display:osd_display_m0|romc:osd_rom_mc"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd_display:osd_display_m0|romb:osd_rom_mb"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd_display:osd_display_m0|roma:osd_rom_ma"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd_display:osd_display_m0|rom9:osd_rom_m9"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd_display:osd_display_m0|rom8:osd_rom_m8"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd_display:osd_display_m0|rom7:osd_rom_m7"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd_display:osd_display_m0|rom6:osd_rom_m6"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd_display:osd_display_m0|rom5:osd_rom_m5"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd_display:osd_display_m0|rom4:osd_rom_m4"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd_display:osd_display_m0|rom3:osd_rom_m3"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd_display:osd_display_m0|rom2:osd_rom_m2"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd_display:osd_display_m0|rom1:osd_rom_m1"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd_display:osd_display_m0|rom0:osd_rom_m0"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (11 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd_display:osd_display_m0"                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; number[15..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_de           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_data[18..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_data[9..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_data[2..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wav_display:wav_display_m0"                                                                                                                                           ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                                  ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; wave_color[23..16] ; Input ; Info     ; Stuck at VCC                                                                                                                                             ;
; wave_color[15..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
; adc_buf_addr       ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "adc_buf_addr[11..11]" will be connected to GND. ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0" ;
+---------------+-------+----------+----------------------------------+
; Port          ; Type  ; Severity ; Details                          ;
+---------------+-------+----------+----------------------------------+
; seg_data_4[7] ; Input ; Info     ; Stuck at VCC                     ;
; seg_data_5[7] ; Input ; Info     ; Stuck at VCC                     ;
+---------------+-------+----------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ad9280_sample:ad9280_sample_m0"                                                                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; adc_data_valid ; Input  ; Info     ; Stuck at VCC                                                                                                                        ;
; adc_buf_addr   ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (11 bits) it drives; bit(s) "adc_buf_addr[11..11]" have no fanouts ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Mar 05 15:26:31 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off an108_adda_vga_test -c an108_adda_vga_test
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/romf.v
    Info (12023): Found entity 1: romf
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/rome.v
    Info (12023): Found entity 1: rome
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/romd.v
    Info (12023): Found entity 1: romd
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/romc.v
    Info (12023): Found entity 1: romc
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/romb.v
    Info (12023): Found entity 1: romb
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/roma.v
    Info (12023): Found entity 1: roma
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/rom9.v
    Info (12023): Found entity 1: rom9
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/rom8.v
    Info (12023): Found entity 1: rom8
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/rom7.v
    Info (12023): Found entity 1: rom7
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/rom6.v
    Info (12023): Found entity 1: rom6
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/rom5.v
    Info (12023): Found entity 1: rom5
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/rom4.v
    Info (12023): Found entity 1: rom4
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/rom3.v
    Info (12023): Found entity 1: rom3
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/rom2.v
    Info (12023): Found entity 1: rom2
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/rom1.v
    Info (12023): Found entity 1: rom1
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/rom0.v
    Info (12023): Found entity 1: rom0
Info (12021): Found 1 design units, including 1 entities, in source file src/osd_display.v
    Info (12023): Found entity 1: osd_display
Info (12021): Found 1 design units, including 1 entities, in source file src/seg_decoder.v
    Info (12023): Found entity 1: seg_decoder
Info (12021): Found 1 design units, including 1 entities, in source file src/seg_scan.v
    Info (12023): Found entity 1: seg_scan
Info (12021): Found 1 design units, including 1 entities, in source file src/seg_bcd.v
    Info (12023): Found entity 1: seg_bcd
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/da_rom.v
    Info (12023): Found entity 1: da_rom
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/adda_pll.v
    Info (12023): Found entity 1: adda_pll
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/adc_pll.v
    Info (12023): Found entity 1: adc_pll
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/dpram1024x8.v
    Info (12023): Found entity 1: dpram1024x8
Info (12021): Found 1 design units, including 1 entities, in source file src/ad9280_sample.v
    Info (12023): Found entity 1: ad9280_sample
Info (12021): Found 1 design units, including 1 entities, in source file src/grid_display.v
    Info (12023): Found entity 1: grid_display
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/video_pll.v
    Info (12023): Found entity 1: video_pll
Info (12021): Found 1 design units, including 1 entities, in source file src/wav_display.v
    Info (12023): Found entity 1: wav_display
Info (12021): Found 0 design units, including 0 entities, in source file src/video_define.v
Info (12021): Found 1 design units, including 1 entities, in source file src/top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file src/timing_gen_xy.v
    Info (12023): Found entity 1: timing_gen_xy
Warning (12019): Can't analyze file -- file src/dp_ram.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/color_bar.v
    Info (12023): Found entity 1: color_bar
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "video_pll" for hierarchy "video_pll:video_pll_m0"
Info (12128): Elaborating entity "altpll" for hierarchy "video_pll:video_pll_m0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "video_pll:video_pll_m0|altpll:altpll_component"
Info (12133): Instantiated megafunction "video_pll:video_pll_m0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=video_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v
    Info (12023): Found entity 1: video_pll_altpll
Info (12128): Elaborating entity "video_pll_altpll" for hierarchy "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated"
Info (12128): Elaborating entity "adda_pll" for hierarchy "adda_pll:adda_pll_m0"
Info (12128): Elaborating entity "altpll" for hierarchy "adda_pll:adda_pll_m0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "adda_pll:adda_pll_m0|altpll:altpll_component"
Info (12133): Instantiated megafunction "adda_pll:adda_pll_m0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "39"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "25"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=adda_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/adda_pll_altpll.v
    Info (12023): Found entity 1: adda_pll_altpll
Info (12128): Elaborating entity "adda_pll_altpll" for hierarchy "adda_pll:adda_pll_m0|altpll:altpll_component|adda_pll_altpll:auto_generated"
Info (12128): Elaborating entity "color_bar" for hierarchy "color_bar:color_bar_m0"
Info (12128): Elaborating entity "da_rom" for hierarchy "da_rom:da_rom_m0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "da_rom:da_rom_m0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "da_rom:da_rom_m0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "da_rom:da_rom_m0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sin512.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u291.tdf
    Info (12023): Found entity 1: altsyncram_u291
Info (12128): Elaborating entity "altsyncram_u291" for hierarchy "da_rom:da_rom_m0|altsyncram:altsyncram_component|altsyncram_u291:auto_generated"
Info (12128): Elaborating entity "grid_display" for hierarchy "grid_display:grid_display_m0"
Info (12128): Elaborating entity "timing_gen_xy" for hierarchy "grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0"
Info (12128): Elaborating entity "ad9280_sample" for hierarchy "ad9280_sample:ad9280_sample_m0"
Warning (10036): Verilog HDL or VHDL warning at ad9280_sample.v(46): object "adc_data_d1" assigned a value but never read
Info (12128): Elaborating entity "seg_bcd" for hierarchy "seg_bcd:seg_bcd_u0"
Info (12128): Elaborating entity "seg_decoder" for hierarchy "seg_bcd:seg_bcd_u0|seg_decoder:seg_decoder_m4"
Info (12128): Elaborating entity "seg_scan" for hierarchy "seg_bcd:seg_bcd_u0|seg_scan:seg_scan_m0"
Info (12128): Elaborating entity "wav_display" for hierarchy "wav_display:wav_display_m0"
Info (12128): Elaborating entity "dpram1024x8" for hierarchy "wav_display:wav_display_m0|dpram1024x8:buffer"
Info (12128): Elaborating entity "altsyncram" for hierarchy "wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8bk1.tdf
    Info (12023): Found entity 1: altsyncram_8bk1
Info (12128): Elaborating entity "altsyncram_8bk1" for hierarchy "wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated"
Info (12128): Elaborating entity "osd_display" for hierarchy "osd_display:osd_display_m0"
Warning (10036): Verilog HDL or VHDL warning at osd_display.v(97): object "region_active_d2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at osd_display.v(102): object "zone4_active" assigned a value but never read
Info (12128): Elaborating entity "rom0" for hierarchy "osd_display:osd_display_m0|rom0:osd_rom_m0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ep91.tdf
    Info (12023): Found entity 1: altsyncram_ep91
Info (12128): Elaborating entity "altsyncram_ep91" for hierarchy "osd_display:osd_display_m0|rom0:osd_rom_m0|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated"
Info (12128): Elaborating entity "rom1" for hierarchy "osd_display:osd_display_m0|rom1:osd_rom_m1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fp91.tdf
    Info (12023): Found entity 1: altsyncram_fp91
Info (12128): Elaborating entity "altsyncram_fp91" for hierarchy "osd_display:osd_display_m0|rom1:osd_rom_m1|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated"
Info (12128): Elaborating entity "rom2" for hierarchy "osd_display:osd_display_m0|rom2:osd_rom_m2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gp91.tdf
    Info (12023): Found entity 1: altsyncram_gp91
Info (12128): Elaborating entity "altsyncram_gp91" for hierarchy "osd_display:osd_display_m0|rom2:osd_rom_m2|altsyncram:altsyncram_component|altsyncram_gp91:auto_generated"
Info (12128): Elaborating entity "rom3" for hierarchy "osd_display:osd_display_m0|rom3:osd_rom_m3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hp91.tdf
    Info (12023): Found entity 1: altsyncram_hp91
Info (12128): Elaborating entity "altsyncram_hp91" for hierarchy "osd_display:osd_display_m0|rom3:osd_rom_m3|altsyncram:altsyncram_component|altsyncram_hp91:auto_generated"
Info (12128): Elaborating entity "rom4" for hierarchy "osd_display:osd_display_m0|rom4:osd_rom_m4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ip91.tdf
    Info (12023): Found entity 1: altsyncram_ip91
Info (12128): Elaborating entity "altsyncram_ip91" for hierarchy "osd_display:osd_display_m0|rom4:osd_rom_m4|altsyncram:altsyncram_component|altsyncram_ip91:auto_generated"
Info (12128): Elaborating entity "rom5" for hierarchy "osd_display:osd_display_m0|rom5:osd_rom_m5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jp91.tdf
    Info (12023): Found entity 1: altsyncram_jp91
Info (12128): Elaborating entity "altsyncram_jp91" for hierarchy "osd_display:osd_display_m0|rom5:osd_rom_m5|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated"
Info (12128): Elaborating entity "rom6" for hierarchy "osd_display:osd_display_m0|rom6:osd_rom_m6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kp91.tdf
    Info (12023): Found entity 1: altsyncram_kp91
Info (12128): Elaborating entity "altsyncram_kp91" for hierarchy "osd_display:osd_display_m0|rom6:osd_rom_m6|altsyncram:altsyncram_component|altsyncram_kp91:auto_generated"
Info (12128): Elaborating entity "rom7" for hierarchy "osd_display:osd_display_m0|rom7:osd_rom_m7"
Info (12128): Elaborating entity "altsyncram" for hierarchy "osd_display:osd_display_m0|rom7:osd_rom_m7|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "osd_display:osd_display_m0|rom7:osd_rom_m7|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "osd_display:osd_display_m0|rom7:osd_rom_m7|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom7.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lp91.tdf
    Info (12023): Found entity 1: altsyncram_lp91
Info (12128): Elaborating entity "altsyncram_lp91" for hierarchy "osd_display:osd_display_m0|rom7:osd_rom_m7|altsyncram:altsyncram_component|altsyncram_lp91:auto_generated"
Info (12128): Elaborating entity "rom8" for hierarchy "osd_display:osd_display_m0|rom8:osd_rom_m8"
Info (12128): Elaborating entity "altsyncram" for hierarchy "osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom8.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mp91.tdf
    Info (12023): Found entity 1: altsyncram_mp91
Info (12128): Elaborating entity "altsyncram_mp91" for hierarchy "osd_display:osd_display_m0|rom8:osd_rom_m8|altsyncram:altsyncram_component|altsyncram_mp91:auto_generated"
Info (12128): Elaborating entity "rom9" for hierarchy "osd_display:osd_display_m0|rom9:osd_rom_m9"
Info (12128): Elaborating entity "altsyncram" for hierarchy "osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom9.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_np91.tdf
    Info (12023): Found entity 1: altsyncram_np91
Info (12128): Elaborating entity "altsyncram_np91" for hierarchy "osd_display:osd_display_m0|rom9:osd_rom_m9|altsyncram:altsyncram_component|altsyncram_np91:auto_generated"
Info (12128): Elaborating entity "roma" for hierarchy "osd_display:osd_display_m0|roma:osd_rom_ma"
Info (12128): Elaborating entity "altsyncram" for hierarchy "osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "roma.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vq91.tdf
    Info (12023): Found entity 1: altsyncram_vq91
Info (12128): Elaborating entity "altsyncram_vq91" for hierarchy "osd_display:osd_display_m0|roma:osd_rom_ma|altsyncram:altsyncram_component|altsyncram_vq91:auto_generated"
Info (12128): Elaborating entity "romb" for hierarchy "osd_display:osd_display_m0|romb:osd_rom_mb"
Info (12128): Elaborating entity "altsyncram" for hierarchy "osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "romb.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0r91.tdf
    Info (12023): Found entity 1: altsyncram_0r91
Info (12128): Elaborating entity "altsyncram_0r91" for hierarchy "osd_display:osd_display_m0|romb:osd_rom_mb|altsyncram:altsyncram_component|altsyncram_0r91:auto_generated"
Info (12128): Elaborating entity "romc" for hierarchy "osd_display:osd_display_m0|romc:osd_rom_mc"
Info (12128): Elaborating entity "altsyncram" for hierarchy "osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "romc.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1r91.tdf
    Info (12023): Found entity 1: altsyncram_1r91
Info (12128): Elaborating entity "altsyncram_1r91" for hierarchy "osd_display:osd_display_m0|romc:osd_rom_mc|altsyncram:altsyncram_component|altsyncram_1r91:auto_generated"
Info (12128): Elaborating entity "romd" for hierarchy "osd_display:osd_display_m0|romd:osd_rom_md"
Info (12128): Elaborating entity "altsyncram" for hierarchy "osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "romd.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2r91.tdf
    Info (12023): Found entity 1: altsyncram_2r91
Info (12128): Elaborating entity "altsyncram_2r91" for hierarchy "osd_display:osd_display_m0|romd:osd_rom_md|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated"
Info (12128): Elaborating entity "rome" for hierarchy "osd_display:osd_display_m0|rome:osd_rom_me"
Info (12128): Elaborating entity "altsyncram" for hierarchy "osd_display:osd_display_m0|rome:osd_rom_me|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "osd_display:osd_display_m0|rome:osd_rom_me|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "osd_display:osd_display_m0|rome:osd_rom_me|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rome.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3r91.tdf
    Info (12023): Found entity 1: altsyncram_3r91
Info (12128): Elaborating entity "altsyncram_3r91" for hierarchy "osd_display:osd_display_m0|rome:osd_rom_me|altsyncram:altsyncram_component|altsyncram_3r91:auto_generated"
Info (12128): Elaborating entity "romf" for hierarchy "osd_display:osd_display_m0|romf:osd_rom_mf"
Info (12128): Elaborating entity "altsyncram" for hierarchy "osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "romf.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4r91.tdf
    Info (12023): Found entity 1: altsyncram_4r91
Info (12128): Elaborating entity "altsyncram_4r91" for hierarchy "osd_display:osd_display_m0|romf:osd_rom_mf|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "wav_display:wav_display_m0|v_data_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 12
Info (12130): Elaborated megafunction instantiation "wav_display:wav_display_m0|altshift_taps:v_data_rtl_0"
Info (12133): Instantiated megafunction "wav_display:wav_display_m0|altshift_taps:v_data_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_86m.tdf
    Info (12023): Found entity 1: shift_taps_86m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rk31.tdf
    Info (12023): Found entity 1: altsyncram_rk31
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc
Warning (12241): 18 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg_sel[0]" is stuck at VCC
    Warning (13410): Pin "seg_sel[1]" is stuck at VCC
    Warning (13410): Pin "seg_sel[2]" is stuck at VCC
    Warning (13410): Pin "seg_sel[3]" is stuck at VCC
    Warning (13410): Pin "seg_data[7]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Administrator/Desktop/23_an108_adda_vga_test/output_files/an108_adda_vga_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 935 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 725 logic cells
    Info (21064): Implemented 156 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 532 megabytes
    Info: Processing ended: Tue Mar 05 15:27:04 2019
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Administrator/Desktop/23_an108_adda_vga_test/output_files/an108_adda_vga_test.map.smsg.


