<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xscugic_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xscugic_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains identifiers and HW access functions (or macros) that can be used to access the device. The user should refer to the hardware device specification for more details of the device operation. The driver functions/APIs are defined in xscugic.h.<p>
This GIC device has two parts, a distributor and CPU interface(s). Each part has separate register definition sections.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------------
 1.00a drg  01/19/10 First release
 1.01a sdm  11/09/11 "xil_exception.h" added as include.
		      Macros XScuGic_EnableIntr and XScuGic_DisableIntr are
		      added to enable or disable interrupts based on
		      Distributor Register base address. Normally users use
		      <a class="el" href="struct_x_scu_gic.html">XScuGic</a> instance and call XScuGic_Enable or
		      XScuGic_Disable to enable/disable interrupts. These
		      new macros are provided when user does not want to
		      use an instance pointer but still wants to enable or
		      disable interrupts.
		      Function prototypes for functions (present in newly
		      added file <a class="el" href="xscugic__hw_8c.html">xscugic_hw.c</a>) are added.
 1.03a srt  02/27/13 Moved Offset calculation macros from *_hw.c (CR
		      702687).
 1.04a hk   05/04/13 Fix for CR#705621. Moved function prototypes
			  XScuGic_SetPriTrigTypeByDistAddr and
             XScuGic_GetPriTrigTypeByDistAddr here from xscugic.h</pre><p>
<pre> </pre> 
<p>
<code>#include &quot;xil_types.h&quot;</code><br>
<code>#include &quot;xil_assert.h&quot;</code><br>
<code>#include &quot;xil_io.h&quot;</code><br>
<code>#include &quot;xil_exception.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Distributor Interface Register Map</h2></td></tr>
<tr><td colspan="2">Define the offsets from the base address for all Distributor registers of the interrupt controller, some registers may be reserved in the hardware device. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#e6dcbe86322e6d88df1cec5d3e63ba5f">XSCUGIC_DIST_EN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#eaa15cded07b87aade6d737eb5c3663e">XSCUGIC_IC_TYPE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#98a91bbce0479b3b500013d131404c38">XSCUGIC_DIST_IDENT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#8d2383f777049618fad0c4afd9e66423">XSCUGIC_SECURITY_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#160077f791400b800acd0322239d7b3c">XSCUGIC_ENABLE_SET_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#47a287e40c7575150dbd49dd13009daf">XSCUGIC_DISABLE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000180</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#ad4efda042a7c0f067e2c2821c2fb5d1">XSCUGIC_PENDING_SET_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#f2f54abebdb32be987dd1904f9bf64f0">XSCUGIC_PENDING_CLR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000280</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#2a81a32a04e75186adbcc7d51d9aef13">XSCUGIC_ACTIVE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#87882531056cc55a49e2524a7423924b">XSCUGIC_PRIORITY_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#4f34761f0fe7f5e1389074d4c199b2fc">XSCUGIC_SPI_TARGET_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#e62f6e5452d2ceb6a91ff8cc526c803c">XSCUGIC_INT_CFG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#49ca71cda7c5b8066d1fe56639dd01f6">XSCUGIC_PPI_STAT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000D00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#193c31c020d1052f325532ebde9f1cfd">XSCUGIC_SPI_STAT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000D04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#d793e40cb4503042e93bf0b416b5308a">XSCUGIC_AHB_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000D80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#c6cd3b7eb5756b5d632af480091201c0">XSCUGIC_SFI_TRIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#78cedc91d0323109ed8d1a4a6fb37882">XSCUGIC_PERPHID_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000FD0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#b19ac12fface3efc50a9f0916dc79c57">XSCUGIC_PCELLID_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000FF0</td></tr>

<tr><td colspan="2"><br><h2>Distributor Enable Register</h2></td></tr>
<tr><td colspan="2">Controls if the distributor response to external interrupt inputs. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#c80205c794a4d45738bf3d3024c1e8b9">XSCUGIC_EN_INT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Interrupt Controller Type Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#6499e79b861dde502608393d609dd073">XSCUGIC_LSPI_MASK</a>&nbsp;&nbsp;&nbsp;0x0000F800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#da56adb54012d2ff02973bdfd9d88afe">XSCUGIC_DOMAIN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#7c8050ff8299c3b94a44f36dde7a6a18">XSCUGIC_CPU_NUM_MASK</a>&nbsp;&nbsp;&nbsp;0x000000E0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#b592e36f46404353f334d072e4ae56b6">XSCUGIC_NUM_INT_MASK</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>

<tr><td colspan="2"><br><h2>Implementor ID Register</h2></td></tr>
<tr><td colspan="2">Implementor and revision information. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#c5efdc228dada354c6be15099f7e029e">XSCUGIC_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x00FFF000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#4a8b6a05510df2a8d487069baf21b7e1">XSCUGIC_IMPL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFF</td></tr>

<tr><td colspan="2"><br><h2>Interrupt Security Registers</h2></td></tr>
<tr><td colspan="2">Each bit controls the security level of an interrupt, either secure or non secure. These registers can only be accessed using secure read and write. There are registers for each of the CPU interfaces at offset 0x080. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 32 of these registers staring at location 0x084. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#8ca4a3d1ff3af00961e45f2e4296f518">XSCUGIC_INT_NS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Enable Set Register</h2></td></tr>
<tr><td colspan="2">Each bit controls the enabling of an interrupt, a 0 is disabled, a 1 is enabled. Writing a 0 has no effect. Use the ENABLE_CLR register to set a bit to 0. There are registers for each of the CPU interfaces at offset 0x100. With up to 8 registers aliased to the same address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 32 of these registers staring at location 0x104. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#e28634ccbcea98fefdf85c2e77f02cba">XSCUGIC_INT_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Enable Clear Register</h2></td></tr>
<tr><td colspan="2">Each bit controls the disabling of an interrupt, a 0 is disabled, a 1 is enabled. Writing a 0 has no effect. Writing a 1 disables an interrupt and sets the corresponding bit to 0. There are registers for each of the CPU interfaces at offset 0x180. With up to 8 registers aliased to the same address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 32 of these registers staring at location 0x184. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#822229c4eae51d506b84f3b4dfe3dffd">XSCUGIC_INT_CLR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Pending Set Register</h2></td></tr>
<tr><td colspan="2">Each bit controls the Pending or Active and Pending state of an interrupt, a 0 is not pending, a 1 is pending. Writing a 0 has no effect. Writing a 1 sets an interrupt to the pending state. There are registers for each of the CPU interfaces at offset 0x200. With up to 8 registers aliased to the same address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 32 of these registers staring at location 0x204. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#447013576d6a190504c26d85f742ebfc">XSCUGIC_PEND_SET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Pending Clear Register</h2></td></tr>
<tr><td colspan="2">Each bit can clear the Pending or Active and Pending state of an interrupt, a 0 is not pending, a 1 is pending. Writing a 0 has no effect. Writing a 1 clears the pending state of an interrupt. There are registers for each of the CPU interfaces at offset 0x280. With up to 8 registers aliased to the same address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 32 of these registers staring at location 0x284. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#efbe5c651bd9d3b1c7af6dbb40391eae">XSCUGIC_PEND_CLR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Active Status Register</h2></td></tr>
<tr><td colspan="2">Each bit provides the Active status of an interrupt, a 0 is not Active, a 1 is Active. This is a read only register. There are registers for each of the CPU interfaces at offset 0x300. With up to 8 registers aliased to each address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 32 of these registers staring at location 0x380. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#034e6fad9989a93fc563d9c12058104f">XSCUGIC_ACTIVE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Priority Mask Register</h2></td></tr>
<tr><td colspan="2">Priority Mask register definitions The CPU interface does not send interrupt if the level of the interrupt is lower than the level of the register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#beb08034bcac018803f19f4c4a3107fc">XSCUGIC_PRIORITY_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#beb08034bcac018803f19f4c4a3107fc">XSCUGIC_PRIORITY_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td colspan="2"><br><h2>Priority Level Register</h2></td></tr>
<tr><td colspan="2">Each byte in a Priority Level Register sets the priority level of an interrupt. Reading the register provides the priority level of an interrupt. There are registers for each of the CPU interfaces at offset 0x400 through 0x41C. With up to 8 registers aliased to each address. 0 is highest priority, 0xFF is lowest. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 255 of these registers staring at location 0x420. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#953b746a2eec8f375cc624fd1300f097">XSCUGIC_PRIORITY_MAX</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td colspan="2"><br><h2>SPI Target Register 0x800-0x8FB</h2></td></tr>
<tr><td colspan="2">Each byte references a separate SPI and programs which of the up to 8 CPU interfaces are sent a Pending interrupt. There are registers for each of the CPU interfaces at offset 0x800 through 0x81C. With up to 8 registers aliased to each address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 255 of these registers staring at location 0x820.<p>
This driver does not support multiple CPU interfaces. These are included for complete documentation. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#2ac767f690a76ff1a011a0cfc94e1145">XSCUGIC_SPI_CPU7_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#cf464464f1ae6c6ee9abf72c56bd7cbd">XSCUGIC_SPI_CPU6_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#c00c0d1c70d23ee54af27ec4ff5a1eba">XSCUGIC_SPI_CPU5_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#a963ad96a38e0cc62e5c98db289011d4">XSCUGIC_SPI_CPU4_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#3914f943d9108b091a1b563be58097d9">XSCUGIC_SPI_CPU3_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#115355cb263fb35ec01a7605fab0328e">XSCUGIC_SPI_CPU2_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#36c613829b410da113b6eb39c133df75">XSCUGIC_SPI_CPU1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#43d3773212c0ac6c0b4f8e487dddc982">XSCUGIC_SPI_CPU0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Interrupt Configuration Register 0xC00-0xCFC</h2></td></tr>
<tr><td colspan="2">The interrupt configuration registers program an SFI to be active HIGH level sensitive or rising edge sensitive. Each bit pair describes the configuration for an INT_ID. SFI Read Only b10 always PPI Read Only depending on how the PPIs are configured. b01 Active HIGH level sensitive b11 Rising edge sensitive SPI LSB is read only. b01 Active HIGH level sensitive b11 Rising edge sensitive/ There are registers for each of the CPU interfaces at offset 0xC00 through 0xC04. With up to 8 registers aliased to each address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 255 of these registers staring at location 0xC08. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a390784ec43a6a2676e3e774f03a9acd"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_INT_CFG_MASK" ref="a390784ec43a6a2676e3e774f03a9acd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XSCUGIC_INT_CFG_MASK</b>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td colspan="2"><br><h2>PPI Status Register</h2></td></tr>
<tr><td colspan="2">Enables an external AMBA master to access the status of the PPI inputs. A CPU can only read the status of its local PPI signals and cannot read the status for other CPUs. This register is aliased for each CPU interface. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#bc9f61eec587b5969e79e54648699816">XSCUGIC_PPI_C15_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#513fa19d70d2c0a30a68c6dd60ac7940">XSCUGIC_PPI_C14_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#30a550ae95a2fe98b2b6c3d6e72a45db">XSCUGIC_PPI_C13_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#7b97dbea94361d52e4eb3a6f3a63701a">XSCUGIC_PPI_C12_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#af29c50333c08b798e36ffbca9a92073">XSCUGIC_PPI_C11_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#7826808abded8c7f472876b662011fff">XSCUGIC_PPI_C10_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#122f730e40466870091c444221574cc2">XSCUGIC_PPI_C09_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#ba831532866ec7685b90844fe494c4fd">XSCUGIC_PPI_C08_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#a9a0b8bb65d596b4472f1c80920e22ea">XSCUGIC_PPI_C07_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#6bde6831f0ed01be1a7d1977dc6e0b78">XSCUGIC_PPI_C06_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#f1c6381cfb41fdcfde44600e9f0dddef">XSCUGIC_PPI_C05_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#ddf2270278fa9c2e8d9a351c5fa47ecd">XSCUGIC_PPI_C04_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#1fa1225f40c31ed7a811f9aaa74c759e">XSCUGIC_PPI_C03_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#f4552514db938ee93aeaefcd8a0a40b9">XSCUGIC_PPI_C02_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#97300c9698a409db05c589436c9cfdb3">XSCUGIC_PPI_C01_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#03a0f35b91c0a2ce1ee62e9fa6c41a0e">XSCUGIC_PPI_C00_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>SPI Status Register 0xd04-0xd7C</h2></td></tr>
<tr><td colspan="2">Enables an external AMBA master to access the status of the SPI inputs. There are up to 63 registers if the maximum number of SPI inputs are configured. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#6d6ddd12f4f6f5ea80b774798330562b">XSCUGIC_SPI_N_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>AHB Configuration Register</h2></td></tr>
<tr><td colspan="2">Provides the status of the CFGBIGEND input signal and allows the endianess of the GIC to be set. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#eb6fec63af1897df7e93aacc9932efa4">XSCUGIC_AHB_END_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#544d99711b97eddc5d8fa0ef5121c141">XSCUGIC_AHB_ENDOVR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#30f6c41c5f751bcea0d5a858d43c7de4">XSCUGIC_AHB_TIE_OFF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Software Triggered Interrupt Register</h2></td></tr>
<tr><td colspan="2">Controls issueing of software interrupts. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a44573f57b7d0f0fabc1a638610db0a7"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SFI_SELFTRIG_MASK" ref="a44573f57b7d0f0fabc1a638610db0a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XSCUGIC_SFI_SELFTRIG_MASK</b>&nbsp;&nbsp;&nbsp;0x02010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#f774a54ddab7a43c012ae620161fb753">XSCUGIC_SFI_TRIG_TRGFILT_MASK</a>&nbsp;&nbsp;&nbsp;0x03000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#b8b565ea4e20625c6ca709c34d54fef4">XSCUGIC_SFI_TRIG_CPU_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#5ef5cf5c9688b9674d37f1755963e40f">XSCUGIC_SFI_TRIG_SATT_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#f12667a1a7d44a11d51d2517fe3cdad6">XSCUGIC_SFI_TRIG_INTID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td colspan="2"><br><h2>CPU Interface Register Map</h2></td></tr>
<tr><td colspan="2">Define the offsets from the base address for all CPU registers of the interrupt controller, some registers may be reserved in the hardware device. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#4fa9a6898f6b98684ac275a4022531e8">XSCUGIC_CONTROL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#6cef7e7e568edaecc1770a9b2ab0d8af">XSCUGIC_CPU_PRIOR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#1d5eaa1819f3e6a2a73d4675bf24f7e0">XSCUGIC_BIN_PT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#1be2dc2c9bf4c7f63e687f7b1f36a1ae">XSCUGIC_INT_ACK_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#e0ff7c08ceb1e55a461a099ed7262336">XSCUGIC_EOI_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#c87c63083a5df7c237e74e61f95d4713">XSCUGIC_RUN_PRIOR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#671b35f6a288fe7ae89087bc7c1a45bd">XSCUGIC_HI_PEND_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#c2c3bc21ce07bf77eff406589698e15c">XSCUGIC_ALIAS_BIN_PT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000001C</td></tr>

<tr><td colspan="2"><br><h2>Control Register</h2></td></tr>
<tr><td colspan="2">CPU Interface Control register definitions All bits are defined here although some are not available in the non-secure mode. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#a56af672684831ae1021693fc38cb39a">XSCUGIC_CNTR_SBPR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#a964a11a766e27a6d462b616c0f1c70a">XSCUGIC_CNTR_FIQEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#98c3840e756d74a9d93d28a64cf434e4">XSCUGIC_CNTR_ACKCTL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#d86a4ed758d9c46e1f537cee31c0b917">XSCUGIC_CNTR_EN_NS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#94cdcbe059c870cd177e76cb997c69fc">XSCUGIC_CNTR_EN_S_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Binary Point Register</h2></td></tr>
<tr><td colspan="2">Binary Point register definitions <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#2906bc9accb5ead12ec514f227df427c">XSCUGIC_BIN_PT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>

<tr><td colspan="2"><br><h2>Interrupt Acknowledge Register</h2></td></tr>
<tr><td colspan="2">Interrupt Acknowledge register definitions Identifies the current Pending interrupt, and the CPU ID for software interrupts. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#07d63104be3678bb4589955eec550cd4">XSCUGIC_ACK_INTID_MASK</a>&nbsp;&nbsp;&nbsp;0x000003FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#325ee28536bd08763662c99a0a05a3d3">XSCUGIC_CPUID_MASK</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#325ee28536bd08763662c99a0a05a3d3">XSCUGIC_CPUID_MASK</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>

<tr><td colspan="2"><br><h2>End of Interrupt Register</h2></td></tr>
<tr><td colspan="2">End of Interrupt register definitions Allows the CPU to signal the GIC when it completes an interrupt service routine. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#fbd2c6eb67595b9a8be925db115ca032">XSCUGIC_EOI_INTID_MASK</a>&nbsp;&nbsp;&nbsp;0x000003FF</td></tr>

<tr><td colspan="2"><br><h2>Running Priority Register</h2></td></tr>
<tr><td colspan="2">Running Priority register definitions Identifies the interrupt priority level of the highest priority active interrupt. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#ff08b11866c824398a01ec75955f8aa2">XSCUGIC_RUN_PRIORITY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FF</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#7504336c02a0738f0e07b2307379bd98">XSCUGIC_PEND_INTID_MASK</a>&nbsp;&nbsp;&nbsp;0x000003FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#ea0a273dee775a9f30c86ea4d4528225">XSCUGIC_INT_CFG_OFFSET_CALC</a>(InterruptID)&nbsp;&nbsp;&nbsp;(XSCUGIC_INT_CFG_OFFSET + ((InterruptID/16) * 4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#c37898f5875a2ba84745818a82246a2c">XSCUGIC_PRIORITY_OFFSET_CALC</a>(InterruptID)&nbsp;&nbsp;&nbsp;(XSCUGIC_PRIORITY_OFFSET + ((InterruptID/4) * 4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#02bd5878b983be4dd2e497cb3672b7b5">XSCUGIC_SPI_TARGET_OFFSET_CALC</a>(InterruptID)&nbsp;&nbsp;&nbsp;(XSCUGIC_SPI_TARGET_OFFSET + ((InterruptID/4) * 4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#cb35a889f19bb083b8fcb975d4db20bf">XSCUGIC_ENABLE_DISABLE_OFFSET_CALC</a>(Register, InterruptID)&nbsp;&nbsp;&nbsp;(Register + ((InterruptID/32) * 4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#316fee92cb76a9137b0700b4f722cd38">XScuGic_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;(Xil_In32((BaseAddress) + (RegOffset)))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#cde592178076dbf4e74269fd25de472f">XScuGic_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;(Xil_Out32(((BaseAddress) + (RegOffset)), ((u32)Data)))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#531cf4e5885f9e9a342b6f8aaeeeb9ad">XScuGic_EnableIntr</a>(DistBaseAddress, Int_Id)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#8596b7aee4f26ca6619a09ff2451e049">XScuGic_DisableIntr</a>(DistBaseAddress, Int_Id)</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#97d60ac7ec7052764cea9a49ed2eddf6">XScuGic_DeviceInterruptHandler</a> (void *DeviceId)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#09d25627a092c913ba2da72581befe7f">XScuGic_DeviceInitialize</a> (u32 DeviceId)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#8801694fe6955c01a57eb79e7051e751">XScuGic_RegisterHandler</a> (u32 BaseAddress, int InterruptId, Xil_InterruptHandler Handler, void *CallBackRef)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#176144512a1c81f6b4f2ad2c51dce289">XScuGic_SetPriTrigTypeByDistAddr</a> (u32 DistBaseAddress, u32 Int_Id, u8 Priority, u8 Trigger)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#57ce50ab23b8fed89ff9d5f80e4e3591">XScuGic_GetPriTrigTypeByDistAddr</a> (u32 DistBaseAddress, u32 Int_Id, u8 *Priority, u8 *Trigger)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="07d63104be3678bb4589955eec550cd4"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_ACK_INTID_MASK" ref="07d63104be3678bb4589955eec550cd4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_ACK_INTID_MASK&nbsp;&nbsp;&nbsp;0x000003FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt ID     </td>
  </tr>
</table>
<a class="anchor" name="034e6fad9989a93fc563d9c12058104f"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_ACTIVE_MASK" ref="034e6fad9989a93fc563d9c12058104f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_ACTIVE_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Each bit corresponds to an INT_ID     </td>
  </tr>
</table>
<a class="anchor" name="2a81a32a04e75186adbcc7d51d9aef13"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_ACTIVE_OFFSET" ref="2a81a32a04e75186adbcc7d51d9aef13" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_ACTIVE_OFFSET&nbsp;&nbsp;&nbsp;0x00000300          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Active Status Register     </td>
  </tr>
</table>
<a class="anchor" name="d793e40cb4503042e93bf0b416b5308a"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_AHB_CONFIG_OFFSET" ref="d793e40cb4503042e93bf0b416b5308a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_AHB_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x00000D80          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AHB Configuration Register     </td>
  </tr>
</table>
<a class="anchor" name="eb6fec63af1897df7e93aacc9932efa4"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_AHB_END_MASK" ref="eb6fec63af1897df7e93aacc9932efa4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_AHB_END_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
0-GIC uses little Endian, 1-GIC uses Big Endian     </td>
  </tr>
</table>
<a class="anchor" name="544d99711b97eddc5d8fa0ef5121c141"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_AHB_ENDOVR_MASK" ref="544d99711b97eddc5d8fa0ef5121c141" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_AHB_ENDOVR_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
0-Uses CFGBIGEND control, 1-use the AHB_END bit     </td>
  </tr>
</table>
<a class="anchor" name="30f6c41c5f751bcea0d5a858d43c7de4"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_AHB_TIE_OFF_MASK" ref="30f6c41c5f751bcea0d5a858d43c7de4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_AHB_TIE_OFF_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
State of CFGBIGEND     </td>
  </tr>
</table>
<a class="anchor" name="c2c3bc21ce07bf77eff406589698e15c"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_ALIAS_BIN_PT_OFFSET" ref="c2c3bc21ce07bf77eff406589698e15c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_ALIAS_BIN_PT_OFFSET&nbsp;&nbsp;&nbsp;0x0000001C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Aliased non-Secure Binary Point Register 0x00000020 to 0x00000FBC are reserved and should not be read or written to.     </td>
  </tr>
</table>
<a class="anchor" name="2906bc9accb5ead12ec514f227df427c"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_BIN_PT_MASK" ref="2906bc9accb5ead12ec514f227df427c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_BIN_PT_MASK&nbsp;&nbsp;&nbsp;0x00000007          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Binary point mask value Value Secure Non-secure b000 0xFE 0xFF b001 0xFC 0xFE b010 0xF8 0xFC b011 0xF0 0xF8 b100 0xE0 0xF0 b101 0xC0 0xE0 b110 0x80 0xC0 b111 0x00 0x80     </td>
  </tr>
</table>
<a class="anchor" name="1d5eaa1819f3e6a2a73d4675bf24f7e0"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_BIN_PT_OFFSET" ref="1d5eaa1819f3e6a2a73d4675bf24f7e0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_BIN_PT_OFFSET&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Binary Point Register     </td>
  </tr>
</table>
<a class="anchor" name="98c3840e756d74a9d93d28a64cf434e4"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_CNTR_ACKCTL_MASK" ref="98c3840e756d74a9d93d28a64cf434e4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_CNTR_ACKCTL_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ack control for secure or non secure     </td>
  </tr>
</table>
<a class="anchor" name="d86a4ed758d9c46e1f537cee31c0b917"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_CNTR_EN_NS_MASK" ref="d86a4ed758d9c46e1f537cee31c0b917" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_CNTR_EN_NS_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Non Secure enable     </td>
  </tr>
</table>
<a class="anchor" name="94cdcbe059c870cd177e76cb997c69fc"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_CNTR_EN_S_MASK" ref="94cdcbe059c870cd177e76cb997c69fc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_CNTR_EN_S_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Secure enable, 0=Disabled, 1=Enabled     </td>
  </tr>
</table>
<a class="anchor" name="a964a11a766e27a6d462b616c0f1c70a"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_CNTR_FIQEN_MASK" ref="a964a11a766e27a6d462b616c0f1c70a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_CNTR_FIQEN_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Use nFIQ_C for secure interrupts, 0= use IRQ for both, 1=Use FIQ for secure, IRQ for non     </td>
  </tr>
</table>
<a class="anchor" name="a56af672684831ae1021693fc38cb39a"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_CNTR_SBPR_MASK" ref="a56af672684831ae1021693fc38cb39a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_CNTR_SBPR_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Secure Binary Pointer, 0=separate registers, 1=both use bin_pt_s     </td>
  </tr>
</table>
<a class="anchor" name="4fa9a6898f6b98684ac275a4022531e8"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_CONTROL_OFFSET" ref="4fa9a6898f6b98684ac275a4022531e8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_CONTROL_OFFSET&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CPU Interface Control Register     </td>
  </tr>
</table>
<a class="anchor" name="7c8050ff8299c3b94a44f36dde7a6a18"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_CPU_NUM_MASK" ref="7c8050ff8299c3b94a44f36dde7a6a18" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_CPU_NUM_MASK&nbsp;&nbsp;&nbsp;0x000000E0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of CPU Interfaces     </td>
  </tr>
</table>
<a class="anchor" name="6cef7e7e568edaecc1770a9b2ab0d8af"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_CPU_PRIOR_OFFSET" ref="6cef7e7e568edaecc1770a9b2ab0d8af" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_CPU_PRIOR_OFFSET&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Priority Mask Reg     </td>
  </tr>
</table>
<a class="anchor" name="325ee28536bd08763662c99a0a05a3d3"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_CPUID_MASK" ref="325ee28536bd08763662c99a0a05a3d3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_CPUID_MASK&nbsp;&nbsp;&nbsp;0x00000C00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CPU ID     </td>
  </tr>
</table>
<a class="anchor" name="325ee28536bd08763662c99a0a05a3d3"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_CPUID_MASK" ref="325ee28536bd08763662c99a0a05a3d3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_CPUID_MASK&nbsp;&nbsp;&nbsp;0x00000C00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CPU ID     </td>
  </tr>
</table>
<a class="anchor" name="47a287e40c7575150dbd49dd13009daf"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_DISABLE_OFFSET" ref="47a287e40c7575150dbd49dd13009daf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_DISABLE_OFFSET&nbsp;&nbsp;&nbsp;0x00000180          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enable Clear Register     </td>
  </tr>
</table>
<a class="anchor" name="8596b7aee4f26ca6619a09ff2451e049"></a><!-- doxytag: member="xscugic_hw.h::XScuGic_DisableIntr" ref="8596b7aee4f26ca6619a09ff2451e049" args="(DistBaseAddress, Int_Id)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XScuGic_DisableIntr          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">DistBaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Int_Id&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xscugic__hw_8h.html#cde592178076dbf4e74269fd25de472f">XScuGic_WriteReg</a>((DistBaseAddress), \
                         <a class="code" href="xscugic__hw_8h.html#47a287e40c7575150dbd49dd13009daf">XSCUGIC_DISABLE_OFFSET</a> + ((Int_Id / 32) * 4), \
                         (1 &lt;&lt; (Int_Id % 32)))
</pre></div>Disable specific interrupt(s) in the interrupt controller.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>DistBaseAddress</em>&nbsp;</td><td>is the Distributor Register base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Int_Id</em>&nbsp;</td><td>is the ID of the interrupt source and should be in the range of 0 to XSCUGIC_MAX_NUM_INTR_INPUTS - 1</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xscugic__hw_8h.html#8596b7aee4f26ca6619a09ff2451e049">XScuGic_DisableIntr(u32 DistBaseAddress, u32 Int_Id)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="e6dcbe86322e6d88df1cec5d3e63ba5f"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_DIST_EN_OFFSET" ref="e6dcbe86322e6d88df1cec5d3e63ba5f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_DIST_EN_OFFSET&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Distributor Enable Register     </td>
  </tr>
</table>
<a class="anchor" name="98a91bbce0479b3b500013d131404c38"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_DIST_IDENT_OFFSET" ref="98a91bbce0479b3b500013d131404c38" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_DIST_IDENT_OFFSET&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Implementor ID Register     </td>
  </tr>
</table>
<a class="anchor" name="da56adb54012d2ff02973bdfd9d88afe"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_DOMAIN_MASK" ref="da56adb54012d2ff02973bdfd9d88afe" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_DOMAIN_MASK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number os Security domains     </td>
  </tr>
</table>
<a class="anchor" name="c80205c794a4d45738bf3d3024c1e8b9"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_EN_INT_MASK" ref="c80205c794a4d45738bf3d3024c1e8b9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_EN_INT_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt In Enable     </td>
  </tr>
</table>
<a class="anchor" name="cb35a889f19bb083b8fcb975d4db20bf"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_ENABLE_DISABLE_OFFSET_CALC" ref="cb35a889f19bb083b8fcb975d4db20bf" args="(Register, InterruptID)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_ENABLE_DISABLE_OFFSET_CALC          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">Register,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>InterruptID&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(Register + ((InterruptID/32) * 4))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read the Interrupt Clear-Enable Register offset for an interrupt ID<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Register</em>&nbsp;</td><td>is the register offset for the clear/enable bank. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>InterruptID</em>&nbsp;</td><td>is the interrupt number.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The 32-bit value of the offset</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd></dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="160077f791400b800acd0322239d7b3c"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_ENABLE_SET_OFFSET" ref="160077f791400b800acd0322239d7b3c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_ENABLE_SET_OFFSET&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enable Set Register     </td>
  </tr>
</table>
<a class="anchor" name="531cf4e5885f9e9a342b6f8aaeeeb9ad"></a><!-- doxytag: member="xscugic_hw.h::XScuGic_EnableIntr" ref="531cf4e5885f9e9a342b6f8aaeeeb9ad" args="(DistBaseAddress, Int_Id)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XScuGic_EnableIntr          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">DistBaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Int_Id&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xscugic__hw_8h.html#cde592178076dbf4e74269fd25de472f">XScuGic_WriteReg</a>((DistBaseAddress), \
                         <a class="code" href="xscugic__hw_8h.html#160077f791400b800acd0322239d7b3c">XSCUGIC_ENABLE_SET_OFFSET</a> + ((Int_Id / 32) * 4), \
                         (1 &lt;&lt; (Int_Id % 32)))
</pre></div>Enable specific interrupt(s) in the interrupt controller.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>DistBaseAddress</em>&nbsp;</td><td>is the Distributor Register base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Int_Id</em>&nbsp;</td><td>is the ID of the interrupt source and should be in the range of 0 to XSCUGIC_MAX_NUM_INTR_INPUTS - 1</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xscugic__hw_8h.html#531cf4e5885f9e9a342b6f8aaeeeb9ad">XScuGic_EnableIntr(u32 DistBaseAddress, u32 Int_Id)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="fbd2c6eb67595b9a8be925db115ca032"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_EOI_INTID_MASK" ref="fbd2c6eb67595b9a8be925db115ca032" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_EOI_INTID_MASK&nbsp;&nbsp;&nbsp;0x000003FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt ID     </td>
  </tr>
</table>
<a class="anchor" name="e0ff7c08ceb1e55a461a099ed7262336"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_EOI_OFFSET" ref="e0ff7c08ceb1e55a461a099ed7262336" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_EOI_OFFSET&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
End of Interrupt Reg     </td>
  </tr>
</table>
<a class="anchor" name="671b35f6a288fe7ae89087bc7c1a45bd"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_HI_PEND_OFFSET" ref="671b35f6a288fe7ae89087bc7c1a45bd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_HI_PEND_OFFSET&nbsp;&nbsp;&nbsp;0x00000018          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Highest Pending Interrupt Register     </td>
  </tr>
</table>
<a class="anchor" name="eaa15cded07b87aade6d737eb5c3663e"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_IC_TYPE_OFFSET" ref="eaa15cded07b87aade6d737eb5c3663e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_IC_TYPE_OFFSET&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Controller Type Register     </td>
  </tr>
</table>
<a class="anchor" name="4a8b6a05510df2a8d487069baf21b7e1"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_IMPL_MASK" ref="4a8b6a05510df2a8d487069baf21b7e1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_IMPL_MASK&nbsp;&nbsp;&nbsp;0x00000FFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Implementor     </td>
  </tr>
</table>
<a class="anchor" name="1be2dc2c9bf4c7f63e687f7b1f36a1ae"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_INT_ACK_OFFSET" ref="1be2dc2c9bf4c7f63e687f7b1f36a1ae" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_INT_ACK_OFFSET&nbsp;&nbsp;&nbsp;0x0000000C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt ACK Reg     </td>
  </tr>
</table>
<a class="anchor" name="e62f6e5452d2ceb6a91ff8cc526c803c"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_INT_CFG_OFFSET" ref="e62f6e5452d2ceb6a91ff8cc526c803c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_INT_CFG_OFFSET&nbsp;&nbsp;&nbsp;0x00000C00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Configuration Register 0xC00-0xCFC     </td>
  </tr>
</table>
<a class="anchor" name="ea0a273dee775a9f30c86ea4d4528225"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_INT_CFG_OFFSET_CALC" ref="ea0a273dee775a9f30c86ea4d4528225" args="(InterruptID)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_INT_CFG_OFFSET_CALC          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">InterruptID&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(XSCUGIC_INT_CFG_OFFSET + ((InterruptID/16) * 4))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read the Interrupt Configuration Register offset for an interrupt id.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InterruptID</em>&nbsp;</td><td>is the interrupt number.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The 32-bit value of the offset</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd></dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="822229c4eae51d506b84f3b4dfe3dffd"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_INT_CLR_MASK" ref="822229c4eae51d506b84f3b4dfe3dffd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_INT_CLR_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Each bit corresponds to an INT_ID     </td>
  </tr>
</table>
<a class="anchor" name="e28634ccbcea98fefdf85c2e77f02cba"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_INT_EN_MASK" ref="e28634ccbcea98fefdf85c2e77f02cba" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_INT_EN_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Each bit corresponds to an INT_ID     </td>
  </tr>
</table>
<a class="anchor" name="8ca4a3d1ff3af00961e45f2e4296f518"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_INT_NS_MASK" ref="8ca4a3d1ff3af00961e45f2e4296f518" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_INT_NS_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Each bit corresponds to an INT_ID     </td>
  </tr>
</table>
<a class="anchor" name="6499e79b861dde502608393d609dd073"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_LSPI_MASK" ref="6499e79b861dde502608393d609dd073" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_LSPI_MASK&nbsp;&nbsp;&nbsp;0x0000F800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of Lockable Shared Peripheral Interrupts     </td>
  </tr>
</table>
<a class="anchor" name="b592e36f46404353f334d072e4ae56b6"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_NUM_INT_MASK" ref="b592e36f46404353f334d072e4ae56b6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_NUM_INT_MASK&nbsp;&nbsp;&nbsp;0x0000001F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of Interrupt IDs     </td>
  </tr>
</table>
<a class="anchor" name="b19ac12fface3efc50a9f0916dc79c57"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PCELLID_OFFSET" ref="b19ac12fface3efc50a9f0916dc79c57" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PCELLID_OFFSET&nbsp;&nbsp;&nbsp;0x00000FF0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Pcell ID Register     </td>
  </tr>
</table>
<a class="anchor" name="efbe5c651bd9d3b1c7af6dbb40391eae"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PEND_CLR_MASK" ref="efbe5c651bd9d3b1c7af6dbb40391eae" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PEND_CLR_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Each bit corresponds to an INT_ID     </td>
  </tr>
</table>
<a class="anchor" name="7504336c02a0738f0e07b2307379bd98"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PEND_INTID_MASK" ref="7504336c02a0738f0e07b2307379bd98" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PEND_INTID_MASK&nbsp;&nbsp;&nbsp;0x000003FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Pending Interrupt ID     </td>
  </tr>
</table>
<a class="anchor" name="447013576d6a190504c26d85f742ebfc"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PEND_SET_MASK" ref="447013576d6a190504c26d85f742ebfc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PEND_SET_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Each bit corresponds to an INT_ID     </td>
  </tr>
</table>
<a class="anchor" name="f2f54abebdb32be987dd1904f9bf64f0"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PENDING_CLR_OFFSET" ref="f2f54abebdb32be987dd1904f9bf64f0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PENDING_CLR_OFFSET&nbsp;&nbsp;&nbsp;0x00000280          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Pending Clear Register     </td>
  </tr>
</table>
<a class="anchor" name="ad4efda042a7c0f067e2c2821c2fb5d1"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PENDING_SET_OFFSET" ref="ad4efda042a7c0f067e2c2821c2fb5d1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PENDING_SET_OFFSET&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Pending Set Register     </td>
  </tr>
</table>
<a class="anchor" name="78cedc91d0323109ed8d1a4a6fb37882"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PERPHID_OFFSET" ref="78cedc91d0323109ed8d1a4a6fb37882" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PERPHID_OFFSET&nbsp;&nbsp;&nbsp;0x00000FD0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Peripheral ID Reg     </td>
  </tr>
</table>
<a class="anchor" name="03a0f35b91c0a2ce1ee62e9fa6c41a0e"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PPI_C00_MASK" ref="03a0f35b91c0a2ce1ee62e9fa6c41a0e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PPI_C00_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PPI Status     </td>
  </tr>
</table>
<a class="anchor" name="97300c9698a409db05c589436c9cfdb3"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PPI_C01_MASK" ref="97300c9698a409db05c589436c9cfdb3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PPI_C01_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PPI Status     </td>
  </tr>
</table>
<a class="anchor" name="f4552514db938ee93aeaefcd8a0a40b9"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PPI_C02_MASK" ref="f4552514db938ee93aeaefcd8a0a40b9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PPI_C02_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PPI Status     </td>
  </tr>
</table>
<a class="anchor" name="1fa1225f40c31ed7a811f9aaa74c759e"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PPI_C03_MASK" ref="1fa1225f40c31ed7a811f9aaa74c759e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PPI_C03_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PPI Status     </td>
  </tr>
</table>
<a class="anchor" name="ddf2270278fa9c2e8d9a351c5fa47ecd"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PPI_C04_MASK" ref="ddf2270278fa9c2e8d9a351c5fa47ecd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PPI_C04_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PPI Status     </td>
  </tr>
</table>
<a class="anchor" name="f1c6381cfb41fdcfde44600e9f0dddef"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PPI_C05_MASK" ref="f1c6381cfb41fdcfde44600e9f0dddef" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PPI_C05_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PPI Status     </td>
  </tr>
</table>
<a class="anchor" name="6bde6831f0ed01be1a7d1977dc6e0b78"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PPI_C06_MASK" ref="6bde6831f0ed01be1a7d1977dc6e0b78" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PPI_C06_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PPI Status     </td>
  </tr>
</table>
<a class="anchor" name="a9a0b8bb65d596b4472f1c80920e22ea"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PPI_C07_MASK" ref="a9a0b8bb65d596b4472f1c80920e22ea" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PPI_C07_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PPI Status     </td>
  </tr>
</table>
<a class="anchor" name="ba831532866ec7685b90844fe494c4fd"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PPI_C08_MASK" ref="ba831532866ec7685b90844fe494c4fd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PPI_C08_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PPI Status     </td>
  </tr>
</table>
<a class="anchor" name="122f730e40466870091c444221574cc2"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PPI_C09_MASK" ref="122f730e40466870091c444221574cc2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PPI_C09_MASK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PPI Status     </td>
  </tr>
</table>
<a class="anchor" name="7826808abded8c7f472876b662011fff"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PPI_C10_MASK" ref="7826808abded8c7f472876b662011fff" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PPI_C10_MASK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PPI Status     </td>
  </tr>
</table>
<a class="anchor" name="af29c50333c08b798e36ffbca9a92073"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PPI_C11_MASK" ref="af29c50333c08b798e36ffbca9a92073" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PPI_C11_MASK&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PPI Status     </td>
  </tr>
</table>
<a class="anchor" name="7b97dbea94361d52e4eb3a6f3a63701a"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PPI_C12_MASK" ref="7b97dbea94361d52e4eb3a6f3a63701a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PPI_C12_MASK&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PPI Status     </td>
  </tr>
</table>
<a class="anchor" name="30a550ae95a2fe98b2b6c3d6e72a45db"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PPI_C13_MASK" ref="30a550ae95a2fe98b2b6c3d6e72a45db" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PPI_C13_MASK&nbsp;&nbsp;&nbsp;0x00002000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PPI Status     </td>
  </tr>
</table>
<a class="anchor" name="513fa19d70d2c0a30a68c6dd60ac7940"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PPI_C14_MASK" ref="513fa19d70d2c0a30a68c6dd60ac7940" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PPI_C14_MASK&nbsp;&nbsp;&nbsp;0x00004000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PPI Status     </td>
  </tr>
</table>
<a class="anchor" name="bc9f61eec587b5969e79e54648699816"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PPI_C15_MASK" ref="bc9f61eec587b5969e79e54648699816" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PPI_C15_MASK&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PPI Status     </td>
  </tr>
</table>
<a class="anchor" name="49ca71cda7c5b8066d1fe56639dd01f6"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PPI_STAT_OFFSET" ref="49ca71cda7c5b8066d1fe56639dd01f6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PPI_STAT_OFFSET&nbsp;&nbsp;&nbsp;0x00000D00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PPI Status Register     </td>
  </tr>
</table>
<a class="anchor" name="beb08034bcac018803f19f4c4a3107fc"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PRIORITY_MASK" ref="beb08034bcac018803f19f4c4a3107fc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PRIORITY_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Each Byte corresponds to an INT_ID     </td>
  </tr>
</table>
<a class="anchor" name="beb08034bcac018803f19f4c4a3107fc"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PRIORITY_MASK" ref="beb08034bcac018803f19f4c4a3107fc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PRIORITY_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Each Byte corresponds to an INT_ID     </td>
  </tr>
</table>
<a class="anchor" name="953b746a2eec8f375cc624fd1300f097"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PRIORITY_MAX" ref="953b746a2eec8f375cc624fd1300f097" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PRIORITY_MAX&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Highest value of a priority actually the lowest priority     </td>
  </tr>
</table>
<a class="anchor" name="87882531056cc55a49e2524a7423924b"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PRIORITY_OFFSET" ref="87882531056cc55a49e2524a7423924b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PRIORITY_OFFSET&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Priority Level Register     </td>
  </tr>
</table>
<a class="anchor" name="c37898f5875a2ba84745818a82246a2c"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_PRIORITY_OFFSET_CALC" ref="c37898f5875a2ba84745818a82246a2c" args="(InterruptID)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_PRIORITY_OFFSET_CALC          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">InterruptID&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(XSCUGIC_PRIORITY_OFFSET + ((InterruptID/4) * 4))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read the Interrupt Priority Register offset for an interrupt id.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InterruptID</em>&nbsp;</td><td>is the interrupt number.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The 32-bit value of the offset</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd></dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="316fee92cb76a9137b0700b4f722cd38"></a><!-- doxytag: member="xscugic_hw.h::XScuGic_ReadReg" ref="316fee92cb76a9137b0700b4f722cd38" args="(BaseAddress, RegOffset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XScuGic_ReadReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(Xil_In32((BaseAddress) + (RegOffset)))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read the given Intc register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The 32-bit value of the register</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xscugic__hw_8h.html#316fee92cb76a9137b0700b4f722cd38">XScuGic_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="c5efdc228dada354c6be15099f7e029e"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_REV_MASK" ref="c5efdc228dada354c6be15099f7e029e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_REV_MASK&nbsp;&nbsp;&nbsp;0x00FFF000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Revision Number     </td>
  </tr>
</table>
<a class="anchor" name="c87c63083a5df7c237e74e61f95d4713"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_RUN_PRIOR_OFFSET" ref="c87c63083a5df7c237e74e61f95d4713" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_RUN_PRIOR_OFFSET&nbsp;&nbsp;&nbsp;0x00000014          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Running Priority Reg     </td>
  </tr>
</table>
<a class="anchor" name="ff08b11866c824398a01ec75955f8aa2"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_RUN_PRIORITY_MASK" ref="ff08b11866c824398a01ec75955f8aa2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_RUN_PRIORITY_MASK&nbsp;&nbsp;&nbsp;0x00000FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Priority     </td>
  </tr>
</table>
<a class="anchor" name="8d2383f777049618fad0c4afd9e66423"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SECURITY_OFFSET" ref="8d2383f777049618fad0c4afd9e66423" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_SECURITY_OFFSET&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Security Register     </td>
  </tr>
</table>
<a class="anchor" name="b8b565ea4e20625c6ca709c34d54fef4"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SFI_TRIG_CPU_MASK" ref="b8b565ea4e20625c6ca709c34d54fef4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_SFI_TRIG_CPU_MASK&nbsp;&nbsp;&nbsp;0x00FF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CPU Target list     </td>
  </tr>
</table>
<a class="anchor" name="f12667a1a7d44a11d51d2517fe3cdad6"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SFI_TRIG_INTID_MASK" ref="f12667a1a7d44a11d51d2517fe3cdad6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_SFI_TRIG_INTID_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set to the INTID signaled to the CPU     </td>
  </tr>
</table>
<a class="anchor" name="c6cd3b7eb5756b5d632af480091201c0"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SFI_TRIG_OFFSET" ref="c6cd3b7eb5756b5d632af480091201c0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_SFI_TRIG_OFFSET&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Software Triggered Interrupt Register     </td>
  </tr>
</table>
<a class="anchor" name="5ef5cf5c9688b9674d37f1755963e40f"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SFI_TRIG_SATT_MASK" ref="5ef5cf5c9688b9674d37f1755963e40f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_SFI_TRIG_SATT_MASK&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
0= Use a secure interrupt     </td>
  </tr>
</table>
<a class="anchor" name="f774a54ddab7a43c012ae620161fb753"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SFI_TRIG_TRGFILT_MASK" ref="f774a54ddab7a43c012ae620161fb753" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_SFI_TRIG_TRGFILT_MASK&nbsp;&nbsp;&nbsp;0x03000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Target List filter b00-Use the target List b01-All CPUs except requester b10-To Requester b11-reserved     </td>
  </tr>
</table>
<a class="anchor" name="43d3773212c0ac6c0b4f8e487dddc982"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SPI_CPU0_MASK" ref="43d3773212c0ac6c0b4f8e487dddc982" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_SPI_CPU0_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CPU 0 Mask     </td>
  </tr>
</table>
<a class="anchor" name="36c613829b410da113b6eb39c133df75"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SPI_CPU1_MASK" ref="36c613829b410da113b6eb39c133df75" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_SPI_CPU1_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CPU 1 Mask     </td>
  </tr>
</table>
<a class="anchor" name="115355cb263fb35ec01a7605fab0328e"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SPI_CPU2_MASK" ref="115355cb263fb35ec01a7605fab0328e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_SPI_CPU2_MASK&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CPU 2 Mask     </td>
  </tr>
</table>
<a class="anchor" name="3914f943d9108b091a1b563be58097d9"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SPI_CPU3_MASK" ref="3914f943d9108b091a1b563be58097d9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_SPI_CPU3_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CPU 3 Mask     </td>
  </tr>
</table>
<a class="anchor" name="a963ad96a38e0cc62e5c98db289011d4"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SPI_CPU4_MASK" ref="a963ad96a38e0cc62e5c98db289011d4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_SPI_CPU4_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CPU 4 Mask     </td>
  </tr>
</table>
<a class="anchor" name="c00c0d1c70d23ee54af27ec4ff5a1eba"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SPI_CPU5_MASK" ref="c00c0d1c70d23ee54af27ec4ff5a1eba" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_SPI_CPU5_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CPU 5 Mask     </td>
  </tr>
</table>
<a class="anchor" name="cf464464f1ae6c6ee9abf72c56bd7cbd"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SPI_CPU6_MASK" ref="cf464464f1ae6c6ee9abf72c56bd7cbd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_SPI_CPU6_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CPU 6 Mask     </td>
  </tr>
</table>
<a class="anchor" name="2ac767f690a76ff1a011a0cfc94e1145"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SPI_CPU7_MASK" ref="2ac767f690a76ff1a011a0cfc94e1145" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_SPI_CPU7_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CPU 7 Mask     </td>
  </tr>
</table>
<a class="anchor" name="6d6ddd12f4f6f5ea80b774798330562b"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SPI_N_MASK" ref="6d6ddd12f4f6f5ea80b774798330562b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_SPI_N_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Each bit corresponds to an SPI input     </td>
  </tr>
</table>
<a class="anchor" name="193c31c020d1052f325532ebde9f1cfd"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SPI_STAT_OFFSET" ref="193c31c020d1052f325532ebde9f1cfd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_SPI_STAT_OFFSET&nbsp;&nbsp;&nbsp;0x00000D04          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SPI Status Register 0xd04-0xd7C     </td>
  </tr>
</table>
<a class="anchor" name="4f34761f0fe7f5e1389074d4c199b2fc"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SPI_TARGET_OFFSET" ref="4f34761f0fe7f5e1389074d4c199b2fc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_SPI_TARGET_OFFSET&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SPI Target Register 0x800-0x8FB     </td>
  </tr>
</table>
<a class="anchor" name="02bd5878b983be4dd2e497cb3672b7b5"></a><!-- doxytag: member="xscugic_hw.h::XSCUGIC_SPI_TARGET_OFFSET_CALC" ref="02bd5878b983be4dd2e497cb3672b7b5" args="(InterruptID)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUGIC_SPI_TARGET_OFFSET_CALC          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">InterruptID&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(XSCUGIC_SPI_TARGET_OFFSET + ((InterruptID/4) * 4))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read the SPI Target Register offset for an interrupt id.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InterruptID</em>&nbsp;</td><td>is the interrupt number.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The 32-bit value of the offset</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd></dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="cde592178076dbf4e74269fd25de472f"></a><!-- doxytag: member="xscugic_hw.h::XScuGic_WriteReg" ref="cde592178076dbf4e74269fd25de472f" args="(BaseAddress, RegOffset, Data)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XScuGic_WriteReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Data&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(Xil_Out32(((BaseAddress) + (RegOffset)), ((u32)Data)))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write the given Intc register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be written </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xscugic__hw_8h.html#cde592178076dbf4e74269fd25de472f">XScuGic_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>
    </td>
  </tr>
</table>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="09d25627a092c913ba2da72581befe7f"></a><!-- doxytag: member="xscugic_hw.h::XScuGic_DeviceInitialize" ref="09d25627a092c913ba2da72581befe7f" args="(u32 DeviceId)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int XScuGic_DeviceInitialize           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>DeviceId</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CfgInitialize a specific interrupt controller instance/driver. The initialization entails:<p>
<ul>
<li>Initialize fields of the <a class="el" href="struct_x_scu_gic.html">XScuGic</a> structure</li><li>Initial vector table with stub function calls</li><li>All interrupt sources are disabled</li></ul>
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the <a class="el" href="struct_x_scu_gic.html">XScuGic</a> instance to be worked on. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ConfigPtr</em>&nbsp;</td><td>is a pointer to a config table for the particular device this driver is associated with. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>EffectiveAddr</em>&nbsp;</td><td>is the device base address in the virtual memory address space. The caller is responsible for keeping the address mapping from EffectiveAddr to the device physical base address unchanged once this function is invoked. Unexpected errors may occur if the address mapping changes after this function is called. If address translation is not used, use Config-&gt;BaseAddress for this parameters, passing the physical address instead.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd></dd></dl>
<ul>
<li>XST_SUCCESS if initialization was successful</li></ul>
<p>
<dl compact><dt><b>Note:</b></dt><dd></dd></dl>
None.     </td>
  </tr>
</table>
<a class="anchor" name="97d60ac7ec7052764cea9a49ed2eddf6"></a><!-- doxytag: member="xscugic_hw.h::XScuGic_DeviceInterruptHandler" ref="97d60ac7ec7052764cea9a49ed2eddf6" args="(void *DeviceId)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XScuGic_DeviceInterruptHandler           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">void *&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>DeviceId</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function is the primary interrupt handler for the driver. It must be connected to the interrupt source such that it is called when an interrupt of the interrupt controller is active. It will resolve which interrupts are active and enabled and call the appropriate interrupt handler. It uses the Interrupt Type information to determine when to acknowledge the interrupt.Highest priority interrupts are serviced first.<p>
This function assumes that an interrupt vector table has been previously initialized. It does not verify that entries in the table are valid before calling an interrupt handler.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>DeviceId</em>&nbsp;</td><td>is the unique identifier for the ScuGic device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="57ce50ab23b8fed89ff9d5f80e4e3591"></a><!-- doxytag: member="xscugic_hw.h::XScuGic_GetPriTrigTypeByDistAddr" ref="57ce50ab23b8fed89ff9d5f80e4e3591" args="(u32 DistBaseAddress, u32 Int_Id, u8 *Priority, u8 *Trigger)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XScuGic_GetPriTrigTypeByDistAddr           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname" nowrap> <em>DistBaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u32&nbsp;</td>
          <td class="mdname" nowrap> <em>Int_Id</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8 *&nbsp;</td>
          <td class="mdname" nowrap> <em>Priority</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8 *&nbsp;</td>
          <td class="mdname" nowrap> <em>Trigger</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Gets the interrupt priority and trigger type for the specificd IRQ source.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddr</em>&nbsp;</td><td>is the device base address </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Int_Id</em>&nbsp;</td><td>is the IRQ source number to modify </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Priority</em>&nbsp;</td><td>is a pointer to the value of the priority of the IRQ source. This is a return value. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Trigger</em>&nbsp;</td><td>is pointer to the value of the trigger of the IRQ source. This is a return value.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>This API has the similar functionality of XScuGic_GetPriority TriggerType() and should be used when there is no InstancePtr. </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="8801694fe6955c01a57eb79e7051e751"></a><!-- doxytag: member="xscugic_hw.h::XScuGic_RegisterHandler" ref="8801694fe6955c01a57eb79e7051e751" args="(u32 BaseAddress, int InterruptId, Xil_InterruptHandler Handler, void *CallBackRef)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XScuGic_RegisterHandler           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname" nowrap> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>int&nbsp;</td>
          <td class="mdname" nowrap> <em>InterruptId</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Xil_InterruptHandler&nbsp;</td>
          <td class="mdname" nowrap> <em>Handler</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>void *&nbsp;</td>
          <td class="mdname" nowrap> <em>CallBackRef</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Register a handler function for a specific interrupt ID. The vector table of the interrupt controller is updated, overwriting any previous handler. The handler function will be called when an interrupt occurs for the given interrupt ID.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the CPU Interface Register base address of the interrupt controller whose vector table will be modified. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>InterruptId</em>&nbsp;</td><td>is the interrupt ID to be associated with the input handler. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Handler</em>&nbsp;</td><td>is the function pointer that will be added to the vector table for the given interrupt ID. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>CallBackRef</em>&nbsp;</td><td>is the argument that will be passed to the new handler function when it is called. This is user-specific.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd></dd></dl>
Note that this function has no effect if the input base address is invalid.     </td>
  </tr>
</table>
<a class="anchor" name="176144512a1c81f6b4f2ad2c51dce289"></a><!-- doxytag: member="xscugic_hw.h::XScuGic_SetPriTrigTypeByDistAddr" ref="176144512a1c81f6b4f2ad2c51dce289" args="(u32 DistBaseAddress, u32 Int_Id, u8 Priority, u8 Trigger)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XScuGic_SetPriTrigTypeByDistAddr           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname" nowrap> <em>DistBaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u32&nbsp;</td>
          <td class="mdname" nowrap> <em>Int_Id</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8&nbsp;</td>
          <td class="mdname" nowrap> <em>Priority</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8&nbsp;</td>
          <td class="mdname" nowrap> <em>Trigger</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Sets the interrupt priority and trigger type for the specificd IRQ source.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddr</em>&nbsp;</td><td>is the device base address </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Int_Id</em>&nbsp;</td><td>is the IRQ source number to modify </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Priority</em>&nbsp;</td><td>is the new priority for the IRQ source. 0 is highest priority, 0xF8 (248) is lowest. There are 32 priority levels supported with a step of 8. Hence the supported priorities are 0, 8, 16, 32, 40 ..., 248. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Trigger</em>&nbsp;</td><td>is the new trigger type for the IRQ source. Each bit pair describes the configuration for an INT_ID. SFI Read Only b10 always PPI Read Only depending on how the PPIs are configured. b01 Active HIGH level sensitive b11 Rising edge sensitive SPI LSB is read only. b01 Active HIGH level sensitive b11 Rising edge sensitive/</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>This API has the similar functionality of XScuGic_SetPriority TriggerType() and should be used when there is no InstancePtr. </dd></dl>
    </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
