module wideexpr_00302(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {2{$signed(({(4'sb0000)+(((ctrl[6]?$signed(&(3'sb001)):(ctrl[0]?(s4)^(6'sb101000):(4'sb0100)|(s7))))^(s7)),(ctrl[1]?(ctrl[2]?((s1)>>>((5'sb11001)==(6'sb001001)))<<(((6'sb100001)<<(1'sb1))==(s0)):s5):4'sb0110)})+(+(u2)))}};
  assign y1 = (+(-(s3)))!=(2'sb01);
  assign y2 = {2{$signed(6'b101001)}};
  assign y3 = (ctrl[3]?s6:((-((ctrl[7]?$signed(6'b111001):({3{$signed(3'sb110)}})>>>(s0))))+($signed($unsigned(5'sb00001))))|((-(4'sb0101))&(((4'sb1010)<<((ctrl[5]?(ctrl[6]?(6'b011000)^~(1'b0):s3):~|(|(u4)))))&((ctrl[3]?-($signed(s2)):$signed(($signed(s5))&($signed(s1))))))));
  assign y4 = s7;
  assign y5 = (6'sb101111)&(+(((ctrl[7]?-((1'b1)+(6'sb010001)):s3))>>((ctrl[6]?(ctrl[1]?$signed(1'b0):(6'sb110100)+(4'sb0010)):(+(6'sb100101))<<(3'b100)))));
  assign y6 = {(+({3{s0}}))<<(1'sb1),3'sb001,5'b11111,(s3)|(($signed((s2)&(1'sb0)))&(5'sb10101))};
  assign y7 = -(~|((s1)^~(1'sb0)));
endmodule
