Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Aug  8 18:43:16 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.910        0.000                      0                 6972        0.014        0.000                      0                 6972        2.000        0.000                       0                  2911  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 10.000}       20.000          50.000          
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             9.428        0.000                      0                 6113        0.014        0.000                      0                 6113        7.500        0.000                       0                  2595  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       45.218        0.000                      0                  550        0.119        0.000                      0                  550       49.500        0.000                       0                   312  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0        4.910        0.000                      0                  693        1.641        0.000                      0                  693  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.044ns  (logic 1.370ns (13.639%)  route 8.674ns (86.361%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 22.728 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.671     2.979    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.798     5.295    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.419 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.151     5.570    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.694 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          1.253     6.947    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.153     7.100 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          1.672     8.773    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y51         LUT6 (Prop_lut6_I3_O)        0.327     9.100 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_2/O
                         net (fo=1, routed)           0.952    10.052    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[23]
    SLICE_X20Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.176 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_1/O
                         net (fo=32, routed)          2.848    13.023    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_23[0]
    SLICE_X2Y64          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.536    22.728    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X2Y64          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][14]/C
                         clock pessimism              0.230    22.958    
                         clock uncertainty           -0.302    22.656    
    SLICE_X2Y64          FDRE (Setup_fdre_C_CE)      -0.205    22.451    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][14]
  -------------------------------------------------------------------
                         required time                         22.451    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                  9.428    

Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.044ns  (logic 1.370ns (13.639%)  route 8.674ns (86.361%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 22.728 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.671     2.979    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.798     5.295    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.419 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.151     5.570    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.694 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          1.253     6.947    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.153     7.100 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          1.672     8.773    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y51         LUT6 (Prop_lut6_I3_O)        0.327     9.100 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_2/O
                         net (fo=1, routed)           0.952    10.052    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[23]
    SLICE_X20Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.176 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_1/O
                         net (fo=32, routed)          2.848    13.023    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_23[0]
    SLICE_X2Y64          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.536    22.728    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X2Y64          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][15]/C
                         clock pessimism              0.230    22.958    
                         clock uncertainty           -0.302    22.656    
    SLICE_X2Y64          FDRE (Setup_fdre_C_CE)      -0.205    22.451    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][15]
  -------------------------------------------------------------------
                         required time                         22.451    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                  9.428    

Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.044ns  (logic 1.370ns (13.639%)  route 8.674ns (86.361%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 22.728 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.671     2.979    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.798     5.295    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.419 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.151     5.570    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.694 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          1.253     6.947    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.153     7.100 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          1.672     8.773    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y51         LUT6 (Prop_lut6_I3_O)        0.327     9.100 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_2/O
                         net (fo=1, routed)           0.952    10.052    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[23]
    SLICE_X20Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.176 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_1/O
                         net (fo=32, routed)          2.848    13.023    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_23[0]
    SLICE_X2Y64          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.536    22.728    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X2Y64          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][24]/C
                         clock pessimism              0.230    22.958    
                         clock uncertainty           -0.302    22.656    
    SLICE_X2Y64          FDRE (Setup_fdre_C_CE)      -0.205    22.451    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][24]
  -------------------------------------------------------------------
                         required time                         22.451    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                  9.428    

Slack (MET) :             9.710ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 1.370ns (14.041%)  route 8.387ns (85.959%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 22.723 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.671     2.979    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.798     5.295    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.419 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.151     5.570    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.694 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          1.253     6.947    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.153     7.100 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          1.672     8.773    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y51         LUT6 (Prop_lut6_I3_O)        0.327     9.100 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_2/O
                         net (fo=1, routed)           0.952    10.052    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[23]
    SLICE_X20Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.176 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_1/O
                         net (fo=32, routed)          2.560    12.736    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_23[0]
    SLICE_X3Y68          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.531    22.723    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X3Y68          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][13]/C
                         clock pessimism              0.230    22.953    
                         clock uncertainty           -0.302    22.651    
    SLICE_X3Y68          FDRE (Setup_fdre_C_CE)      -0.205    22.446    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][13]
  -------------------------------------------------------------------
                         required time                         22.446    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  9.710    

Slack (MET) :             9.710ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 1.370ns (14.041%)  route 8.387ns (85.959%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 22.723 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.671     2.979    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.798     5.295    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.419 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.151     5.570    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.694 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          1.253     6.947    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.153     7.100 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          1.672     8.773    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y51         LUT6 (Prop_lut6_I3_O)        0.327     9.100 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_2/O
                         net (fo=1, routed)           0.952    10.052    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[23]
    SLICE_X20Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.176 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_1/O
                         net (fo=32, routed)          2.560    12.736    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_23[0]
    SLICE_X3Y68          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.531    22.723    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X3Y68          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][20]/C
                         clock pessimism              0.230    22.953    
                         clock uncertainty           -0.302    22.651    
    SLICE_X3Y68          FDRE (Setup_fdre_C_CE)      -0.205    22.446    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][20]
  -------------------------------------------------------------------
                         required time                         22.446    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  9.710    

Slack (MET) :             9.710ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 1.370ns (14.041%)  route 8.387ns (85.959%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 22.723 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.671     2.979    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.798     5.295    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.419 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.151     5.570    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.694 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          1.253     6.947    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.153     7.100 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          1.672     8.773    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y51         LUT6 (Prop_lut6_I3_O)        0.327     9.100 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_2/O
                         net (fo=1, routed)           0.952    10.052    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[23]
    SLICE_X20Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.176 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_1/O
                         net (fo=32, routed)          2.560    12.736    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_23[0]
    SLICE_X3Y68          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.531    22.723    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X3Y68          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][23]/C
                         clock pessimism              0.230    22.953    
                         clock uncertainty           -0.302    22.651    
    SLICE_X3Y68          FDRE (Setup_fdre_C_CE)      -0.205    22.446    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][23]
  -------------------------------------------------------------------
                         required time                         22.446    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  9.710    

Slack (MET) :             9.729ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.743ns  (logic 1.370ns (14.061%)  route 8.373ns (85.939%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 22.728 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.671     2.979    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.798     5.295    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.419 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.151     5.570    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.694 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          1.253     6.947    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.153     7.100 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          1.672     8.773    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y51         LUT6 (Prop_lut6_I3_O)        0.327     9.100 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_2/O
                         net (fo=1, routed)           0.952    10.052    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[23]
    SLICE_X20Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.176 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_1/O
                         net (fo=32, routed)          2.546    12.722    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_23[0]
    SLICE_X1Y58          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.536    22.728    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X1Y58          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][22]/C
                         clock pessimism              0.230    22.958    
                         clock uncertainty           -0.302    22.656    
    SLICE_X1Y58          FDRE (Setup_fdre_C_CE)      -0.205    22.451    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][22]
  -------------------------------------------------------------------
                         required time                         22.451    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                  9.729    

Slack (MET) :             9.729ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.743ns  (logic 1.370ns (14.061%)  route 8.373ns (85.939%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 22.728 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.671     2.979    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.798     5.295    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.419 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.151     5.570    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.694 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          1.253     6.947    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.153     7.100 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          1.672     8.773    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y51         LUT6 (Prop_lut6_I3_O)        0.327     9.100 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_2/O
                         net (fo=1, routed)           0.952    10.052    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[23]
    SLICE_X20Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.176 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_1/O
                         net (fo=32, routed)          2.546    12.722    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_23[0]
    SLICE_X1Y58          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.536    22.728    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X1Y58          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][30]/C
                         clock pessimism              0.230    22.958    
                         clock uncertainty           -0.302    22.656    
    SLICE_X1Y58          FDRE (Setup_fdre_C_CE)      -0.205    22.451    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][30]
  -------------------------------------------------------------------
                         required time                         22.451    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                  9.729    

Slack (MET) :             9.946ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.520ns  (logic 1.370ns (14.391%)  route 8.150ns (85.609%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 22.722 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.671     2.979    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.798     5.295    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.419 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.151     5.570    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.694 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          1.253     6.947    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.153     7.100 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          1.672     8.773    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y51         LUT6 (Prop_lut6_I3_O)        0.327     9.100 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_2/O
                         net (fo=1, routed)           0.952    10.052    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[23]
    SLICE_X20Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.176 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_1/O
                         net (fo=32, routed)          2.323    12.499    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_23[0]
    SLICE_X5Y69          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.530    22.722    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X5Y69          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][12]/C
                         clock pessimism              0.230    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X5Y69          FDRE (Setup_fdre_C_CE)      -0.205    22.445    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][12]
  -------------------------------------------------------------------
                         required time                         22.445    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  9.946    

Slack (MET) :             9.946ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.520ns  (logic 1.370ns (14.391%)  route 8.150ns (85.609%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 22.722 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.671     2.979    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_rep__1/Q
                         net (fo=99, routed)          1.798     5.295    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.419 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.151     5.570    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.694 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          1.253     6.947    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.153     7.100 f  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          1.672     8.773    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y51         LUT6 (Prop_lut6_I3_O)        0.327     9.100 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_2/O
                         net (fo=1, routed)           0.952    10.052    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[23]
    SLICE_X20Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.176 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_1/O
                         net (fo=32, routed)          2.323    12.499    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_23[0]
    SLICE_X5Y69          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.530    22.722    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X5Y69          FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][21]/C
                         clock pessimism              0.230    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X5Y69          FDRE (Setup_fdre_C_CE)      -0.205    22.445    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][21]
  -------------------------------------------------------------------
                         required time                         22.445    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  9.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_rgb_in_out/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rgb_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.325%)  route 0.209ns (59.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.561     0.902    design_1_i/axi_gpio_rgb_in_out/U0/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  design_1_i/axi_gpio_rgb_in_out/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_gpio_rgb_in_out/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.209     1.251    design_1_i/axi_gpio_rgb_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][0]
    SLICE_X21Y47         FDRE                                         r  design_1_i/axi_gpio_rgb_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.831     1.201    design_1_i/axi_gpio_rgb_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_i/axi_gpio_rgb_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.070     1.237    design_1_i/axi_gpio_rgb_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.441%)  route 0.197ns (48.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.559     0.900    design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X24Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[0]/Q
                         net (fo=1, routed)           0.197     1.261    design_1_i/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg_n_0_[0]
    SLICE_X20Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.306 r  design_1_i/rst_ps7_0_50M/U0/SEQ/bsr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.306    design_1_i/rst_ps7_0_50M/U0/SEQ/p_5_out[2]
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.828     1.198    design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[2]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y39         FDRE (Hold_fdre_C_D)         0.121     1.285    design_1_i/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_sw_in_out/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_sw_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.098%)  route 0.211ns (59.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.560     0.901    design_1_i/axi_gpio_sw_in_out/U0/s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_gpio_sw_in_out/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.211     1.252    design_1_i/axi_gpio_sw_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][4]
    SLICE_X20Y44         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.830     1.200    design_1_i/axi_gpio_sw_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y44         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y44         FDRE (Hold_fdre_C_D)         0.063     1.229    design_1_i/axi_gpio_sw_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_sw_in_out/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_sw_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.542%)  route 0.216ns (60.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.559     0.900    design_1_i/axi_gpio_sw_in_out/U0/s_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/axi_gpio_sw_in_out/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.216     1.256    design_1_i/axi_gpio_sw_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][2]
    SLICE_X20Y44         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.830     1.200    design_1_i/axi_gpio_sw_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y44         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y44         FDRE (Hold_fdre_C_D)         0.063     1.229    design_1_i/axi_gpio_sw_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_rgb_in_out/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rgb_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.641%)  route 0.234ns (62.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.561     0.902    design_1_i/axi_gpio_rgb_in_out/U0/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  design_1_i/axi_gpio_rgb_in_out/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_gpio_rgb_in_out/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.234     1.276    design_1_i/axi_gpio_rgb_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][1]
    SLICE_X21Y47         FDRE                                         r  design_1_i/axi_gpio_rgb_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.831     1.201    design_1_i/axi_gpio_rgb_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_i/axi_gpio_rgb_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.066     1.233    design_1_i/axi_gpio_rgb_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_sw_in_out/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_sw_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.208%)  route 0.228ns (61.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.559     0.900    design_1_i/axi_gpio_sw_in_out/U0/s_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/axi_gpio_sw_in_out/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.228     1.269    design_1_i/axi_gpio_sw_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][1]
    SLICE_X20Y44         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.830     1.200    design_1_i/axi_gpio_sw_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y44         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y44         FDRE (Hold_fdre_C_D)         0.052     1.218    design_1_i/axi_gpio_sw_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.247ns (56.319%)  route 0.192ns (43.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.559     0.900    design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X24Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[0]/Q
                         net (fo=1, routed)           0.192     1.239    design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg_n_0_[0]
    SLICE_X20Y39         LUT2 (Prop_lut2_I1_O)        0.099     1.338 r  design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/rst_ps7_0_50M/U0/SEQ/p_3_out[2]
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.828     1.198    design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y39         FDRE (Hold_fdre_C_D)         0.121     1.285    design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_btns_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.138%)  route 0.226ns (54.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.560     0.901    design_1_i/axi_gpio_btns_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X25Y46         FDRE                                         r  design_1_i/axi_gpio_btns_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_gpio_btns_in_out/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/Q
                         net (fo=1, routed)           0.226     1.268    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[1]
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.313 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=2, routed)           0.000     1.313    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X18Y47         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.832     1.202    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X18Y47         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.091     1.259    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.494%)  route 0.188ns (59.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.188     1.239    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.246ns (55.516%)  route 0.197ns (44.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.559     0.900    design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X20Y40         FDSE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDSE (Prop_fdse_C_Q)         0.148     1.048 r  design_1_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/Q
                         net (fo=11, routed)          0.197     1.245    design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en
    SLICE_X24Y40         LUT4 (Prop_lut4_I0_O)        0.098     1.343 r  design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.343    design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec0__0
    SLICE_X24Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.827     1.197    design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X24Y40         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y40         FDRE (Hold_fdre_C_D)         0.121     1.284    design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         20.000      15.001     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     BUFG/I           n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X20Y59     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][3]/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X20Y59     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][4]/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X9Y64      design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][5]/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X9Y64      design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][6]/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X9Y64      design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][7]/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X20Y59     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][8]/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X20Y51     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][9]/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X15Y65     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][0]/C
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.500      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.501      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X12Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X12Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X12Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X10Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X12Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X12Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X12Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X12Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.500      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.501      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X16Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X16Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X12Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X12Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X12Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X12Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X10Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X10Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       45.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.218ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/signal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        54.599ns  (logic 26.645ns (48.802%)  route 27.954ns (51.198%))
  Logic Levels:           61  (CARRY4=32 DSP48E1=4 LUT2=1 LUT3=7 LUT4=5 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 98.663 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.664    -0.694    design_1_i/BTNs_test_0/inst/clk
    SLICE_X10Y25         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.965     1.789    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.124     1.913 r  design_1_i/hsv_to_rgb_0/inst/R7_i_10/O
                         net (fo=4, routed)           0.917     2.830    design_1_i/hsv_to_rgb_0/inst/R7_i_10_n_0
    SLICE_X4Y14          LUT3 (Prop_lut3_I1_O)        0.124     2.954 r  design_1_i/hsv_to_rgb_0/inst/R7_i_3/O
                         net (fo=1, routed)           0.926     3.881    design_1_i/hsv_to_rgb_0/inst/R7_i_3_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     7.917 r  design_1_i/hsv_to_rgb_0/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.919    design_1_i/hsv_to_rgb_0/inst/R7_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.437 r  design_1_i/hsv_to_rgb_0/inst/R7__0/P[1]
                         net (fo=24, routed)          1.512    10.948    design_1_i/hsv_to_rgb_0/inst/R7__0_n_104
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.153    11.101 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113/O
                         net (fo=2, routed)           0.708    11.809    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.331    12.140 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117/O
                         net (fo=1, routed)           0.000    12.140    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.516 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.516    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.633 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.633    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.852 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           0.845    13.698    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17_n_7
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.295    13.993 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.692    14.685    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I1_O)        0.124    14.809 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.708    15.516    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.640 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    15.640    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.248 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.882    18.130    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X17Y11         LUT3 (Prop_lut3_I1_O)        0.307    18.437 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.618    19.055    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.459 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.576 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.576    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.899 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.938    20.837    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X14Y13         LUT4 (Prop_lut4_I1_O)        0.306    21.143 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.143    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.693 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.693    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.879    22.729    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X13Y10         LUT6 (Prop_lut6_I4_O)        0.329    23.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    23.058    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.608 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.608    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.722 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.722    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.836 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.836    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.170 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.793    24.963    design_1_i/hsv_to_rgb_0/inst/R50_in[13]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.178 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.180    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.698 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[3]
                         net (fo=15, routed)          1.609    32.307    design_1_i/hsv_to_rgb_0/inst/R4__0_n_102
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.150    32.457 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2/O
                         net (fo=4, routed)           0.851    33.308    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.348    33.656 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6/O
                         net (fo=1, routed)           0.000    33.656    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.054 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.054    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.168    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.282    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.618 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.045    35.663    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_7
    SLICE_X7Y17          LUT3 (Prop_lut3_I2_O)        0.324    35.987 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.633    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I3_O)        0.332    36.965 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    36.965    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.497 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.497    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.611 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.611    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.924 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.994    38.918    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_4
    SLICE_X8Y23          LUT2 (Prop_lut2_I0_O)        0.306    39.224 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.224    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.757 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.757    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.976 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.001    40.976    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.295    41.271 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.271    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.821 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.821    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.978 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.504    43.482    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.329    43.811 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1_i_2/O
                         net (fo=1, routed)           0.000    43.811    design_1_i/hsv_to_rgb_0/inst/p_0_in[10]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.209 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.209    design_1_i/hsv_to_rgb_0/inst/R2_carry__1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.323    design_1_i/hsv_to_rgb_0/inst/R2_carry__2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.437 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.437    design_1_i/hsv_to_rgb_0/inst/R2_carry__3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.551 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.551    design_1_i/hsv_to_rgb_0/inst/R2_carry__4_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.779 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__5/CO[2]
                         net (fo=8, routed)           1.555    46.335    design_1_i/hsv_to_rgb_0/inst/R2_carry__5_n_1
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.313    46.648 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_4/O
                         net (fo=1, routed)           0.000    46.648    design_1_i/hsv_to_rgb_0/inst/R1[0]
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.180 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.180    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.493 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           0.579    48.072    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X18Y18         LUT6 (Prop_lut6_I5_O)        0.306    48.378 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_7/O
                         net (fo=3, routed)           0.832    49.210    design_1_i/hsv_to_rgb_0/inst/R[7]_i_7_n_0
    SLICE_X21Y17         LUT5 (Prop_lut5_I0_O)        0.124    49.334 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_2/O
                         net (fo=2, routed)           0.974    50.308    design_1_i/hsv_to_rgb_0/inst/B[7]_i_2_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I0_O)        0.124    50.432 f  design_1_i/hsv_to_rgb_0/inst/B[5]_i_3/O
                         net (fo=7, routed)           0.844    51.276    design_1_i/hsv_to_rgb_0/inst/B[5]_i_3_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I3_O)        0.124    51.400 r  design_1_i/hsv_to_rgb_0/inst/B[4]_i_1/O
                         net (fo=2, routed)           0.716    52.116    design_1_i/hsv_to_rgb_0/inst/B[4]_i_1_n_0
    SLICE_X27Y15         LUT6 (Prop_lut6_I2_O)        0.124    52.240 r  design_1_i/hsv_to_rgb_0/inst/signal_i_8/O
                         net (fo=1, routed)           0.614    52.853    design_1_i/hsv_to_rgb_0/inst/signal_i_8_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I0_O)        0.124    52.977 r  design_1_i/hsv_to_rgb_0/inst/signal_i_2/O
                         net (fo=1, routed)           0.803    53.780    design_1_i/hsv_to_rgb_0/inst/signal_i_2_n_0
    SLICE_X28Y17         LUT6 (Prop_lut6_I0_O)        0.124    53.904 r  design_1_i/hsv_to_rgb_0/inst/signal_i_1/O
                         net (fo=1, routed)           0.000    53.904    design_1_i/hsv_to_rgb_0/inst/signal_reg0
    SLICE_X28Y17         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.494    98.663    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X28Y17         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/signal_reg/C
                         clock pessimism              0.487    99.150    
                         clock uncertainty           -0.105    99.045    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.077    99.122    design_1_i/hsv_to_rgb_0/inst/signal_reg
  -------------------------------------------------------------------
                         required time                         99.122    
                         arrival time                         -53.904    
  -------------------------------------------------------------------
                         slack                                 45.218    

Slack (MET) :             46.772ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.923ns  (logic 26.397ns (49.878%)  route 26.526ns (50.122%))
  Logic Levels:           59  (CARRY4=32 DSP48E1=4 LUT2=1 LUT3=7 LUT4=7 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 98.664 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.664    -0.694    design_1_i/BTNs_test_0/inst/clk
    SLICE_X10Y25         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.965     1.789    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.124     1.913 r  design_1_i/hsv_to_rgb_0/inst/R7_i_10/O
                         net (fo=4, routed)           0.917     2.830    design_1_i/hsv_to_rgb_0/inst/R7_i_10_n_0
    SLICE_X4Y14          LUT3 (Prop_lut3_I1_O)        0.124     2.954 r  design_1_i/hsv_to_rgb_0/inst/R7_i_3/O
                         net (fo=1, routed)           0.926     3.881    design_1_i/hsv_to_rgb_0/inst/R7_i_3_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     7.917 r  design_1_i/hsv_to_rgb_0/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.919    design_1_i/hsv_to_rgb_0/inst/R7_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.437 r  design_1_i/hsv_to_rgb_0/inst/R7__0/P[1]
                         net (fo=24, routed)          1.512    10.948    design_1_i/hsv_to_rgb_0/inst/R7__0_n_104
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.153    11.101 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113/O
                         net (fo=2, routed)           0.708    11.809    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.331    12.140 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117/O
                         net (fo=1, routed)           0.000    12.140    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.516 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.516    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.633 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.633    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.852 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           0.845    13.698    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17_n_7
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.295    13.993 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.692    14.685    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I1_O)        0.124    14.809 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.708    15.516    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.640 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    15.640    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.248 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.882    18.130    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X17Y11         LUT3 (Prop_lut3_I1_O)        0.307    18.437 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.618    19.055    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.459 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.576 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.576    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.899 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.938    20.837    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X14Y13         LUT4 (Prop_lut4_I1_O)        0.306    21.143 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.143    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.693 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.693    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.879    22.729    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X13Y10         LUT6 (Prop_lut6_I4_O)        0.329    23.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    23.058    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.608 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.608    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.722 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.722    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.836 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.836    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.170 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.793    24.963    design_1_i/hsv_to_rgb_0/inst/R50_in[13]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.178 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.180    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.698 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[3]
                         net (fo=15, routed)          1.609    32.307    design_1_i/hsv_to_rgb_0/inst/R4__0_n_102
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.150    32.457 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2/O
                         net (fo=4, routed)           0.851    33.308    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.348    33.656 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6/O
                         net (fo=1, routed)           0.000    33.656    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.054 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.054    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.168    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.282    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.618 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.045    35.663    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_7
    SLICE_X7Y17          LUT3 (Prop_lut3_I2_O)        0.324    35.987 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.633    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I3_O)        0.332    36.965 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    36.965    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.497 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.497    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.611 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.611    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.924 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.994    38.918    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_4
    SLICE_X8Y23          LUT2 (Prop_lut2_I0_O)        0.306    39.224 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.224    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.757 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.757    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.976 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.001    40.976    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.295    41.271 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.271    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.821 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.821    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.978 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.504    43.482    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.329    43.811 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1_i_2/O
                         net (fo=1, routed)           0.000    43.811    design_1_i/hsv_to_rgb_0/inst/p_0_in[10]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.209 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.209    design_1_i/hsv_to_rgb_0/inst/R2_carry__1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.323    design_1_i/hsv_to_rgb_0/inst/R2_carry__2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.437 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.437    design_1_i/hsv_to_rgb_0/inst/R2_carry__3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.551 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.551    design_1_i/hsv_to_rgb_0/inst/R2_carry__4_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.779 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__5/CO[2]
                         net (fo=8, routed)           1.555    46.335    design_1_i/hsv_to_rgb_0/inst/R2_carry__5_n_1
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.313    46.648 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_4/O
                         net (fo=1, routed)           0.000    46.648    design_1_i/hsv_to_rgb_0/inst/R1[0]
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.180 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.180    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.493 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           0.579    48.072    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X18Y18         LUT6 (Prop_lut6_I5_O)        0.306    48.378 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_7/O
                         net (fo=3, routed)           0.832    49.210    design_1_i/hsv_to_rgb_0/inst/R[7]_i_7_n_0
    SLICE_X21Y17         LUT5 (Prop_lut5_I0_O)        0.124    49.334 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_2/O
                         net (fo=2, routed)           0.974    50.308    design_1_i/hsv_to_rgb_0/inst/B[7]_i_2_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I0_O)        0.124    50.432 f  design_1_i/hsv_to_rgb_0/inst/B[5]_i_3/O
                         net (fo=7, routed)           0.512    50.944    design_1_i/hsv_to_rgb_0/inst/B[5]_i_3_n_0
    SLICE_X25Y16         LUT4 (Prop_lut4_I3_O)        0.124    51.068 r  design_1_i/hsv_to_rgb_0/inst/B[6]_i_3/O
                         net (fo=3, routed)           0.457    51.525    design_1_i/hsv_to_rgb_0/inst/B[6]_i_3_n_0
    SLICE_X25Y16         LUT4 (Prop_lut4_I3_O)        0.124    51.649 r  design_1_i/hsv_to_rgb_0/inst/B[6]_i_1/O
                         net (fo=2, routed)           0.580    52.229    design_1_i/hsv_to_rgb_0/inst/B[6]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.495    98.664    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X28Y16         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/C
                         clock pessimism              0.487    99.151    
                         clock uncertainty           -0.105    99.046    
    SLICE_X28Y16         FDRE (Setup_fdre_C_D)       -0.045    99.001    design_1_i/hsv_to_rgb_0/inst/B_reg[6]
  -------------------------------------------------------------------
                         required time                         99.001    
                         arrival time                         -52.229    
  -------------------------------------------------------------------
                         slack                                 46.772    

Slack (MET) :             47.233ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.533ns  (logic 26.095ns (49.673%)  route 26.438ns (50.327%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=7 LUT4=6 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 98.661 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.664    -0.694    design_1_i/BTNs_test_0/inst/clk
    SLICE_X10Y25         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.965     1.789    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.124     1.913 r  design_1_i/hsv_to_rgb_0/inst/R7_i_10/O
                         net (fo=4, routed)           0.917     2.830    design_1_i/hsv_to_rgb_0/inst/R7_i_10_n_0
    SLICE_X4Y14          LUT3 (Prop_lut3_I1_O)        0.124     2.954 r  design_1_i/hsv_to_rgb_0/inst/R7_i_3/O
                         net (fo=1, routed)           0.926     3.881    design_1_i/hsv_to_rgb_0/inst/R7_i_3_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     7.917 r  design_1_i/hsv_to_rgb_0/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.919    design_1_i/hsv_to_rgb_0/inst/R7_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.437 r  design_1_i/hsv_to_rgb_0/inst/R7__0/P[1]
                         net (fo=24, routed)          1.512    10.948    design_1_i/hsv_to_rgb_0/inst/R7__0_n_104
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.153    11.101 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113/O
                         net (fo=2, routed)           0.708    11.809    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.331    12.140 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117/O
                         net (fo=1, routed)           0.000    12.140    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.516 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.516    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.633 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.633    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.852 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           0.845    13.698    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17_n_7
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.295    13.993 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.692    14.685    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I1_O)        0.124    14.809 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.708    15.516    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.640 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    15.640    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.248 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.882    18.130    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X17Y11         LUT3 (Prop_lut3_I1_O)        0.307    18.437 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.618    19.055    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.459 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.576 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.576    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.899 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.938    20.837    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X14Y13         LUT4 (Prop_lut4_I1_O)        0.306    21.143 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.143    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.693 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.693    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.879    22.729    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X13Y10         LUT6 (Prop_lut6_I4_O)        0.329    23.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    23.058    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.608 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.608    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.722 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.722    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.836 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.836    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.170 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.793    24.963    design_1_i/hsv_to_rgb_0/inst/R50_in[13]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.178 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.180    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.698 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[3]
                         net (fo=15, routed)          1.609    32.307    design_1_i/hsv_to_rgb_0/inst/R4__0_n_102
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.150    32.457 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2/O
                         net (fo=4, routed)           0.851    33.308    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.348    33.656 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6/O
                         net (fo=1, routed)           0.000    33.656    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.054 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.054    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.168    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.282    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.618 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.045    35.663    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_7
    SLICE_X7Y17          LUT3 (Prop_lut3_I2_O)        0.324    35.987 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.633    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I3_O)        0.332    36.965 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    36.965    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.497 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.497    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.611 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.611    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.924 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.994    38.918    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_4
    SLICE_X8Y23          LUT2 (Prop_lut2_I0_O)        0.306    39.224 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.224    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.757 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.757    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.976 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.001    40.976    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.295    41.271 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.271    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.821 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.821    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.978 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.504    43.482    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.329    43.811 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1_i_2/O
                         net (fo=1, routed)           0.000    43.811    design_1_i/hsv_to_rgb_0/inst/p_0_in[10]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.209 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.209    design_1_i/hsv_to_rgb_0/inst/R2_carry__1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.323    design_1_i/hsv_to_rgb_0/inst/R2_carry__2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.437 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.437    design_1_i/hsv_to_rgb_0/inst/R2_carry__3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.551 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.551    design_1_i/hsv_to_rgb_0/inst/R2_carry__4_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.779 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__5/CO[2]
                         net (fo=8, routed)           1.555    46.335    design_1_i/hsv_to_rgb_0/inst/R2_carry__5_n_1
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.313    46.648 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_4/O
                         net (fo=1, routed)           0.000    46.648    design_1_i/hsv_to_rgb_0/inst/R1[0]
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    47.195 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/O[2]
                         net (fo=1, routed)           0.559    47.754    design_1_i/hsv_to_rgb_0/inst/data3[2]
    SLICE_X19Y16         LUT6 (Prop_lut6_I5_O)        0.302    48.056 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_4/O
                         net (fo=4, routed)           0.658    48.713    design_1_i/hsv_to_rgb_0/inst/R[2]_i_4_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I4_O)        0.124    48.837 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_2/O
                         net (fo=3, routed)           0.808    49.645    design_1_i/hsv_to_rgb_0/inst/R[2]_i_2_n_0
    SLICE_X26Y17         LUT6 (Prop_lut6_I0_O)        0.124    49.769 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_9/O
                         net (fo=2, routed)           0.914    50.683    design_1_i/hsv_to_rgb_0/inst/R[7]_i_9_n_0
    SLICE_X25Y17         LUT5 (Prop_lut5_I1_O)        0.124    50.807 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_3/O
                         net (fo=7, routed)           0.908    51.715    design_1_i/hsv_to_rgb_0/inst/R[6]_i_3_n_0
    SLICE_X27Y18         LUT4 (Prop_lut4_I3_O)        0.124    51.839 r  design_1_i/hsv_to_rgb_0/inst/R[3]_i_1/O
                         net (fo=2, routed)           0.000    51.839    design_1_i/hsv_to_rgb_0/inst/p_0_in1_in[3]
    SLICE_X27Y18         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.492    98.661    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X27Y18         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/C
                         clock pessimism              0.487    99.148    
                         clock uncertainty           -0.105    99.043    
    SLICE_X27Y18         FDRE (Setup_fdre_C_D)        0.029    99.072    design_1_i/hsv_to_rgb_0/inst/R_reg[3]
  -------------------------------------------------------------------
                         required time                         99.072    
                         arrival time                         -51.839    
  -------------------------------------------------------------------
                         slack                                 47.233    

Slack (MET) :             47.409ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.248ns  (logic 26.095ns (49.945%)  route 26.153ns (50.055%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=7 LUT4=6 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 98.661 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.664    -0.694    design_1_i/BTNs_test_0/inst/clk
    SLICE_X10Y25         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.965     1.789    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.124     1.913 r  design_1_i/hsv_to_rgb_0/inst/R7_i_10/O
                         net (fo=4, routed)           0.917     2.830    design_1_i/hsv_to_rgb_0/inst/R7_i_10_n_0
    SLICE_X4Y14          LUT3 (Prop_lut3_I1_O)        0.124     2.954 r  design_1_i/hsv_to_rgb_0/inst/R7_i_3/O
                         net (fo=1, routed)           0.926     3.881    design_1_i/hsv_to_rgb_0/inst/R7_i_3_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     7.917 r  design_1_i/hsv_to_rgb_0/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.919    design_1_i/hsv_to_rgb_0/inst/R7_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.437 r  design_1_i/hsv_to_rgb_0/inst/R7__0/P[1]
                         net (fo=24, routed)          1.512    10.948    design_1_i/hsv_to_rgb_0/inst/R7__0_n_104
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.153    11.101 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113/O
                         net (fo=2, routed)           0.708    11.809    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.331    12.140 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117/O
                         net (fo=1, routed)           0.000    12.140    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.516 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.516    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.633 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.633    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.852 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           0.845    13.698    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17_n_7
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.295    13.993 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.692    14.685    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I1_O)        0.124    14.809 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.708    15.516    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.640 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    15.640    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.248 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.882    18.130    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X17Y11         LUT3 (Prop_lut3_I1_O)        0.307    18.437 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.618    19.055    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.459 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.576 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.576    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.899 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.938    20.837    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X14Y13         LUT4 (Prop_lut4_I1_O)        0.306    21.143 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.143    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.693 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.693    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.879    22.729    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X13Y10         LUT6 (Prop_lut6_I4_O)        0.329    23.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    23.058    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.608 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.608    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.722 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.722    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.836 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.836    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.170 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.793    24.963    design_1_i/hsv_to_rgb_0/inst/R50_in[13]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.178 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.180    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.698 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[3]
                         net (fo=15, routed)          1.609    32.307    design_1_i/hsv_to_rgb_0/inst/R4__0_n_102
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.150    32.457 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2/O
                         net (fo=4, routed)           0.851    33.308    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.348    33.656 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6/O
                         net (fo=1, routed)           0.000    33.656    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.054 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.054    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.168    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.282    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.618 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.045    35.663    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_7
    SLICE_X7Y17          LUT3 (Prop_lut3_I2_O)        0.324    35.987 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.633    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I3_O)        0.332    36.965 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    36.965    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.497 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.497    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.611 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.611    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.924 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.994    38.918    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_4
    SLICE_X8Y23          LUT2 (Prop_lut2_I0_O)        0.306    39.224 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.224    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.757 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.757    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.976 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.001    40.976    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.295    41.271 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.271    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.821 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.821    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.978 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.504    43.482    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.329    43.811 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1_i_2/O
                         net (fo=1, routed)           0.000    43.811    design_1_i/hsv_to_rgb_0/inst/p_0_in[10]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.209 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.209    design_1_i/hsv_to_rgb_0/inst/R2_carry__1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.323    design_1_i/hsv_to_rgb_0/inst/R2_carry__2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.437 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.437    design_1_i/hsv_to_rgb_0/inst/R2_carry__3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.551 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.551    design_1_i/hsv_to_rgb_0/inst/R2_carry__4_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.779 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__5/CO[2]
                         net (fo=8, routed)           1.555    46.335    design_1_i/hsv_to_rgb_0/inst/R2_carry__5_n_1
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.313    46.648 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_4/O
                         net (fo=1, routed)           0.000    46.648    design_1_i/hsv_to_rgb_0/inst/R1[0]
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    47.195 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/O[2]
                         net (fo=1, routed)           0.559    47.754    design_1_i/hsv_to_rgb_0/inst/data3[2]
    SLICE_X19Y16         LUT6 (Prop_lut6_I5_O)        0.302    48.056 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_4/O
                         net (fo=4, routed)           0.658    48.713    design_1_i/hsv_to_rgb_0/inst/R[2]_i_4_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I4_O)        0.124    48.837 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_2/O
                         net (fo=3, routed)           0.808    49.645    design_1_i/hsv_to_rgb_0/inst/R[2]_i_2_n_0
    SLICE_X26Y17         LUT6 (Prop_lut6_I0_O)        0.124    49.769 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_9/O
                         net (fo=2, routed)           0.671    50.440    design_1_i/hsv_to_rgb_0/inst/R[7]_i_9_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I5_O)        0.124    50.564 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_3/O
                         net (fo=1, routed)           0.286    50.851    design_1_i/hsv_to_rgb_0/inst/R[7]_i_3_n_0
    SLICE_X24Y17         LUT4 (Prop_lut4_I3_O)        0.124    50.975 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_1/O
                         net (fo=2, routed)           0.578    51.553    design_1_i/hsv_to_rgb_0/inst/p_0_in1_in[7]
    SLICE_X27Y18         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.492    98.661    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X27Y18         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/C
                         clock pessimism              0.487    99.148    
                         clock uncertainty           -0.105    99.043    
    SLICE_X27Y18         FDRE (Setup_fdre_C_D)       -0.081    98.962    design_1_i/hsv_to_rgb_0/inst/R_reg[7]
  -------------------------------------------------------------------
                         required time                         98.962    
                         arrival time                         -51.553    
  -------------------------------------------------------------------
                         slack                                 47.409    

Slack (MET) :             47.444ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.266ns  (logic 26.273ns (50.268%)  route 25.993ns (49.732%))
  Logic Levels:           58  (CARRY4=32 DSP48E1=4 LUT2=1 LUT3=7 LUT4=5 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 98.664 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.664    -0.694    design_1_i/BTNs_test_0/inst/clk
    SLICE_X10Y25         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.965     1.789    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.124     1.913 r  design_1_i/hsv_to_rgb_0/inst/R7_i_10/O
                         net (fo=4, routed)           0.917     2.830    design_1_i/hsv_to_rgb_0/inst/R7_i_10_n_0
    SLICE_X4Y14          LUT3 (Prop_lut3_I1_O)        0.124     2.954 r  design_1_i/hsv_to_rgb_0/inst/R7_i_3/O
                         net (fo=1, routed)           0.926     3.881    design_1_i/hsv_to_rgb_0/inst/R7_i_3_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     7.917 r  design_1_i/hsv_to_rgb_0/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.919    design_1_i/hsv_to_rgb_0/inst/R7_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.437 r  design_1_i/hsv_to_rgb_0/inst/R7__0/P[1]
                         net (fo=24, routed)          1.512    10.948    design_1_i/hsv_to_rgb_0/inst/R7__0_n_104
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.153    11.101 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113/O
                         net (fo=2, routed)           0.708    11.809    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.331    12.140 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117/O
                         net (fo=1, routed)           0.000    12.140    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.516 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.516    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.633 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.633    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.852 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           0.845    13.698    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17_n_7
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.295    13.993 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.692    14.685    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I1_O)        0.124    14.809 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.708    15.516    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.640 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    15.640    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.248 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.882    18.130    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X17Y11         LUT3 (Prop_lut3_I1_O)        0.307    18.437 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.618    19.055    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.459 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.576 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.576    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.899 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.938    20.837    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X14Y13         LUT4 (Prop_lut4_I1_O)        0.306    21.143 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.143    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.693 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.693    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.879    22.729    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X13Y10         LUT6 (Prop_lut6_I4_O)        0.329    23.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    23.058    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.608 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.608    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.722 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.722    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.836 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.836    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.170 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.793    24.963    design_1_i/hsv_to_rgb_0/inst/R50_in[13]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.178 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.180    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.698 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[3]
                         net (fo=15, routed)          1.609    32.307    design_1_i/hsv_to_rgb_0/inst/R4__0_n_102
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.150    32.457 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2/O
                         net (fo=4, routed)           0.851    33.308    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.348    33.656 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6/O
                         net (fo=1, routed)           0.000    33.656    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.054 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.054    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.168    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.282    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.618 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.045    35.663    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_7
    SLICE_X7Y17          LUT3 (Prop_lut3_I2_O)        0.324    35.987 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.633    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I3_O)        0.332    36.965 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    36.965    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.497 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.497    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.611 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.611    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.924 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.994    38.918    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_4
    SLICE_X8Y23          LUT2 (Prop_lut2_I0_O)        0.306    39.224 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.224    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.757 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.757    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.976 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.001    40.976    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.295    41.271 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.271    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.821 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.821    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.978 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.504    43.482    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.329    43.811 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1_i_2/O
                         net (fo=1, routed)           0.000    43.811    design_1_i/hsv_to_rgb_0/inst/p_0_in[10]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.209 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.209    design_1_i/hsv_to_rgb_0/inst/R2_carry__1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.323    design_1_i/hsv_to_rgb_0/inst/R2_carry__2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.437 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.437    design_1_i/hsv_to_rgb_0/inst/R2_carry__3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.551 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.551    design_1_i/hsv_to_rgb_0/inst/R2_carry__4_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.779 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__5/CO[2]
                         net (fo=8, routed)           1.555    46.335    design_1_i/hsv_to_rgb_0/inst/R2_carry__5_n_1
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.313    46.648 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_4/O
                         net (fo=1, routed)           0.000    46.648    design_1_i/hsv_to_rgb_0/inst/R1[0]
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.180 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.180    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.493 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           0.579    48.072    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X18Y18         LUT6 (Prop_lut6_I5_O)        0.306    48.378 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_7/O
                         net (fo=3, routed)           0.832    49.210    design_1_i/hsv_to_rgb_0/inst/R[7]_i_7_n_0
    SLICE_X21Y17         LUT5 (Prop_lut5_I0_O)        0.124    49.334 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_2/O
                         net (fo=2, routed)           0.974    50.308    design_1_i/hsv_to_rgb_0/inst/B[7]_i_2_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I0_O)        0.124    50.432 f  design_1_i/hsv_to_rgb_0/inst/B[5]_i_3/O
                         net (fo=7, routed)           0.670    51.102    design_1_i/hsv_to_rgb_0/inst/B[5]_i_3_n_0
    SLICE_X27Y16         LUT6 (Prop_lut6_I2_O)        0.124    51.226 r  design_1_i/hsv_to_rgb_0/inst/B[3]_i_1/O
                         net (fo=2, routed)           0.346    51.572    design_1_i/hsv_to_rgb_0/inst/B[3]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.495    98.664    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X28Y16         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/C
                         clock pessimism              0.487    99.151    
                         clock uncertainty           -0.105    99.046    
    SLICE_X28Y16         FDRE (Setup_fdre_C_D)       -0.031    99.015    design_1_i/hsv_to_rgb_0/inst/B_reg[3]
  -------------------------------------------------------------------
                         required time                         99.015    
                         arrival time                         -51.572    
  -------------------------------------------------------------------
                         slack                                 47.444    

Slack (MET) :             47.448ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.320ns  (logic 26.095ns (49.876%)  route 26.225ns (50.124%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=7 LUT4=6 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 98.661 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.664    -0.694    design_1_i/BTNs_test_0/inst/clk
    SLICE_X10Y25         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.965     1.789    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.124     1.913 r  design_1_i/hsv_to_rgb_0/inst/R7_i_10/O
                         net (fo=4, routed)           0.917     2.830    design_1_i/hsv_to_rgb_0/inst/R7_i_10_n_0
    SLICE_X4Y14          LUT3 (Prop_lut3_I1_O)        0.124     2.954 r  design_1_i/hsv_to_rgb_0/inst/R7_i_3/O
                         net (fo=1, routed)           0.926     3.881    design_1_i/hsv_to_rgb_0/inst/R7_i_3_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     7.917 r  design_1_i/hsv_to_rgb_0/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.919    design_1_i/hsv_to_rgb_0/inst/R7_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.437 r  design_1_i/hsv_to_rgb_0/inst/R7__0/P[1]
                         net (fo=24, routed)          1.512    10.948    design_1_i/hsv_to_rgb_0/inst/R7__0_n_104
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.153    11.101 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113/O
                         net (fo=2, routed)           0.708    11.809    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.331    12.140 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117/O
                         net (fo=1, routed)           0.000    12.140    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.516 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.516    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.633 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.633    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.852 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           0.845    13.698    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17_n_7
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.295    13.993 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.692    14.685    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I1_O)        0.124    14.809 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.708    15.516    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.640 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    15.640    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.248 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.882    18.130    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X17Y11         LUT3 (Prop_lut3_I1_O)        0.307    18.437 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.618    19.055    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.459 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.576 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.576    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.899 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.938    20.837    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X14Y13         LUT4 (Prop_lut4_I1_O)        0.306    21.143 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.143    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.693 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.693    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.879    22.729    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X13Y10         LUT6 (Prop_lut6_I4_O)        0.329    23.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    23.058    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.608 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.608    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.722 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.722    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.836 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.836    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.170 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.793    24.963    design_1_i/hsv_to_rgb_0/inst/R50_in[13]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.178 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.180    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.698 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[3]
                         net (fo=15, routed)          1.609    32.307    design_1_i/hsv_to_rgb_0/inst/R4__0_n_102
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.150    32.457 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2/O
                         net (fo=4, routed)           0.851    33.308    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.348    33.656 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6/O
                         net (fo=1, routed)           0.000    33.656    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.054 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.054    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.168    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.282    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.618 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.045    35.663    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_7
    SLICE_X7Y17          LUT3 (Prop_lut3_I2_O)        0.324    35.987 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.633    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I3_O)        0.332    36.965 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    36.965    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.497 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.497    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.611 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.611    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.924 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.994    38.918    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_4
    SLICE_X8Y23          LUT2 (Prop_lut2_I0_O)        0.306    39.224 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.224    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.757 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.757    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.976 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.001    40.976    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.295    41.271 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.271    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.821 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.821    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.978 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.504    43.482    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.329    43.811 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1_i_2/O
                         net (fo=1, routed)           0.000    43.811    design_1_i/hsv_to_rgb_0/inst/p_0_in[10]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.209 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.209    design_1_i/hsv_to_rgb_0/inst/R2_carry__1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.323    design_1_i/hsv_to_rgb_0/inst/R2_carry__2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.437 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.437    design_1_i/hsv_to_rgb_0/inst/R2_carry__3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.551 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.551    design_1_i/hsv_to_rgb_0/inst/R2_carry__4_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.779 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__5/CO[2]
                         net (fo=8, routed)           1.555    46.335    design_1_i/hsv_to_rgb_0/inst/R2_carry__5_n_1
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.313    46.648 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_4/O
                         net (fo=1, routed)           0.000    46.648    design_1_i/hsv_to_rgb_0/inst/R1[0]
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    47.195 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/O[2]
                         net (fo=1, routed)           0.559    47.754    design_1_i/hsv_to_rgb_0/inst/data3[2]
    SLICE_X19Y16         LUT6 (Prop_lut6_I5_O)        0.302    48.056 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_4/O
                         net (fo=4, routed)           0.658    48.713    design_1_i/hsv_to_rgb_0/inst/R[2]_i_4_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I4_O)        0.124    48.837 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_2/O
                         net (fo=3, routed)           0.808    49.645    design_1_i/hsv_to_rgb_0/inst/R[2]_i_2_n_0
    SLICE_X26Y17         LUT6 (Prop_lut6_I0_O)        0.124    49.769 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_9/O
                         net (fo=2, routed)           0.914    50.683    design_1_i/hsv_to_rgb_0/inst/R[7]_i_9_n_0
    SLICE_X25Y17         LUT5 (Prop_lut5_I1_O)        0.124    50.807 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_3/O
                         net (fo=7, routed)           0.694    51.502    design_1_i/hsv_to_rgb_0/inst/R[6]_i_3_n_0
    SLICE_X26Y18         LUT4 (Prop_lut4_I3_O)        0.124    51.626 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1/O
                         net (fo=2, routed)           0.000    51.626    design_1_i/hsv_to_rgb_0/inst/p_0_in1_in[6]
    SLICE_X26Y18         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.492    98.661    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X26Y18         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
                         clock pessimism              0.487    99.148    
                         clock uncertainty           -0.105    99.043    
    SLICE_X26Y18         FDRE (Setup_fdre_C_D)        0.031    99.074    design_1_i/hsv_to_rgb_0/inst/R_reg[6]
  -------------------------------------------------------------------
                         required time                         99.074    
                         arrival time                         -51.626    
  -------------------------------------------------------------------
                         slack                                 47.448    

Slack (MET) :             47.450ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.316ns  (logic 26.095ns (49.880%)  route 26.221ns (50.120%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=7 LUT4=6 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 98.661 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.664    -0.694    design_1_i/BTNs_test_0/inst/clk
    SLICE_X10Y25         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.965     1.789    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.124     1.913 r  design_1_i/hsv_to_rgb_0/inst/R7_i_10/O
                         net (fo=4, routed)           0.917     2.830    design_1_i/hsv_to_rgb_0/inst/R7_i_10_n_0
    SLICE_X4Y14          LUT3 (Prop_lut3_I1_O)        0.124     2.954 r  design_1_i/hsv_to_rgb_0/inst/R7_i_3/O
                         net (fo=1, routed)           0.926     3.881    design_1_i/hsv_to_rgb_0/inst/R7_i_3_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     7.917 r  design_1_i/hsv_to_rgb_0/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.919    design_1_i/hsv_to_rgb_0/inst/R7_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.437 r  design_1_i/hsv_to_rgb_0/inst/R7__0/P[1]
                         net (fo=24, routed)          1.512    10.948    design_1_i/hsv_to_rgb_0/inst/R7__0_n_104
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.153    11.101 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113/O
                         net (fo=2, routed)           0.708    11.809    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.331    12.140 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117/O
                         net (fo=1, routed)           0.000    12.140    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.516 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.516    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.633 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.633    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.852 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           0.845    13.698    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17_n_7
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.295    13.993 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.692    14.685    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I1_O)        0.124    14.809 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.708    15.516    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.640 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    15.640    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.248 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.882    18.130    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X17Y11         LUT3 (Prop_lut3_I1_O)        0.307    18.437 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.618    19.055    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.459 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.576 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.576    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.899 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.938    20.837    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X14Y13         LUT4 (Prop_lut4_I1_O)        0.306    21.143 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.143    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.693 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.693    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.879    22.729    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X13Y10         LUT6 (Prop_lut6_I4_O)        0.329    23.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    23.058    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.608 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.608    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.722 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.722    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.836 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.836    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.170 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.793    24.963    design_1_i/hsv_to_rgb_0/inst/R50_in[13]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.178 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.180    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.698 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[3]
                         net (fo=15, routed)          1.609    32.307    design_1_i/hsv_to_rgb_0/inst/R4__0_n_102
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.150    32.457 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2/O
                         net (fo=4, routed)           0.851    33.308    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.348    33.656 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6/O
                         net (fo=1, routed)           0.000    33.656    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.054 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.054    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.168    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.282    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.618 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.045    35.663    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_7
    SLICE_X7Y17          LUT3 (Prop_lut3_I2_O)        0.324    35.987 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.633    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I3_O)        0.332    36.965 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    36.965    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.497 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.497    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.611 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.611    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.924 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.994    38.918    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_4
    SLICE_X8Y23          LUT2 (Prop_lut2_I0_O)        0.306    39.224 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.224    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.757 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.757    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.976 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.001    40.976    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.295    41.271 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.271    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.821 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.821    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.978 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.504    43.482    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.329    43.811 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1_i_2/O
                         net (fo=1, routed)           0.000    43.811    design_1_i/hsv_to_rgb_0/inst/p_0_in[10]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.209 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.209    design_1_i/hsv_to_rgb_0/inst/R2_carry__1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.323    design_1_i/hsv_to_rgb_0/inst/R2_carry__2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.437 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.437    design_1_i/hsv_to_rgb_0/inst/R2_carry__3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.551 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.551    design_1_i/hsv_to_rgb_0/inst/R2_carry__4_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.779 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__5/CO[2]
                         net (fo=8, routed)           1.555    46.335    design_1_i/hsv_to_rgb_0/inst/R2_carry__5_n_1
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.313    46.648 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_4/O
                         net (fo=1, routed)           0.000    46.648    design_1_i/hsv_to_rgb_0/inst/R1[0]
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    47.195 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/O[2]
                         net (fo=1, routed)           0.559    47.754    design_1_i/hsv_to_rgb_0/inst/data3[2]
    SLICE_X19Y16         LUT6 (Prop_lut6_I5_O)        0.302    48.056 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_4/O
                         net (fo=4, routed)           0.658    48.713    design_1_i/hsv_to_rgb_0/inst/R[2]_i_4_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I4_O)        0.124    48.837 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_2/O
                         net (fo=3, routed)           0.808    49.645    design_1_i/hsv_to_rgb_0/inst/R[2]_i_2_n_0
    SLICE_X26Y17         LUT6 (Prop_lut6_I0_O)        0.124    49.769 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_9/O
                         net (fo=2, routed)           0.914    50.683    design_1_i/hsv_to_rgb_0/inst/R[7]_i_9_n_0
    SLICE_X25Y17         LUT5 (Prop_lut5_I1_O)        0.124    50.807 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_3/O
                         net (fo=7, routed)           0.690    51.498    design_1_i/hsv_to_rgb_0/inst/R[6]_i_3_n_0
    SLICE_X26Y18         LUT4 (Prop_lut4_I3_O)        0.124    51.622 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_1/O
                         net (fo=2, routed)           0.000    51.622    design_1_i/hsv_to_rgb_0/inst/p_0_in1_in[0]
    SLICE_X26Y18         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.492    98.661    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X26Y18         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]/C
                         clock pessimism              0.487    99.148    
                         clock uncertainty           -0.105    99.043    
    SLICE_X26Y18         FDRE (Setup_fdre_C_D)        0.029    99.072    design_1_i/hsv_to_rgb_0/inst/R_reg[0]
  -------------------------------------------------------------------
                         required time                         99.072    
                         arrival time                         -51.622    
  -------------------------------------------------------------------
                         slack                                 47.450    

Slack (MET) :             47.521ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.242ns  (logic 26.095ns (49.951%)  route 26.147ns (50.049%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=7 LUT4=6 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 98.657 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.664    -0.694    design_1_i/BTNs_test_0/inst/clk
    SLICE_X10Y25         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.965     1.789    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.124     1.913 r  design_1_i/hsv_to_rgb_0/inst/R7_i_10/O
                         net (fo=4, routed)           0.917     2.830    design_1_i/hsv_to_rgb_0/inst/R7_i_10_n_0
    SLICE_X4Y14          LUT3 (Prop_lut3_I1_O)        0.124     2.954 r  design_1_i/hsv_to_rgb_0/inst/R7_i_3/O
                         net (fo=1, routed)           0.926     3.881    design_1_i/hsv_to_rgb_0/inst/R7_i_3_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     7.917 r  design_1_i/hsv_to_rgb_0/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.919    design_1_i/hsv_to_rgb_0/inst/R7_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.437 r  design_1_i/hsv_to_rgb_0/inst/R7__0/P[1]
                         net (fo=24, routed)          1.512    10.948    design_1_i/hsv_to_rgb_0/inst/R7__0_n_104
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.153    11.101 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113/O
                         net (fo=2, routed)           0.708    11.809    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.331    12.140 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117/O
                         net (fo=1, routed)           0.000    12.140    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.516 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.516    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.633 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.633    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.852 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           0.845    13.698    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17_n_7
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.295    13.993 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.692    14.685    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I1_O)        0.124    14.809 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.708    15.516    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.640 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    15.640    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.248 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.882    18.130    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X17Y11         LUT3 (Prop_lut3_I1_O)        0.307    18.437 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.618    19.055    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.459 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.576 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.576    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.899 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.938    20.837    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X14Y13         LUT4 (Prop_lut4_I1_O)        0.306    21.143 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.143    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.693 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.693    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.879    22.729    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X13Y10         LUT6 (Prop_lut6_I4_O)        0.329    23.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    23.058    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.608 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.608    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.722 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.722    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.836 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.836    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.170 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.793    24.963    design_1_i/hsv_to_rgb_0/inst/R50_in[13]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.178 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.180    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.698 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[3]
                         net (fo=15, routed)          1.609    32.307    design_1_i/hsv_to_rgb_0/inst/R4__0_n_102
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.150    32.457 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2/O
                         net (fo=4, routed)           0.851    33.308    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.348    33.656 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6/O
                         net (fo=1, routed)           0.000    33.656    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.054 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.054    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.168    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.282    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.618 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.045    35.663    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_7
    SLICE_X7Y17          LUT3 (Prop_lut3_I2_O)        0.324    35.987 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.633    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I3_O)        0.332    36.965 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    36.965    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.497 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.497    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.611 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.611    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.924 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.994    38.918    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_4
    SLICE_X8Y23          LUT2 (Prop_lut2_I0_O)        0.306    39.224 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.224    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.757 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.757    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.976 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.001    40.976    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.295    41.271 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.271    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.821 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.821    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.978 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.504    43.482    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.329    43.811 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1_i_2/O
                         net (fo=1, routed)           0.000    43.811    design_1_i/hsv_to_rgb_0/inst/p_0_in[10]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.209 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.209    design_1_i/hsv_to_rgb_0/inst/R2_carry__1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.323    design_1_i/hsv_to_rgb_0/inst/R2_carry__2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.437 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.437    design_1_i/hsv_to_rgb_0/inst/R2_carry__3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.551 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.551    design_1_i/hsv_to_rgb_0/inst/R2_carry__4_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.779 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__5/CO[2]
                         net (fo=8, routed)           1.555    46.335    design_1_i/hsv_to_rgb_0/inst/R2_carry__5_n_1
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.313    46.648 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_4/O
                         net (fo=1, routed)           0.000    46.648    design_1_i/hsv_to_rgb_0/inst/R1[0]
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    47.195 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/O[2]
                         net (fo=1, routed)           0.559    47.754    design_1_i/hsv_to_rgb_0/inst/data3[2]
    SLICE_X19Y16         LUT6 (Prop_lut6_I5_O)        0.302    48.056 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_4/O
                         net (fo=4, routed)           0.658    48.713    design_1_i/hsv_to_rgb_0/inst/R[2]_i_4_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I4_O)        0.124    48.837 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_2/O
                         net (fo=3, routed)           0.808    49.645    design_1_i/hsv_to_rgb_0/inst/R[2]_i_2_n_0
    SLICE_X26Y17         LUT6 (Prop_lut6_I0_O)        0.124    49.769 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_9/O
                         net (fo=2, routed)           0.914    50.683    design_1_i/hsv_to_rgb_0/inst/R[7]_i_9_n_0
    SLICE_X25Y17         LUT5 (Prop_lut5_I1_O)        0.124    50.807 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_3/O
                         net (fo=7, routed)           0.616    51.423    design_1_i/hsv_to_rgb_0/inst/R[6]_i_3_n_0
    SLICE_X25Y18         LUT4 (Prop_lut4_I3_O)        0.124    51.547 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_1/O
                         net (fo=2, routed)           0.000    51.547    design_1_i/hsv_to_rgb_0/inst/p_0_in1_in[2]
    SLICE_X25Y18         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.488    98.657    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X25Y18         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                         clock pessimism              0.487    99.144    
                         clock uncertainty           -0.105    99.039    
    SLICE_X25Y18         FDRE (Setup_fdre_C_D)        0.029    99.068    design_1_i/hsv_to_rgb_0/inst/R_reg[2]
  -------------------------------------------------------------------
                         required time                         99.068    
                         arrival time                         -51.547    
  -------------------------------------------------------------------
                         slack                                 47.521    

Slack (MET) :             47.525ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.240ns  (logic 26.095ns (49.953%)  route 26.145ns (50.047%))
  Logic Levels:           58  (CARRY4=31 DSP48E1=4 LUT2=1 LUT3=7 LUT4=6 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 98.657 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.664    -0.694    design_1_i/BTNs_test_0/inst/clk
    SLICE_X10Y25         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.965     1.789    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.124     1.913 r  design_1_i/hsv_to_rgb_0/inst/R7_i_10/O
                         net (fo=4, routed)           0.917     2.830    design_1_i/hsv_to_rgb_0/inst/R7_i_10_n_0
    SLICE_X4Y14          LUT3 (Prop_lut3_I1_O)        0.124     2.954 r  design_1_i/hsv_to_rgb_0/inst/R7_i_3/O
                         net (fo=1, routed)           0.926     3.881    design_1_i/hsv_to_rgb_0/inst/R7_i_3_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     7.917 r  design_1_i/hsv_to_rgb_0/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.919    design_1_i/hsv_to_rgb_0/inst/R7_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.437 r  design_1_i/hsv_to_rgb_0/inst/R7__0/P[1]
                         net (fo=24, routed)          1.512    10.948    design_1_i/hsv_to_rgb_0/inst/R7__0_n_104
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.153    11.101 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113/O
                         net (fo=2, routed)           0.708    11.809    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.331    12.140 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117/O
                         net (fo=1, routed)           0.000    12.140    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.516 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.516    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.633 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.633    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.852 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           0.845    13.698    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17_n_7
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.295    13.993 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.692    14.685    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I1_O)        0.124    14.809 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.708    15.516    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.640 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    15.640    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.248 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.882    18.130    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X17Y11         LUT3 (Prop_lut3_I1_O)        0.307    18.437 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.618    19.055    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.459 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.576 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.576    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.899 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.938    20.837    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X14Y13         LUT4 (Prop_lut4_I1_O)        0.306    21.143 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.143    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.693 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.693    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.879    22.729    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X13Y10         LUT6 (Prop_lut6_I4_O)        0.329    23.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    23.058    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.608 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.608    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.722 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.722    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.836 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.836    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.170 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.793    24.963    design_1_i/hsv_to_rgb_0/inst/R50_in[13]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.178 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.180    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.698 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[3]
                         net (fo=15, routed)          1.609    32.307    design_1_i/hsv_to_rgb_0/inst/R4__0_n_102
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.150    32.457 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2/O
                         net (fo=4, routed)           0.851    33.308    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.348    33.656 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6/O
                         net (fo=1, routed)           0.000    33.656    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.054 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.054    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.168    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.282    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.618 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.045    35.663    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_7
    SLICE_X7Y17          LUT3 (Prop_lut3_I2_O)        0.324    35.987 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.633    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I3_O)        0.332    36.965 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    36.965    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.497 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.497    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.611 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.611    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.924 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.994    38.918    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_4
    SLICE_X8Y23          LUT2 (Prop_lut2_I0_O)        0.306    39.224 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.224    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.757 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.757    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.976 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.001    40.976    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.295    41.271 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.271    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.821 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.821    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.978 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.504    43.482    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.329    43.811 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1_i_2/O
                         net (fo=1, routed)           0.000    43.811    design_1_i/hsv_to_rgb_0/inst/p_0_in[10]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.209 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.209    design_1_i/hsv_to_rgb_0/inst/R2_carry__1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.323    design_1_i/hsv_to_rgb_0/inst/R2_carry__2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.437 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.437    design_1_i/hsv_to_rgb_0/inst/R2_carry__3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.551 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.551    design_1_i/hsv_to_rgb_0/inst/R2_carry__4_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.779 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__5/CO[2]
                         net (fo=8, routed)           1.555    46.335    design_1_i/hsv_to_rgb_0/inst/R2_carry__5_n_1
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.313    46.648 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_4/O
                         net (fo=1, routed)           0.000    46.648    design_1_i/hsv_to_rgb_0/inst/R1[0]
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    47.195 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/O[2]
                         net (fo=1, routed)           0.559    47.754    design_1_i/hsv_to_rgb_0/inst/data3[2]
    SLICE_X19Y16         LUT6 (Prop_lut6_I5_O)        0.302    48.056 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_4/O
                         net (fo=4, routed)           0.658    48.713    design_1_i/hsv_to_rgb_0/inst/R[2]_i_4_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I4_O)        0.124    48.837 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_2/O
                         net (fo=3, routed)           0.808    49.645    design_1_i/hsv_to_rgb_0/inst/R[2]_i_2_n_0
    SLICE_X26Y17         LUT6 (Prop_lut6_I0_O)        0.124    49.769 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_9/O
                         net (fo=2, routed)           0.914    50.683    design_1_i/hsv_to_rgb_0/inst/R[7]_i_9_n_0
    SLICE_X25Y17         LUT5 (Prop_lut5_I1_O)        0.124    50.807 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_3/O
                         net (fo=7, routed)           0.614    51.421    design_1_i/hsv_to_rgb_0/inst/R[6]_i_3_n_0
    SLICE_X25Y18         LUT4 (Prop_lut4_I1_O)        0.124    51.545 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_1/O
                         net (fo=2, routed)           0.000    51.545    design_1_i/hsv_to_rgb_0/inst/p_0_in1_in[4]
    SLICE_X25Y18         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.488    98.657    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X25Y18         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
                         clock pessimism              0.487    99.144    
                         clock uncertainty           -0.105    99.039    
    SLICE_X25Y18         FDRE (Setup_fdre_C_D)        0.031    99.070    design_1_i/hsv_to_rgb_0/inst/R_reg[4]
  -------------------------------------------------------------------
                         required time                         99.070    
                         arrival time                         -51.545    
  -------------------------------------------------------------------
                         slack                                 47.525    

Slack (MET) :             47.565ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.203ns  (logic 26.503ns (50.769%)  route 25.700ns (49.231%))
  Logic Levels:           58  (CARRY4=32 DSP48E1=4 LUT2=1 LUT3=7 LUT4=6 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 98.661 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.664    -0.694    design_1_i/BTNs_test_0/inst/clk
    SLICE_X10Y25         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=7, routed)           1.965     1.789    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.124     1.913 r  design_1_i/hsv_to_rgb_0/inst/R7_i_10/O
                         net (fo=4, routed)           0.917     2.830    design_1_i/hsv_to_rgb_0/inst/R7_i_10_n_0
    SLICE_X4Y14          LUT3 (Prop_lut3_I1_O)        0.124     2.954 r  design_1_i/hsv_to_rgb_0/inst/R7_i_3/O
                         net (fo=1, routed)           0.926     3.881    design_1_i/hsv_to_rgb_0/inst/R7_i_3_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     7.917 r  design_1_i/hsv_to_rgb_0/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.919    design_1_i/hsv_to_rgb_0/inst/R7_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.437 r  design_1_i/hsv_to_rgb_0/inst/R7__0/P[1]
                         net (fo=24, routed)          1.512    10.948    design_1_i/hsv_to_rgb_0/inst/R7__0_n_104
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.153    11.101 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113/O
                         net (fo=2, routed)           0.708    11.809    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_113_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.331    12.140 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117/O
                         net (fo=1, routed)           0.000    12.140    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_117_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.516 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.516    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.633 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.633    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.852 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           0.845    13.698    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_17_n_7
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.295    13.993 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.692    14.685    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_21_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I1_O)        0.124    14.809 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.708    15.516    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_10_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.640 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    15.640    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_14_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.248 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.882    18.130    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X17Y11         LUT3 (Prop_lut3_I1_O)        0.307    18.437 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.618    19.055    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.459 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.459    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.576 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.576    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.899 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.938    20.837    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X14Y13         LUT4 (Prop_lut4_I1_O)        0.306    21.143 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.143    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.693 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.693    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.879    22.729    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X13Y10         LUT6 (Prop_lut6_I4_O)        0.329    23.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3/O
                         net (fo=1, routed)           0.000    23.058    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_3_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.608 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.608    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.722 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.722    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.836 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.836    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.170 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/O[1]
                         net (fo=1, routed)           0.793    24.963    design_1_i/hsv_to_rgb_0/inst/R50_in[13]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    29.178 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.180    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.698 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[3]
                         net (fo=15, routed)          1.609    32.307    design_1_i/hsv_to_rgb_0/inst/R4__0_n_102
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.150    32.457 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2/O
                         net (fo=4, routed)           0.851    33.308    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_2_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.348    33.656 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6/O
                         net (fo=1, routed)           0.000    33.656    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_6_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.054 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.054    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.168    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.282    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.396 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/hsv_to_rgb_0/inst/R3_carry__6_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.618 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.045    35.663    design_1_i/hsv_to_rgb_0/inst/R3_carry__7_n_7
    SLICE_X7Y17          LUT3 (Prop_lut3_I2_O)        0.324    35.987 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.633    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_4_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I3_O)        0.332    36.965 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    36.965    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_i_8_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.497 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.497    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.611 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.611    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.924 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.994    38.918    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_4
    SLICE_X8Y23          LUT2 (Prop_lut2_I0_O)        0.306    39.224 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.224    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_i_3_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.757 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.757    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.976 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           1.001    40.976    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.295    41.271 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.271    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.821 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.821    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.978 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.504    43.482    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.329    43.811 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1_i_2/O
                         net (fo=1, routed)           0.000    43.811    design_1_i/hsv_to_rgb_0/inst/p_0_in[10]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.209 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    44.209    design_1_i/hsv_to_rgb_0/inst/R2_carry__1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.323 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    44.323    design_1_i/hsv_to_rgb_0/inst/R2_carry__2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.437 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    44.437    design_1_i/hsv_to_rgb_0/inst/R2_carry__3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.551 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    44.551    design_1_i/hsv_to_rgb_0/inst/R2_carry__4_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.779 r  design_1_i/hsv_to_rgb_0/inst/R2_carry__5/CO[2]
                         net (fo=8, routed)           1.555    46.335    design_1_i/hsv_to_rgb_0/inst/R2_carry__5_n_1
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.313    46.648 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_4/O
                         net (fo=1, routed)           0.000    46.648    design_1_i/hsv_to_rgb_0/inst/R1[0]
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.180 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.180    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.493 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           0.579    48.072    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X18Y18         LUT6 (Prop_lut6_I5_O)        0.306    48.378 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_7/O
                         net (fo=3, routed)           0.832    49.210    design_1_i/hsv_to_rgb_0/inst/R[7]_i_7_n_0
    SLICE_X21Y17         LUT5 (Prop_lut5_I2_O)        0.152    49.362 f  design_1_i/hsv_to_rgb_0/inst/G[7]_i_2/O
                         net (fo=7, routed)           0.974    50.336    design_1_i/hsv_to_rgb_0/inst/G[7]_i_2_n_0
    SLICE_X22Y15         LUT5 (Prop_lut5_I0_O)        0.326    50.662 r  design_1_i/hsv_to_rgb_0/inst/G[6]_i_3/O
                         net (fo=7, routed)           0.723    51.385    design_1_i/hsv_to_rgb_0/inst/G[6]_i_3_n_0
    SLICE_X23Y15         LUT4 (Prop_lut4_I1_O)        0.124    51.509 r  design_1_i/hsv_to_rgb_0/inst/G[6]_i_1/O
                         net (fo=2, routed)           0.000    51.509    design_1_i/hsv_to_rgb_0/inst/G[6]_i_1_n_0
    SLICE_X23Y15         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.492    98.661    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X23Y15         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[6]/C
                         clock pessimism              0.487    99.148    
                         clock uncertainty           -0.105    99.043    
    SLICE_X23Y15         FDRE (Setup_fdre_C_D)        0.031    99.074    design_1_i/hsv_to_rgb_0/inst/G_reg[6]
  -------------------------------------------------------------------
                         required time                         99.074    
                         arrival time                         -51.509    
  -------------------------------------------------------------------
                         slack                                 47.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.572%)  route 0.265ns (67.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.558    -0.502    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X22Y14         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.374 r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/Q
                         net (fo=7, routed)           0.265    -0.109    design_1_i/PWM_0/inst/G[4]
    SLICE_X20Y13         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.827    -0.736    design_1_i/PWM_0/inst/clk
    SLICE_X20Y13         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/C
                         clock pessimism              0.498    -0.238    
    SLICE_X20Y13         FDRE (Hold_fdre_C_D)         0.010    -0.228    design_1_i/PWM_0/inst/temp2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/v_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/Value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.560    -0.500    design_1_i/BTNs_test_0/inst/clk
    SLICE_X13Y19         FDRE                                         r  design_1_i/BTNs_test_0/inst/v_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  design_1_i/BTNs_test_0/inst/v_reg[8]/Q
                         net (fo=6, routed)           0.078    -0.281    design_1_i/BTNs_test_0/inst/v_reg_n_0_[8]
    SLICE_X12Y19         LUT3 (Prop_lut3_I2_O)        0.045    -0.236 r  design_1_i/BTNs_test_0/inst/Value[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    design_1_i/BTNs_test_0/inst/Value[8]_i_2_n_0
    SLICE_X12Y19         FDRE                                         r  design_1_i/BTNs_test_0/inst/Value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.826    -0.737    design_1_i/BTNs_test_0/inst/clk
    SLICE_X12Y19         FDRE                                         r  design_1_i/BTNs_test_0/inst/Value_reg[8]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X12Y19         FDRE (Hold_fdre_C_D)         0.121    -0.366    design_1_i/BTNs_test_0/inst/Value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/Hue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/Hue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.248ns (43.363%)  route 0.324ns (56.637%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.549    -0.511    design_1_i/BTNs_test_0/inst/clk
    SLICE_X23Y24         FDRE                                         r  design_1_i/BTNs_test_0/inst/Hue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  design_1_i/BTNs_test_0/inst/Hue_reg[0]/Q
                         net (fo=12, routed)          0.324    -0.046    design_1_i/BTNs_test_0/inst/Hue_0_sn_1
    SLICE_X20Y22         LUT5 (Prop_lut5_I3_O)        0.045    -0.001 r  design_1_i/BTNs_test_0/inst/Hue[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.001    design_1_i/BTNs_test_0/inst/Hue[1]_i_2_n_0
    SLICE_X20Y22         MUXF7 (Prop_muxf7_I0_O)      0.062     0.061 r  design_1_i/BTNs_test_0/inst/Hue_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.061    design_1_i/BTNs_test_0/inst/Hue_reg[1]_i_1_n_0
    SLICE_X20Y22         FDRE                                         r  design_1_i/BTNs_test_0/inst/Hue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.819    -0.744    design_1_i/BTNs_test_0/inst/clk
    SLICE_X20Y22         FDRE                                         r  design_1_i/BTNs_test_0/inst/Hue_reg[1]/C
                         clock pessimism              0.498    -0.246    
    SLICE_X20Y22         FDRE (Hold_fdre_C_D)         0.134    -0.112    design_1_i/BTNs_test_0/inst/Hue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/sostG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.600%)  route 0.080ns (38.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.558    -0.502    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X22Y14         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.374 r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/Q
                         net (fo=7, routed)           0.080    -0.295    design_1_i/hsv_to_rgb_0/inst/G[4]
    SLICE_X23Y14         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/sostG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.825    -0.738    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X23Y14         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/sostG_reg[4]/C
                         clock pessimism              0.248    -0.489    
    SLICE_X23Y14         FDRE (Hold_fdre_C_D)         0.019    -0.470    design_1_i/hsv_to_rgb_0/inst/sostG_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.128ns (28.271%)  route 0.325ns (71.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.558    -0.502    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X22Y14         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.374 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=7, routed)           0.325    -0.050    design_1_i/PWM_0/inst/G[5]
    SLICE_X20Y13         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.827    -0.736    design_1_i/PWM_0/inst/clk
    SLICE_X20Y13         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
                         clock pessimism              0.498    -0.238    
    SLICE_X20Y13         FDRE (Hold_fdre_C_D)         0.006    -0.232    design_1_i/PWM_0/inst/temp2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.663%)  route 0.143ns (50.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.558    -0.502    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X27Y18         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/Q
                         net (fo=8, routed)           0.143    -0.218    design_1_i/PWM_0/inst/R[7]
    SLICE_X26Y17         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.825    -0.738    design_1_i/PWM_0/inst/clk
    SLICE_X26Y17         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[7]/C
                         clock pessimism              0.250    -0.487    
    SLICE_X26Y17         FDRE (Hold_fdre_C_D)         0.071    -0.416    design_1_i/PWM_0/inst/temp1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/sostR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.453%)  route 0.133ns (48.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.558    -0.502    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X27Y18         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/Q
                         net (fo=8, routed)           0.133    -0.228    design_1_i/hsv_to_rgb_0/inst/R[7]
    SLICE_X27Y18         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/sostR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.824    -0.739    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X27Y18         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/sostR_reg[7]/C
                         clock pessimism              0.236    -0.502    
    SLICE_X27Y18         FDRE (Hold_fdre_C_D)         0.072    -0.430    design_1_i/hsv_to_rgb_0/inst/sostR_reg[7]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.608%)  route 0.148ns (47.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.560    -0.500    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X28Y16         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/Q
                         net (fo=7, routed)           0.148    -0.189    design_1_i/PWM_0/inst/B[6]
    SLICE_X27Y16         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.826    -0.737    design_1_i/PWM_0/inst/clk
    SLICE_X27Y16         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X27Y16         FDRE (Hold_fdre_C_D)         0.075    -0.392    design_1_i/PWM_0/inst/temp3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/sostB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.373%)  route 0.122ns (39.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.561    -0.499    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/Q
                         net (fo=7, routed)           0.122    -0.236    design_1_i/hsv_to_rgb_0/inst/B[2]
    SLICE_X27Y15         LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  design_1_i/hsv_to_rgb_0/inst/sostB[2]_i_1/O
                         net (fo=2, routed)           0.000    -0.191    design_1_i/hsv_to_rgb_0/inst/sostB[2]
    SLICE_X27Y15         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/sostB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.827    -0.736    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X27Y15         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/sostB_reg[2]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X27Y15         FDRE (Hold_fdre_C_D)         0.091    -0.395    design_1_i/hsv_to_rgb_0/inst/sostB_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/sost_0/inst/sost_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/sost_0/inst/leds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.114%)  route 0.165ns (53.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.561    -0.499    design_1_i/sost_0/inst/clk
    SLICE_X14Y36         FDRE                                         r  design_1_i/sost_0/inst/sost_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  design_1_i/sost_0/inst/sost_reg[2]/Q
                         net (fo=31, routed)          0.165    -0.194    design_1_i/sost_0/inst/Q[2]
    SLICE_X18Y36         FDRE                                         r  design_1_i/sost_0/inst/leds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.828    -0.735    design_1_i/sost_0/inst/clk
    SLICE_X18Y36         FDRE                                         r  design_1_i/sost_0/inst/leds_reg[2]/C
                         clock pessimism              0.269    -0.465    
    SLICE_X18Y36         FDRE (Hold_fdre_C_D)         0.066    -0.399    design_1_i/sost_0/inst/leds_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X23Y24     design_1_i/BTNs_test_0/inst/Hue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y22     design_1_i/BTNs_test_0/inst/Hue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X19Y22     design_1_i/BTNs_test_0/inst/Hue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X19Y22     design_1_i/BTNs_test_0/inst/Hue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y22     design_1_i/BTNs_test_0/inst/Hue_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X26Y18     design_1_i/hsv_to_rgb_0/inst/R_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X25Y17     design_1_i/hsv_to_rgb_0/inst/R_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X25Y18     design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X26Y18     design_1_i/hsv_to_rgb_0/inst/R_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y18     design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y18     design_1_i/hsv_to_rgb_0/inst/R_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y18     design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X26Y18     design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y18     design_1_i/hsv_to_rgb_0/inst/R_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y21     design_1_i/BTNs_test_0/inst/Hue_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y21     design_1_i/BTNs_test_0/inst/Hue_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y17     design_1_i/hsv_to_rgb_0/inst/signal_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y16     design_1_i/hsv_to_rgb_0/inst/sostB_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y22     design_1_i/BTNs_test_0/inst/Hue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y22     design_1_i/BTNs_test_0/inst/Hue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y22     design_1_i/BTNs_test_0/inst/Hue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y22     design_1_i/BTNs_test_0/inst/Hue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y22     design_1_i/BTNs_test_0/inst/Hue_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y22     design_1_i/BTNs_test_0/inst/Hue_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y17     design_1_i/hsv_to_rgb_0/inst/signal_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y16     design_1_i/hsv_to_rgb_0/inst/sostB_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y25     design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y25      design_1_i/BTNs_test_0/inst/Saturation_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.641ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/h_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        10.392ns  (logic 5.016ns (48.269%)  route 5.376ns (51.731%))
  Logic Levels:           21  (CARRY4=15 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 98.662 - 100.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 82.976 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.668    82.976    design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.456    83.432 r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=20, routed)          1.691    85.123    design_1_i/BTNs_test_0/inst/sw[0]
    SLICE_X21Y23         LUT2 (Prop_lut2_I0_O)        0.124    85.247 r  design_1_i/BTNs_test_0/inst/h2_carry_i_4/O
                         net (fo=1, routed)           0.000    85.247    design_1_i/BTNs_test_0/inst/h2_carry_i_4_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.797 r  design_1_i/BTNs_test_0/inst/h2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.797    design_1_i/BTNs_test_0/inst/h2_carry_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.911 r  design_1_i/BTNs_test_0/inst/h2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    85.920    design_1_i/BTNs_test_0/inst/h2_carry__0_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.034 r  design_1_i/BTNs_test_0/inst/h2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.034    design_1_i/BTNs_test_0/inst/h2_carry__1_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.148 r  design_1_i/BTNs_test_0/inst/h2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.148    design_1_i/BTNs_test_0/inst/h2_carry__2_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.262 r  design_1_i/BTNs_test_0/inst/h2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.262    design_1_i/BTNs_test_0/inst/h2_carry__3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.376 r  design_1_i/BTNs_test_0/inst/h2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.376    design_1_i/BTNs_test_0/inst/h2_carry__4_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    86.710 f  design_1_i/BTNs_test_0/inst/h2_carry__5/O[1]
                         net (fo=4, routed)           0.876    87.586    design_1_i/BTNs_test_0/inst/h2_carry__5_n_6
    SLICE_X23Y28         LUT2 (Prop_lut2_I0_O)        0.303    87.889 r  design_1_i/BTNs_test_0/inst/h1__30_carry__2_i_7/O
                         net (fo=1, routed)           0.000    87.889    design_1_i/BTNs_test_0/inst/h1__30_carry__2_i_7_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.439 r  design_1_i/BTNs_test_0/inst/h1__30_carry__2/CO[3]
                         net (fo=69, routed)          1.489    89.928    design_1_i/BTNs_test_0/inst/h1__30_carry__2_n_0
    SLICE_X22Y24         LUT3 (Prop_lut3_I1_O)        0.124    90.052 r  design_1_i/BTNs_test_0/inst/h0__62_carry__0_i_6/O
                         net (fo=1, routed)           0.000    90.052    design_1_i/BTNs_test_0/inst/h0__62_carry__0_i_6_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.602 r  design_1_i/BTNs_test_0/inst/h0__62_carry__0/CO[3]
                         net (fo=1, routed)           0.009    90.611    design_1_i/BTNs_test_0/inst/h0__62_carry__0_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  design_1_i/BTNs_test_0/inst/h0__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    90.725    design_1_i/BTNs_test_0/inst/h0__62_carry__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  design_1_i/BTNs_test_0/inst/h0__62_carry__2/CO[3]
                         net (fo=1, routed)           0.000    90.839    design_1_i/BTNs_test_0/inst/h0__62_carry__2_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.953 r  design_1_i/BTNs_test_0/inst/h0__62_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.953    design_1_i/BTNs_test_0/inst/h0__62_carry__3_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.067 r  design_1_i/BTNs_test_0/inst/h0__62_carry__4/CO[3]
                         net (fo=1, routed)           0.000    91.067    design_1_i/BTNs_test_0/inst/h0__62_carry__4_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.181 r  design_1_i/BTNs_test_0/inst/h0__62_carry__5/CO[3]
                         net (fo=1, routed)           0.000    91.181    design_1_i/BTNs_test_0/inst/h0__62_carry__5_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.515 r  design_1_i/BTNs_test_0/inst/h0__62_carry__6/O[1]
                         net (fo=1, routed)           0.411    91.927    design_1_i/BTNs_test_0/inst/h0__62_carry__6_n_6
    SLICE_X23Y30         LUT6 (Prop_lut6_I0_O)        0.303    92.230 r  design_1_i/BTNs_test_0/inst/h[30]_i_3/O
                         net (fo=1, routed)           0.605    92.835    design_1_i/BTNs_test_0/inst/h[30]_i_3_n_0
    SLICE_X18Y31         LUT5 (Prop_lut5_I0_O)        0.124    92.959 r  design_1_i/BTNs_test_0/inst/h[30]_i_2/O
                         net (fo=1, routed)           0.285    93.244    design_1_i/BTNs_test_0/inst/h[30]_i_2_n_0
    SLICE_X17Y31         LUT6 (Prop_lut6_I0_O)        0.124    93.368 r  design_1_i/BTNs_test_0/inst/h[30]_i_1/O
                         net (fo=1, routed)           0.000    93.368    design_1_i/BTNs_test_0/inst/p_0_in1_in[30]
    SLICE_X17Y31         FDRE                                         r  design_1_i/BTNs_test_0/inst/h_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.493    98.662    design_1_i/BTNs_test_0/inst/clk
    SLICE_X17Y31         FDRE                                         r  design_1_i/BTNs_test_0/inst/h_reg[30]/C
                         clock pessimism              0.000    98.662    
                         clock uncertainty           -0.415    98.247    
    SLICE_X17Y31         FDRE (Setup_fdre_C_D)        0.031    98.278    design_1_i/BTNs_test_0/inst/h_reg[30]
  -------------------------------------------------------------------
                         required time                         98.278    
                         arrival time                         -93.368    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/Saturation_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        10.086ns  (logic 4.202ns (41.662%)  route 5.884ns (58.338%))
  Logic Levels:           16  (CARRY4=11 LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 98.662 - 100.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 82.976 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.668    82.976    design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.456    83.432 r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=20, routed)          1.719    85.151    design_1_i/BTNs_test_0/inst/sw[0]
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.124    85.275 r  design_1_i/BTNs_test_0/inst/s2_carry_i_4/O
                         net (fo=1, routed)           0.000    85.275    design_1_i/BTNs_test_0/inst/s2_carry_i_4_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.825 r  design_1_i/BTNs_test_0/inst/s2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.825    design_1_i/BTNs_test_0/inst/s2_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.939 r  design_1_i/BTNs_test_0/inst/s2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.939    design_1_i/BTNs_test_0/inst/s2_carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.053 r  design_1_i/BTNs_test_0/inst/s2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.053    design_1_i/BTNs_test_0/inst/s2_carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.167 r  design_1_i/BTNs_test_0/inst/s2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.167    design_1_i/BTNs_test_0/inst/s2_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.281 r  design_1_i/BTNs_test_0/inst/s2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.281    design_1_i/BTNs_test_0/inst/s2_carry__3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.395 r  design_1_i/BTNs_test_0/inst/s2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.395    design_1_i/BTNs_test_0/inst/s2_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.509 r  design_1_i/BTNs_test_0/inst/s2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    86.509    design_1_i/BTNs_test_0/inst/s2_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    86.843 f  design_1_i/BTNs_test_0/inst/s2_carry__6/O[1]
                         net (fo=4, routed)           0.847    87.690    design_1_i/BTNs_test_0/inst/s2[30]
    SLICE_X10Y31         LUT2 (Prop_lut2_I0_O)        0.303    87.993 r  design_1_i/BTNs_test_0/inst/s1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    87.993    design_1_i/BTNs_test_0/inst/s1_carry__2_i_5_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    88.369 r  design_1_i/BTNs_test_0/inst/s1_carry__2/CO[3]
                         net (fo=72, routed)          0.942    89.311    design_1_i/BTNs_test_0/inst/s1_carry__2_n_0
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.124    89.435 r  design_1_i/BTNs_test_0/inst/s0__61_carry_i_1/O
                         net (fo=1, routed)           0.520    89.955    design_1_i/BTNs_test_0/inst/s[0]
    SLICE_X8Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    90.550 r  design_1_i/BTNs_test_0/inst/s0__61_carry/CO[3]
                         net (fo=1, routed)           0.000    90.550    design_1_i/BTNs_test_0/inst/s0__61_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.789 r  design_1_i/BTNs_test_0/inst/s0__61_carry__0/O[2]
                         net (fo=1, routed)           0.449    91.238    design_1_i/BTNs_test_0/inst/s0__61_carry__0_n_5
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.301    91.539 r  design_1_i/BTNs_test_0/inst/s[7]_i_1/O
                         net (fo=2, routed)           0.748    92.287    design_1_i/BTNs_test_0/inst/s[7]_i_1_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.116    92.403 r  design_1_i/BTNs_test_0/inst/Saturation[7]_i_1/O
                         net (fo=1, routed)           0.659    93.062    design_1_i/BTNs_test_0/inst/Saturation[7]_i_1_n_0
    SLICE_X10Y24         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.493    98.662    design_1_i/BTNs_test_0/inst/clk
    SLICE_X10Y24         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[7]/C
                         clock pessimism              0.000    98.662    
                         clock uncertainty           -0.415    98.247    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.235    98.012    design_1_i/BTNs_test_0/inst/Saturation_reg[7]
  -------------------------------------------------------------------
                         required time                         98.012    
                         arrival time                         -93.062    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/h_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        10.151ns  (logic 4.920ns (48.466%)  route 5.231ns (51.534%))
  Logic Levels:           21  (CARRY4=15 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 98.662 - 100.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 82.976 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.668    82.976    design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.456    83.432 r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=20, routed)          1.691    85.123    design_1_i/BTNs_test_0/inst/sw[0]
    SLICE_X21Y23         LUT2 (Prop_lut2_I0_O)        0.124    85.247 r  design_1_i/BTNs_test_0/inst/h2_carry_i_4/O
                         net (fo=1, routed)           0.000    85.247    design_1_i/BTNs_test_0/inst/h2_carry_i_4_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.797 r  design_1_i/BTNs_test_0/inst/h2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.797    design_1_i/BTNs_test_0/inst/h2_carry_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.911 r  design_1_i/BTNs_test_0/inst/h2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    85.920    design_1_i/BTNs_test_0/inst/h2_carry__0_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.034 r  design_1_i/BTNs_test_0/inst/h2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.034    design_1_i/BTNs_test_0/inst/h2_carry__1_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.148 r  design_1_i/BTNs_test_0/inst/h2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.148    design_1_i/BTNs_test_0/inst/h2_carry__2_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.262 r  design_1_i/BTNs_test_0/inst/h2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.262    design_1_i/BTNs_test_0/inst/h2_carry__3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.376 r  design_1_i/BTNs_test_0/inst/h2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.376    design_1_i/BTNs_test_0/inst/h2_carry__4_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    86.710 f  design_1_i/BTNs_test_0/inst/h2_carry__5/O[1]
                         net (fo=4, routed)           0.876    87.586    design_1_i/BTNs_test_0/inst/h2_carry__5_n_6
    SLICE_X23Y28         LUT2 (Prop_lut2_I0_O)        0.303    87.889 r  design_1_i/BTNs_test_0/inst/h1__30_carry__2_i_7/O
                         net (fo=1, routed)           0.000    87.889    design_1_i/BTNs_test_0/inst/h1__30_carry__2_i_7_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.439 r  design_1_i/BTNs_test_0/inst/h1__30_carry__2/CO[3]
                         net (fo=69, routed)          1.489    89.928    design_1_i/BTNs_test_0/inst/h1__30_carry__2_n_0
    SLICE_X22Y24         LUT3 (Prop_lut3_I1_O)        0.124    90.052 r  design_1_i/BTNs_test_0/inst/h0__62_carry__0_i_6/O
                         net (fo=1, routed)           0.000    90.052    design_1_i/BTNs_test_0/inst/h0__62_carry__0_i_6_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.602 r  design_1_i/BTNs_test_0/inst/h0__62_carry__0/CO[3]
                         net (fo=1, routed)           0.009    90.611    design_1_i/BTNs_test_0/inst/h0__62_carry__0_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  design_1_i/BTNs_test_0/inst/h0__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    90.725    design_1_i/BTNs_test_0/inst/h0__62_carry__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  design_1_i/BTNs_test_0/inst/h0__62_carry__2/CO[3]
                         net (fo=1, routed)           0.000    90.839    design_1_i/BTNs_test_0/inst/h0__62_carry__2_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.953 r  design_1_i/BTNs_test_0/inst/h0__62_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.953    design_1_i/BTNs_test_0/inst/h0__62_carry__3_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.067 r  design_1_i/BTNs_test_0/inst/h0__62_carry__4/CO[3]
                         net (fo=1, routed)           0.000    91.067    design_1_i/BTNs_test_0/inst/h0__62_carry__4_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.181 r  design_1_i/BTNs_test_0/inst/h0__62_carry__5/CO[3]
                         net (fo=1, routed)           0.000    91.181    design_1_i/BTNs_test_0/inst/h0__62_carry__5_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.420 r  design_1_i/BTNs_test_0/inst/h0__62_carry__6/O[2]
                         net (fo=1, routed)           0.296    91.716    design_1_i/BTNs_test_0/inst/h0__62_carry__6_n_5
    SLICE_X23Y30         LUT4 (Prop_lut4_I0_O)        0.302    92.018 r  design_1_i/BTNs_test_0/inst/h[31]_i_5/O
                         net (fo=1, routed)           0.599    92.617    design_1_i/BTNs_test_0/inst/h[31]_i_5_n_0
    SLICE_X17Y31         LUT5 (Prop_lut5_I0_O)        0.124    92.741 r  design_1_i/BTNs_test_0/inst/h[31]_i_2/O
                         net (fo=1, routed)           0.263    93.003    design_1_i/BTNs_test_0/inst/h[31]_i_2_n_0
    SLICE_X17Y31         LUT6 (Prop_lut6_I0_O)        0.124    93.127 r  design_1_i/BTNs_test_0/inst/h[31]_i_1/O
                         net (fo=1, routed)           0.000    93.127    design_1_i/BTNs_test_0/inst/p_0_in1_in[31]
    SLICE_X17Y31         FDRE                                         r  design_1_i/BTNs_test_0/inst/h_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.493    98.662    design_1_i/BTNs_test_0/inst/clk
    SLICE_X17Y31         FDRE                                         r  design_1_i/BTNs_test_0/inst/h_reg[31]/C
                         clock pessimism              0.000    98.662    
                         clock uncertainty           -0.415    98.247    
    SLICE_X17Y31         FDRE (Setup_fdre_C_D)        0.031    98.278    design_1_i/BTNs_test_0/inst/h_reg[31]
  -------------------------------------------------------------------
                         required time                         98.278    
                         arrival time                         -93.127    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/v_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        9.630ns  (logic 4.186ns (43.469%)  route 5.444ns (56.531%))
  Logic Levels:           14  (CARRY4=10 LUT2=3 LUT5=1)
  Clock Path Skew:        -4.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 82.976 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.668    82.976    design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.456    83.432 r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=20, routed)          1.569    85.001    design_1_i/BTNs_test_0/inst/sw[0]
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    85.125 r  design_1_i/BTNs_test_0/inst/v2_carry_i_5/O
                         net (fo=1, routed)           0.000    85.125    design_1_i/BTNs_test_0/inst/v2_carry_i_5_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    85.657 r  design_1_i/BTNs_test_0/inst/v2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.657    design_1_i/BTNs_test_0/inst/v2_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.771 r  design_1_i/BTNs_test_0/inst/v2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.771    design_1_i/BTNs_test_0/inst/v2_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.885 r  design_1_i/BTNs_test_0/inst/v2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    85.885    design_1_i/BTNs_test_0/inst/v2_carry__1_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.999 r  design_1_i/BTNs_test_0/inst/v2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    85.999    design_1_i/BTNs_test_0/inst/v2_carry__2_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.113 r  design_1_i/BTNs_test_0/inst/v2_carry__3/CO[3]
                         net (fo=1, routed)           0.009    86.122    design_1_i/BTNs_test_0/inst/v2_carry__3_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.236 r  design_1_i/BTNs_test_0/inst/v2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.236    design_1_i/BTNs_test_0/inst/v2_carry__4_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    86.570 f  design_1_i/BTNs_test_0/inst/v2_carry__5/O[1]
                         net (fo=4, routed)           1.082    87.652    design_1_i/BTNs_test_0/inst/v2[26]
    SLICE_X16Y23         LUT2 (Prop_lut2_I0_O)        0.303    87.955 r  design_1_i/BTNs_test_0/inst/v1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    87.955    design_1_i/BTNs_test_0/inst/v1_carry__2_i_7_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.488 r  design_1_i/BTNs_test_0/inst/v1_carry__2/CO[3]
                         net (fo=72, routed)          1.004    89.492    design_1_i/BTNs_test_0/inst/v1_carry__2_n_0
    SLICE_X17Y19         LUT2 (Prop_lut2_I0_O)        0.124    89.616 r  design_1_i/BTNs_test_0/inst/v0__61_carry_i_1/O
                         net (fo=1, routed)           0.645    90.261    design_1_i/BTNs_test_0/inst/v[0]
    SLICE_X15Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    90.841 r  design_1_i/BTNs_test_0/inst/v0__61_carry/CO[3]
                         net (fo=1, routed)           0.000    90.841    design_1_i/BTNs_test_0/inst/v0__61_carry_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.175 r  design_1_i/BTNs_test_0/inst/v0__61_carry__0/O[1]
                         net (fo=2, routed)           0.728    91.903    design_1_i/BTNs_test_0/inst/v0__61_carry__0_n_6
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.296    92.199 r  design_1_i/BTNs_test_0/inst/v[6]_i_1/O
                         net (fo=1, routed)           0.407    92.606    design_1_i/BTNs_test_0/inst/v[6]_i_1_n_0
    SLICE_X13Y20         FDSE                                         r  design_1_i/BTNs_test_0/inst/v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.499    98.668    design_1_i/BTNs_test_0/inst/clk
    SLICE_X13Y20         FDSE                                         r  design_1_i/BTNs_test_0/inst/v_reg[6]/C
                         clock pessimism              0.000    98.668    
                         clock uncertainty           -0.415    98.253    
    SLICE_X13Y20         FDSE (Setup_fdse_C_D)       -0.295    97.958    design_1_i/BTNs_test_0/inst/v_reg[6]
  -------------------------------------------------------------------
                         required time                         97.958    
                         arrival time                         -92.606    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/v_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        9.919ns  (logic 4.877ns (49.167%)  route 5.042ns (50.833%))
  Logic Levels:           20  (CARRY4=16 LUT2=3 LUT6=1)
  Clock Path Skew:        -4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 98.664 - 100.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 82.976 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.668    82.976    design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.456    83.432 r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=20, routed)          1.569    85.001    design_1_i/BTNs_test_0/inst/sw[0]
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    85.125 r  design_1_i/BTNs_test_0/inst/v2_carry_i_5/O
                         net (fo=1, routed)           0.000    85.125    design_1_i/BTNs_test_0/inst/v2_carry_i_5_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    85.657 r  design_1_i/BTNs_test_0/inst/v2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.657    design_1_i/BTNs_test_0/inst/v2_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.771 r  design_1_i/BTNs_test_0/inst/v2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.771    design_1_i/BTNs_test_0/inst/v2_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.885 r  design_1_i/BTNs_test_0/inst/v2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    85.885    design_1_i/BTNs_test_0/inst/v2_carry__1_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.999 r  design_1_i/BTNs_test_0/inst/v2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    85.999    design_1_i/BTNs_test_0/inst/v2_carry__2_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.113 r  design_1_i/BTNs_test_0/inst/v2_carry__3/CO[3]
                         net (fo=1, routed)           0.009    86.122    design_1_i/BTNs_test_0/inst/v2_carry__3_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.236 r  design_1_i/BTNs_test_0/inst/v2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.236    design_1_i/BTNs_test_0/inst/v2_carry__4_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    86.570 f  design_1_i/BTNs_test_0/inst/v2_carry__5/O[1]
                         net (fo=4, routed)           1.082    87.652    design_1_i/BTNs_test_0/inst/v2[26]
    SLICE_X16Y23         LUT2 (Prop_lut2_I0_O)        0.303    87.955 r  design_1_i/BTNs_test_0/inst/v1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    87.955    design_1_i/BTNs_test_0/inst/v1_carry__2_i_7_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.488 r  design_1_i/BTNs_test_0/inst/v1_carry__2/CO[3]
                         net (fo=72, routed)          1.004    89.492    design_1_i/BTNs_test_0/inst/v1_carry__2_n_0
    SLICE_X17Y19         LUT2 (Prop_lut2_I0_O)        0.124    89.616 r  design_1_i/BTNs_test_0/inst/v0__61_carry_i_1/O
                         net (fo=1, routed)           0.645    90.261    design_1_i/BTNs_test_0/inst/v[0]
    SLICE_X15Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    90.841 r  design_1_i/BTNs_test_0/inst/v0__61_carry/CO[3]
                         net (fo=1, routed)           0.000    90.841    design_1_i/BTNs_test_0/inst/v0__61_carry_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.955 r  design_1_i/BTNs_test_0/inst/v0__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    90.955    design_1_i/BTNs_test_0/inst/v0__61_carry__0_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.069 r  design_1_i/BTNs_test_0/inst/v0__61_carry__1/CO[3]
                         net (fo=1, routed)           0.000    91.069    design_1_i/BTNs_test_0/inst/v0__61_carry__1_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.183 r  design_1_i/BTNs_test_0/inst/v0__61_carry__2/CO[3]
                         net (fo=1, routed)           0.000    91.183    design_1_i/BTNs_test_0/inst/v0__61_carry__2_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.297 r  design_1_i/BTNs_test_0/inst/v0__61_carry__3/CO[3]
                         net (fo=1, routed)           0.000    91.297    design_1_i/BTNs_test_0/inst/v0__61_carry__3_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.411 r  design_1_i/BTNs_test_0/inst/v0__61_carry__4/CO[3]
                         net (fo=1, routed)           0.000    91.411    design_1_i/BTNs_test_0/inst/v0__61_carry__4_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.525 r  design_1_i/BTNs_test_0/inst/v0__61_carry__5/CO[3]
                         net (fo=1, routed)           0.000    91.525    design_1_i/BTNs_test_0/inst/v0__61_carry__5_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    91.859 r  design_1_i/BTNs_test_0/inst/v0__61_carry__6/O[1]
                         net (fo=1, routed)           0.733    92.592    design_1_i/BTNs_test_0/inst/v0__61_carry__6_n_6
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.303    92.895 r  design_1_i/BTNs_test_0/inst/v[30]_i_1/O
                         net (fo=1, routed)           0.000    92.895    design_1_i/BTNs_test_0/inst/v[30]_i_1_n_0
    SLICE_X13Y26         FDRE                                         r  design_1_i/BTNs_test_0/inst/v_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.495    98.664    design_1_i/BTNs_test_0/inst/clk
    SLICE_X13Y26         FDRE                                         r  design_1_i/BTNs_test_0/inst/v_reg[30]/C
                         clock pessimism              0.000    98.664    
                         clock uncertainty           -0.415    98.249    
    SLICE_X13Y26         FDRE (Setup_fdre_C_D)        0.031    98.280    design_1_i/BTNs_test_0/inst/v_reg[30]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                         -92.895    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/h_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        9.889ns  (logic 4.646ns (46.981%)  route 5.243ns (53.019%))
  Logic Levels:           18  (CARRY4=13 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 82.976 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.668    82.976    design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.456    83.432 r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=20, routed)          1.691    85.123    design_1_i/BTNs_test_0/inst/sw[0]
    SLICE_X21Y23         LUT2 (Prop_lut2_I0_O)        0.124    85.247 r  design_1_i/BTNs_test_0/inst/h2_carry_i_4/O
                         net (fo=1, routed)           0.000    85.247    design_1_i/BTNs_test_0/inst/h2_carry_i_4_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.797 r  design_1_i/BTNs_test_0/inst/h2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.797    design_1_i/BTNs_test_0/inst/h2_carry_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.911 r  design_1_i/BTNs_test_0/inst/h2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    85.920    design_1_i/BTNs_test_0/inst/h2_carry__0_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.034 r  design_1_i/BTNs_test_0/inst/h2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.034    design_1_i/BTNs_test_0/inst/h2_carry__1_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.148 r  design_1_i/BTNs_test_0/inst/h2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.148    design_1_i/BTNs_test_0/inst/h2_carry__2_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.262 r  design_1_i/BTNs_test_0/inst/h2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.262    design_1_i/BTNs_test_0/inst/h2_carry__3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.376 r  design_1_i/BTNs_test_0/inst/h2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.376    design_1_i/BTNs_test_0/inst/h2_carry__4_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    86.710 f  design_1_i/BTNs_test_0/inst/h2_carry__5/O[1]
                         net (fo=4, routed)           0.876    87.586    design_1_i/BTNs_test_0/inst/h2_carry__5_n_6
    SLICE_X23Y28         LUT2 (Prop_lut2_I0_O)        0.303    87.889 r  design_1_i/BTNs_test_0/inst/h1__30_carry__2_i_7/O
                         net (fo=1, routed)           0.000    87.889    design_1_i/BTNs_test_0/inst/h1__30_carry__2_i_7_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.439 r  design_1_i/BTNs_test_0/inst/h1__30_carry__2/CO[3]
                         net (fo=69, routed)          1.489    89.928    design_1_i/BTNs_test_0/inst/h1__30_carry__2_n_0
    SLICE_X22Y24         LUT3 (Prop_lut3_I1_O)        0.124    90.052 r  design_1_i/BTNs_test_0/inst/h0__62_carry__0_i_6/O
                         net (fo=1, routed)           0.000    90.052    design_1_i/BTNs_test_0/inst/h0__62_carry__0_i_6_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.602 r  design_1_i/BTNs_test_0/inst/h0__62_carry__0/CO[3]
                         net (fo=1, routed)           0.009    90.611    design_1_i/BTNs_test_0/inst/h0__62_carry__0_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  design_1_i/BTNs_test_0/inst/h0__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    90.725    design_1_i/BTNs_test_0/inst/h0__62_carry__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  design_1_i/BTNs_test_0/inst/h0__62_carry__2/CO[3]
                         net (fo=1, routed)           0.000    90.839    design_1_i/BTNs_test_0/inst/h0__62_carry__2_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.953 r  design_1_i/BTNs_test_0/inst/h0__62_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.953    design_1_i/BTNs_test_0/inst/h0__62_carry__3_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    91.266 r  design_1_i/BTNs_test_0/inst/h0__62_carry__4/O[3]
                         net (fo=1, routed)           0.762    92.028    design_1_i/BTNs_test_0/inst/h0__62_carry__4_n_4
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.306    92.334 r  design_1_i/BTNs_test_0/inst/h[24]_i_2/O
                         net (fo=1, routed)           0.407    92.741    design_1_i/BTNs_test_0/inst/h[24]_i_2_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.124    92.865 r  design_1_i/BTNs_test_0/inst/h[24]_i_1/O
                         net (fo=1, routed)           0.000    92.865    design_1_i/BTNs_test_0/inst/p_0_in1_in[24]
    SLICE_X13Y28         FDRE                                         r  design_1_i/BTNs_test_0/inst/h_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.498    98.667    design_1_i/BTNs_test_0/inst/clk
    SLICE_X13Y28         FDRE                                         r  design_1_i/BTNs_test_0/inst/h_reg[24]/C
                         clock pessimism              0.000    98.667    
                         clock uncertainty           -0.415    98.252    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.031    98.283    design_1_i/BTNs_test_0/inst/h_reg[24]
  -------------------------------------------------------------------
                         required time                         98.283    
                         arrival time                         -92.865    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/h_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        9.870ns  (logic 4.662ns (47.235%)  route 5.208ns (52.765%))
  Logic Levels:           19  (CARRY4=14 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 98.662 - 100.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 82.976 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.668    82.976    design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.456    83.432 r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=20, routed)          1.691    85.123    design_1_i/BTNs_test_0/inst/sw[0]
    SLICE_X21Y23         LUT2 (Prop_lut2_I0_O)        0.124    85.247 r  design_1_i/BTNs_test_0/inst/h2_carry_i_4/O
                         net (fo=1, routed)           0.000    85.247    design_1_i/BTNs_test_0/inst/h2_carry_i_4_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.797 r  design_1_i/BTNs_test_0/inst/h2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.797    design_1_i/BTNs_test_0/inst/h2_carry_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.911 r  design_1_i/BTNs_test_0/inst/h2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    85.920    design_1_i/BTNs_test_0/inst/h2_carry__0_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.034 r  design_1_i/BTNs_test_0/inst/h2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.034    design_1_i/BTNs_test_0/inst/h2_carry__1_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.148 r  design_1_i/BTNs_test_0/inst/h2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.148    design_1_i/BTNs_test_0/inst/h2_carry__2_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.262 r  design_1_i/BTNs_test_0/inst/h2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.262    design_1_i/BTNs_test_0/inst/h2_carry__3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.376 r  design_1_i/BTNs_test_0/inst/h2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.376    design_1_i/BTNs_test_0/inst/h2_carry__4_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    86.710 f  design_1_i/BTNs_test_0/inst/h2_carry__5/O[1]
                         net (fo=4, routed)           0.876    87.586    design_1_i/BTNs_test_0/inst/h2_carry__5_n_6
    SLICE_X23Y28         LUT2 (Prop_lut2_I0_O)        0.303    87.889 r  design_1_i/BTNs_test_0/inst/h1__30_carry__2_i_7/O
                         net (fo=1, routed)           0.000    87.889    design_1_i/BTNs_test_0/inst/h1__30_carry__2_i_7_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.439 r  design_1_i/BTNs_test_0/inst/h1__30_carry__2/CO[3]
                         net (fo=69, routed)          1.489    89.928    design_1_i/BTNs_test_0/inst/h1__30_carry__2_n_0
    SLICE_X22Y24         LUT3 (Prop_lut3_I1_O)        0.124    90.052 r  design_1_i/BTNs_test_0/inst/h0__62_carry__0_i_6/O
                         net (fo=1, routed)           0.000    90.052    design_1_i/BTNs_test_0/inst/h0__62_carry__0_i_6_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.602 r  design_1_i/BTNs_test_0/inst/h0__62_carry__0/CO[3]
                         net (fo=1, routed)           0.009    90.611    design_1_i/BTNs_test_0/inst/h0__62_carry__0_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  design_1_i/BTNs_test_0/inst/h0__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    90.725    design_1_i/BTNs_test_0/inst/h0__62_carry__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  design_1_i/BTNs_test_0/inst/h0__62_carry__2/CO[3]
                         net (fo=1, routed)           0.000    90.839    design_1_i/BTNs_test_0/inst/h0__62_carry__2_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.953 r  design_1_i/BTNs_test_0/inst/h0__62_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.953    design_1_i/BTNs_test_0/inst/h0__62_carry__3_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.067 r  design_1_i/BTNs_test_0/inst/h0__62_carry__4/CO[3]
                         net (fo=1, routed)           0.000    91.067    design_1_i/BTNs_test_0/inst/h0__62_carry__4_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.289 r  design_1_i/BTNs_test_0/inst/h0__62_carry__5/O[0]
                         net (fo=1, routed)           0.644    91.933    design_1_i/BTNs_test_0/inst/h0__62_carry__5_n_7
    SLICE_X14Y29         LUT5 (Prop_lut5_I0_O)        0.299    92.232 r  design_1_i/BTNs_test_0/inst/h[25]_i_2/O
                         net (fo=1, routed)           0.490    92.722    design_1_i/BTNs_test_0/inst/h[25]_i_2_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I0_O)        0.124    92.846 r  design_1_i/BTNs_test_0/inst/h[25]_i_1/O
                         net (fo=1, routed)           0.000    92.846    design_1_i/BTNs_test_0/inst/p_0_in1_in[25]
    SLICE_X14Y29         FDRE                                         r  design_1_i/BTNs_test_0/inst/h_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.493    98.662    design_1_i/BTNs_test_0/inst/clk
    SLICE_X14Y29         FDRE                                         r  design_1_i/BTNs_test_0/inst/h_reg[25]/C
                         clock pessimism              0.000    98.662    
                         clock uncertainty           -0.415    98.247    
    SLICE_X14Y29         FDRE (Setup_fdre_C_D)        0.031    98.278    design_1_i/BTNs_test_0/inst/h_reg[25]
  -------------------------------------------------------------------
                         required time                         98.278    
                         arrival time                         -92.846    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/h_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        9.863ns  (logic 4.454ns (45.159%)  route 5.409ns (54.841%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 82.976 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.668    82.976    design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.456    83.432 r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=20, routed)          1.691    85.123    design_1_i/BTNs_test_0/inst/sw[0]
    SLICE_X21Y23         LUT2 (Prop_lut2_I0_O)        0.124    85.247 r  design_1_i/BTNs_test_0/inst/h2_carry_i_4/O
                         net (fo=1, routed)           0.000    85.247    design_1_i/BTNs_test_0/inst/h2_carry_i_4_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.797 r  design_1_i/BTNs_test_0/inst/h2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.797    design_1_i/BTNs_test_0/inst/h2_carry_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.911 r  design_1_i/BTNs_test_0/inst/h2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    85.920    design_1_i/BTNs_test_0/inst/h2_carry__0_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.034 r  design_1_i/BTNs_test_0/inst/h2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.034    design_1_i/BTNs_test_0/inst/h2_carry__1_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.148 r  design_1_i/BTNs_test_0/inst/h2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.148    design_1_i/BTNs_test_0/inst/h2_carry__2_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.262 r  design_1_i/BTNs_test_0/inst/h2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.262    design_1_i/BTNs_test_0/inst/h2_carry__3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.376 r  design_1_i/BTNs_test_0/inst/h2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.376    design_1_i/BTNs_test_0/inst/h2_carry__4_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    86.710 f  design_1_i/BTNs_test_0/inst/h2_carry__5/O[1]
                         net (fo=4, routed)           0.876    87.586    design_1_i/BTNs_test_0/inst/h2_carry__5_n_6
    SLICE_X23Y28         LUT2 (Prop_lut2_I0_O)        0.303    87.889 r  design_1_i/BTNs_test_0/inst/h1__30_carry__2_i_7/O
                         net (fo=1, routed)           0.000    87.889    design_1_i/BTNs_test_0/inst/h1__30_carry__2_i_7_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.439 r  design_1_i/BTNs_test_0/inst/h1__30_carry__2/CO[3]
                         net (fo=69, routed)          1.489    89.928    design_1_i/BTNs_test_0/inst/h1__30_carry__2_n_0
    SLICE_X22Y24         LUT3 (Prop_lut3_I1_O)        0.124    90.052 r  design_1_i/BTNs_test_0/inst/h0__62_carry__0_i_6/O
                         net (fo=1, routed)           0.000    90.052    design_1_i/BTNs_test_0/inst/h0__62_carry__0_i_6_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.602 r  design_1_i/BTNs_test_0/inst/h0__62_carry__0/CO[3]
                         net (fo=1, routed)           0.009    90.611    design_1_i/BTNs_test_0/inst/h0__62_carry__0_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  design_1_i/BTNs_test_0/inst/h0__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    90.725    design_1_i/BTNs_test_0/inst/h0__62_carry__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  design_1_i/BTNs_test_0/inst/h0__62_carry__2/CO[3]
                         net (fo=1, routed)           0.000    90.839    design_1_i/BTNs_test_0/inst/h0__62_carry__2_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.078 r  design_1_i/BTNs_test_0/inst/h0__62_carry__3/O[2]
                         net (fo=1, routed)           0.431    91.509    design_1_i/BTNs_test_0/inst/h0__62_carry__3_n_5
    SLICE_X25Y25         LUT5 (Prop_lut5_I0_O)        0.302    91.811 r  design_1_i/BTNs_test_0/inst/h[19]_i_2/O
                         net (fo=1, routed)           0.904    92.715    design_1_i/BTNs_test_0/inst/h[19]_i_2_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.124    92.839 r  design_1_i/BTNs_test_0/inst/h[19]_i_1/O
                         net (fo=1, routed)           0.000    92.839    design_1_i/BTNs_test_0/inst/p_0_in1_in[19]
    SLICE_X13Y28         FDRE                                         r  design_1_i/BTNs_test_0/inst/h_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.498    98.667    design_1_i/BTNs_test_0/inst/clk
    SLICE_X13Y28         FDRE                                         r  design_1_i/BTNs_test_0/inst/h_reg[19]/C
                         clock pessimism              0.000    98.667    
                         clock uncertainty           -0.415    98.252    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.029    98.281    design_1_i/BTNs_test_0/inst/h_reg[19]
  -------------------------------------------------------------------
                         required time                         98.281    
                         arrival time                         -92.839    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/h_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        9.834ns  (logic 4.548ns (46.247%)  route 5.286ns (53.753%))
  Logic Levels:           18  (CARRY4=13 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 98.662 - 100.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 82.976 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.668    82.976    design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.456    83.432 r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=20, routed)          1.691    85.123    design_1_i/BTNs_test_0/inst/sw[0]
    SLICE_X21Y23         LUT2 (Prop_lut2_I0_O)        0.124    85.247 r  design_1_i/BTNs_test_0/inst/h2_carry_i_4/O
                         net (fo=1, routed)           0.000    85.247    design_1_i/BTNs_test_0/inst/h2_carry_i_4_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.797 r  design_1_i/BTNs_test_0/inst/h2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.797    design_1_i/BTNs_test_0/inst/h2_carry_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.911 r  design_1_i/BTNs_test_0/inst/h2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    85.920    design_1_i/BTNs_test_0/inst/h2_carry__0_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.034 r  design_1_i/BTNs_test_0/inst/h2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    86.034    design_1_i/BTNs_test_0/inst/h2_carry__1_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.148 r  design_1_i/BTNs_test_0/inst/h2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    86.148    design_1_i/BTNs_test_0/inst/h2_carry__2_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.262 r  design_1_i/BTNs_test_0/inst/h2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    86.262    design_1_i/BTNs_test_0/inst/h2_carry__3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.376 r  design_1_i/BTNs_test_0/inst/h2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.376    design_1_i/BTNs_test_0/inst/h2_carry__4_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    86.710 f  design_1_i/BTNs_test_0/inst/h2_carry__5/O[1]
                         net (fo=4, routed)           0.876    87.586    design_1_i/BTNs_test_0/inst/h2_carry__5_n_6
    SLICE_X23Y28         LUT2 (Prop_lut2_I0_O)        0.303    87.889 r  design_1_i/BTNs_test_0/inst/h1__30_carry__2_i_7/O
                         net (fo=1, routed)           0.000    87.889    design_1_i/BTNs_test_0/inst/h1__30_carry__2_i_7_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.439 r  design_1_i/BTNs_test_0/inst/h1__30_carry__2/CO[3]
                         net (fo=69, routed)          1.489    89.928    design_1_i/BTNs_test_0/inst/h1__30_carry__2_n_0
    SLICE_X22Y24         LUT3 (Prop_lut3_I1_O)        0.124    90.052 r  design_1_i/BTNs_test_0/inst/h0__62_carry__0_i_6/O
                         net (fo=1, routed)           0.000    90.052    design_1_i/BTNs_test_0/inst/h0__62_carry__0_i_6_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.602 r  design_1_i/BTNs_test_0/inst/h0__62_carry__0/CO[3]
                         net (fo=1, routed)           0.009    90.611    design_1_i/BTNs_test_0/inst/h0__62_carry__0_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  design_1_i/BTNs_test_0/inst/h0__62_carry__1/CO[3]
                         net (fo=1, routed)           0.000    90.725    design_1_i/BTNs_test_0/inst/h0__62_carry__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  design_1_i/BTNs_test_0/inst/h0__62_carry__2/CO[3]
                         net (fo=1, routed)           0.000    90.839    design_1_i/BTNs_test_0/inst/h0__62_carry__2_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.953 r  design_1_i/BTNs_test_0/inst/h0__62_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.953    design_1_i/BTNs_test_0/inst/h0__62_carry__3_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    91.175 r  design_1_i/BTNs_test_0/inst/h0__62_carry__4/O[0]
                         net (fo=1, routed)           0.459    91.634    design_1_i/BTNs_test_0/inst/h0__62_carry__4_n_7
    SLICE_X24Y28         LUT5 (Prop_lut5_I0_O)        0.299    91.933 r  design_1_i/BTNs_test_0/inst/h[21]_i_2/O
                         net (fo=1, routed)           0.753    92.686    design_1_i/BTNs_test_0/inst/h[21]_i_2_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I0_O)        0.124    92.810 r  design_1_i/BTNs_test_0/inst/h[21]_i_1/O
                         net (fo=1, routed)           0.000    92.810    design_1_i/BTNs_test_0/inst/p_0_in1_in[21]
    SLICE_X14Y29         FDRE                                         r  design_1_i/BTNs_test_0/inst/h_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.493    98.662    design_1_i/BTNs_test_0/inst/clk
    SLICE_X14Y29         FDRE                                         r  design_1_i/BTNs_test_0/inst/h_reg[21]/C
                         clock pessimism              0.000    98.662    
                         clock uncertainty           -0.415    98.247    
    SLICE_X14Y29         FDRE (Setup_fdre_C_D)        0.029    98.276    design_1_i/BTNs_test_0/inst/h_reg[21]
  -------------------------------------------------------------------
                         required time                         98.276    
                         arrival time                         -92.810    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/Value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        9.920ns  (logic 4.245ns (42.793%)  route 5.675ns (57.207%))
  Logic Levels:           15  (CARRY4=10 LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -4.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 82.976 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        1.668    82.976    design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.456    83.432 r  design_1_i/axi_gpio_sw_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=20, routed)          1.569    85.001    design_1_i/BTNs_test_0/inst/sw[0]
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    85.125 r  design_1_i/BTNs_test_0/inst/v2_carry_i_5/O
                         net (fo=1, routed)           0.000    85.125    design_1_i/BTNs_test_0/inst/v2_carry_i_5_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    85.657 r  design_1_i/BTNs_test_0/inst/v2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.657    design_1_i/BTNs_test_0/inst/v2_carry_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.771 r  design_1_i/BTNs_test_0/inst/v2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.771    design_1_i/BTNs_test_0/inst/v2_carry__0_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.885 r  design_1_i/BTNs_test_0/inst/v2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    85.885    design_1_i/BTNs_test_0/inst/v2_carry__1_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.999 r  design_1_i/BTNs_test_0/inst/v2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    85.999    design_1_i/BTNs_test_0/inst/v2_carry__2_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.113 r  design_1_i/BTNs_test_0/inst/v2_carry__3/CO[3]
                         net (fo=1, routed)           0.009    86.122    design_1_i/BTNs_test_0/inst/v2_carry__3_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.236 r  design_1_i/BTNs_test_0/inst/v2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    86.236    design_1_i/BTNs_test_0/inst/v2_carry__4_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    86.570 f  design_1_i/BTNs_test_0/inst/v2_carry__5/O[1]
                         net (fo=4, routed)           1.082    87.652    design_1_i/BTNs_test_0/inst/v2[26]
    SLICE_X16Y23         LUT2 (Prop_lut2_I0_O)        0.303    87.955 r  design_1_i/BTNs_test_0/inst/v1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    87.955    design_1_i/BTNs_test_0/inst/v1_carry__2_i_7_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.488 r  design_1_i/BTNs_test_0/inst/v1_carry__2/CO[3]
                         net (fo=72, routed)          1.004    89.492    design_1_i/BTNs_test_0/inst/v1_carry__2_n_0
    SLICE_X17Y19         LUT2 (Prop_lut2_I0_O)        0.124    89.616 r  design_1_i/BTNs_test_0/inst/v0__61_carry_i_1/O
                         net (fo=1, routed)           0.645    90.261    design_1_i/BTNs_test_0/inst/v[0]
    SLICE_X15Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    90.841 r  design_1_i/BTNs_test_0/inst/v0__61_carry/CO[3]
                         net (fo=1, routed)           0.000    90.841    design_1_i/BTNs_test_0/inst/v0__61_carry_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.080 r  design_1_i/BTNs_test_0/inst/v0__61_carry__0/O[2]
                         net (fo=1, routed)           0.425    91.505    design_1_i/BTNs_test_0/inst/v0__61_carry__0_n_5
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.302    91.807 r  design_1_i/BTNs_test_0/inst/v[7]_i_1/O
                         net (fo=2, routed)           0.940    92.748    design_1_i/BTNs_test_0/inst/v[7]_i_1_n_0
    SLICE_X12Y19         LUT3 (Prop_lut3_I0_O)        0.148    92.896 r  design_1_i/BTNs_test_0/inst/Value[7]_i_1/O
                         net (fo=1, routed)           0.000    92.896    design_1_i/BTNs_test_0/inst/Value[7]_i_1_n_0
    SLICE_X12Y19         FDRE                                         r  design_1_i/BTNs_test_0/inst/Value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         1.499    98.668    design_1_i/BTNs_test_0/inst/clk
    SLICE_X12Y19         FDRE                                         r  design_1_i/BTNs_test_0/inst/Value_reg[7]/C
                         clock pessimism              0.000    98.668    
                         clock uncertainty           -0.415    98.253    
    SLICE_X12Y19         FDRE (Setup_fdre_C_D)        0.118    98.371    design_1_i/BTNs_test_0/inst/Value_reg[7]
  -------------------------------------------------------------------
                         required time                         98.371    
                         arrival time                         -92.896    
  -------------------------------------------------------------------
                         slack                                  5.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/sost_0/inst/dopCounter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.143%)  route 0.239ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        -1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.563     0.904    design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y44         FDRE                                         r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=57, routed)          0.239     1.283    design_1_i/sost_0/inst/btns[1]
    SLICE_X26Y37         FDRE                                         r  design_1_i/sost_0/inst/dopCounter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.829    -0.734    design_1_i/sost_0/inst/clk
    SLICE_X26Y37         FDRE                                         r  design_1_i/sost_0/inst/dopCounter_reg[14]/C
                         clock pessimism              0.000    -0.734    
                         clock uncertainty            0.415    -0.319    
    SLICE_X26Y37         FDRE (Hold_fdre_C_CE)       -0.039    -0.358    design_1_i/sost_0/inst/dopCounter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/sost_0/inst/dopCounter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.143%)  route 0.239ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        -1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.563     0.904    design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y44         FDRE                                         r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=57, routed)          0.239     1.283    design_1_i/sost_0/inst/btns[1]
    SLICE_X26Y37         FDRE                                         r  design_1_i/sost_0/inst/dopCounter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.829    -0.734    design_1_i/sost_0/inst/clk
    SLICE_X26Y37         FDRE                                         r  design_1_i/sost_0/inst/dopCounter_reg[15]/C
                         clock pessimism              0.000    -0.734    
                         clock uncertainty            0.415    -0.319    
    SLICE_X26Y37         FDRE (Hold_fdre_C_CE)       -0.039    -0.358    design_1_i/sost_0/inst/dopCounter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.708ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/sost_0/inst/dopCounter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.415%)  route 0.308ns (68.585%))
  Logic Levels:           0  
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.563     0.904    design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y44         FDRE                                         r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=57, routed)          0.308     1.352    design_1_i/sost_0/inst/btns[1]
    SLICE_X29Y39         FDRE                                         r  design_1_i/sost_0/inst/dopCounter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.831    -0.732    design_1_i/sost_0/inst/clk
    SLICE_X29Y39         FDRE                                         r  design_1_i/sost_0/inst/dopCounter_reg[22]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.415    -0.317    
    SLICE_X29Y39         FDRE (Hold_fdre_C_CE)       -0.039    -0.356    design_1_i/sost_0/inst/dopCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/sost_0/inst/dopCounter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.415%)  route 0.308ns (68.585%))
  Logic Levels:           0  
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.563     0.904    design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y44         FDRE                                         r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=57, routed)          0.308     1.352    design_1_i/sost_0/inst/btns[1]
    SLICE_X29Y39         FDRE                                         r  design_1_i/sost_0/inst/dopCounter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.831    -0.732    design_1_i/sost_0/inst/clk
    SLICE_X29Y39         FDRE                                         r  design_1_i/sost_0/inst/dopCounter_reg[23]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.415    -0.317    
    SLICE_X29Y39         FDRE (Hold_fdre_C_CE)       -0.039    -0.356    design_1_i/sost_0/inst/dopCounter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/sost_0/inst/dopCounter_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.415%)  route 0.308ns (68.585%))
  Logic Levels:           0  
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.563     0.904    design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y44         FDRE                                         r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=57, routed)          0.308     1.352    design_1_i/sost_0/inst/btns[1]
    SLICE_X29Y39         FDRE                                         r  design_1_i/sost_0/inst/dopCounter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.831    -0.732    design_1_i/sost_0/inst/clk
    SLICE_X29Y39         FDRE                                         r  design_1_i/sost_0/inst/dopCounter_reg[24]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.415    -0.317    
    SLICE_X29Y39         FDRE (Hold_fdre_C_CE)       -0.039    -0.356    design_1_i/sost_0/inst/dopCounter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/sost_0/inst/dopCounter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.415%)  route 0.308ns (68.585%))
  Logic Levels:           0  
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.563     0.904    design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y44         FDRE                                         r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=57, routed)          0.308     1.352    design_1_i/sost_0/inst/btns[1]
    SLICE_X29Y39         FDRE                                         r  design_1_i/sost_0/inst/dopCounter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.831    -0.732    design_1_i/sost_0/inst/clk
    SLICE_X29Y39         FDRE                                         r  design_1_i/sost_0/inst/dopCounter_reg[25]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.415    -0.317    
    SLICE_X29Y39         FDRE (Hold_fdre_C_CE)       -0.039    -0.356    design_1_i/sost_0/inst/dopCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/sost_0/inst/dopCounter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.415%)  route 0.308ns (68.585%))
  Logic Levels:           0  
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.563     0.904    design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y44         FDRE                                         r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=57, routed)          0.308     1.352    design_1_i/sost_0/inst/btns[1]
    SLICE_X29Y39         FDRE                                         r  design_1_i/sost_0/inst/dopCounter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.831    -0.732    design_1_i/sost_0/inst/clk
    SLICE_X29Y39         FDRE                                         r  design_1_i/sost_0/inst/dopCounter_reg[26]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.415    -0.317    
    SLICE_X29Y39         FDRE (Hold_fdre_C_CE)       -0.039    -0.356    design_1_i/sost_0/inst/dopCounter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/sost_0/inst/dopCounter_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.415%)  route 0.308ns (68.585%))
  Logic Levels:           0  
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.563     0.904    design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y44         FDRE                                         r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=57, routed)          0.308     1.352    design_1_i/sost_0/inst/btns[1]
    SLICE_X29Y39         FDRE                                         r  design_1_i/sost_0/inst/dopCounter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.831    -0.732    design_1_i/sost_0/inst/clk
    SLICE_X29Y39         FDRE                                         r  design_1_i/sost_0/inst/dopCounter_reg[27]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.415    -0.317    
    SLICE_X29Y39         FDRE (Hold_fdre_C_CE)       -0.039    -0.356    design_1_i/sost_0/inst/dopCounter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/sost_0/inst/btnSost_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.196%)  route 0.419ns (74.804%))
  Logic Levels:           0  
  Clock Path Skew:        -1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.563     0.904    design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y44         FDRE                                         r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=284, routed)         0.419     1.463    design_1_i/sost_0/inst/btns[0]
    SLICE_X24Y38         FDRE                                         r  design_1_i/sost_0/inst/btnSost_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.828    -0.735    design_1_i/sost_0/inst/clk
    SLICE_X24Y38         FDRE                                         r  design_1_i/sost_0/inst/btnSost_reg/C
                         clock pessimism              0.000    -0.735    
                         clock uncertainty            0.415    -0.320    
    SLICE_X24Y38         FDRE (Hold_fdre_C_R)         0.009    -0.311    design_1_i/sost_0/inst/btnSost_reg
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.781ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/sost_0/inst/dopCounter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.038%)  route 0.380ns (72.962%))
  Logic Levels:           0  
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2595, routed)        0.563     0.904    design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y44         FDRE                                         r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_btns_in_out/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=57, routed)          0.380     1.425    design_1_i/sost_0/inst/btns[1]
    SLICE_X29Y38         FDRE                                         r  design_1_i/sost_0/inst/dopCounter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=310, routed)         0.831    -0.732    design_1_i/sost_0/inst/clk
    SLICE_X29Y38         FDRE                                         r  design_1_i/sost_0/inst/dopCounter_reg[16]/C
                         clock pessimism              0.000    -0.732    
                         clock uncertainty            0.415    -0.317    
    SLICE_X29Y38         FDRE (Hold_fdre_C_CE)       -0.039    -0.356    design_1_i/sost_0/inst/dopCounter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  1.781    





