
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack max 2.94

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: prescale_reg[9]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: prescale_reg[9]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.06    0.24    0.44    0.44 ^ prescale_reg[9]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         prescale_reg[9] (net)
                  0.24    0.00    0.44 ^ _616_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.09    0.07    0.51 v _616_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _042_ (net)
                  0.09    0.00    0.51 v prescale_reg[9]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.51   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: prescale_reg[14]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     1    0.02    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.05    0.14    0.17    1.37 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.14    0.00    1.37 v _315_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.11    0.09    1.47 ^ _315_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _310_[0] (net)
                  0.11    0.00    1.47 ^ _622_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.04    0.18    0.25    1.72 ^ _622_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _312_[0] (net)
                  0.18    0.00    1.72 ^ _433_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     8    0.10    0.14    0.11    1.82 v _433_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _132_ (net)
                  0.14    0.00    1.82 v _466_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
    10    0.10    0.21    0.36    2.18 v _466_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _163_ (net)
                  0.21    0.00    2.18 v _490_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.32    2.50 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _185_ (net)
                  0.11    0.00    2.50 v _491_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.20    2.70 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _186_ (net)
                  0.08    0.00    2.70 v _495_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.30    0.21    2.91 ^ _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _029_ (net)
                  0.30    0.00    2.91 ^ prescale_reg[14]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.91   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ prescale_reg[14]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.15    5.85   library setup time
                                  5.85   data required time
-----------------------------------------------------------------------------
                                  5.85   data required time
                                 -2.91   data arrival time
-----------------------------------------------------------------------------
                                  2.94   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: prescale_reg[14]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     1    0.02    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.05    0.14    0.17    1.37 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.14    0.00    1.37 v _315_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.11    0.09    1.47 ^ _315_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _310_[0] (net)
                  0.11    0.00    1.47 ^ _622_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.04    0.18    0.25    1.72 ^ _622_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _312_[0] (net)
                  0.18    0.00    1.72 ^ _433_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     8    0.10    0.14    0.11    1.82 v _433_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _132_ (net)
                  0.14    0.00    1.82 v _466_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
    10    0.10    0.21    0.36    2.18 v _466_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _163_ (net)
                  0.21    0.00    2.18 v _490_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.32    2.50 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _185_ (net)
                  0.11    0.00    2.50 v _491_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.20    2.70 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _186_ (net)
                  0.08    0.00    2.70 v _495_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.30    0.21    2.91 ^ _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _029_ (net)
                  0.30    0.00    2.91 ^ prescale_reg[14]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.91   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ prescale_reg[14]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.15    5.85   library setup time
                                  5.85   data required time
-----------------------------------------------------------------------------
                                  5.85   data required time
                                 -2.91   data arrival time
-----------------------------------------------------------------------------
                                  2.94   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
1.6988964080810547

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6067

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.19414149224758148

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8702

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: prescale_reg[9]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: prescale_reg[17]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.44    0.44 v prescale_reg[9]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.42    0.86 v _335_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
   0.68    1.54 ^ _379_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
   0.42    1.96 ^ _422_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.18    2.14 v _527_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.28    2.42 v _537_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.00    2.42 v prescale_reg[17]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           2.42   data arrival time

   6.00    6.00   clock clk (rise edge)
   0.00    6.00   clock network delay (ideal)
   0.00    6.00   clock reconvergence pessimism
           6.00 ^ prescale_reg[17]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.10    5.90   library setup time
           5.90   data required time
---------------------------------------------------------
           5.90   data required time
          -2.42   data arrival time
---------------------------------------------------------
           3.48   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: prescale_reg[9]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: prescale_reg[9]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.44    0.44 ^ prescale_reg[9]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.51 v _616_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.00    0.51 v prescale_reg[9]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.51   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.51   data arrival time
---------------------------------------------------------
           0.44   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.9109

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
2.9367

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
100.886324

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.10e-03   2.49e-03   2.61e-08   1.16e-02  22.0%
Combinational          2.51e-02   1.60e-02   7.52e-08   4.11e-02  78.0%
Clock                  0.00e+00   0.00e+00   7.93e-09   7.93e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.42e-02   1.85e-02   1.09e-07   5.27e-02 100.0%
                          64.9%      35.1%       0.0%
