--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CAD971Test.twx CAD971Test.ncd -o CAD971Test.twr
CAD971Test.pcf -ucf vga.ucf

Design file:              CAD971Test.ncd
Physical constraint file: CAD971Test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK_24
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Key<0>      |    5.966(R)|      SLOW  |   -0.737(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<1>      |    7.544(R)|      SLOW  |   -1.037(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<2>      |    5.213(R)|      SLOW  |   -1.029(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<3>      |    6.235(R)|      SLOW  |   -0.630(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
SW<0>       |    8.941(R)|      SLOW  |   -1.331(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK_24 to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_B<0>        |        28.168(R)|      SLOW  |         4.761(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_B<1>        |        28.819(R)|      SLOW  |         5.100(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<0>        |        27.565(R)|      SLOW  |         4.545(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<1>        |        28.444(R)|      SLOW  |         4.661(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_HS          |        11.731(R)|      SLOW  |         4.780(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<0>        |        27.861(R)|      SLOW  |         4.430(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<1>        |        29.168(R)|      SLOW  |         4.497(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_VS          |        12.674(R)|      SLOW  |         4.830(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<0>       |        10.846(R)|      SLOW  |         4.380(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<1>       |        10.688(R)|      SLOW  |         4.248(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<2>       |        10.236(R)|      SLOW  |         4.120(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<3>       |        10.202(R)|      SLOW  |         3.923(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<0>|        11.848(R)|      SLOW  |         4.131(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<1>|        11.973(R)|      SLOW  |         3.885(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<2>|        12.364(R)|      SLOW  |         4.073(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<3>|        11.573(R)|      SLOW  |         4.336(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<4>|        11.666(R)|      SLOW  |         3.972(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<5>|        11.458(R)|      SLOW  |         4.104(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<6>|        11.989(R)|      SLOW  |         4.100(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RESET_N to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_B<0>        |        17.385(R)|      SLOW  |         6.604(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_B<1>        |        17.813(R)|      SLOW  |         6.816(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_G<0>        |        17.003(R)|      SLOW  |         6.365(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_G<1>        |        17.297(R)|      SLOW  |         6.546(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_R<0>        |        17.272(R)|      SLOW  |         6.514(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_R<1>        |        17.498(R)|      SLOW  |         6.658(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
outseg<0>       |        11.589(R)|      SLOW  |         5.324(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
outseg<1>       |        11.431(R)|      SLOW  |         5.192(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
outseg<2>       |        11.582(R)|      SLOW  |         5.240(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
outseg<3>       |        11.466(R)|      SLOW  |         5.139(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
sevensegments<0>|        12.506(R)|      SLOW  |         4.555(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
sevensegments<1>|        11.888(R)|      SLOW  |         5.032(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
sevensegments<2>|        12.399(R)|      SLOW  |         4.927(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
sevensegments<3>|        11.424(R)|      SLOW  |         4.940(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
sevensegments<4>|        12.324(R)|      SLOW  |         5.143(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
sevensegments<5>|        11.478(R)|      SLOW  |         4.994(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
sevensegments<6>|        11.245(R)|      SLOW  |         4.835(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |   18.256|         |         |         |
RESET_N        |   17.131|   11.908|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jan 24 17:16:58 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4631 MB



