<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: chip_io</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_chip_io'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_chip_io')">chip_io</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 66.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod55.html#Toggle" > 66.56</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/rady/caravel/caravel_gf/caravel/verilog/rtl/chip_io.v')">/home/rady/caravel/caravel_gf/caravel/verilog/rtl/chip_io.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod55.html#inst_tag_2758"  onclick="showContent('inst_tag_2758')">caravel_top.uut.padframe</a></td>
<td class="s6 cl rt"> 66.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod55.html#Toggle" > 66.56</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_chip_io'>
<hr>
<a name="inst_tag_2758"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_2758" >caravel_top.uut.padframe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 66.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod55.html#Toggle" > 66.56</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 57.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod13.html#inst_tag_2246" >uut</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2404" id="tag_urg_inst_2404">flash_clk_pad</a></td>
<td class="s2 cl rt"> 26.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2403" id="tag_urg_inst_2403">flash_csb_pad</a></td>
<td class="s2 cl rt"> 26.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2401" id="tag_urg_inst_2401">flash_io0_pad</a></td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2402" id="tag_urg_inst_2402">flash_io1_pad</a></td>
<td class="s2 cl rt"> 23.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2405" id="tag_urg_inst_2405">genblk1[0].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2415" id="tag_urg_inst_2415">genblk1[10].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2416" id="tag_urg_inst_2416">genblk1[11].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2417" id="tag_urg_inst_2417">genblk1[12].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2418" id="tag_urg_inst_2418">genblk1[13].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2419" id="tag_urg_inst_2419">genblk1[14].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2420" id="tag_urg_inst_2420">genblk1[15].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2421" id="tag_urg_inst_2421">genblk1[16].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2422" id="tag_urg_inst_2422">genblk1[17].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2423" id="tag_urg_inst_2423">genblk1[18].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2424" id="tag_urg_inst_2424">genblk1[19].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2406" id="tag_urg_inst_2406">genblk1[1].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2425" id="tag_urg_inst_2425">genblk1[20].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2426" id="tag_urg_inst_2426">genblk1[21].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2427" id="tag_urg_inst_2427">genblk1[22].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2428" id="tag_urg_inst_2428">genblk1[23].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2429" id="tag_urg_inst_2429">genblk1[24].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2430" id="tag_urg_inst_2430">genblk1[25].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2431" id="tag_urg_inst_2431">genblk1[26].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2432" id="tag_urg_inst_2432">genblk1[27].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2433" id="tag_urg_inst_2433">genblk1[28].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2434" id="tag_urg_inst_2434">genblk1[29].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2407" id="tag_urg_inst_2407">genblk1[2].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2435" id="tag_urg_inst_2435">genblk1[30].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2436" id="tag_urg_inst_2436">genblk1[31].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2437" id="tag_urg_inst_2437">genblk1[32].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2438" id="tag_urg_inst_2438">genblk1[33].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2439" id="tag_urg_inst_2439">genblk1[34].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2440" id="tag_urg_inst_2440">genblk1[35].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2441" id="tag_urg_inst_2441">genblk1[36].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2442" id="tag_urg_inst_2442">genblk1[37].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2408" id="tag_urg_inst_2408">genblk1[3].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2409" id="tag_urg_inst_2409">genblk1[4].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2410" id="tag_urg_inst_2410">genblk1[5].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2411" id="tag_urg_inst_2411">genblk1[6].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2412" id="tag_urg_inst_2412">genblk1[7].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2413" id="tag_urg_inst_2413">genblk1[8].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2414" id="tag_urg_inst_2414">genblk1[9].mprj_pads</a></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod47.html#inst_tag_2469" id="tag_urg_inst_2469">mgmt_clock_input_pad</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_2259" id="tag_urg_inst_2259">mgmt_corner[0]</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_2260" id="tag_urg_inst_2260">mgmt_corner[1]</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_2400" id="tag_urg_inst_2400">mgmt_gpio_pad</a></td>
<td class="s4 cl rt"> 44.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod43.html#inst_tag_2446" id="tag_urg_inst_2446">mgmt_vccd_pad</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod43.html#inst_tag_2445" id="tag_urg_inst_2445">mgmt_vdda_pad</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod43.html#inst_tag_2443" id="tag_urg_inst_2443">mgmt_vddio_pad_0</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod43.html#inst_tag_2444" id="tag_urg_inst_2444">mgmt_vddio_pad_1</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod59.html#inst_tag_2764" id="tag_urg_inst_2764">mgmt_vssa_pad</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod59.html#inst_tag_2765" id="tag_urg_inst_2765">mgmt_vssd_pad</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod59.html#inst_tag_2762" id="tag_urg_inst_2762">mgmt_vssio_pad_0</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod59.html#inst_tag_2763" id="tag_urg_inst_2763">mgmt_vssio_pad_1</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod51.html#inst_tag_2488" id="tag_urg_inst_2488">resetb_pad</a></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_2261" id="tag_urg_inst_2261">user1_corner</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod43.html#inst_tag_2449" id="tag_urg_inst_2449">user1_vccd_pad</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod43.html#inst_tag_2447" id="tag_urg_inst_2447">user1_vdda_pad_0</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod43.html#inst_tag_2448" id="tag_urg_inst_2448">user1_vdda_pad_1</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod59.html#inst_tag_2766" id="tag_urg_inst_2766">user1_vssa_pad_0</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod59.html#inst_tag_2767" id="tag_urg_inst_2767">user1_vssa_pad_1</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod59.html#inst_tag_2768" id="tag_urg_inst_2768">user1_vssd_pad</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_2262" id="tag_urg_inst_2262">user2_corner</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod43.html#inst_tag_2451" id="tag_urg_inst_2451">user2_vccd_pad</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod43.html#inst_tag_2450" id="tag_urg_inst_2450">user2_vdda_pad</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod59.html#inst_tag_2769" id="tag_urg_inst_2769">user2_vssa_pad</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod59.html#inst_tag_2770" id="tag_urg_inst_2770">user2_vssd_pad</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_chip_io'>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod55.html" >chip_io</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">44</td>
<td class="rt">22</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">918</td>
<td class="rt">611</td>
<td class="rt">66.56 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">459</td>
<td class="rt">404</td>
<td class="rt">88.02 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">459</td>
<td class="rt">207</td>
<td class="rt">45.10 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">44</td>
<td class="rt">22</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">918</td>
<td class="rt">611</td>
<td class="rt">66.56 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">459</td>
<td class="rt">404</td>
<td class="rt">88.02 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">459</td>
<td class="rt">207</td>
<td class="rt">45.10 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>vss</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vdd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>gpio</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-PoR/simv/test">T18</span>,<span title = "RTL-mgmt_gpio_bidir/simv/test">T27</span>,<span title = "RTL-mgmt_gpio_disable/simv/test">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-PoR/simv/test">T18</span>,<span title = "RTL-mgmt_gpio_bidir/simv/test">T27</span>,<span title = "RTL-mgmt_gpio_disable/simv/test">T28</span></td>
<td>INOUT</td>
</tr><tr>
<td>clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>resetb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>flash_csb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>flash_io1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>resetb_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>clock_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_in_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-PoR/simv/test">T18</span>,<span title = "RTL-mgmt_gpio_bidir/simv/test">T27</span>,<span title = "RTL-mgmt_gpio_disable/simv/test">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-PoR/simv/test">T18</span>,<span title = "RTL-mgmt_gpio_bidir/simv/test">T27</span>,<span title = "RTL-mgmt_gpio_disable/simv/test">T28</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_out_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-PoR/simv/test">T18</span>,<span title = "RTL-mgmt_gpio_bidir/simv/test">T27</span>,<span title = "RTL-mgmt_gpio_out/simv/test">T29</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-PoR/simv/test">T18</span>,<span title = "RTL-mgmt_gpio_bidir/simv/test">T27</span>,<span title = "RTL-mgmt_gpio_disable/simv/test">T28</span></td>
<td>INPUT</td>
</tr><tr>
<td>gpio_outen_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-PoR/simv/test">T18</span>,<span title = "RTL-mgmt_gpio_bidir/simv/test">T27</span>,<span title = "RTL-mgmt_gpio_disable/simv/test">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-PoR/simv/test">T18</span>,<span title = "RTL-mgmt_gpio_bidir/simv/test">T27</span>,<span title = "RTL-mgmt_gpio_disable/simv/test">T28</span></td>
<td>INPUT</td>
</tr><tr>
<td>gpio_inen_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-PoR/simv/test">T18</span>,<span title = "RTL-mgmt_gpio_bidir/simv/test">T27</span>,<span title = "RTL-mgmt_gpio_disable/simv/test">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-mgmt_gpio_disable/simv/test">T28</span></td>
<td>INPUT</td>
</tr><tr>
<td>gpio_pu_select</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>gpio_pd_select</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>gpio_schmitt_select</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>gpio_slew_select</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>gpio_drive_select_core[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>gpio_drive_select_core[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-PoR/simv/test">T18</span>,<span title = "RTL-mgmt_gpio_bidir/simv/test">T27</span>,<span title = "RTL-mgmt_gpio_disable/simv/test">T28</span></td>
<td>INPUT</td>
</tr><tr>
<td>flash_csb_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>flash_clk_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>flash_csb_oe_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>flash_clk_oe_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>flash_io0_oe_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>flash_io1_oe_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>flash_io0_ie_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>flash_io1_ie_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>flash_io0_do_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>flash_io1_do_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>flash_io0_di_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>flash_io1_di_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>const_zero[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>const_one[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>mprj_io[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span></td>
<td>INOUT</td>
</tr><tr>
<td>mprj_io_out[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
<td>INPUT</td>
</tr><tr>
<td>mprj_io_outen[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-debug/simv/test">T31</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_o/simv/test">T7</span></td>
<td>INPUT</td>
</tr><tr>
<td>mprj_io_inen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-debug/simv/test">T31</span></td>
<td>INPUT</td>
</tr><tr>
<td>mprj_io_inen[37:2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T6</span>,<span title = "RTL-gpio_all_o/simv/test">T10</span>,<span title = "RTL-gpio_all_o_user/simv/test">T33</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>mprj_io_schmitt_select[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-serial_shifting_0011/simv/test">T22</span>,<span title = "RTL-serial_shifting_01/simv/test">T23</span>,<span title = "RTL-serial_shifting_10/simv/test">T24</span></td>
<td>INPUT</td>
</tr><tr>
<td>mprj_io_slew_select[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-serial_shifting_10/simv/test">T24</span>,<span title = "RTL-serial_shifting_1100/simv/test">T30</span>,<span title = "RTL-serial_shifting_0011/simv/test">T22</span></td>
<td>INPUT</td>
</tr><tr>
<td>mprj_io_pu_select[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_i_pu/simv/test">T25</span>,<span title = "RTL-gpio_all_i_pu_user/simv/test">T26</span>,<span title = "RTL-serial_shifting_0011/simv/test">T22</span></td>
<td>INPUT</td>
</tr><tr>
<td>mprj_io_pu_select[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T16</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T6</span>,<span title = "RTL-bitbang_spi_i/simv/test">*T9</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>mprj_io_pu_select[37:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_i_pu/simv/test">T25</span>,<span title = "RTL-gpio_all_i_pu_user/simv/test">T26</span>,<span title = "RTL-serial_shifting_0011/simv/test">T22</span></td>
<td>INPUT</td>
</tr><tr>
<td>mprj_io_pd_select[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_i_pd/simv/test">T14</span>,<span title = "RTL-gpio_all_i_pd_user/simv/test">T17</span>,<span title = "RTL-serial_shifting_01/simv/test">T23</span></td>
<td>INPUT</td>
</tr><tr>
<td>mprj_io_drive_sel[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-serial_shifting_0011/simv/test">T22</span>,<span title = "RTL-serial_shifting_01/simv/test">T23</span>,<span title = "RTL-serial_shifting_10/simv/test">T24</span></td>
<td>INPUT</td>
</tr><tr>
<td>mprj_io_in[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T8</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T16</span>,<span title = "RTL-bitbang_spi_i/simv/test">T9</span>,<span title = "RTL-debug/simv/test">T31</span></td>
<td>OUTPUT</td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_2758">
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_chip_io">
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
