
---------- Begin Simulation Statistics ----------
final_tick                                  138839355                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 384364                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678876                       # Number of bytes of host memory used
host_op_rate                                   386486                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.62                       # Real time elapsed on the host
host_tick_rate                              223207399                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      239049                       # Number of instructions simulated
sim_ops                                        240396                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000139                       # Number of seconds simulated
sim_ticks                                   138839355                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.912589                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   10637                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                12527                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               568                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             12021                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 22                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             157                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              135                       # Number of indirect misses.
system.cpu.branchPred.lookups                   13113                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     279                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           67                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      239049                       # Number of instructions committed
system.cpu.committedOps                        240396                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.744140                       # CPI: cycles per instruction
system.cpu.discardedOps                          1854                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             109459                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            102134                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            21340                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           99012                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.573348                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                           416935                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  117251     48.77%     48.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                     62      0.03%     48.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     48.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.01%     48.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     48.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     48.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     48.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     48.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     48.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     48.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     48.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     48.81% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     48.81% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     48.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     48.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     48.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     48.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     48.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     48.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     48.81% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     48.81% # Class of committed instruction
system.cpu.op_class_0::MemRead                 101459     42.20%     91.01% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 21603      8.99%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   240396                       # Class of committed instruction
system.cpu.tickCycles                          317923                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           695                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    138839355                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                525                       # Transaction distribution
system.membus.trans_dist::WritebackClean           98                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                71                       # Transaction distribution
system.membus.trans_dist::ReadExResp               71                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            416                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           109                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        32896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        11520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   44416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               596                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.045302                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.208140                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     569     95.47%     95.47% # Request fanout histogram
system.membus.snoop_fanout::1                      27      4.53%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 596                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1413553                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2104127                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy             918994                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    138839355                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          26624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          11520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              38144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26624                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 596                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         191761190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          82973592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             274734783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    191761190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        191761190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        191761190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         82973592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            274734783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000212081772                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           10                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           10                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1874                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                152                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         596                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         93                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      186                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                60                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     19447794                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                43047794                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16481.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36481.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      999                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     136                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1192                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  186                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.207921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.746768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   149.214615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           60     29.70%     29.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           41     20.30%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           33     16.34%     66.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           17      8.42%     74.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           13      6.44%     81.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           10      4.95%     86.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            4      1.98%     88.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           24     11.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          202                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           10                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     116.600000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     59.731908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    214.989509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              2     20.00%     20.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             5     50.00%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2     20.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1     10.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            10                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           10                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.200000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.189567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.632456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                9     90.00%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     10.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            10                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  37760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   38144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       271.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    274.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     138777084                       # Total gap between requests
system.mem_ctrls.avgGap                     201418.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        26240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        11520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         5184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 188995404.076891601086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 82973592.033757284284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 37338116.415190778673                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          186                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28880426                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     14167368                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2924829686                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34712.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39353.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15724890.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy               369495                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         190041.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1387680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             151632                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy           846300                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1942333.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     3103860.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7991342.100000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         57.558191                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     94222414                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      4550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     40066941                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       138839355                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    138839355                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        43257                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            43257                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        43257                       # number of overall hits
system.cpu.icache.overall_hits::total           43257                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          416                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            416                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          416                       # number of overall misses
system.cpu.icache.overall_misses::total           416                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28989648                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28989648                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28989648                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28989648                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        43673                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        43673                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        43673                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        43673                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009525                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009525                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009525                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009525                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69686.653846                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69686.653846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69686.653846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69686.653846                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           98                       # number of writebacks
system.cpu.icache.writebacks::total                98                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          416                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          416                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          416                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          416                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28645211                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28645211                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28645211                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28645211                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009525                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009525                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009525                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009525                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68858.680288                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68858.680288                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68858.680288                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68858.680288                       # average overall mshr miss latency
system.cpu.icache.replacements                     98                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        43257                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           43257                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          416                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           416                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28989648                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28989648                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        43673                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        43673                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009525                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009525                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69686.653846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69686.653846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          416                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          416                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28645211                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28645211                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009525                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009525                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68858.680288                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68858.680288                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    138839355                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           213.118579                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               43673                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               416                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            104.983173                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   213.118579                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.416247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.416247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.621094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             87762                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            87762                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    138839355                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    138839355                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    138839355                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       122986                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           122986                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       123006                       # number of overall hits
system.cpu.dcache.overall_hits::total          123006                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          227                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            227                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          237                       # number of overall misses
system.cpu.dcache.overall_misses::total           237                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     16649875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     16649875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     16649875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     16649875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       123213                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       123213                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       123243                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       123243                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001842                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001842                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001923                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001923                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73347.466960                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73347.466960                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70252.637131                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70252.637131                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           54                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          180                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          180                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12689586                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12689586                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13190620                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13190620                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001404                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001404                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001461                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001461                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73350.208092                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73350.208092                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73281.222222                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73281.222222                       # average overall mshr miss latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       101554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          101554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8022652                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8022652                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       101661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       101661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74978.056075                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74978.056075                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7626181                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7626181                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74766.480392                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74766.480392                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        21432                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          21432                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8627223                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8627223                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        21552                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        21552                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005568                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005568                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71893.525000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71893.525000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           71                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5063405                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5063405                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003294                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003294                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71315.563380                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71315.563380                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       501034                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       501034                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.233333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.233333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 71576.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 71576.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    138839355                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           126.503408                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              123222                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               180                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            684.566667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            169000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   126.503408                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.123538                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.123538                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.174805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            246738                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           246738                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    138839355                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    138839355                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
