
F446RE_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005590  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08005760  08005760  00015760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057d8  080057d8  000200dc  2**0
                  CONTENTS
  4 .ARM          00000008  080057d8  080057d8  000157d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080057e0  080057e0  000200dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057e0  080057e0  000157e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080057e4  080057e4  000157e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000dc  20000000  080057e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  200000dc  080058c4  000200dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002f4  080058c4  000202f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002010c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bd1c  00000000  00000000  0002014f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e2f  00000000  00000000  0002be6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a10  00000000  00000000  0002dca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007ae  00000000  00000000  0002e6b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021afd  00000000  00000000  0002ee5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cf41  00000000  00000000  0005095b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cacde  00000000  00000000  0005d89c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002ef8  00000000  00000000  0012857c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0012b474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000dc 	.word	0x200000dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005748 	.word	0x08005748

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000e0 	.word	0x200000e0
 800020c:	08005748 	.word	0x08005748

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__aeabi_d2f>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a64:	bf24      	itt	cs
 8000a66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a6e:	d90d      	bls.n	8000a8c <__aeabi_d2f+0x30>
 8000a70:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a7c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a84:	bf08      	it	eq
 8000a86:	f020 0001 	biceq.w	r0, r0, #1
 8000a8a:	4770      	bx	lr
 8000a8c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a90:	d121      	bne.n	8000ad6 <__aeabi_d2f+0x7a>
 8000a92:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a96:	bfbc      	itt	lt
 8000a98:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a9c:	4770      	bxlt	lr
 8000a9e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aa6:	f1c2 0218 	rsb	r2, r2, #24
 8000aaa:	f1c2 0c20 	rsb	ip, r2, #32
 8000aae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	f040 0001 	orrne.w	r0, r0, #1
 8000abc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac8:	ea40 000c 	orr.w	r0, r0, ip
 8000acc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad4:	e7cc      	b.n	8000a70 <__aeabi_d2f+0x14>
 8000ad6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ada:	d107      	bne.n	8000aec <__aeabi_d2f+0x90>
 8000adc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae0:	bf1e      	ittt	ne
 8000ae2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ae6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aea:	4770      	bxne	lr
 8000aec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000af4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_uldivmod>:
 8000afc:	b953      	cbnz	r3, 8000b14 <__aeabi_uldivmod+0x18>
 8000afe:	b94a      	cbnz	r2, 8000b14 <__aeabi_uldivmod+0x18>
 8000b00:	2900      	cmp	r1, #0
 8000b02:	bf08      	it	eq
 8000b04:	2800      	cmpeq	r0, #0
 8000b06:	bf1c      	itt	ne
 8000b08:	f04f 31ff 	movne.w	r1, #4294967295
 8000b0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b10:	f000 b970 	b.w	8000df4 <__aeabi_idiv0>
 8000b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1c:	f000 f806 	bl	8000b2c <__udivmoddi4>
 8000b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b28:	b004      	add	sp, #16
 8000b2a:	4770      	bx	lr

08000b2c <__udivmoddi4>:
 8000b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b30:	9e08      	ldr	r6, [sp, #32]
 8000b32:	460d      	mov	r5, r1
 8000b34:	4604      	mov	r4, r0
 8000b36:	460f      	mov	r7, r1
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d14a      	bne.n	8000bd2 <__udivmoddi4+0xa6>
 8000b3c:	428a      	cmp	r2, r1
 8000b3e:	4694      	mov	ip, r2
 8000b40:	d965      	bls.n	8000c0e <__udivmoddi4+0xe2>
 8000b42:	fab2 f382 	clz	r3, r2
 8000b46:	b143      	cbz	r3, 8000b5a <__udivmoddi4+0x2e>
 8000b48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b4c:	f1c3 0220 	rsb	r2, r3, #32
 8000b50:	409f      	lsls	r7, r3
 8000b52:	fa20 f202 	lsr.w	r2, r0, r2
 8000b56:	4317      	orrs	r7, r2
 8000b58:	409c      	lsls	r4, r3
 8000b5a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b5e:	fa1f f58c 	uxth.w	r5, ip
 8000b62:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b66:	0c22      	lsrs	r2, r4, #16
 8000b68:	fb0e 7711 	mls	r7, lr, r1, r7
 8000b6c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000b70:	fb01 f005 	mul.w	r0, r1, r5
 8000b74:	4290      	cmp	r0, r2
 8000b76:	d90a      	bls.n	8000b8e <__udivmoddi4+0x62>
 8000b78:	eb1c 0202 	adds.w	r2, ip, r2
 8000b7c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000b80:	f080 811c 	bcs.w	8000dbc <__udivmoddi4+0x290>
 8000b84:	4290      	cmp	r0, r2
 8000b86:	f240 8119 	bls.w	8000dbc <__udivmoddi4+0x290>
 8000b8a:	3902      	subs	r1, #2
 8000b8c:	4462      	add	r2, ip
 8000b8e:	1a12      	subs	r2, r2, r0
 8000b90:	b2a4      	uxth	r4, r4
 8000b92:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b96:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b9a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b9e:	fb00 f505 	mul.w	r5, r0, r5
 8000ba2:	42a5      	cmp	r5, r4
 8000ba4:	d90a      	bls.n	8000bbc <__udivmoddi4+0x90>
 8000ba6:	eb1c 0404 	adds.w	r4, ip, r4
 8000baa:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bae:	f080 8107 	bcs.w	8000dc0 <__udivmoddi4+0x294>
 8000bb2:	42a5      	cmp	r5, r4
 8000bb4:	f240 8104 	bls.w	8000dc0 <__udivmoddi4+0x294>
 8000bb8:	4464      	add	r4, ip
 8000bba:	3802      	subs	r0, #2
 8000bbc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bc0:	1b64      	subs	r4, r4, r5
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	b11e      	cbz	r6, 8000bce <__udivmoddi4+0xa2>
 8000bc6:	40dc      	lsrs	r4, r3
 8000bc8:	2300      	movs	r3, #0
 8000bca:	e9c6 4300 	strd	r4, r3, [r6]
 8000bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd2:	428b      	cmp	r3, r1
 8000bd4:	d908      	bls.n	8000be8 <__udivmoddi4+0xbc>
 8000bd6:	2e00      	cmp	r6, #0
 8000bd8:	f000 80ed 	beq.w	8000db6 <__udivmoddi4+0x28a>
 8000bdc:	2100      	movs	r1, #0
 8000bde:	e9c6 0500 	strd	r0, r5, [r6]
 8000be2:	4608      	mov	r0, r1
 8000be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be8:	fab3 f183 	clz	r1, r3
 8000bec:	2900      	cmp	r1, #0
 8000bee:	d149      	bne.n	8000c84 <__udivmoddi4+0x158>
 8000bf0:	42ab      	cmp	r3, r5
 8000bf2:	d302      	bcc.n	8000bfa <__udivmoddi4+0xce>
 8000bf4:	4282      	cmp	r2, r0
 8000bf6:	f200 80f8 	bhi.w	8000dea <__udivmoddi4+0x2be>
 8000bfa:	1a84      	subs	r4, r0, r2
 8000bfc:	eb65 0203 	sbc.w	r2, r5, r3
 8000c00:	2001      	movs	r0, #1
 8000c02:	4617      	mov	r7, r2
 8000c04:	2e00      	cmp	r6, #0
 8000c06:	d0e2      	beq.n	8000bce <__udivmoddi4+0xa2>
 8000c08:	e9c6 4700 	strd	r4, r7, [r6]
 8000c0c:	e7df      	b.n	8000bce <__udivmoddi4+0xa2>
 8000c0e:	b902      	cbnz	r2, 8000c12 <__udivmoddi4+0xe6>
 8000c10:	deff      	udf	#255	; 0xff
 8000c12:	fab2 f382 	clz	r3, r2
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	f040 8090 	bne.w	8000d3c <__udivmoddi4+0x210>
 8000c1c:	1a8a      	subs	r2, r1, r2
 8000c1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c22:	fa1f fe8c 	uxth.w	lr, ip
 8000c26:	2101      	movs	r1, #1
 8000c28:	fbb2 f5f7 	udiv	r5, r2, r7
 8000c2c:	fb07 2015 	mls	r0, r7, r5, r2
 8000c30:	0c22      	lsrs	r2, r4, #16
 8000c32:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c36:	fb0e f005 	mul.w	r0, lr, r5
 8000c3a:	4290      	cmp	r0, r2
 8000c3c:	d908      	bls.n	8000c50 <__udivmoddi4+0x124>
 8000c3e:	eb1c 0202 	adds.w	r2, ip, r2
 8000c42:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c46:	d202      	bcs.n	8000c4e <__udivmoddi4+0x122>
 8000c48:	4290      	cmp	r0, r2
 8000c4a:	f200 80cb 	bhi.w	8000de4 <__udivmoddi4+0x2b8>
 8000c4e:	4645      	mov	r5, r8
 8000c50:	1a12      	subs	r2, r2, r0
 8000c52:	b2a4      	uxth	r4, r4
 8000c54:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c58:	fb07 2210 	mls	r2, r7, r0, r2
 8000c5c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c60:	fb0e fe00 	mul.w	lr, lr, r0
 8000c64:	45a6      	cmp	lr, r4
 8000c66:	d908      	bls.n	8000c7a <__udivmoddi4+0x14e>
 8000c68:	eb1c 0404 	adds.w	r4, ip, r4
 8000c6c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c70:	d202      	bcs.n	8000c78 <__udivmoddi4+0x14c>
 8000c72:	45a6      	cmp	lr, r4
 8000c74:	f200 80bb 	bhi.w	8000dee <__udivmoddi4+0x2c2>
 8000c78:	4610      	mov	r0, r2
 8000c7a:	eba4 040e 	sub.w	r4, r4, lr
 8000c7e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c82:	e79f      	b.n	8000bc4 <__udivmoddi4+0x98>
 8000c84:	f1c1 0720 	rsb	r7, r1, #32
 8000c88:	408b      	lsls	r3, r1
 8000c8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c92:	fa05 f401 	lsl.w	r4, r5, r1
 8000c96:	fa20 f307 	lsr.w	r3, r0, r7
 8000c9a:	40fd      	lsrs	r5, r7
 8000c9c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ca0:	4323      	orrs	r3, r4
 8000ca2:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ca6:	fa1f fe8c 	uxth.w	lr, ip
 8000caa:	fb09 5518 	mls	r5, r9, r8, r5
 8000cae:	0c1c      	lsrs	r4, r3, #16
 8000cb0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cb4:	fb08 f50e 	mul.w	r5, r8, lr
 8000cb8:	42a5      	cmp	r5, r4
 8000cba:	fa02 f201 	lsl.w	r2, r2, r1
 8000cbe:	fa00 f001 	lsl.w	r0, r0, r1
 8000cc2:	d90b      	bls.n	8000cdc <__udivmoddi4+0x1b0>
 8000cc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cc8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ccc:	f080 8088 	bcs.w	8000de0 <__udivmoddi4+0x2b4>
 8000cd0:	42a5      	cmp	r5, r4
 8000cd2:	f240 8085 	bls.w	8000de0 <__udivmoddi4+0x2b4>
 8000cd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cda:	4464      	add	r4, ip
 8000cdc:	1b64      	subs	r4, r4, r5
 8000cde:	b29d      	uxth	r5, r3
 8000ce0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ce4:	fb09 4413 	mls	r4, r9, r3, r4
 8000ce8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000cec:	fb03 fe0e 	mul.w	lr, r3, lr
 8000cf0:	45a6      	cmp	lr, r4
 8000cf2:	d908      	bls.n	8000d06 <__udivmoddi4+0x1da>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f103 35ff 	add.w	r5, r3, #4294967295
 8000cfc:	d26c      	bcs.n	8000dd8 <__udivmoddi4+0x2ac>
 8000cfe:	45a6      	cmp	lr, r4
 8000d00:	d96a      	bls.n	8000dd8 <__udivmoddi4+0x2ac>
 8000d02:	3b02      	subs	r3, #2
 8000d04:	4464      	add	r4, ip
 8000d06:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0a:	fba3 9502 	umull	r9, r5, r3, r2
 8000d0e:	eba4 040e 	sub.w	r4, r4, lr
 8000d12:	42ac      	cmp	r4, r5
 8000d14:	46c8      	mov	r8, r9
 8000d16:	46ae      	mov	lr, r5
 8000d18:	d356      	bcc.n	8000dc8 <__udivmoddi4+0x29c>
 8000d1a:	d053      	beq.n	8000dc4 <__udivmoddi4+0x298>
 8000d1c:	b156      	cbz	r6, 8000d34 <__udivmoddi4+0x208>
 8000d1e:	ebb0 0208 	subs.w	r2, r0, r8
 8000d22:	eb64 040e 	sbc.w	r4, r4, lr
 8000d26:	fa04 f707 	lsl.w	r7, r4, r7
 8000d2a:	40ca      	lsrs	r2, r1
 8000d2c:	40cc      	lsrs	r4, r1
 8000d2e:	4317      	orrs	r7, r2
 8000d30:	e9c6 7400 	strd	r7, r4, [r6]
 8000d34:	4618      	mov	r0, r3
 8000d36:	2100      	movs	r1, #0
 8000d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3c:	f1c3 0120 	rsb	r1, r3, #32
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	fa20 f201 	lsr.w	r2, r0, r1
 8000d48:	fa25 f101 	lsr.w	r1, r5, r1
 8000d4c:	409d      	lsls	r5, r3
 8000d4e:	432a      	orrs	r2, r5
 8000d50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d54:	fa1f fe8c 	uxth.w	lr, ip
 8000d58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d5c:	fb07 1510 	mls	r5, r7, r0, r1
 8000d60:	0c11      	lsrs	r1, r2, #16
 8000d62:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d66:	fb00 f50e 	mul.w	r5, r0, lr
 8000d6a:	428d      	cmp	r5, r1
 8000d6c:	fa04 f403 	lsl.w	r4, r4, r3
 8000d70:	d908      	bls.n	8000d84 <__udivmoddi4+0x258>
 8000d72:	eb1c 0101 	adds.w	r1, ip, r1
 8000d76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d7a:	d22f      	bcs.n	8000ddc <__udivmoddi4+0x2b0>
 8000d7c:	428d      	cmp	r5, r1
 8000d7e:	d92d      	bls.n	8000ddc <__udivmoddi4+0x2b0>
 8000d80:	3802      	subs	r0, #2
 8000d82:	4461      	add	r1, ip
 8000d84:	1b49      	subs	r1, r1, r5
 8000d86:	b292      	uxth	r2, r2
 8000d88:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d8c:	fb07 1115 	mls	r1, r7, r5, r1
 8000d90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d94:	fb05 f10e 	mul.w	r1, r5, lr
 8000d98:	4291      	cmp	r1, r2
 8000d9a:	d908      	bls.n	8000dae <__udivmoddi4+0x282>
 8000d9c:	eb1c 0202 	adds.w	r2, ip, r2
 8000da0:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da4:	d216      	bcs.n	8000dd4 <__udivmoddi4+0x2a8>
 8000da6:	4291      	cmp	r1, r2
 8000da8:	d914      	bls.n	8000dd4 <__udivmoddi4+0x2a8>
 8000daa:	3d02      	subs	r5, #2
 8000dac:	4462      	add	r2, ip
 8000dae:	1a52      	subs	r2, r2, r1
 8000db0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000db4:	e738      	b.n	8000c28 <__udivmoddi4+0xfc>
 8000db6:	4631      	mov	r1, r6
 8000db8:	4630      	mov	r0, r6
 8000dba:	e708      	b.n	8000bce <__udivmoddi4+0xa2>
 8000dbc:	4639      	mov	r1, r7
 8000dbe:	e6e6      	b.n	8000b8e <__udivmoddi4+0x62>
 8000dc0:	4610      	mov	r0, r2
 8000dc2:	e6fb      	b.n	8000bbc <__udivmoddi4+0x90>
 8000dc4:	4548      	cmp	r0, r9
 8000dc6:	d2a9      	bcs.n	8000d1c <__udivmoddi4+0x1f0>
 8000dc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000dcc:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000dd0:	3b01      	subs	r3, #1
 8000dd2:	e7a3      	b.n	8000d1c <__udivmoddi4+0x1f0>
 8000dd4:	4645      	mov	r5, r8
 8000dd6:	e7ea      	b.n	8000dae <__udivmoddi4+0x282>
 8000dd8:	462b      	mov	r3, r5
 8000dda:	e794      	b.n	8000d06 <__udivmoddi4+0x1da>
 8000ddc:	4640      	mov	r0, r8
 8000dde:	e7d1      	b.n	8000d84 <__udivmoddi4+0x258>
 8000de0:	46d0      	mov	r8, sl
 8000de2:	e77b      	b.n	8000cdc <__udivmoddi4+0x1b0>
 8000de4:	3d02      	subs	r5, #2
 8000de6:	4462      	add	r2, ip
 8000de8:	e732      	b.n	8000c50 <__udivmoddi4+0x124>
 8000dea:	4608      	mov	r0, r1
 8000dec:	e70a      	b.n	8000c04 <__udivmoddi4+0xd8>
 8000dee:	4464      	add	r4, ip
 8000df0:	3802      	subs	r0, #2
 8000df2:	e742      	b.n	8000c7a <__udivmoddi4+0x14e>

08000df4 <__aeabi_idiv0>:
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop

08000df8 <Lcd_create>:
 */
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin, Lcd_ModeTypeDef mode)
{
 8000df8:	b5b0      	push	{r4, r5, r7, lr}
 8000dfa:	b08a      	sub	sp, #40	; 0x28
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	60f8      	str	r0, [r7, #12]
 8000e00:	60b9      	str	r1, [r7, #8]
 8000e02:	607a      	str	r2, [r7, #4]
 8000e04:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 8000e06:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8000e0a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 8000e0e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000e12:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 8000e14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e16:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 8000e18:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000e1a:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	613b      	str	r3, [r7, #16]

	Lcd_init(&lcd);
 8000e28:	f107 0310 	add.w	r3, r7, #16
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f000 f80e 	bl	8000e4e <Lcd_init>

	return lcd;
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	461d      	mov	r5, r3
 8000e36:	f107 0410 	add.w	r4, r7, #16
 8000e3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e3e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000e42:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8000e46:	68f8      	ldr	r0, [r7, #12]
 8000e48:	3728      	adds	r7, #40	; 0x28
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bdb0      	pop	{r4, r5, r7, pc}

08000e4e <Lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 8000e4e:	b580      	push	{r7, lr}
 8000e50:	b082      	sub	sp, #8
 8000e52:	af00      	add	r7, sp, #0
 8000e54:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	7d9b      	ldrb	r3, [r3, #22]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d10c      	bne.n	8000e78 <Lcd_init+0x2a>
	{
			lcd_write_command(lcd, 0x33);
 8000e5e:	2133      	movs	r1, #51	; 0x33
 8000e60:	6878      	ldr	r0, [r7, #4]
 8000e62:	f000 f87b 	bl	8000f5c <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 8000e66:	2132      	movs	r1, #50	; 0x32
 8000e68:	6878      	ldr	r0, [r7, #4]
 8000e6a:	f000 f877 	bl	8000f5c <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 8000e6e:	2128      	movs	r1, #40	; 0x28
 8000e70:	6878      	ldr	r0, [r7, #4]
 8000e72:	f000 f873 	bl	8000f5c <lcd_write_command>
 8000e76:	e003      	b.n	8000e80 <Lcd_init+0x32>
	}
	else
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 8000e78:	2138      	movs	r1, #56	; 0x38
 8000e7a:	6878      	ldr	r0, [r7, #4]
 8000e7c:	f000 f86e 	bl	8000f5c <lcd_write_command>


	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear screen
 8000e80:	2101      	movs	r1, #1
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	f000 f86a 	bl	8000f5c <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 8000e88:	210c      	movs	r1, #12
 8000e8a:	6878      	ldr	r0, [r7, #4]
 8000e8c:	f000 f866 	bl	8000f5c <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 8000e90:	2106      	movs	r1, #6
 8000e92:	6878      	ldr	r0, [r7, #4]
 8000e94:	f000 f862 	bl	8000f5c <lcd_write_command>
}
 8000e98:	bf00      	nop
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <Lcd_int>:

/**
 * Write a number on the current position
 */
void Lcd_int(Lcd_HandleTypeDef * lcd, int number)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b086      	sub	sp, #24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	6039      	str	r1, [r7, #0]
	char buffer[11];
	sprintf(buffer, "%d", number);
 8000eaa:	f107 030c 	add.w	r3, r7, #12
 8000eae:	683a      	ldr	r2, [r7, #0]
 8000eb0:	4906      	ldr	r1, [pc, #24]	; (8000ecc <Lcd_int+0x2c>)
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f003 ffa4 	bl	8004e00 <siprintf>

	Lcd_string(lcd, buffer);
 8000eb8:	f107 030c 	add.w	r3, r7, #12
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	6878      	ldr	r0, [r7, #4]
 8000ec0:	f000 f806 	bl	8000ed0 <Lcd_string>
}
 8000ec4:	bf00      	nop
 8000ec6:	3718      	adds	r7, #24
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	08005760 	.word	0x08005760

08000ed0 <Lcd_string>:

/**
 * Write a string on the current position
 */
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 8000ed0:	b590      	push	{r4, r7, lr}
 8000ed2:	b085      	sub	sp, #20
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < strlen(string); i++)
 8000eda:	2300      	movs	r3, #0
 8000edc:	73fb      	strb	r3, [r7, #15]
 8000ede:	e00a      	b.n	8000ef6 <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 8000ee0:	7bfb      	ldrb	r3, [r7, #15]
 8000ee2:	683a      	ldr	r2, [r7, #0]
 8000ee4:	4413      	add	r3, r2
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	4619      	mov	r1, r3
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f000 f864 	bl	8000fb8 <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 8000ef0:	7bfb      	ldrb	r3, [r7, #15]
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	73fb      	strb	r3, [r7, #15]
 8000ef6:	7bfc      	ldrb	r4, [r7, #15]
 8000ef8:	6838      	ldr	r0, [r7, #0]
 8000efa:	f7ff f989 	bl	8000210 <strlen>
 8000efe:	4603      	mov	r3, r0
 8000f00:	429c      	cmp	r4, r3
 8000f02:	d3ed      	bcc.n	8000ee0 <Lcd_string+0x10>
	}
}
 8000f04:	bf00      	nop
 8000f06:	bf00      	nop
 8000f08:	3714      	adds	r7, #20
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd90      	pop	{r4, r7, pc}
	...

08000f10 <Lcd_cursor>:

/**
 * Set the cursor position
 */
void Lcd_cursor(Lcd_HandleTypeDef * lcd, uint8_t row, uint8_t col)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	460b      	mov	r3, r1
 8000f1a:	70fb      	strb	r3, [r7, #3]
 8000f1c:	4613      	mov	r3, r2
 8000f1e:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[row] + col);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[row] + col);
 8000f20:	78fb      	ldrb	r3, [r7, #3]
 8000f22:	4a07      	ldr	r2, [pc, #28]	; (8000f40 <Lcd_cursor+0x30>)
 8000f24:	5cd2      	ldrb	r2, [r2, r3]
 8000f26:	78bb      	ldrb	r3, [r7, #2]
 8000f28:	4413      	add	r3, r2
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	3b80      	subs	r3, #128	; 0x80
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	4619      	mov	r1, r3
 8000f32:	6878      	ldr	r0, [r7, #4]
 8000f34:	f000 f812 	bl	8000f5c <lcd_write_command>
	#endif
}
 8000f38:	bf00      	nop
 8000f3a:	3708      	adds	r7, #8
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	08005788 	.word	0x08005788

08000f44 <Lcd_clear>:

/**
 * Clear the screen
 */
void Lcd_clear(Lcd_HandleTypeDef * lcd) {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	lcd_write_command(lcd, CLEAR_DISPLAY);
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	6878      	ldr	r0, [r7, #4]
 8000f50:	f000 f804 	bl	8000f5c <lcd_write_command>
}
 8000f54:	bf00      	nop
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	460b      	mov	r3, r1
 8000f66:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6898      	ldr	r0, [r3, #8]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	899b      	ldrh	r3, [r3, #12]
 8000f70:	2200      	movs	r2, #0
 8000f72:	4619      	mov	r1, r3
 8000f74:	f001 f9b4 	bl	80022e0 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	7d9b      	ldrb	r3, [r3, #22]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d111      	bne.n	8000fa4 <lcd_write_command+0x48>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 8000f80:	78fb      	ldrb	r3, [r7, #3]
 8000f82:	091b      	lsrs	r3, r3, #4
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	2204      	movs	r2, #4
 8000f88:	4619      	mov	r1, r3
 8000f8a:	6878      	ldr	r0, [r7, #4]
 8000f8c:	f000 f842 	bl	8001014 <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 8000f90:	78fb      	ldrb	r3, [r7, #3]
 8000f92:	f003 030f 	and.w	r3, r3, #15
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	2204      	movs	r2, #4
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f000 f839 	bl	8001014 <lcd_write>
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
	}

}
 8000fa2:	e005      	b.n	8000fb0 <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 8000fa4:	78fb      	ldrb	r3, [r7, #3]
 8000fa6:	2208      	movs	r2, #8
 8000fa8:	4619      	mov	r1, r3
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f000 f832 	bl	8001014 <lcd_write>
}
 8000fb0:	bf00      	nop
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6898      	ldr	r0, [r3, #8]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	899b      	ldrh	r3, [r3, #12]
 8000fcc:	2201      	movs	r2, #1
 8000fce:	4619      	mov	r1, r3
 8000fd0:	f001 f986 	bl	80022e0 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	7d9b      	ldrb	r3, [r3, #22]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d111      	bne.n	8001000 <lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 8000fdc:	78fb      	ldrb	r3, [r7, #3]
 8000fde:	091b      	lsrs	r3, r3, #4
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	2204      	movs	r2, #4
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	6878      	ldr	r0, [r7, #4]
 8000fe8:	f000 f814 	bl	8001014 <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 8000fec:	78fb      	ldrb	r3, [r7, #3]
 8000fee:	f003 030f 	and.w	r3, r3, #15
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	2204      	movs	r2, #4
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f000 f80b 	bl	8001014 <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 8000ffe:	e005      	b.n	800100c <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 8001000:	78fb      	ldrb	r3, [r7, #3]
 8001002:	2208      	movs	r2, #8
 8001004:	4619      	mov	r1, r3
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f000 f804 	bl	8001014 <lcd_write>
}
 800100c:	bf00      	nop
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	460b      	mov	r3, r1
 800101e:	70fb      	strb	r3, [r7, #3]
 8001020:	4613      	mov	r3, r2
 8001022:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 8001024:	2300      	movs	r3, #0
 8001026:	73fb      	strb	r3, [r7, #15]
 8001028:	e019      	b.n	800105e <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	7bfb      	ldrb	r3, [r7, #15]
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	4413      	add	r3, r2
 8001034:	6818      	ldr	r0, [r3, #0]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	685a      	ldr	r2, [r3, #4]
 800103a:	7bfb      	ldrb	r3, [r7, #15]
 800103c:	005b      	lsls	r3, r3, #1
 800103e:	4413      	add	r3, r2
 8001040:	8819      	ldrh	r1, [r3, #0]
 8001042:	78fa      	ldrb	r2, [r7, #3]
 8001044:	7bfb      	ldrb	r3, [r7, #15]
 8001046:	fa42 f303 	asr.w	r3, r2, r3
 800104a:	b2db      	uxtb	r3, r3
 800104c:	f003 0301 	and.w	r3, r3, #1
 8001050:	b2db      	uxtb	r3, r3
 8001052:	461a      	mov	r2, r3
 8001054:	f001 f944 	bl	80022e0 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 8001058:	7bfb      	ldrb	r3, [r7, #15]
 800105a:	3301      	adds	r3, #1
 800105c:	73fb      	strb	r3, [r7, #15]
 800105e:	7bfa      	ldrb	r2, [r7, #15]
 8001060:	78bb      	ldrb	r3, [r7, #2]
 8001062:	429a      	cmp	r2, r3
 8001064:	d3e1      	bcc.n	800102a <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6918      	ldr	r0, [r3, #16]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	8a9b      	ldrh	r3, [r3, #20]
 800106e:	2201      	movs	r2, #1
 8001070:	4619      	mov	r1, r3
 8001072:	f001 f935 	bl	80022e0 <HAL_GPIO_WritePin>
	DELAY(1);
 8001076:	2001      	movs	r0, #1
 8001078:	f000 fe94 	bl	8001da4 <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6918      	ldr	r0, [r3, #16]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	8a9b      	ldrh	r3, [r3, #20]
 8001084:	2200      	movs	r2, #0
 8001086:	4619      	mov	r1, r3
 8001088:	f001 f92a 	bl	80022e0 <HAL_GPIO_WritePin>
}
 800108c:	bf00      	nop
 800108e:	3710      	adds	r7, #16
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}

08001094 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001094:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001098:	b0a2      	sub	sp, #136	; 0x88
 800109a:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

  tam = calc_size(USAL,paso); // Calculamos el tamao que tendr el vector del conjunto de salida con universo salida y "paso"
 800109c:	4b9e      	ldr	r3, [pc, #632]	; (8001318 <main+0x284>)
 800109e:	edd3 7a00 	vldr	s15, [r3]
 80010a2:	eeb0 0a67 	vmov.f32	s0, s15
 80010a6:	489d      	ldr	r0, [pc, #628]	; (800131c <main+0x288>)
 80010a8:	f002 ffd3 	bl	8004052 <calc_size>
 80010ac:	4603      	mov	r3, r0
 80010ae:	4a9c      	ldr	r2, [pc, #624]	; (8001320 <main+0x28c>)
 80010b0:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010b2:	f000 fe05 	bl	8001cc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010b6:	f000 f955 	bl	8001364 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ba:	f000 fa21 	bl	8001500 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010be:	f000 f9f5 	bl	80014ac <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80010c2:	f000 f9bd 	bl	8001440 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

    ///////////////////////////////////////////////////////////////////////////////////////
    max31856_t therm = {&hspi2, {GPIOC, GPIO_PIN_3}};
 80010c6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80010ca:	2220      	movs	r2, #32
 80010cc:	2100      	movs	r1, #0
 80010ce:	4618      	mov	r0, r3
 80010d0:	f003 feb6 	bl	8004e40 <memset>
 80010d4:	4b93      	ldr	r3, [pc, #588]	; (8001324 <main+0x290>)
 80010d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80010d8:	4b93      	ldr	r3, [pc, #588]	; (8001328 <main+0x294>)
 80010da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80010dc:	2308      	movs	r3, #8
 80010de:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
    max31856_init(&therm);
 80010e2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80010e6:	4618      	mov	r0, r3
 80010e8:	f000 faa5 	bl	8001636 <max31856_init>
    max31856_set_noise_filter(&therm, CR0_FILTER_OUT_50Hz);
 80010ec:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80010f0:	2101      	movs	r1, #1
 80010f2:	4618      	mov	r0, r3
 80010f4:	f000 fae5 	bl	80016c2 <max31856_set_noise_filter>
    max31856_set_cold_junction_enable(&therm, CR0_CJ_ENABLED);
 80010f8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80010fc:	2100      	movs	r1, #0
 80010fe:	4618      	mov	r0, r3
 8001100:	f000 fb02 	bl	8001708 <max31856_set_cold_junction_enable>
    max31856_set_thermocouple_type(&therm, CR1_TC_TYPE_K);
 8001104:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001108:	2103      	movs	r1, #3
 800110a:	4618      	mov	r0, r3
 800110c:	f000 fb1f 	bl	800174e <max31856_set_thermocouple_type>
    max31856_set_average_samples(&therm, CR1_AVG_TC_SAMPLES_2);
 8001110:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001114:	2101      	movs	r1, #1
 8001116:	4618      	mov	r0, r3
 8001118:	f000 fb3c 	bl	8001794 <max31856_set_average_samples>
    max31856_set_open_circuit_fault_detection(&therm, CR0_OC_DETECT_ENABLED_TC_LESS_2ms);
 800111c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001120:	2102      	movs	r1, #2
 8001122:	4618      	mov	r0, r3
 8001124:	f000 fb90 	bl	8001848 <max31856_set_open_circuit_fault_detection>
    max31856_set_conversion_mode(&therm, CR0_CONV_CONTINUOUS);
 8001128:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800112c:	2101      	movs	r1, #1
 800112e:	4618      	mov	r0, r3
 8001130:	f000 faa4 	bl	800167c <max31856_set_conversion_mode>
    ///////////////////////////////////////////////////////////////////////////////////////

    ///////////////////////////////////////////////////////////////////////////////////////
    Lcd_PortType ports[] = { GPIOC, GPIOB, GPIOA, GPIOA };
 8001134:	4b7d      	ldr	r3, [pc, #500]	; (800132c <main+0x298>)
 8001136:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800113a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800113c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    Lcd_PinType pins[] = {GPIO_PIN_7, GPIO_PIN_6, GPIO_PIN_7, GPIO_PIN_6};
 8001140:	4a7b      	ldr	r2, [pc, #492]	; (8001330 <main+0x29c>)
 8001142:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001146:	e892 0003 	ldmia.w	r2, {r0, r1}
 800114a:	e883 0003 	stmia.w	r3, {r0, r1}
    Lcd_HandleTypeDef lcd;
    lcd = Lcd_create(ports, pins, GPIOB, GPIO_PIN_5, GPIOB, GPIO_PIN_4, LCD_4_BIT_MODE);
 800114e:	4638      	mov	r0, r7
 8001150:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001154:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001158:	2300      	movs	r3, #0
 800115a:	9303      	str	r3, [sp, #12]
 800115c:	2310      	movs	r3, #16
 800115e:	9302      	str	r3, [sp, #8]
 8001160:	4b74      	ldr	r3, [pc, #464]	; (8001334 <main+0x2a0>)
 8001162:	9301      	str	r3, [sp, #4]
 8001164:	2320      	movs	r3, #32
 8001166:	9300      	str	r3, [sp, #0]
 8001168:	4b72      	ldr	r3, [pc, #456]	; (8001334 <main+0x2a0>)
 800116a:	f7ff fe45 	bl	8000df8 <Lcd_create>
 800116e:	f107 0418 	add.w	r4, r7, #24
 8001172:	463d      	mov	r5, r7
 8001174:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001176:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001178:	e895 0003 	ldmia.w	r5, {r0, r1}
 800117c:	e884 0003 	stmia.w	r4, {r0, r1}
    Lcd_cursor(&lcd, 0,0);
    Lcd_string(&lcd, "Input: ");
    Lcd_cursor(&lcd, 1,0);
    Lcd_string(&lcd, "Output: ");*/

    Lcd_clear(&lcd);
 8001180:	f107 0318 	add.w	r3, r7, #24
 8001184:	4618      	mov	r0, r3
 8001186:	f7ff fedd 	bl	8000f44 <Lcd_clear>
    Lcd_cursor(&lcd, 0,0);
 800118a:	f107 0318 	add.w	r3, r7, #24
 800118e:	2200      	movs	r2, #0
 8001190:	2100      	movs	r1, #0
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff febc 	bl	8000f10 <Lcd_cursor>
    Lcd_string(&lcd, "Temp: ");
 8001198:	f107 0318 	add.w	r3, r7, #24
 800119c:	4966      	ldr	r1, [pc, #408]	; (8001338 <main+0x2a4>)
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff fe96 	bl	8000ed0 <Lcd_string>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
 80011a4:	466b      	mov	r3, sp
 80011a6:	461c      	mov	r4, r3

	  float B[tam]; //Creamos el vector que guardar los numeros del conjunto de salida
 80011a8:	4b5d      	ldr	r3, [pc, #372]	; (8001320 <main+0x28c>)
 80011aa:	6819      	ldr	r1, [r3, #0]
 80011ac:	1e4b      	subs	r3, r1, #1
 80011ae:	677b      	str	r3, [r7, #116]	; 0x74
 80011b0:	460a      	mov	r2, r1
 80011b2:	2300      	movs	r3, #0
 80011b4:	4690      	mov	r8, r2
 80011b6:	4699      	mov	r9, r3
 80011b8:	f04f 0200 	mov.w	r2, #0
 80011bc:	f04f 0300 	mov.w	r3, #0
 80011c0:	ea4f 1349 	mov.w	r3, r9, lsl #5
 80011c4:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 80011c8:	ea4f 1248 	mov.w	r2, r8, lsl #5
 80011cc:	460a      	mov	r2, r1
 80011ce:	2300      	movs	r3, #0
 80011d0:	4692      	mov	sl, r2
 80011d2:	469b      	mov	fp, r3
 80011d4:	f04f 0200 	mov.w	r2, #0
 80011d8:	f04f 0300 	mov.w	r3, #0
 80011dc:	ea4f 134b 	mov.w	r3, fp, lsl #5
 80011e0:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 80011e4:	ea4f 124a 	mov.w	r2, sl, lsl #5
 80011e8:	460b      	mov	r3, r1
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	3307      	adds	r3, #7
 80011ee:	08db      	lsrs	r3, r3, #3
 80011f0:	00db      	lsls	r3, r3, #3
 80011f2:	ebad 0d03 	sub.w	sp, sp, r3
 80011f6:	ab04      	add	r3, sp, #16
 80011f8:	3303      	adds	r3, #3
 80011fa:	089b      	lsrs	r3, r3, #2
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	673b      	str	r3, [r7, #112]	; 0x70
	  inicio(B,tam); //Inicializamos el objeto fuzzy
 8001200:	4b47      	ldr	r3, [pc, #284]	; (8001320 <main+0x28c>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4619      	mov	r1, r3
 8001206:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8001208:	f002 ff06 	bl	8004018 <inicio>
	  error=setpoint-rpm;//Calculamos la variable error
 800120c:	4b4b      	ldr	r3, [pc, #300]	; (800133c <main+0x2a8>)
 800120e:	ed93 7a00 	vldr	s14, [r3]
 8001212:	4b4b      	ldr	r3, [pc, #300]	; (8001340 <main+0x2ac>)
 8001214:	edd3 7a00 	vldr	s15, [r3]
 8001218:	ee77 7a67 	vsub.f32	s15, s14, s15
 800121c:	4b49      	ldr	r3, [pc, #292]	; (8001344 <main+0x2b0>)
 800121e:	edc3 7a00 	vstr	s15, [r3]
	  /*
	   * Se empieza con la inferencia, y para ello las reglas. Para llamar a una regla con una entrada se utiliza la funcin "regla_simple"
	   * la cual recibe como parametros (Conjunto entrada,Universo de entrada,variable a evaluar,conjunto salida,universo salida,vector salida,tamao
	   * vector salida)
	   */
	  regla_simple(ENP,UIN,error,DT,USAL,B,tam);//Llamamos a la funcin para aplicar la regla correspondiente
 8001222:	4b48      	ldr	r3, [pc, #288]	; (8001344 <main+0x2b0>)
 8001224:	edd3 7a00 	vldr	s15, [r3]
 8001228:	4b3d      	ldr	r3, [pc, #244]	; (8001320 <main+0x28c>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	9301      	str	r3, [sp, #4]
 800122e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001230:	9300      	str	r3, [sp, #0]
 8001232:	4b3a      	ldr	r3, [pc, #232]	; (800131c <main+0x288>)
 8001234:	4a44      	ldr	r2, [pc, #272]	; (8001348 <main+0x2b4>)
 8001236:	eeb0 0a67 	vmov.f32	s0, s15
 800123a:	4944      	ldr	r1, [pc, #272]	; (800134c <main+0x2b8>)
 800123c:	4844      	ldr	r0, [pc, #272]	; (8001350 <main+0x2bc>)
 800123e:	f002 ff37 	bl	80040b0 <regla_simple>
	  regla_simple(EC,UIN,error,ZE,USAL,B,tam);
 8001242:	4b40      	ldr	r3, [pc, #256]	; (8001344 <main+0x2b0>)
 8001244:	edd3 7a00 	vldr	s15, [r3]
 8001248:	4b35      	ldr	r3, [pc, #212]	; (8001320 <main+0x28c>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	9301      	str	r3, [sp, #4]
 800124e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001250:	9300      	str	r3, [sp, #0]
 8001252:	4b32      	ldr	r3, [pc, #200]	; (800131c <main+0x288>)
 8001254:	4a3f      	ldr	r2, [pc, #252]	; (8001354 <main+0x2c0>)
 8001256:	eeb0 0a67 	vmov.f32	s0, s15
 800125a:	493c      	ldr	r1, [pc, #240]	; (800134c <main+0x2b8>)
 800125c:	483e      	ldr	r0, [pc, #248]	; (8001358 <main+0x2c4>)
 800125e:	f002 ff27 	bl	80040b0 <regla_simple>
	  regla_simple(EPP,UIN,error,AT,USAL,B,tam);
 8001262:	4b38      	ldr	r3, [pc, #224]	; (8001344 <main+0x2b0>)
 8001264:	edd3 7a00 	vldr	s15, [r3]
 8001268:	4b2d      	ldr	r3, [pc, #180]	; (8001320 <main+0x28c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	9301      	str	r3, [sp, #4]
 800126e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001270:	9300      	str	r3, [sp, #0]
 8001272:	4b2a      	ldr	r3, [pc, #168]	; (800131c <main+0x288>)
 8001274:	4a39      	ldr	r2, [pc, #228]	; (800135c <main+0x2c8>)
 8001276:	eeb0 0a67 	vmov.f32	s0, s15
 800127a:	4934      	ldr	r1, [pc, #208]	; (800134c <main+0x2b8>)
 800127c:	4838      	ldr	r0, [pc, #224]	; (8001360 <main+0x2cc>)
 800127e:	f002 ff17 	bl	80040b0 <regla_simple>
	  float res = defusi(B,USAL,tam); //Se llama a la funcin para defusificar el conjunto de salida y obtener el resultado del sistema fuzzy
 8001282:	4b27      	ldr	r3, [pc, #156]	; (8001320 <main+0x28c>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	461a      	mov	r2, r3
 8001288:	4924      	ldr	r1, [pc, #144]	; (800131c <main+0x288>)
 800128a:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800128c:	f003 fcfe 	bl	8004c8c <defusi>
 8001290:	ed87 0a1b 	vstr	s0, [r7, #108]	; 0x6c
	  rpm = rpm+res; // Se asigna ese resultado a la variable control.
 8001294:	4b2a      	ldr	r3, [pc, #168]	; (8001340 <main+0x2ac>)
 8001296:	ed93 7a00 	vldr	s14, [r3]
 800129a:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800129e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012a2:	4b27      	ldr	r3, [pc, #156]	; (8001340 <main+0x2ac>)
 80012a4:	edc3 7a00 	vstr	s15, [r3]

	  //Se imprime el valor de rpm que debera converger al valor de setpoint
	  //HAL_Delay(500);

	  /****/
	  max31856_read_fault(&therm);
 80012a8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012ac:	4618      	mov	r0, r3
 80012ae:	f000 faee 	bl	800188e <max31856_read_fault>

	  if (therm.sr.val) {
 80012b2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
	    /* Handle thermocouple error */
	  }
	  float temp = max31856_read_TC_temp(&therm);
 80012b6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012ba:	4618      	mov	r0, r3
 80012bc:	f000 fa8e 	bl	80017dc <max31856_read_TC_temp>
 80012c0:	ed87 0a1a 	vstr	s0, [r7, #104]	; 0x68

	  /****/
	  Lcd_clear(&lcd);
 80012c4:	f107 0318 	add.w	r3, r7, #24
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff fe3b 	bl	8000f44 <Lcd_clear>
	  Lcd_cursor(&lcd, 0,0);
 80012ce:	f107 0318 	add.w	r3, r7, #24
 80012d2:	2200      	movs	r2, #0
 80012d4:	2100      	movs	r1, #0
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff fe1a 	bl	8000f10 <Lcd_cursor>
	  Lcd_string(&lcd, "Temp: ");
 80012dc:	f107 0318 	add.w	r3, r7, #24
 80012e0:	4915      	ldr	r1, [pc, #84]	; (8001338 <main+0x2a4>)
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff fdf4 	bl	8000ed0 <Lcd_string>
	  Lcd_cursor(&lcd, 0,7);
 80012e8:	f107 0318 	add.w	r3, r7, #24
 80012ec:	2207      	movs	r2, #7
 80012ee:	2100      	movs	r1, #0
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff fe0d 	bl	8000f10 <Lcd_cursor>
	  Lcd_int(&lcd, (int)temp);
 80012f6:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80012fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012fe:	f107 0318 	add.w	r3, r7, #24
 8001302:	ee17 1a90 	vmov	r1, s15
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff fdca 	bl	8000ea0 <Lcd_int>

	  HAL_Delay(500);
 800130c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001310:	f000 fd48 	bl	8001da4 <HAL_Delay>
 8001314:	46a5      	mov	sp, r4
  {
 8001316:	e745      	b.n	80011a4 <main+0x110>
 8001318:	20000078 	.word	0x20000078
 800131c:	20000000 	.word	0x20000000
 8001320:	200001a0 	.word	0x200001a0
 8001324:	200000f8 	.word	0x200000f8
 8001328:	40020800 	.word	0x40020800
 800132c:	0800576c 	.word	0x0800576c
 8001330:	0800577c 	.word	0x0800577c
 8001334:	40020400 	.word	0x40020400
 8001338:	08005764 	.word	0x08005764
 800133c:	2000007c 	.word	0x2000007c
 8001340:	20000198 	.word	0x20000198
 8001344:	2000019c 	.word	0x2000019c
 8001348:	20000040 	.word	0x20000040
 800134c:	20000008 	.word	0x20000008
 8001350:	20000010 	.word	0x20000010
 8001354:	20000054 	.word	0x20000054
 8001358:	20000020 	.word	0x20000020
 800135c:	20000064 	.word	0x20000064
 8001360:	20000030 	.word	0x20000030

08001364 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b094      	sub	sp, #80	; 0x50
 8001368:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800136a:	f107 031c 	add.w	r3, r7, #28
 800136e:	2234      	movs	r2, #52	; 0x34
 8001370:	2100      	movs	r1, #0
 8001372:	4618      	mov	r0, r3
 8001374:	f003 fd64 	bl	8004e40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001378:	f107 0308 	add.w	r3, r7, #8
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]
 8001384:	60da      	str	r2, [r3, #12]
 8001386:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001388:	2300      	movs	r3, #0
 800138a:	607b      	str	r3, [r7, #4]
 800138c:	4b2a      	ldr	r3, [pc, #168]	; (8001438 <SystemClock_Config+0xd4>)
 800138e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001390:	4a29      	ldr	r2, [pc, #164]	; (8001438 <SystemClock_Config+0xd4>)
 8001392:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001396:	6413      	str	r3, [r2, #64]	; 0x40
 8001398:	4b27      	ldr	r3, [pc, #156]	; (8001438 <SystemClock_Config+0xd4>)
 800139a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013a0:	607b      	str	r3, [r7, #4]
 80013a2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80013a4:	2300      	movs	r3, #0
 80013a6:	603b      	str	r3, [r7, #0]
 80013a8:	4b24      	ldr	r3, [pc, #144]	; (800143c <SystemClock_Config+0xd8>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80013b0:	4a22      	ldr	r2, [pc, #136]	; (800143c <SystemClock_Config+0xd8>)
 80013b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013b6:	6013      	str	r3, [r2, #0]
 80013b8:	4b20      	ldr	r3, [pc, #128]	; (800143c <SystemClock_Config+0xd8>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80013c0:	603b      	str	r3, [r7, #0]
 80013c2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013c4:	2302      	movs	r3, #2
 80013c6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013c8:	2301      	movs	r3, #1
 80013ca:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013cc:	2310      	movs	r3, #16
 80013ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013d0:	2302      	movs	r3, #2
 80013d2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013d4:	2300      	movs	r3, #0
 80013d6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80013d8:	2310      	movs	r3, #16
 80013da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80013dc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80013e0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80013e2:	2304      	movs	r3, #4
 80013e4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80013e6:	2302      	movs	r3, #2
 80013e8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80013ea:	2302      	movs	r3, #2
 80013ec:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ee:	f107 031c 	add.w	r3, r7, #28
 80013f2:	4618      	mov	r0, r3
 80013f4:	f001 fad8 	bl	80029a8 <HAL_RCC_OscConfig>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80013fe:	f000 f915 	bl	800162c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001402:	230f      	movs	r3, #15
 8001404:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001406:	2302      	movs	r3, #2
 8001408:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800140a:	2300      	movs	r3, #0
 800140c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800140e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001412:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001414:	2300      	movs	r3, #0
 8001416:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001418:	f107 0308 	add.w	r3, r7, #8
 800141c:	2102      	movs	r1, #2
 800141e:	4618      	mov	r0, r3
 8001420:	f000 ff78 	bl	8002314 <HAL_RCC_ClockConfig>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800142a:	f000 f8ff 	bl	800162c <Error_Handler>
  }
}
 800142e:	bf00      	nop
 8001430:	3750      	adds	r7, #80	; 0x50
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	40023800 	.word	0x40023800
 800143c:	40007000 	.word	0x40007000

08001440 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001444:	4b17      	ldr	r3, [pc, #92]	; (80014a4 <MX_SPI2_Init+0x64>)
 8001446:	4a18      	ldr	r2, [pc, #96]	; (80014a8 <MX_SPI2_Init+0x68>)
 8001448:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800144a:	4b16      	ldr	r3, [pc, #88]	; (80014a4 <MX_SPI2_Init+0x64>)
 800144c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001450:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001452:	4b14      	ldr	r3, [pc, #80]	; (80014a4 <MX_SPI2_Init+0x64>)
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001458:	4b12      	ldr	r3, [pc, #72]	; (80014a4 <MX_SPI2_Init+0x64>)
 800145a:	2200      	movs	r2, #0
 800145c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800145e:	4b11      	ldr	r3, [pc, #68]	; (80014a4 <MX_SPI2_Init+0x64>)
 8001460:	2200      	movs	r2, #0
 8001462:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001464:	4b0f      	ldr	r3, [pc, #60]	; (80014a4 <MX_SPI2_Init+0x64>)
 8001466:	2200      	movs	r2, #0
 8001468:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800146a:	4b0e      	ldr	r3, [pc, #56]	; (80014a4 <MX_SPI2_Init+0x64>)
 800146c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001470:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001472:	4b0c      	ldr	r3, [pc, #48]	; (80014a4 <MX_SPI2_Init+0x64>)
 8001474:	2200      	movs	r2, #0
 8001476:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001478:	4b0a      	ldr	r3, [pc, #40]	; (80014a4 <MX_SPI2_Init+0x64>)
 800147a:	2200      	movs	r2, #0
 800147c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800147e:	4b09      	ldr	r3, [pc, #36]	; (80014a4 <MX_SPI2_Init+0x64>)
 8001480:	2200      	movs	r2, #0
 8001482:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001484:	4b07      	ldr	r3, [pc, #28]	; (80014a4 <MX_SPI2_Init+0x64>)
 8001486:	2200      	movs	r2, #0
 8001488:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800148a:	4b06      	ldr	r3, [pc, #24]	; (80014a4 <MX_SPI2_Init+0x64>)
 800148c:	220a      	movs	r2, #10
 800148e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001490:	4804      	ldr	r0, [pc, #16]	; (80014a4 <MX_SPI2_Init+0x64>)
 8001492:	f001 fd27 	bl	8002ee4 <HAL_SPI_Init>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800149c:	f000 f8c6 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80014a0:	bf00      	nop
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	200000f8 	.word	0x200000f8
 80014a8:	40003800 	.word	0x40003800

080014ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014b0:	4b11      	ldr	r3, [pc, #68]	; (80014f8 <MX_USART2_UART_Init+0x4c>)
 80014b2:	4a12      	ldr	r2, [pc, #72]	; (80014fc <MX_USART2_UART_Init+0x50>)
 80014b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014b6:	4b10      	ldr	r3, [pc, #64]	; (80014f8 <MX_USART2_UART_Init+0x4c>)
 80014b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014be:	4b0e      	ldr	r3, [pc, #56]	; (80014f8 <MX_USART2_UART_Init+0x4c>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014c4:	4b0c      	ldr	r3, [pc, #48]	; (80014f8 <MX_USART2_UART_Init+0x4c>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014ca:	4b0b      	ldr	r3, [pc, #44]	; (80014f8 <MX_USART2_UART_Init+0x4c>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014d0:	4b09      	ldr	r3, [pc, #36]	; (80014f8 <MX_USART2_UART_Init+0x4c>)
 80014d2:	220c      	movs	r2, #12
 80014d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014d6:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <MX_USART2_UART_Init+0x4c>)
 80014d8:	2200      	movs	r2, #0
 80014da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014dc:	4b06      	ldr	r3, [pc, #24]	; (80014f8 <MX_USART2_UART_Init+0x4c>)
 80014de:	2200      	movs	r2, #0
 80014e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014e2:	4805      	ldr	r0, [pc, #20]	; (80014f8 <MX_USART2_UART_Init+0x4c>)
 80014e4:	f002 fad4 	bl	8003a90 <HAL_UART_Init>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014ee:	f000 f89d 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	20000150 	.word	0x20000150
 80014fc:	40004400 	.word	0x40004400

08001500 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b08a      	sub	sp, #40	; 0x28
 8001504:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001506:	f107 0314 	add.w	r3, r7, #20
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
 800150e:	605a      	str	r2, [r3, #4]
 8001510:	609a      	str	r2, [r3, #8]
 8001512:	60da      	str	r2, [r3, #12]
 8001514:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	613b      	str	r3, [r7, #16]
 800151a:	4b40      	ldr	r3, [pc, #256]	; (800161c <MX_GPIO_Init+0x11c>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151e:	4a3f      	ldr	r2, [pc, #252]	; (800161c <MX_GPIO_Init+0x11c>)
 8001520:	f043 0304 	orr.w	r3, r3, #4
 8001524:	6313      	str	r3, [r2, #48]	; 0x30
 8001526:	4b3d      	ldr	r3, [pc, #244]	; (800161c <MX_GPIO_Init+0x11c>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152a:	f003 0304 	and.w	r3, r3, #4
 800152e:	613b      	str	r3, [r7, #16]
 8001530:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	60fb      	str	r3, [r7, #12]
 8001536:	4b39      	ldr	r3, [pc, #228]	; (800161c <MX_GPIO_Init+0x11c>)
 8001538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153a:	4a38      	ldr	r2, [pc, #224]	; (800161c <MX_GPIO_Init+0x11c>)
 800153c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001540:	6313      	str	r3, [r2, #48]	; 0x30
 8001542:	4b36      	ldr	r3, [pc, #216]	; (800161c <MX_GPIO_Init+0x11c>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001546:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	60bb      	str	r3, [r7, #8]
 8001552:	4b32      	ldr	r3, [pc, #200]	; (800161c <MX_GPIO_Init+0x11c>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001556:	4a31      	ldr	r2, [pc, #196]	; (800161c <MX_GPIO_Init+0x11c>)
 8001558:	f043 0301 	orr.w	r3, r3, #1
 800155c:	6313      	str	r3, [r2, #48]	; 0x30
 800155e:	4b2f      	ldr	r3, [pc, #188]	; (800161c <MX_GPIO_Init+0x11c>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001562:	f003 0301 	and.w	r3, r3, #1
 8001566:	60bb      	str	r3, [r7, #8]
 8001568:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800156a:	2300      	movs	r3, #0
 800156c:	607b      	str	r3, [r7, #4]
 800156e:	4b2b      	ldr	r3, [pc, #172]	; (800161c <MX_GPIO_Init+0x11c>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001572:	4a2a      	ldr	r2, [pc, #168]	; (800161c <MX_GPIO_Init+0x11c>)
 8001574:	f043 0302 	orr.w	r3, r3, #2
 8001578:	6313      	str	r3, [r2, #48]	; 0x30
 800157a:	4b28      	ldr	r3, [pc, #160]	; (800161c <MX_GPIO_Init+0x11c>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157e:	f003 0302 	and.w	r3, r3, #2
 8001582:	607b      	str	r3, [r7, #4]
 8001584:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|GPIO_PIN_7, GPIO_PIN_RESET);
 8001586:	2200      	movs	r2, #0
 8001588:	2188      	movs	r1, #136	; 0x88
 800158a:	4825      	ldr	r0, [pc, #148]	; (8001620 <MX_GPIO_Init+0x120>)
 800158c:	f000 fea8 	bl	80022e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001590:	2200      	movs	r2, #0
 8001592:	21e0      	movs	r1, #224	; 0xe0
 8001594:	4823      	ldr	r0, [pc, #140]	; (8001624 <MX_GPIO_Init+0x124>)
 8001596:	f000 fea3 	bl	80022e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 800159a:	2200      	movs	r2, #0
 800159c:	2170      	movs	r1, #112	; 0x70
 800159e:	4822      	ldr	r0, [pc, #136]	; (8001628 <MX_GPIO_Init+0x128>)
 80015a0:	f000 fe9e 	bl	80022e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015aa:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80015ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015b4:	f107 0314 	add.w	r3, r7, #20
 80015b8:	4619      	mov	r1, r3
 80015ba:	4819      	ldr	r0, [pc, #100]	; (8001620 <MX_GPIO_Init+0x120>)
 80015bc:	f000 fcfc 	bl	8001fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin PC7 */
  GPIO_InitStruct.Pin = CS_Pin|GPIO_PIN_7;
 80015c0:	2388      	movs	r3, #136	; 0x88
 80015c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c4:	2301      	movs	r3, #1
 80015c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015cc:	2300      	movs	r3, #0
 80015ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015d0:	f107 0314 	add.w	r3, r7, #20
 80015d4:	4619      	mov	r1, r3
 80015d6:	4812      	ldr	r0, [pc, #72]	; (8001620 <MX_GPIO_Init+0x120>)
 80015d8:	f000 fcee 	bl	8001fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 PA7 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_7;
 80015dc:	23e0      	movs	r3, #224	; 0xe0
 80015de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e0:	2301      	movs	r3, #1
 80015e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e8:	2300      	movs	r3, #0
 80015ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ec:	f107 0314 	add.w	r3, r7, #20
 80015f0:	4619      	mov	r1, r3
 80015f2:	480c      	ldr	r0, [pc, #48]	; (8001624 <MX_GPIO_Init+0x124>)
 80015f4:	f000 fce0 	bl	8001fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80015f8:	2370      	movs	r3, #112	; 0x70
 80015fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015fc:	2301      	movs	r3, #1
 80015fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001600:	2300      	movs	r3, #0
 8001602:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001604:	2300      	movs	r3, #0
 8001606:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001608:	f107 0314 	add.w	r3, r7, #20
 800160c:	4619      	mov	r1, r3
 800160e:	4806      	ldr	r0, [pc, #24]	; (8001628 <MX_GPIO_Init+0x128>)
 8001610:	f000 fcd2 	bl	8001fb8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001614:	bf00      	nop
 8001616:	3728      	adds	r7, #40	; 0x28
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40023800 	.word	0x40023800
 8001620:	40020800 	.word	0x40020800
 8001624:	40020000 	.word	0x40020000
 8001628:	40020400 	.word	0x40020400

0800162c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001630:	b672      	cpsid	i
}
 8001632:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001634:	e7fe      	b.n	8001634 <Error_Handler+0x8>

08001636 <max31856_init>:
#include "max31856.h"

#define MAX31856_SPI_TIMEOUT 50U

void max31856_init(max31856_t *max31856)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	b082      	sub	sp, #8
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
     * Default:
     * - Thermocouple type: K
     * - Number of samples for average: 1
     * - Cold junction temperature offset: 0
     */
    max31856->cr0.val = max31856_read_register(max31856, MAX31856_CR0);
 800163e:	2100      	movs	r1, #0
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f000 f962 	bl	800190a <max31856_read_register>
 8001646:	4603      	mov	r3, r0
 8001648:	461a      	mov	r2, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	771a      	strb	r2, [r3, #28]
    max31856->cr1.val = max31856_read_register(max31856, MAX31856_CR1);
 800164e:	2103      	movs	r1, #3
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	f000 f95a 	bl	800190a <max31856_read_register>
 8001656:	4603      	mov	r3, r0
 8001658:	461a      	mov	r2, r3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	775a      	strb	r2, [r3, #29]

    // Enable all faults
    max31856->mask.val = 0;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2200      	movs	r2, #0
 8001662:	779a      	strb	r2, [r3, #30]
    max31856_write_register(max31856, MAX31856_MASK, max31856->mask.val);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	7f9b      	ldrb	r3, [r3, #30]
 8001668:	b2db      	uxtb	r3, r3
 800166a:	461a      	mov	r2, r3
 800166c:	21ff      	movs	r1, #255	; 0xff
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	f000 f91d 	bl	80018ae <max31856_write_register>
}
 8001674:	bf00      	nop
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}

0800167c <max31856_set_conversion_mode>:

void max31856_set_conversion_mode(max31856_t *max31856, max31856_conversion_mode_t conv_mode)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	460b      	mov	r3, r1
 8001686:	70fb      	strb	r3, [r7, #3]
    max31856->cr0.val = max31856_read_register(max31856, MAX31856_CR0);
 8001688:	2100      	movs	r1, #0
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f000 f93d 	bl	800190a <max31856_read_register>
 8001690:	4603      	mov	r3, r0
 8001692:	461a      	mov	r2, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	771a      	strb	r2, [r3, #28]
    max31856->cr0.bits.conv_mode = conv_mode;
 8001698:	78fb      	ldrb	r3, [r7, #3]
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	b2d9      	uxtb	r1, r3
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	7f13      	ldrb	r3, [r2, #28]
 80016a4:	f361 13c7 	bfi	r3, r1, #7, #1
 80016a8:	7713      	strb	r3, [r2, #28]
    max31856_write_register(max31856, MAX31856_CR0, max31856->cr0.val);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	7f1b      	ldrb	r3, [r3, #28]
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	461a      	mov	r2, r3
 80016b2:	2100      	movs	r1, #0
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f000 f8fa 	bl	80018ae <max31856_write_register>
}
 80016ba:	bf00      	nop
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <max31856_set_noise_filter>:
        max31856->cr0.bits.one_shot_mode = 0;
    }
}

void max31856_set_noise_filter(max31856_t *max31856, max31856_noise_filter_t noise_filter)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b082      	sub	sp, #8
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
 80016ca:	460b      	mov	r3, r1
 80016cc:	70fb      	strb	r3, [r7, #3]
    max31856->cr0.val = max31856_read_register(max31856, MAX31856_CR0);
 80016ce:	2100      	movs	r1, #0
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f000 f91a 	bl	800190a <max31856_read_register>
 80016d6:	4603      	mov	r3, r0
 80016d8:	461a      	mov	r2, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	771a      	strb	r2, [r3, #28]
    max31856->cr0.bits.noise_filter = noise_filter;
 80016de:	78fb      	ldrb	r3, [r7, #3]
 80016e0:	f003 0301 	and.w	r3, r3, #1
 80016e4:	b2d9      	uxtb	r1, r3
 80016e6:	687a      	ldr	r2, [r7, #4]
 80016e8:	7f13      	ldrb	r3, [r2, #28]
 80016ea:	f361 0300 	bfi	r3, r1, #0, #1
 80016ee:	7713      	strb	r3, [r2, #28]
    max31856_write_register(max31856, MAX31856_CR0, max31856->cr0.val);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	7f1b      	ldrb	r3, [r3, #28]
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	461a      	mov	r2, r3
 80016f8:	2100      	movs	r1, #0
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f000 f8d7 	bl	80018ae <max31856_write_register>
}
 8001700:	bf00      	nop
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}

08001708 <max31856_set_cold_junction_enable>:

void max31856_set_cold_junction_enable(max31856_t *max31856, max31856_cj_enable cj_enable)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	460b      	mov	r3, r1
 8001712:	70fb      	strb	r3, [r7, #3]
    max31856->cr0.val = max31856_read_register(max31856, MAX31856_CR0);
 8001714:	2100      	movs	r1, #0
 8001716:	6878      	ldr	r0, [r7, #4]
 8001718:	f000 f8f7 	bl	800190a <max31856_read_register>
 800171c:	4603      	mov	r3, r0
 800171e:	461a      	mov	r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	771a      	strb	r2, [r3, #28]
    max31856->cr0.bits.cj_enable = cj_enable;
 8001724:	78fb      	ldrb	r3, [r7, #3]
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	b2d9      	uxtb	r1, r3
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	7f13      	ldrb	r3, [r2, #28]
 8001730:	f361 03c3 	bfi	r3, r1, #3, #1
 8001734:	7713      	strb	r3, [r2, #28]
    max31856_write_register(max31856, MAX31856_CR0, max31856->cr0.val);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	7f1b      	ldrb	r3, [r3, #28]
 800173a:	b2db      	uxtb	r3, r3
 800173c:	461a      	mov	r2, r3
 800173e:	2100      	movs	r1, #0
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f000 f8b4 	bl	80018ae <max31856_write_register>
}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}

0800174e <max31856_set_thermocouple_type>:

void max31856_set_thermocouple_type(max31856_t *max31856, max31856_thermocouple_t therm_typ)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b082      	sub	sp, #8
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
 8001756:	460b      	mov	r3, r1
 8001758:	70fb      	strb	r3, [r7, #3]
    max31856->cr1.val = max31856_read_register(max31856, MAX31856_CR1);
 800175a:	2103      	movs	r1, #3
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	f000 f8d4 	bl	800190a <max31856_read_register>
 8001762:	4603      	mov	r3, r0
 8001764:	461a      	mov	r2, r3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	775a      	strb	r2, [r3, #29]
    max31856->cr1.bits.thermo_type = therm_typ;
 800176a:	78fb      	ldrb	r3, [r7, #3]
 800176c:	f003 030f 	and.w	r3, r3, #15
 8001770:	b2d9      	uxtb	r1, r3
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	7f53      	ldrb	r3, [r2, #29]
 8001776:	f361 0303 	bfi	r3, r1, #0, #4
 800177a:	7753      	strb	r3, [r2, #29]
    max31856_write_register(max31856, MAX31856_CR1, max31856->cr1.val);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	7f5b      	ldrb	r3, [r3, #29]
 8001780:	b2db      	uxtb	r3, r3
 8001782:	461a      	mov	r2, r3
 8001784:	2103      	movs	r1, #3
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f000 f891 	bl	80018ae <max31856_write_register>
}
 800178c:	bf00      	nop
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}

08001794 <max31856_set_average_samples>:

void max31856_set_average_samples(max31856_t *max31856, max31856_sampling_t samples)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	460b      	mov	r3, r1
 800179e:	70fb      	strb	r3, [r7, #3]
    max31856->cr1.val = max31856_read_register(max31856, MAX31856_CR1);
 80017a0:	2103      	movs	r1, #3
 80017a2:	6878      	ldr	r0, [r7, #4]
 80017a4:	f000 f8b1 	bl	800190a <max31856_read_register>
 80017a8:	4603      	mov	r3, r0
 80017aa:	461a      	mov	r2, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	775a      	strb	r2, [r3, #29]
    max31856->cr1.bits.conv_avg_mode = samples;
 80017b0:	78fb      	ldrb	r3, [r7, #3]
 80017b2:	f003 0307 	and.w	r3, r3, #7
 80017b6:	b2d9      	uxtb	r1, r3
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	7f53      	ldrb	r3, [r2, #29]
 80017bc:	f361 1306 	bfi	r3, r1, #4, #3
 80017c0:	7753      	strb	r3, [r2, #29]
    max31856_write_register(max31856, MAX31856_CR1, max31856->cr1.val);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	7f5b      	ldrb	r3, [r3, #29]
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	461a      	mov	r2, r3
 80017ca:	2103      	movs	r1, #3
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f000 f86e 	bl	80018ae <max31856_write_register>
}
 80017d2:	bf00      	nop
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
	...

080017dc <max31856_read_TC_temp>:

float max31856_read_TC_temp(max31856_t *max31856)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
    uint8_t raw_val[3] = {};
 80017e4:	4b17      	ldr	r3, [pc, #92]	; (8001844 <max31856_read_TC_temp+0x68>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	723b      	strb	r3, [r7, #8]
 80017ea:	f107 0309 	add.w	r3, r7, #9
 80017ee:	2200      	movs	r2, #0
 80017f0:	801a      	strh	r2, [r3, #0]
    max31856_read_nregisters(max31856, MAX31856_LTCBH, raw_val, 3);
 80017f2:	f107 0208 	add.w	r2, r7, #8
 80017f6:	2303      	movs	r3, #3
 80017f8:	2100      	movs	r1, #0
 80017fa:	6878      	ldr	r0, [r7, #4]
 80017fc:	f000 f8af 	bl	800195e <max31856_read_nregisters>
    int32_t raw_val_signed = (raw_val[0] << 16) | (raw_val[1] << 8) | raw_val[0];
 8001800:	7a3b      	ldrb	r3, [r7, #8]
 8001802:	041a      	lsls	r2, r3, #16
 8001804:	7a7b      	ldrb	r3, [r7, #9]
 8001806:	021b      	lsls	r3, r3, #8
 8001808:	4313      	orrs	r3, r2
 800180a:	7a3a      	ldrb	r2, [r7, #8]
 800180c:	4313      	orrs	r3, r2
 800180e:	60fb      	str	r3, [r7, #12]
    // First 5 bits aren't unused
    raw_val_signed >>= 5;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	115b      	asrs	r3, r3, #5
 8001814:	60fb      	str	r3, [r7, #12]
    return raw_val_signed * 0.0078125;
 8001816:	68f8      	ldr	r0, [r7, #12]
 8001818:	f7fe fea4 	bl	8000564 <__aeabi_i2d>
 800181c:	f04f 0200 	mov.w	r2, #0
 8001820:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001824:	f7fe ff08 	bl	8000638 <__aeabi_dmul>
 8001828:	4602      	mov	r2, r0
 800182a:	460b      	mov	r3, r1
 800182c:	4610      	mov	r0, r2
 800182e:	4619      	mov	r1, r3
 8001830:	f7ff f914 	bl	8000a5c <__aeabi_d2f>
 8001834:	4603      	mov	r3, r0
 8001836:	ee07 3a90 	vmov	s15, r3
}
 800183a:	eeb0 0a67 	vmov.f32	s0, s15
 800183e:	3710      	adds	r7, #16
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	08005784 	.word	0x08005784

08001848 <max31856_set_open_circuit_fault_detection>:
    max31856->cr0.bits.fault_mode = fault_mode;
    max31856_write_register(max31856, MAX31856_CR0, max31856->cr0.val);
}

void max31856_set_open_circuit_fault_detection(max31856_t *max31856, max31856_oc_fault_t oc_fault)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	460b      	mov	r3, r1
 8001852:	70fb      	strb	r3, [r7, #3]
    max31856->cr0.val = max31856_read_register(max31856, MAX31856_CR0);
 8001854:	2100      	movs	r1, #0
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f000 f857 	bl	800190a <max31856_read_register>
 800185c:	4603      	mov	r3, r0
 800185e:	461a      	mov	r2, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	771a      	strb	r2, [r3, #28]
    max31856->cr0.bits.oc_fault_enable = oc_fault;
 8001864:	78fb      	ldrb	r3, [r7, #3]
 8001866:	f003 0303 	and.w	r3, r3, #3
 800186a:	b2d9      	uxtb	r1, r3
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	7f13      	ldrb	r3, [r2, #28]
 8001870:	f361 1305 	bfi	r3, r1, #4, #2
 8001874:	7713      	strb	r3, [r2, #28]
    max31856_write_register(max31856, MAX31856_CR0, max31856->cr0.val);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	7f1b      	ldrb	r3, [r3, #28]
 800187a:	b2db      	uxtb	r3, r3
 800187c:	461a      	mov	r2, r3
 800187e:	2100      	movs	r1, #0
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f000 f814 	bl	80018ae <max31856_write_register>
}
 8001886:	bf00      	nop
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}

0800188e <max31856_read_fault>:

void max31856_read_fault(max31856_t *max31856)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	b082      	sub	sp, #8
 8001892:	af00      	add	r7, sp, #0
 8001894:	6078      	str	r0, [r7, #4]
    max31856->sr.val = max31856_read_register(max31856, MAX31856_SR);
 8001896:	2100      	movs	r1, #0
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f000 f836 	bl	800190a <max31856_read_register>
 800189e:	4603      	mov	r3, r0
 80018a0:	461a      	mov	r2, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	77da      	strb	r2, [r3, #31]
}
 80018a6:	bf00      	nop
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}

080018ae <max31856_write_register>:
        max31856->cr0.bits.fault_clear = 0;
    }
}

void max31856_write_register(max31856_t *max31856, uint8_t reg_addr, uint8_t reg_val)
{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	b082      	sub	sp, #8
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
 80018b6:	460b      	mov	r3, r1
 80018b8:	70fb      	strb	r3, [r7, #3]
 80018ba:	4613      	mov	r3, r2
 80018bc:	70bb      	strb	r3, [r7, #2]
    reg_addr += 0x80;
 80018be:	78fb      	ldrb	r3, [r7, #3]
 80018c0:	3b80      	subs	r3, #128	; 0x80
 80018c2:	b2db      	uxtb	r3, r3
 80018c4:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_RESET);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6858      	ldr	r0, [r3, #4]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	891b      	ldrh	r3, [r3, #8]
 80018ce:	2200      	movs	r2, #0
 80018d0:	4619      	mov	r1, r3
 80018d2:	f000 fd05 	bl	80022e0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(max31856->spi_handle, &reg_addr, 1, MAX31856_SPI_TIMEOUT);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6818      	ldr	r0, [r3, #0]
 80018da:	1cf9      	adds	r1, r7, #3
 80018dc:	2332      	movs	r3, #50	; 0x32
 80018de:	2201      	movs	r2, #1
 80018e0:	f001 fb89 	bl	8002ff6 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(max31856->spi_handle, &reg_val, 1, MAX31856_SPI_TIMEOUT);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6818      	ldr	r0, [r3, #0]
 80018e8:	1cb9      	adds	r1, r7, #2
 80018ea:	2332      	movs	r3, #50	; 0x32
 80018ec:	2201      	movs	r2, #1
 80018ee:	f001 fb82 	bl	8002ff6 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_SET);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6858      	ldr	r0, [r3, #4]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	891b      	ldrh	r3, [r3, #8]
 80018fa:	2201      	movs	r2, #1
 80018fc:	4619      	mov	r1, r3
 80018fe:	f000 fcef 	bl	80022e0 <HAL_GPIO_WritePin>
}
 8001902:	bf00      	nop
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <max31856_read_register>:
    HAL_SPI_Transmit(max31856->spi_handle, buff, len, MAX31856_SPI_TIMEOUT);
    HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_SET);
}

uint8_t max31856_read_register(max31856_t *max31856, uint8_t reg_addr)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	b084      	sub	sp, #16
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
 8001912:	460b      	mov	r3, r1
 8001914:	70fb      	strb	r3, [r7, #3]
    uint8_t reg_val;

    HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_RESET);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6858      	ldr	r0, [r3, #4]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	891b      	ldrh	r3, [r3, #8]
 800191e:	2200      	movs	r2, #0
 8001920:	4619      	mov	r1, r3
 8001922:	f000 fcdd 	bl	80022e0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(max31856->spi_handle, &reg_addr, 1, MAX31856_SPI_TIMEOUT);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6818      	ldr	r0, [r3, #0]
 800192a:	1cf9      	adds	r1, r7, #3
 800192c:	2332      	movs	r3, #50	; 0x32
 800192e:	2201      	movs	r2, #1
 8001930:	f001 fb61 	bl	8002ff6 <HAL_SPI_Transmit>
    HAL_SPI_Receive(max31856->spi_handle, &reg_val, 1, MAX31856_SPI_TIMEOUT);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6818      	ldr	r0, [r3, #0]
 8001938:	f107 010f 	add.w	r1, r7, #15
 800193c:	2332      	movs	r3, #50	; 0x32
 800193e:	2201      	movs	r2, #1
 8001940:	f001 fc9c 	bl	800327c <HAL_SPI_Receive>
    HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_SET);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6858      	ldr	r0, [r3, #4]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	891b      	ldrh	r3, [r3, #8]
 800194c:	2201      	movs	r2, #1
 800194e:	4619      	mov	r1, r3
 8001950:	f000 fcc6 	bl	80022e0 <HAL_GPIO_WritePin>

    return reg_val;
 8001954:	7bfb      	ldrb	r3, [r7, #15]
}
 8001956:	4618      	mov	r0, r3
 8001958:	3710      	adds	r7, #16
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}

0800195e <max31856_read_nregisters>:

void max31856_read_nregisters(max31856_t *max31856, uint8_t reg_addr, uint8_t *buff, uint16_t len)
{
 800195e:	b580      	push	{r7, lr}
 8001960:	b084      	sub	sp, #16
 8001962:	af00      	add	r7, sp, #0
 8001964:	60f8      	str	r0, [r7, #12]
 8001966:	607a      	str	r2, [r7, #4]
 8001968:	461a      	mov	r2, r3
 800196a:	460b      	mov	r3, r1
 800196c:	72fb      	strb	r3, [r7, #11]
 800196e:	4613      	mov	r3, r2
 8001970:	813b      	strh	r3, [r7, #8]
    HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_RESET);
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	6858      	ldr	r0, [r3, #4]
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	891b      	ldrh	r3, [r3, #8]
 800197a:	2200      	movs	r2, #0
 800197c:	4619      	mov	r1, r3
 800197e:	f000 fcaf 	bl	80022e0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(max31856->spi_handle, &reg_addr, 1, MAX31856_SPI_TIMEOUT);
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	6818      	ldr	r0, [r3, #0]
 8001986:	f107 010b 	add.w	r1, r7, #11
 800198a:	2332      	movs	r3, #50	; 0x32
 800198c:	2201      	movs	r2, #1
 800198e:	f001 fb32 	bl	8002ff6 <HAL_SPI_Transmit>
    HAL_SPI_Receive(max31856->spi_handle, buff, len, MAX31856_SPI_TIMEOUT);
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	6818      	ldr	r0, [r3, #0]
 8001996:	893a      	ldrh	r2, [r7, #8]
 8001998:	2332      	movs	r3, #50	; 0x32
 800199a:	6879      	ldr	r1, [r7, #4]
 800199c:	f001 fc6e 	bl	800327c <HAL_SPI_Receive>
    HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_SET);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	6858      	ldr	r0, [r3, #4]
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	891b      	ldrh	r3, [r3, #8]
 80019a8:	2201      	movs	r2, #1
 80019aa:	4619      	mov	r1, r3
 80019ac:	f000 fc98 	bl	80022e0 <HAL_GPIO_WritePin>
}
 80019b0:	bf00      	nop
 80019b2:	3710      	adds	r7, #16
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019be:	2300      	movs	r3, #0
 80019c0:	607b      	str	r3, [r7, #4]
 80019c2:	4b10      	ldr	r3, [pc, #64]	; (8001a04 <HAL_MspInit+0x4c>)
 80019c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c6:	4a0f      	ldr	r2, [pc, #60]	; (8001a04 <HAL_MspInit+0x4c>)
 80019c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019cc:	6453      	str	r3, [r2, #68]	; 0x44
 80019ce:	4b0d      	ldr	r3, [pc, #52]	; (8001a04 <HAL_MspInit+0x4c>)
 80019d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019d6:	607b      	str	r3, [r7, #4]
 80019d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	603b      	str	r3, [r7, #0]
 80019de:	4b09      	ldr	r3, [pc, #36]	; (8001a04 <HAL_MspInit+0x4c>)
 80019e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e2:	4a08      	ldr	r2, [pc, #32]	; (8001a04 <HAL_MspInit+0x4c>)
 80019e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e8:	6413      	str	r3, [r2, #64]	; 0x40
 80019ea:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <HAL_MspInit+0x4c>)
 80019ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019f2:	603b      	str	r3, [r7, #0]
 80019f4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80019f6:	2007      	movs	r0, #7
 80019f8:	f000 faaa 	bl	8001f50 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019fc:	bf00      	nop
 80019fe:	3708      	adds	r7, #8
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40023800 	.word	0x40023800

08001a08 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b08a      	sub	sp, #40	; 0x28
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a10:	f107 0314 	add.w	r3, r7, #20
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	605a      	str	r2, [r3, #4]
 8001a1a:	609a      	str	r2, [r3, #8]
 8001a1c:	60da      	str	r2, [r3, #12]
 8001a1e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a30      	ldr	r2, [pc, #192]	; (8001ae8 <HAL_SPI_MspInit+0xe0>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d15a      	bne.n	8001ae0 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	613b      	str	r3, [r7, #16]
 8001a2e:	4b2f      	ldr	r3, [pc, #188]	; (8001aec <HAL_SPI_MspInit+0xe4>)
 8001a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a32:	4a2e      	ldr	r2, [pc, #184]	; (8001aec <HAL_SPI_MspInit+0xe4>)
 8001a34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a38:	6413      	str	r3, [r2, #64]	; 0x40
 8001a3a:	4b2c      	ldr	r3, [pc, #176]	; (8001aec <HAL_SPI_MspInit+0xe4>)
 8001a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a42:	613b      	str	r3, [r7, #16]
 8001a44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	60fb      	str	r3, [r7, #12]
 8001a4a:	4b28      	ldr	r3, [pc, #160]	; (8001aec <HAL_SPI_MspInit+0xe4>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4e:	4a27      	ldr	r2, [pc, #156]	; (8001aec <HAL_SPI_MspInit+0xe4>)
 8001a50:	f043 0304 	orr.w	r3, r3, #4
 8001a54:	6313      	str	r3, [r2, #48]	; 0x30
 8001a56:	4b25      	ldr	r3, [pc, #148]	; (8001aec <HAL_SPI_MspInit+0xe4>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5a:	f003 0304 	and.w	r3, r3, #4
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	60bb      	str	r3, [r7, #8]
 8001a66:	4b21      	ldr	r3, [pc, #132]	; (8001aec <HAL_SPI_MspInit+0xe4>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	4a20      	ldr	r2, [pc, #128]	; (8001aec <HAL_SPI_MspInit+0xe4>)
 8001a6c:	f043 0302 	orr.w	r3, r3, #2
 8001a70:	6313      	str	r3, [r2, #48]	; 0x30
 8001a72:	4b1e      	ldr	r3, [pc, #120]	; (8001aec <HAL_SPI_MspInit+0xe4>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	60bb      	str	r3, [r7, #8]
 8001a7c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a7e:	2302      	movs	r3, #2
 8001a80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a82:	2302      	movs	r3, #2
 8001a84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a86:	2300      	movs	r3, #0
 8001a88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8001a8e:	2307      	movs	r3, #7
 8001a90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a92:	f107 0314 	add.w	r3, r7, #20
 8001a96:	4619      	mov	r1, r3
 8001a98:	4815      	ldr	r0, [pc, #84]	; (8001af0 <HAL_SPI_MspInit+0xe8>)
 8001a9a:	f000 fa8d 	bl	8001fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a9e:	2304      	movs	r3, #4
 8001aa0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001aae:	2305      	movs	r3, #5
 8001ab0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ab2:	f107 0314 	add.w	r3, r7, #20
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	480d      	ldr	r0, [pc, #52]	; (8001af0 <HAL_SPI_MspInit+0xe8>)
 8001aba:	f000 fa7d 	bl	8001fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001abe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ac2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001acc:	2303      	movs	r3, #3
 8001ace:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ad0:	2305      	movs	r3, #5
 8001ad2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad4:	f107 0314 	add.w	r3, r7, #20
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4806      	ldr	r0, [pc, #24]	; (8001af4 <HAL_SPI_MspInit+0xec>)
 8001adc:	f000 fa6c 	bl	8001fb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001ae0:	bf00      	nop
 8001ae2:	3728      	adds	r7, #40	; 0x28
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	40003800 	.word	0x40003800
 8001aec:	40023800 	.word	0x40023800
 8001af0:	40020800 	.word	0x40020800
 8001af4:	40020400 	.word	0x40020400

08001af8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b08a      	sub	sp, #40	; 0x28
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b00:	f107 0314 	add.w	r3, r7, #20
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	605a      	str	r2, [r3, #4]
 8001b0a:	609a      	str	r2, [r3, #8]
 8001b0c:	60da      	str	r2, [r3, #12]
 8001b0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a19      	ldr	r2, [pc, #100]	; (8001b7c <HAL_UART_MspInit+0x84>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d12b      	bne.n	8001b72 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	613b      	str	r3, [r7, #16]
 8001b1e:	4b18      	ldr	r3, [pc, #96]	; (8001b80 <HAL_UART_MspInit+0x88>)
 8001b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b22:	4a17      	ldr	r2, [pc, #92]	; (8001b80 <HAL_UART_MspInit+0x88>)
 8001b24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b28:	6413      	str	r3, [r2, #64]	; 0x40
 8001b2a:	4b15      	ldr	r3, [pc, #84]	; (8001b80 <HAL_UART_MspInit+0x88>)
 8001b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b32:	613b      	str	r3, [r7, #16]
 8001b34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	60fb      	str	r3, [r7, #12]
 8001b3a:	4b11      	ldr	r3, [pc, #68]	; (8001b80 <HAL_UART_MspInit+0x88>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	4a10      	ldr	r2, [pc, #64]	; (8001b80 <HAL_UART_MspInit+0x88>)
 8001b40:	f043 0301 	orr.w	r3, r3, #1
 8001b44:	6313      	str	r3, [r2, #48]	; 0x30
 8001b46:	4b0e      	ldr	r3, [pc, #56]	; (8001b80 <HAL_UART_MspInit+0x88>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b52:	230c      	movs	r3, #12
 8001b54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b56:	2302      	movs	r3, #2
 8001b58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b62:	2307      	movs	r3, #7
 8001b64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b66:	f107 0314 	add.w	r3, r7, #20
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4805      	ldr	r0, [pc, #20]	; (8001b84 <HAL_UART_MspInit+0x8c>)
 8001b6e:	f000 fa23 	bl	8001fb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b72:	bf00      	nop
 8001b74:	3728      	adds	r7, #40	; 0x28
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40004400 	.word	0x40004400
 8001b80:	40023800 	.word	0x40023800
 8001b84:	40020000 	.word	0x40020000

08001b88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b8c:	e7fe      	b.n	8001b8c <NMI_Handler+0x4>

08001b8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b92:	e7fe      	b.n	8001b92 <HardFault_Handler+0x4>

08001b94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b98:	e7fe      	b.n	8001b98 <MemManage_Handler+0x4>

08001b9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b9a:	b480      	push	{r7}
 8001b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b9e:	e7fe      	b.n	8001b9e <BusFault_Handler+0x4>

08001ba0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ba4:	e7fe      	b.n	8001ba4 <UsageFault_Handler+0x4>

08001ba6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr

08001bc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bc2:	b480      	push	{r7}
 8001bc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bc6:	bf00      	nop
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bd4:	f000 f8c6 	bl	8001d64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bd8:	bf00      	nop
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001be4:	4a14      	ldr	r2, [pc, #80]	; (8001c38 <_sbrk+0x5c>)
 8001be6:	4b15      	ldr	r3, [pc, #84]	; (8001c3c <_sbrk+0x60>)
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bf0:	4b13      	ldr	r3, [pc, #76]	; (8001c40 <_sbrk+0x64>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d102      	bne.n	8001bfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bf8:	4b11      	ldr	r3, [pc, #68]	; (8001c40 <_sbrk+0x64>)
 8001bfa:	4a12      	ldr	r2, [pc, #72]	; (8001c44 <_sbrk+0x68>)
 8001bfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bfe:	4b10      	ldr	r3, [pc, #64]	; (8001c40 <_sbrk+0x64>)
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4413      	add	r3, r2
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d207      	bcs.n	8001c1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c0c:	f003 f920 	bl	8004e50 <__errno>
 8001c10:	4603      	mov	r3, r0
 8001c12:	220c      	movs	r2, #12
 8001c14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c16:	f04f 33ff 	mov.w	r3, #4294967295
 8001c1a:	e009      	b.n	8001c30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c1c:	4b08      	ldr	r3, [pc, #32]	; (8001c40 <_sbrk+0x64>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c22:	4b07      	ldr	r3, [pc, #28]	; (8001c40 <_sbrk+0x64>)
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4413      	add	r3, r2
 8001c2a:	4a05      	ldr	r2, [pc, #20]	; (8001c40 <_sbrk+0x64>)
 8001c2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3718      	adds	r7, #24
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20020000 	.word	0x20020000
 8001c3c:	00000400 	.word	0x00000400
 8001c40:	200001a4 	.word	0x200001a4
 8001c44:	200002f8 	.word	0x200002f8

08001c48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c4c:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <SystemInit+0x20>)
 8001c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c52:	4a05      	ldr	r2, [pc, #20]	; (8001c68 <SystemInit+0x20>)
 8001c54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c5c:	bf00      	nop
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	e000ed00 	.word	0xe000ed00

08001c6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ca4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001c70:	f7ff ffea 	bl	8001c48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c74:	480c      	ldr	r0, [pc, #48]	; (8001ca8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c76:	490d      	ldr	r1, [pc, #52]	; (8001cac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c78:	4a0d      	ldr	r2, [pc, #52]	; (8001cb0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c7c:	e002      	b.n	8001c84 <LoopCopyDataInit>

08001c7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c82:	3304      	adds	r3, #4

08001c84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c88:	d3f9      	bcc.n	8001c7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c8a:	4a0a      	ldr	r2, [pc, #40]	; (8001cb4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c8c:	4c0a      	ldr	r4, [pc, #40]	; (8001cb8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c90:	e001      	b.n	8001c96 <LoopFillZerobss>

08001c92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c94:	3204      	adds	r2, #4

08001c96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c98:	d3fb      	bcc.n	8001c92 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001c9a:	f003 f8df 	bl	8004e5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c9e:	f7ff f9f9 	bl	8001094 <main>
  bx  lr    
 8001ca2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ca4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ca8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cac:	200000dc 	.word	0x200000dc
  ldr r2, =_sidata
 8001cb0:	080057e8 	.word	0x080057e8
  ldr r2, =_sbss
 8001cb4:	200000dc 	.word	0x200000dc
  ldr r4, =_ebss
 8001cb8:	200002f4 	.word	0x200002f4

08001cbc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cbc:	e7fe      	b.n	8001cbc <ADC_IRQHandler>
	...

08001cc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cc4:	4b0e      	ldr	r3, [pc, #56]	; (8001d00 <HAL_Init+0x40>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a0d      	ldr	r2, [pc, #52]	; (8001d00 <HAL_Init+0x40>)
 8001cca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cd0:	4b0b      	ldr	r3, [pc, #44]	; (8001d00 <HAL_Init+0x40>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a0a      	ldr	r2, [pc, #40]	; (8001d00 <HAL_Init+0x40>)
 8001cd6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cdc:	4b08      	ldr	r3, [pc, #32]	; (8001d00 <HAL_Init+0x40>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a07      	ldr	r2, [pc, #28]	; (8001d00 <HAL_Init+0x40>)
 8001ce2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ce6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ce8:	2003      	movs	r0, #3
 8001cea:	f000 f931 	bl	8001f50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cee:	2000      	movs	r0, #0
 8001cf0:	f000 f808 	bl	8001d04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cf4:	f7ff fe60 	bl	80019b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	40023c00 	.word	0x40023c00

08001d04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d0c:	4b12      	ldr	r3, [pc, #72]	; (8001d58 <HAL_InitTick+0x54>)
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	4b12      	ldr	r3, [pc, #72]	; (8001d5c <HAL_InitTick+0x58>)
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	4619      	mov	r1, r3
 8001d16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d22:	4618      	mov	r0, r3
 8001d24:	f000 f93b 	bl	8001f9e <HAL_SYSTICK_Config>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e00e      	b.n	8001d50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2b0f      	cmp	r3, #15
 8001d36:	d80a      	bhi.n	8001d4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d38:	2200      	movs	r2, #0
 8001d3a:	6879      	ldr	r1, [r7, #4]
 8001d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d40:	f000 f911 	bl	8001f66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d44:	4a06      	ldr	r2, [pc, #24]	; (8001d60 <HAL_InitTick+0x5c>)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	e000      	b.n	8001d50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	20000080 	.word	0x20000080
 8001d5c:	20000088 	.word	0x20000088
 8001d60:	20000084 	.word	0x20000084

08001d64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d68:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <HAL_IncTick+0x20>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	4b06      	ldr	r3, [pc, #24]	; (8001d88 <HAL_IncTick+0x24>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4413      	add	r3, r2
 8001d74:	4a04      	ldr	r2, [pc, #16]	; (8001d88 <HAL_IncTick+0x24>)
 8001d76:	6013      	str	r3, [r2, #0]
}
 8001d78:	bf00      	nop
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	20000088 	.word	0x20000088
 8001d88:	200001a8 	.word	0x200001a8

08001d8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d90:	4b03      	ldr	r3, [pc, #12]	; (8001da0 <HAL_GetTick+0x14>)
 8001d92:	681b      	ldr	r3, [r3, #0]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	200001a8 	.word	0x200001a8

08001da4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dac:	f7ff ffee 	bl	8001d8c <HAL_GetTick>
 8001db0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dbc:	d005      	beq.n	8001dca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dbe:	4b0a      	ldr	r3, [pc, #40]	; (8001de8 <HAL_Delay+0x44>)
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001dca:	bf00      	nop
 8001dcc:	f7ff ffde 	bl	8001d8c <HAL_GetTick>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	68fa      	ldr	r2, [r7, #12]
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d8f7      	bhi.n	8001dcc <HAL_Delay+0x28>
  {
  }
}
 8001ddc:	bf00      	nop
 8001dde:	bf00      	nop
 8001de0:	3710      	adds	r7, #16
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	20000088 	.word	0x20000088

08001dec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f003 0307 	and.w	r3, r3, #7
 8001dfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dfc:	4b0c      	ldr	r3, [pc, #48]	; (8001e30 <__NVIC_SetPriorityGrouping+0x44>)
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e02:	68ba      	ldr	r2, [r7, #8]
 8001e04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e08:	4013      	ands	r3, r2
 8001e0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e1e:	4a04      	ldr	r2, [pc, #16]	; (8001e30 <__NVIC_SetPriorityGrouping+0x44>)
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	60d3      	str	r3, [r2, #12]
}
 8001e24:	bf00      	nop
 8001e26:	3714      	adds	r7, #20
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr
 8001e30:	e000ed00 	.word	0xe000ed00

08001e34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e38:	4b04      	ldr	r3, [pc, #16]	; (8001e4c <__NVIC_GetPriorityGrouping+0x18>)
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	0a1b      	lsrs	r3, r3, #8
 8001e3e:	f003 0307 	and.w	r3, r3, #7
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	e000ed00 	.word	0xe000ed00

08001e50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	6039      	str	r1, [r7, #0]
 8001e5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	db0a      	blt.n	8001e7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	b2da      	uxtb	r2, r3
 8001e68:	490c      	ldr	r1, [pc, #48]	; (8001e9c <__NVIC_SetPriority+0x4c>)
 8001e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6e:	0112      	lsls	r2, r2, #4
 8001e70:	b2d2      	uxtb	r2, r2
 8001e72:	440b      	add	r3, r1
 8001e74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e78:	e00a      	b.n	8001e90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	b2da      	uxtb	r2, r3
 8001e7e:	4908      	ldr	r1, [pc, #32]	; (8001ea0 <__NVIC_SetPriority+0x50>)
 8001e80:	79fb      	ldrb	r3, [r7, #7]
 8001e82:	f003 030f 	and.w	r3, r3, #15
 8001e86:	3b04      	subs	r3, #4
 8001e88:	0112      	lsls	r2, r2, #4
 8001e8a:	b2d2      	uxtb	r2, r2
 8001e8c:	440b      	add	r3, r1
 8001e8e:	761a      	strb	r2, [r3, #24]
}
 8001e90:	bf00      	nop
 8001e92:	370c      	adds	r7, #12
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	e000e100 	.word	0xe000e100
 8001ea0:	e000ed00 	.word	0xe000ed00

08001ea4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b089      	sub	sp, #36	; 0x24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	f003 0307 	and.w	r3, r3, #7
 8001eb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	f1c3 0307 	rsb	r3, r3, #7
 8001ebe:	2b04      	cmp	r3, #4
 8001ec0:	bf28      	it	cs
 8001ec2:	2304      	movcs	r3, #4
 8001ec4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	3304      	adds	r3, #4
 8001eca:	2b06      	cmp	r3, #6
 8001ecc:	d902      	bls.n	8001ed4 <NVIC_EncodePriority+0x30>
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	3b03      	subs	r3, #3
 8001ed2:	e000      	b.n	8001ed6 <NVIC_EncodePriority+0x32>
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8001edc:	69bb      	ldr	r3, [r7, #24]
 8001ede:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee2:	43da      	mvns	r2, r3
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	401a      	ands	r2, r3
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001eec:	f04f 31ff 	mov.w	r1, #4294967295
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ef6:	43d9      	mvns	r1, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001efc:	4313      	orrs	r3, r2
         );
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3724      	adds	r7, #36	; 0x24
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
	...

08001f0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3b01      	subs	r3, #1
 8001f18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f1c:	d301      	bcc.n	8001f22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e00f      	b.n	8001f42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f22:	4a0a      	ldr	r2, [pc, #40]	; (8001f4c <SysTick_Config+0x40>)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	3b01      	subs	r3, #1
 8001f28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f2a:	210f      	movs	r1, #15
 8001f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f30:	f7ff ff8e 	bl	8001e50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f34:	4b05      	ldr	r3, [pc, #20]	; (8001f4c <SysTick_Config+0x40>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f3a:	4b04      	ldr	r3, [pc, #16]	; (8001f4c <SysTick_Config+0x40>)
 8001f3c:	2207      	movs	r2, #7
 8001f3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	e000e010 	.word	0xe000e010

08001f50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f7ff ff47 	bl	8001dec <__NVIC_SetPriorityGrouping>
}
 8001f5e:	bf00      	nop
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}

08001f66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b086      	sub	sp, #24
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	60b9      	str	r1, [r7, #8]
 8001f70:	607a      	str	r2, [r7, #4]
 8001f72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f78:	f7ff ff5c 	bl	8001e34 <__NVIC_GetPriorityGrouping>
 8001f7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	68b9      	ldr	r1, [r7, #8]
 8001f82:	6978      	ldr	r0, [r7, #20]
 8001f84:	f7ff ff8e 	bl	8001ea4 <NVIC_EncodePriority>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f8e:	4611      	mov	r1, r2
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7ff ff5d 	bl	8001e50 <__NVIC_SetPriority>
}
 8001f96:	bf00      	nop
 8001f98:	3718      	adds	r7, #24
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	b082      	sub	sp, #8
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f7ff ffb0 	bl	8001f0c <SysTick_Config>
 8001fac:	4603      	mov	r3, r0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
	...

08001fb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b089      	sub	sp, #36	; 0x24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fce:	2300      	movs	r3, #0
 8001fd0:	61fb      	str	r3, [r7, #28]
 8001fd2:	e165      	b.n	80022a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fdc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	697a      	ldr	r2, [r7, #20]
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001fe8:	693a      	ldr	r2, [r7, #16]
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	f040 8154 	bne.w	800229a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f003 0303 	and.w	r3, r3, #3
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d005      	beq.n	800200a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002006:	2b02      	cmp	r3, #2
 8002008:	d130      	bne.n	800206c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	2203      	movs	r2, #3
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	43db      	mvns	r3, r3
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	4013      	ands	r3, r2
 8002020:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	68da      	ldr	r2, [r3, #12]
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	fa02 f303 	lsl.w	r3, r2, r3
 800202e:	69ba      	ldr	r2, [r7, #24]
 8002030:	4313      	orrs	r3, r2
 8002032:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	69ba      	ldr	r2, [r7, #24]
 8002038:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002040:	2201      	movs	r2, #1
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	43db      	mvns	r3, r3
 800204a:	69ba      	ldr	r2, [r7, #24]
 800204c:	4013      	ands	r3, r2
 800204e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	091b      	lsrs	r3, r3, #4
 8002056:	f003 0201 	and.w	r2, r3, #1
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	69ba      	ldr	r2, [r7, #24]
 8002062:	4313      	orrs	r3, r2
 8002064:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	69ba      	ldr	r2, [r7, #24]
 800206a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f003 0303 	and.w	r3, r3, #3
 8002074:	2b03      	cmp	r3, #3
 8002076:	d017      	beq.n	80020a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	2203      	movs	r2, #3
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	43db      	mvns	r3, r3
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	4013      	ands	r3, r2
 800208e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	689a      	ldr	r2, [r3, #8]
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	fa02 f303 	lsl.w	r3, r2, r3
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	4313      	orrs	r3, r2
 80020a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	69ba      	ldr	r2, [r7, #24]
 80020a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f003 0303 	and.w	r3, r3, #3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d123      	bne.n	80020fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	08da      	lsrs	r2, r3, #3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	3208      	adds	r2, #8
 80020bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	f003 0307 	and.w	r3, r3, #7
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	220f      	movs	r2, #15
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	43db      	mvns	r3, r3
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	4013      	ands	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	691a      	ldr	r2, [r3, #16]
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	f003 0307 	and.w	r3, r3, #7
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	fa02 f303 	lsl.w	r3, r2, r3
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	08da      	lsrs	r2, r3, #3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	3208      	adds	r2, #8
 80020f6:	69b9      	ldr	r1, [r7, #24]
 80020f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	2203      	movs	r2, #3
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	43db      	mvns	r3, r3
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	4013      	ands	r3, r2
 8002112:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f003 0203 	and.w	r2, r3, #3
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	005b      	lsls	r3, r3, #1
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	4313      	orrs	r3, r2
 8002128:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002138:	2b00      	cmp	r3, #0
 800213a:	f000 80ae 	beq.w	800229a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	60fb      	str	r3, [r7, #12]
 8002142:	4b5d      	ldr	r3, [pc, #372]	; (80022b8 <HAL_GPIO_Init+0x300>)
 8002144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002146:	4a5c      	ldr	r2, [pc, #368]	; (80022b8 <HAL_GPIO_Init+0x300>)
 8002148:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800214c:	6453      	str	r3, [r2, #68]	; 0x44
 800214e:	4b5a      	ldr	r3, [pc, #360]	; (80022b8 <HAL_GPIO_Init+0x300>)
 8002150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002156:	60fb      	str	r3, [r7, #12]
 8002158:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800215a:	4a58      	ldr	r2, [pc, #352]	; (80022bc <HAL_GPIO_Init+0x304>)
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	089b      	lsrs	r3, r3, #2
 8002160:	3302      	adds	r3, #2
 8002162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002166:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	f003 0303 	and.w	r3, r3, #3
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	220f      	movs	r2, #15
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	43db      	mvns	r3, r3
 8002178:	69ba      	ldr	r2, [r7, #24]
 800217a:	4013      	ands	r3, r2
 800217c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a4f      	ldr	r2, [pc, #316]	; (80022c0 <HAL_GPIO_Init+0x308>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d025      	beq.n	80021d2 <HAL_GPIO_Init+0x21a>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a4e      	ldr	r2, [pc, #312]	; (80022c4 <HAL_GPIO_Init+0x30c>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d01f      	beq.n	80021ce <HAL_GPIO_Init+0x216>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a4d      	ldr	r2, [pc, #308]	; (80022c8 <HAL_GPIO_Init+0x310>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d019      	beq.n	80021ca <HAL_GPIO_Init+0x212>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a4c      	ldr	r2, [pc, #304]	; (80022cc <HAL_GPIO_Init+0x314>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d013      	beq.n	80021c6 <HAL_GPIO_Init+0x20e>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a4b      	ldr	r2, [pc, #300]	; (80022d0 <HAL_GPIO_Init+0x318>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d00d      	beq.n	80021c2 <HAL_GPIO_Init+0x20a>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4a4a      	ldr	r2, [pc, #296]	; (80022d4 <HAL_GPIO_Init+0x31c>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d007      	beq.n	80021be <HAL_GPIO_Init+0x206>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4a49      	ldr	r2, [pc, #292]	; (80022d8 <HAL_GPIO_Init+0x320>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d101      	bne.n	80021ba <HAL_GPIO_Init+0x202>
 80021b6:	2306      	movs	r3, #6
 80021b8:	e00c      	b.n	80021d4 <HAL_GPIO_Init+0x21c>
 80021ba:	2307      	movs	r3, #7
 80021bc:	e00a      	b.n	80021d4 <HAL_GPIO_Init+0x21c>
 80021be:	2305      	movs	r3, #5
 80021c0:	e008      	b.n	80021d4 <HAL_GPIO_Init+0x21c>
 80021c2:	2304      	movs	r3, #4
 80021c4:	e006      	b.n	80021d4 <HAL_GPIO_Init+0x21c>
 80021c6:	2303      	movs	r3, #3
 80021c8:	e004      	b.n	80021d4 <HAL_GPIO_Init+0x21c>
 80021ca:	2302      	movs	r3, #2
 80021cc:	e002      	b.n	80021d4 <HAL_GPIO_Init+0x21c>
 80021ce:	2301      	movs	r3, #1
 80021d0:	e000      	b.n	80021d4 <HAL_GPIO_Init+0x21c>
 80021d2:	2300      	movs	r3, #0
 80021d4:	69fa      	ldr	r2, [r7, #28]
 80021d6:	f002 0203 	and.w	r2, r2, #3
 80021da:	0092      	lsls	r2, r2, #2
 80021dc:	4093      	lsls	r3, r2
 80021de:	69ba      	ldr	r2, [r7, #24]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021e4:	4935      	ldr	r1, [pc, #212]	; (80022bc <HAL_GPIO_Init+0x304>)
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	089b      	lsrs	r3, r3, #2
 80021ea:	3302      	adds	r3, #2
 80021ec:	69ba      	ldr	r2, [r7, #24]
 80021ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021f2:	4b3a      	ldr	r3, [pc, #232]	; (80022dc <HAL_GPIO_Init+0x324>)
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	43db      	mvns	r3, r3
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	4013      	ands	r3, r2
 8002200:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800220a:	2b00      	cmp	r3, #0
 800220c:	d003      	beq.n	8002216 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800220e:	69ba      	ldr	r2, [r7, #24]
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	4313      	orrs	r3, r2
 8002214:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002216:	4a31      	ldr	r2, [pc, #196]	; (80022dc <HAL_GPIO_Init+0x324>)
 8002218:	69bb      	ldr	r3, [r7, #24]
 800221a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800221c:	4b2f      	ldr	r3, [pc, #188]	; (80022dc <HAL_GPIO_Init+0x324>)
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	43db      	mvns	r3, r3
 8002226:	69ba      	ldr	r2, [r7, #24]
 8002228:	4013      	ands	r3, r2
 800222a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d003      	beq.n	8002240 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	4313      	orrs	r3, r2
 800223e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002240:	4a26      	ldr	r2, [pc, #152]	; (80022dc <HAL_GPIO_Init+0x324>)
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002246:	4b25      	ldr	r3, [pc, #148]	; (80022dc <HAL_GPIO_Init+0x324>)
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	43db      	mvns	r3, r3
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	4013      	ands	r3, r2
 8002254:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d003      	beq.n	800226a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	4313      	orrs	r3, r2
 8002268:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800226a:	4a1c      	ldr	r2, [pc, #112]	; (80022dc <HAL_GPIO_Init+0x324>)
 800226c:	69bb      	ldr	r3, [r7, #24]
 800226e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002270:	4b1a      	ldr	r3, [pc, #104]	; (80022dc <HAL_GPIO_Init+0x324>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	43db      	mvns	r3, r3
 800227a:	69ba      	ldr	r2, [r7, #24]
 800227c:	4013      	ands	r3, r2
 800227e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002288:	2b00      	cmp	r3, #0
 800228a:	d003      	beq.n	8002294 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800228c:	69ba      	ldr	r2, [r7, #24]
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	4313      	orrs	r3, r2
 8002292:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002294:	4a11      	ldr	r2, [pc, #68]	; (80022dc <HAL_GPIO_Init+0x324>)
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	3301      	adds	r3, #1
 800229e:	61fb      	str	r3, [r7, #28]
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	2b0f      	cmp	r3, #15
 80022a4:	f67f ae96 	bls.w	8001fd4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80022a8:	bf00      	nop
 80022aa:	bf00      	nop
 80022ac:	3724      	adds	r7, #36	; 0x24
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	40023800 	.word	0x40023800
 80022bc:	40013800 	.word	0x40013800
 80022c0:	40020000 	.word	0x40020000
 80022c4:	40020400 	.word	0x40020400
 80022c8:	40020800 	.word	0x40020800
 80022cc:	40020c00 	.word	0x40020c00
 80022d0:	40021000 	.word	0x40021000
 80022d4:	40021400 	.word	0x40021400
 80022d8:	40021800 	.word	0x40021800
 80022dc:	40013c00 	.word	0x40013c00

080022e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	460b      	mov	r3, r1
 80022ea:	807b      	strh	r3, [r7, #2]
 80022ec:	4613      	mov	r3, r2
 80022ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022f0:	787b      	ldrb	r3, [r7, #1]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d003      	beq.n	80022fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022f6:	887a      	ldrh	r2, [r7, #2]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80022fc:	e003      	b.n	8002306 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80022fe:	887b      	ldrh	r3, [r7, #2]
 8002300:	041a      	lsls	r2, r3, #16
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	619a      	str	r2, [r3, #24]
}
 8002306:	bf00      	nop
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
	...

08002314 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d101      	bne.n	8002328 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e0cc      	b.n	80024c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002328:	4b68      	ldr	r3, [pc, #416]	; (80024cc <HAL_RCC_ClockConfig+0x1b8>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 030f 	and.w	r3, r3, #15
 8002330:	683a      	ldr	r2, [r7, #0]
 8002332:	429a      	cmp	r2, r3
 8002334:	d90c      	bls.n	8002350 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002336:	4b65      	ldr	r3, [pc, #404]	; (80024cc <HAL_RCC_ClockConfig+0x1b8>)
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	b2d2      	uxtb	r2, r2
 800233c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800233e:	4b63      	ldr	r3, [pc, #396]	; (80024cc <HAL_RCC_ClockConfig+0x1b8>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 030f 	and.w	r3, r3, #15
 8002346:	683a      	ldr	r2, [r7, #0]
 8002348:	429a      	cmp	r2, r3
 800234a:	d001      	beq.n	8002350 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	e0b8      	b.n	80024c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0302 	and.w	r3, r3, #2
 8002358:	2b00      	cmp	r3, #0
 800235a:	d020      	beq.n	800239e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0304 	and.w	r3, r3, #4
 8002364:	2b00      	cmp	r3, #0
 8002366:	d005      	beq.n	8002374 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002368:	4b59      	ldr	r3, [pc, #356]	; (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	4a58      	ldr	r2, [pc, #352]	; (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 800236e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002372:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 0308 	and.w	r3, r3, #8
 800237c:	2b00      	cmp	r3, #0
 800237e:	d005      	beq.n	800238c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002380:	4b53      	ldr	r3, [pc, #332]	; (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	4a52      	ldr	r2, [pc, #328]	; (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002386:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800238a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800238c:	4b50      	ldr	r3, [pc, #320]	; (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	494d      	ldr	r1, [pc, #308]	; (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 800239a:	4313      	orrs	r3, r2
 800239c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0301 	and.w	r3, r3, #1
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d044      	beq.n	8002434 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d107      	bne.n	80023c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023b2:	4b47      	ldr	r3, [pc, #284]	; (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d119      	bne.n	80023f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e07f      	b.n	80024c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d003      	beq.n	80023d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023ce:	2b03      	cmp	r3, #3
 80023d0:	d107      	bne.n	80023e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023d2:	4b3f      	ldr	r3, [pc, #252]	; (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d109      	bne.n	80023f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e06f      	b.n	80024c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023e2:	4b3b      	ldr	r3, [pc, #236]	; (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d101      	bne.n	80023f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e067      	b.n	80024c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023f2:	4b37      	ldr	r3, [pc, #220]	; (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f023 0203 	bic.w	r2, r3, #3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	4934      	ldr	r1, [pc, #208]	; (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002400:	4313      	orrs	r3, r2
 8002402:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002404:	f7ff fcc2 	bl	8001d8c <HAL_GetTick>
 8002408:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800240a:	e00a      	b.n	8002422 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800240c:	f7ff fcbe 	bl	8001d8c <HAL_GetTick>
 8002410:	4602      	mov	r2, r0
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	f241 3288 	movw	r2, #5000	; 0x1388
 800241a:	4293      	cmp	r3, r2
 800241c:	d901      	bls.n	8002422 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e04f      	b.n	80024c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002422:	4b2b      	ldr	r3, [pc, #172]	; (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	f003 020c 	and.w	r2, r3, #12
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	429a      	cmp	r2, r3
 8002432:	d1eb      	bne.n	800240c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002434:	4b25      	ldr	r3, [pc, #148]	; (80024cc <HAL_RCC_ClockConfig+0x1b8>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 030f 	and.w	r3, r3, #15
 800243c:	683a      	ldr	r2, [r7, #0]
 800243e:	429a      	cmp	r2, r3
 8002440:	d20c      	bcs.n	800245c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002442:	4b22      	ldr	r3, [pc, #136]	; (80024cc <HAL_RCC_ClockConfig+0x1b8>)
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	b2d2      	uxtb	r2, r2
 8002448:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800244a:	4b20      	ldr	r3, [pc, #128]	; (80024cc <HAL_RCC_ClockConfig+0x1b8>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 030f 	and.w	r3, r3, #15
 8002452:	683a      	ldr	r2, [r7, #0]
 8002454:	429a      	cmp	r2, r3
 8002456:	d001      	beq.n	800245c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e032      	b.n	80024c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0304 	and.w	r3, r3, #4
 8002464:	2b00      	cmp	r3, #0
 8002466:	d008      	beq.n	800247a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002468:	4b19      	ldr	r3, [pc, #100]	; (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	4916      	ldr	r1, [pc, #88]	; (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002476:	4313      	orrs	r3, r2
 8002478:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0308 	and.w	r3, r3, #8
 8002482:	2b00      	cmp	r3, #0
 8002484:	d009      	beq.n	800249a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002486:	4b12      	ldr	r3, [pc, #72]	; (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	00db      	lsls	r3, r3, #3
 8002494:	490e      	ldr	r1, [pc, #56]	; (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002496:	4313      	orrs	r3, r2
 8002498:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800249a:	f000 f855 	bl	8002548 <HAL_RCC_GetSysClockFreq>
 800249e:	4602      	mov	r2, r0
 80024a0:	4b0b      	ldr	r3, [pc, #44]	; (80024d0 <HAL_RCC_ClockConfig+0x1bc>)
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	091b      	lsrs	r3, r3, #4
 80024a6:	f003 030f 	and.w	r3, r3, #15
 80024aa:	490a      	ldr	r1, [pc, #40]	; (80024d4 <HAL_RCC_ClockConfig+0x1c0>)
 80024ac:	5ccb      	ldrb	r3, [r1, r3]
 80024ae:	fa22 f303 	lsr.w	r3, r2, r3
 80024b2:	4a09      	ldr	r2, [pc, #36]	; (80024d8 <HAL_RCC_ClockConfig+0x1c4>)
 80024b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80024b6:	4b09      	ldr	r3, [pc, #36]	; (80024dc <HAL_RCC_ClockConfig+0x1c8>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7ff fc22 	bl	8001d04 <HAL_InitTick>

  return HAL_OK;
 80024c0:	2300      	movs	r3, #0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3710      	adds	r7, #16
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	40023c00 	.word	0x40023c00
 80024d0:	40023800 	.word	0x40023800
 80024d4:	0800578c 	.word	0x0800578c
 80024d8:	20000080 	.word	0x20000080
 80024dc:	20000084 	.word	0x20000084

080024e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024e4:	4b03      	ldr	r3, [pc, #12]	; (80024f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80024e6:	681b      	ldr	r3, [r3, #0]
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	20000080 	.word	0x20000080

080024f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80024fc:	f7ff fff0 	bl	80024e0 <HAL_RCC_GetHCLKFreq>
 8002500:	4602      	mov	r2, r0
 8002502:	4b05      	ldr	r3, [pc, #20]	; (8002518 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	0a9b      	lsrs	r3, r3, #10
 8002508:	f003 0307 	and.w	r3, r3, #7
 800250c:	4903      	ldr	r1, [pc, #12]	; (800251c <HAL_RCC_GetPCLK1Freq+0x24>)
 800250e:	5ccb      	ldrb	r3, [r1, r3]
 8002510:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002514:	4618      	mov	r0, r3
 8002516:	bd80      	pop	{r7, pc}
 8002518:	40023800 	.word	0x40023800
 800251c:	0800579c 	.word	0x0800579c

08002520 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002524:	f7ff ffdc 	bl	80024e0 <HAL_RCC_GetHCLKFreq>
 8002528:	4602      	mov	r2, r0
 800252a:	4b05      	ldr	r3, [pc, #20]	; (8002540 <HAL_RCC_GetPCLK2Freq+0x20>)
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	0b5b      	lsrs	r3, r3, #13
 8002530:	f003 0307 	and.w	r3, r3, #7
 8002534:	4903      	ldr	r1, [pc, #12]	; (8002544 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002536:	5ccb      	ldrb	r3, [r1, r3]
 8002538:	fa22 f303 	lsr.w	r3, r2, r3
}
 800253c:	4618      	mov	r0, r3
 800253e:	bd80      	pop	{r7, pc}
 8002540:	40023800 	.word	0x40023800
 8002544:	0800579c 	.word	0x0800579c

08002548 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002548:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800254c:	b0ae      	sub	sp, #184	; 0xb8
 800254e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002550:	2300      	movs	r3, #0
 8002552:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8002556:	2300      	movs	r3, #0
 8002558:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 800255c:	2300      	movs	r3, #0
 800255e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8002562:	2300      	movs	r3, #0
 8002564:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8002568:	2300      	movs	r3, #0
 800256a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800256e:	4bcb      	ldr	r3, [pc, #812]	; (800289c <HAL_RCC_GetSysClockFreq+0x354>)
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	f003 030c 	and.w	r3, r3, #12
 8002576:	2b0c      	cmp	r3, #12
 8002578:	f200 8206 	bhi.w	8002988 <HAL_RCC_GetSysClockFreq+0x440>
 800257c:	a201      	add	r2, pc, #4	; (adr r2, 8002584 <HAL_RCC_GetSysClockFreq+0x3c>)
 800257e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002582:	bf00      	nop
 8002584:	080025b9 	.word	0x080025b9
 8002588:	08002989 	.word	0x08002989
 800258c:	08002989 	.word	0x08002989
 8002590:	08002989 	.word	0x08002989
 8002594:	080025c1 	.word	0x080025c1
 8002598:	08002989 	.word	0x08002989
 800259c:	08002989 	.word	0x08002989
 80025a0:	08002989 	.word	0x08002989
 80025a4:	080025c9 	.word	0x080025c9
 80025a8:	08002989 	.word	0x08002989
 80025ac:	08002989 	.word	0x08002989
 80025b0:	08002989 	.word	0x08002989
 80025b4:	080027b9 	.word	0x080027b9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025b8:	4bb9      	ldr	r3, [pc, #740]	; (80028a0 <HAL_RCC_GetSysClockFreq+0x358>)
 80025ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80025be:	e1e7      	b.n	8002990 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025c0:	4bb8      	ldr	r3, [pc, #736]	; (80028a4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80025c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80025c6:	e1e3      	b.n	8002990 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025c8:	4bb4      	ldr	r3, [pc, #720]	; (800289c <HAL_RCC_GetSysClockFreq+0x354>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80025d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025d4:	4bb1      	ldr	r3, [pc, #708]	; (800289c <HAL_RCC_GetSysClockFreq+0x354>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d071      	beq.n	80026c4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025e0:	4bae      	ldr	r3, [pc, #696]	; (800289c <HAL_RCC_GetSysClockFreq+0x354>)
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	099b      	lsrs	r3, r3, #6
 80025e6:	2200      	movs	r2, #0
 80025e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80025ec:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80025f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80025f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025f8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80025fc:	2300      	movs	r3, #0
 80025fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002602:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002606:	4622      	mov	r2, r4
 8002608:	462b      	mov	r3, r5
 800260a:	f04f 0000 	mov.w	r0, #0
 800260e:	f04f 0100 	mov.w	r1, #0
 8002612:	0159      	lsls	r1, r3, #5
 8002614:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002618:	0150      	lsls	r0, r2, #5
 800261a:	4602      	mov	r2, r0
 800261c:	460b      	mov	r3, r1
 800261e:	4621      	mov	r1, r4
 8002620:	1a51      	subs	r1, r2, r1
 8002622:	6439      	str	r1, [r7, #64]	; 0x40
 8002624:	4629      	mov	r1, r5
 8002626:	eb63 0301 	sbc.w	r3, r3, r1
 800262a:	647b      	str	r3, [r7, #68]	; 0x44
 800262c:	f04f 0200 	mov.w	r2, #0
 8002630:	f04f 0300 	mov.w	r3, #0
 8002634:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002638:	4649      	mov	r1, r9
 800263a:	018b      	lsls	r3, r1, #6
 800263c:	4641      	mov	r1, r8
 800263e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002642:	4641      	mov	r1, r8
 8002644:	018a      	lsls	r2, r1, #6
 8002646:	4641      	mov	r1, r8
 8002648:	1a51      	subs	r1, r2, r1
 800264a:	63b9      	str	r1, [r7, #56]	; 0x38
 800264c:	4649      	mov	r1, r9
 800264e:	eb63 0301 	sbc.w	r3, r3, r1
 8002652:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002654:	f04f 0200 	mov.w	r2, #0
 8002658:	f04f 0300 	mov.w	r3, #0
 800265c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002660:	4649      	mov	r1, r9
 8002662:	00cb      	lsls	r3, r1, #3
 8002664:	4641      	mov	r1, r8
 8002666:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800266a:	4641      	mov	r1, r8
 800266c:	00ca      	lsls	r2, r1, #3
 800266e:	4610      	mov	r0, r2
 8002670:	4619      	mov	r1, r3
 8002672:	4603      	mov	r3, r0
 8002674:	4622      	mov	r2, r4
 8002676:	189b      	adds	r3, r3, r2
 8002678:	633b      	str	r3, [r7, #48]	; 0x30
 800267a:	462b      	mov	r3, r5
 800267c:	460a      	mov	r2, r1
 800267e:	eb42 0303 	adc.w	r3, r2, r3
 8002682:	637b      	str	r3, [r7, #52]	; 0x34
 8002684:	f04f 0200 	mov.w	r2, #0
 8002688:	f04f 0300 	mov.w	r3, #0
 800268c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002690:	4629      	mov	r1, r5
 8002692:	024b      	lsls	r3, r1, #9
 8002694:	4621      	mov	r1, r4
 8002696:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800269a:	4621      	mov	r1, r4
 800269c:	024a      	lsls	r2, r1, #9
 800269e:	4610      	mov	r0, r2
 80026a0:	4619      	mov	r1, r3
 80026a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80026a6:	2200      	movs	r2, #0
 80026a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80026ac:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80026b0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80026b4:	f7fe fa22 	bl	8000afc <__aeabi_uldivmod>
 80026b8:	4602      	mov	r2, r0
 80026ba:	460b      	mov	r3, r1
 80026bc:	4613      	mov	r3, r2
 80026be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80026c2:	e067      	b.n	8002794 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026c4:	4b75      	ldr	r3, [pc, #468]	; (800289c <HAL_RCC_GetSysClockFreq+0x354>)
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	099b      	lsrs	r3, r3, #6
 80026ca:	2200      	movs	r2, #0
 80026cc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80026d0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80026d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80026d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026dc:	67bb      	str	r3, [r7, #120]	; 0x78
 80026de:	2300      	movs	r3, #0
 80026e0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80026e2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80026e6:	4622      	mov	r2, r4
 80026e8:	462b      	mov	r3, r5
 80026ea:	f04f 0000 	mov.w	r0, #0
 80026ee:	f04f 0100 	mov.w	r1, #0
 80026f2:	0159      	lsls	r1, r3, #5
 80026f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026f8:	0150      	lsls	r0, r2, #5
 80026fa:	4602      	mov	r2, r0
 80026fc:	460b      	mov	r3, r1
 80026fe:	4621      	mov	r1, r4
 8002700:	1a51      	subs	r1, r2, r1
 8002702:	62b9      	str	r1, [r7, #40]	; 0x28
 8002704:	4629      	mov	r1, r5
 8002706:	eb63 0301 	sbc.w	r3, r3, r1
 800270a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800270c:	f04f 0200 	mov.w	r2, #0
 8002710:	f04f 0300 	mov.w	r3, #0
 8002714:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002718:	4649      	mov	r1, r9
 800271a:	018b      	lsls	r3, r1, #6
 800271c:	4641      	mov	r1, r8
 800271e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002722:	4641      	mov	r1, r8
 8002724:	018a      	lsls	r2, r1, #6
 8002726:	4641      	mov	r1, r8
 8002728:	ebb2 0a01 	subs.w	sl, r2, r1
 800272c:	4649      	mov	r1, r9
 800272e:	eb63 0b01 	sbc.w	fp, r3, r1
 8002732:	f04f 0200 	mov.w	r2, #0
 8002736:	f04f 0300 	mov.w	r3, #0
 800273a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800273e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002742:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002746:	4692      	mov	sl, r2
 8002748:	469b      	mov	fp, r3
 800274a:	4623      	mov	r3, r4
 800274c:	eb1a 0303 	adds.w	r3, sl, r3
 8002750:	623b      	str	r3, [r7, #32]
 8002752:	462b      	mov	r3, r5
 8002754:	eb4b 0303 	adc.w	r3, fp, r3
 8002758:	627b      	str	r3, [r7, #36]	; 0x24
 800275a:	f04f 0200 	mov.w	r2, #0
 800275e:	f04f 0300 	mov.w	r3, #0
 8002762:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002766:	4629      	mov	r1, r5
 8002768:	028b      	lsls	r3, r1, #10
 800276a:	4621      	mov	r1, r4
 800276c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002770:	4621      	mov	r1, r4
 8002772:	028a      	lsls	r2, r1, #10
 8002774:	4610      	mov	r0, r2
 8002776:	4619      	mov	r1, r3
 8002778:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800277c:	2200      	movs	r2, #0
 800277e:	673b      	str	r3, [r7, #112]	; 0x70
 8002780:	677a      	str	r2, [r7, #116]	; 0x74
 8002782:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002786:	f7fe f9b9 	bl	8000afc <__aeabi_uldivmod>
 800278a:	4602      	mov	r2, r0
 800278c:	460b      	mov	r3, r1
 800278e:	4613      	mov	r3, r2
 8002790:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002794:	4b41      	ldr	r3, [pc, #260]	; (800289c <HAL_RCC_GetSysClockFreq+0x354>)
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	0c1b      	lsrs	r3, r3, #16
 800279a:	f003 0303 	and.w	r3, r3, #3
 800279e:	3301      	adds	r3, #1
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80027a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80027aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80027ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80027b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80027b6:	e0eb      	b.n	8002990 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027b8:	4b38      	ldr	r3, [pc, #224]	; (800289c <HAL_RCC_GetSysClockFreq+0x354>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80027c0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027c4:	4b35      	ldr	r3, [pc, #212]	; (800289c <HAL_RCC_GetSysClockFreq+0x354>)
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d06b      	beq.n	80028a8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027d0:	4b32      	ldr	r3, [pc, #200]	; (800289c <HAL_RCC_GetSysClockFreq+0x354>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	099b      	lsrs	r3, r3, #6
 80027d6:	2200      	movs	r2, #0
 80027d8:	66bb      	str	r3, [r7, #104]	; 0x68
 80027da:	66fa      	str	r2, [r7, #108]	; 0x6c
 80027dc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80027de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027e2:	663b      	str	r3, [r7, #96]	; 0x60
 80027e4:	2300      	movs	r3, #0
 80027e6:	667b      	str	r3, [r7, #100]	; 0x64
 80027e8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80027ec:	4622      	mov	r2, r4
 80027ee:	462b      	mov	r3, r5
 80027f0:	f04f 0000 	mov.w	r0, #0
 80027f4:	f04f 0100 	mov.w	r1, #0
 80027f8:	0159      	lsls	r1, r3, #5
 80027fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027fe:	0150      	lsls	r0, r2, #5
 8002800:	4602      	mov	r2, r0
 8002802:	460b      	mov	r3, r1
 8002804:	4621      	mov	r1, r4
 8002806:	1a51      	subs	r1, r2, r1
 8002808:	61b9      	str	r1, [r7, #24]
 800280a:	4629      	mov	r1, r5
 800280c:	eb63 0301 	sbc.w	r3, r3, r1
 8002810:	61fb      	str	r3, [r7, #28]
 8002812:	f04f 0200 	mov.w	r2, #0
 8002816:	f04f 0300 	mov.w	r3, #0
 800281a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800281e:	4659      	mov	r1, fp
 8002820:	018b      	lsls	r3, r1, #6
 8002822:	4651      	mov	r1, sl
 8002824:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002828:	4651      	mov	r1, sl
 800282a:	018a      	lsls	r2, r1, #6
 800282c:	4651      	mov	r1, sl
 800282e:	ebb2 0801 	subs.w	r8, r2, r1
 8002832:	4659      	mov	r1, fp
 8002834:	eb63 0901 	sbc.w	r9, r3, r1
 8002838:	f04f 0200 	mov.w	r2, #0
 800283c:	f04f 0300 	mov.w	r3, #0
 8002840:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002844:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002848:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800284c:	4690      	mov	r8, r2
 800284e:	4699      	mov	r9, r3
 8002850:	4623      	mov	r3, r4
 8002852:	eb18 0303 	adds.w	r3, r8, r3
 8002856:	613b      	str	r3, [r7, #16]
 8002858:	462b      	mov	r3, r5
 800285a:	eb49 0303 	adc.w	r3, r9, r3
 800285e:	617b      	str	r3, [r7, #20]
 8002860:	f04f 0200 	mov.w	r2, #0
 8002864:	f04f 0300 	mov.w	r3, #0
 8002868:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800286c:	4629      	mov	r1, r5
 800286e:	024b      	lsls	r3, r1, #9
 8002870:	4621      	mov	r1, r4
 8002872:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002876:	4621      	mov	r1, r4
 8002878:	024a      	lsls	r2, r1, #9
 800287a:	4610      	mov	r0, r2
 800287c:	4619      	mov	r1, r3
 800287e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002882:	2200      	movs	r2, #0
 8002884:	65bb      	str	r3, [r7, #88]	; 0x58
 8002886:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002888:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800288c:	f7fe f936 	bl	8000afc <__aeabi_uldivmod>
 8002890:	4602      	mov	r2, r0
 8002892:	460b      	mov	r3, r1
 8002894:	4613      	mov	r3, r2
 8002896:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800289a:	e065      	b.n	8002968 <HAL_RCC_GetSysClockFreq+0x420>
 800289c:	40023800 	.word	0x40023800
 80028a0:	00f42400 	.word	0x00f42400
 80028a4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028a8:	4b3d      	ldr	r3, [pc, #244]	; (80029a0 <HAL_RCC_GetSysClockFreq+0x458>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	099b      	lsrs	r3, r3, #6
 80028ae:	2200      	movs	r2, #0
 80028b0:	4618      	mov	r0, r3
 80028b2:	4611      	mov	r1, r2
 80028b4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80028b8:	653b      	str	r3, [r7, #80]	; 0x50
 80028ba:	2300      	movs	r3, #0
 80028bc:	657b      	str	r3, [r7, #84]	; 0x54
 80028be:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80028c2:	4642      	mov	r2, r8
 80028c4:	464b      	mov	r3, r9
 80028c6:	f04f 0000 	mov.w	r0, #0
 80028ca:	f04f 0100 	mov.w	r1, #0
 80028ce:	0159      	lsls	r1, r3, #5
 80028d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028d4:	0150      	lsls	r0, r2, #5
 80028d6:	4602      	mov	r2, r0
 80028d8:	460b      	mov	r3, r1
 80028da:	4641      	mov	r1, r8
 80028dc:	1a51      	subs	r1, r2, r1
 80028de:	60b9      	str	r1, [r7, #8]
 80028e0:	4649      	mov	r1, r9
 80028e2:	eb63 0301 	sbc.w	r3, r3, r1
 80028e6:	60fb      	str	r3, [r7, #12]
 80028e8:	f04f 0200 	mov.w	r2, #0
 80028ec:	f04f 0300 	mov.w	r3, #0
 80028f0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80028f4:	4659      	mov	r1, fp
 80028f6:	018b      	lsls	r3, r1, #6
 80028f8:	4651      	mov	r1, sl
 80028fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028fe:	4651      	mov	r1, sl
 8002900:	018a      	lsls	r2, r1, #6
 8002902:	4651      	mov	r1, sl
 8002904:	1a54      	subs	r4, r2, r1
 8002906:	4659      	mov	r1, fp
 8002908:	eb63 0501 	sbc.w	r5, r3, r1
 800290c:	f04f 0200 	mov.w	r2, #0
 8002910:	f04f 0300 	mov.w	r3, #0
 8002914:	00eb      	lsls	r3, r5, #3
 8002916:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800291a:	00e2      	lsls	r2, r4, #3
 800291c:	4614      	mov	r4, r2
 800291e:	461d      	mov	r5, r3
 8002920:	4643      	mov	r3, r8
 8002922:	18e3      	adds	r3, r4, r3
 8002924:	603b      	str	r3, [r7, #0]
 8002926:	464b      	mov	r3, r9
 8002928:	eb45 0303 	adc.w	r3, r5, r3
 800292c:	607b      	str	r3, [r7, #4]
 800292e:	f04f 0200 	mov.w	r2, #0
 8002932:	f04f 0300 	mov.w	r3, #0
 8002936:	e9d7 4500 	ldrd	r4, r5, [r7]
 800293a:	4629      	mov	r1, r5
 800293c:	028b      	lsls	r3, r1, #10
 800293e:	4621      	mov	r1, r4
 8002940:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002944:	4621      	mov	r1, r4
 8002946:	028a      	lsls	r2, r1, #10
 8002948:	4610      	mov	r0, r2
 800294a:	4619      	mov	r1, r3
 800294c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002950:	2200      	movs	r2, #0
 8002952:	64bb      	str	r3, [r7, #72]	; 0x48
 8002954:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002956:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800295a:	f7fe f8cf 	bl	8000afc <__aeabi_uldivmod>
 800295e:	4602      	mov	r2, r0
 8002960:	460b      	mov	r3, r1
 8002962:	4613      	mov	r3, r2
 8002964:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002968:	4b0d      	ldr	r3, [pc, #52]	; (80029a0 <HAL_RCC_GetSysClockFreq+0x458>)
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	0f1b      	lsrs	r3, r3, #28
 800296e:	f003 0307 	and.w	r3, r3, #7
 8002972:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8002976:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800297a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800297e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002982:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002986:	e003      	b.n	8002990 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002988:	4b06      	ldr	r3, [pc, #24]	; (80029a4 <HAL_RCC_GetSysClockFreq+0x45c>)
 800298a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800298e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002990:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8002994:	4618      	mov	r0, r3
 8002996:	37b8      	adds	r7, #184	; 0xb8
 8002998:	46bd      	mov	sp, r7
 800299a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800299e:	bf00      	nop
 80029a0:	40023800 	.word	0x40023800
 80029a4:	00f42400 	.word	0x00f42400

080029a8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d101      	bne.n	80029ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e28d      	b.n	8002ed6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0301 	and.w	r3, r3, #1
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	f000 8083 	beq.w	8002ace <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80029c8:	4b94      	ldr	r3, [pc, #592]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	f003 030c 	and.w	r3, r3, #12
 80029d0:	2b04      	cmp	r3, #4
 80029d2:	d019      	beq.n	8002a08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80029d4:	4b91      	ldr	r3, [pc, #580]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80029dc:	2b08      	cmp	r3, #8
 80029de:	d106      	bne.n	80029ee <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80029e0:	4b8e      	ldr	r3, [pc, #568]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029ec:	d00c      	beq.n	8002a08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029ee:	4b8b      	ldr	r3, [pc, #556]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80029f6:	2b0c      	cmp	r3, #12
 80029f8:	d112      	bne.n	8002a20 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029fa:	4b88      	ldr	r3, [pc, #544]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a06:	d10b      	bne.n	8002a20 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a08:	4b84      	ldr	r3, [pc, #528]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d05b      	beq.n	8002acc <HAL_RCC_OscConfig+0x124>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d157      	bne.n	8002acc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e25a      	b.n	8002ed6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a28:	d106      	bne.n	8002a38 <HAL_RCC_OscConfig+0x90>
 8002a2a:	4b7c      	ldr	r3, [pc, #496]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a7b      	ldr	r2, [pc, #492]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a34:	6013      	str	r3, [r2, #0]
 8002a36:	e01d      	b.n	8002a74 <HAL_RCC_OscConfig+0xcc>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a40:	d10c      	bne.n	8002a5c <HAL_RCC_OscConfig+0xb4>
 8002a42:	4b76      	ldr	r3, [pc, #472]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a75      	ldr	r2, [pc, #468]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002a48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a4c:	6013      	str	r3, [r2, #0]
 8002a4e:	4b73      	ldr	r3, [pc, #460]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a72      	ldr	r2, [pc, #456]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002a54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a58:	6013      	str	r3, [r2, #0]
 8002a5a:	e00b      	b.n	8002a74 <HAL_RCC_OscConfig+0xcc>
 8002a5c:	4b6f      	ldr	r3, [pc, #444]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a6e      	ldr	r2, [pc, #440]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002a62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a66:	6013      	str	r3, [r2, #0]
 8002a68:	4b6c      	ldr	r3, [pc, #432]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a6b      	ldr	r2, [pc, #428]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002a6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d013      	beq.n	8002aa4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a7c:	f7ff f986 	bl	8001d8c <HAL_GetTick>
 8002a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a82:	e008      	b.n	8002a96 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a84:	f7ff f982 	bl	8001d8c <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	2b64      	cmp	r3, #100	; 0x64
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e21f      	b.n	8002ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a96:	4b61      	ldr	r3, [pc, #388]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d0f0      	beq.n	8002a84 <HAL_RCC_OscConfig+0xdc>
 8002aa2:	e014      	b.n	8002ace <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa4:	f7ff f972 	bl	8001d8c <HAL_GetTick>
 8002aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aaa:	e008      	b.n	8002abe <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002aac:	f7ff f96e 	bl	8001d8c <HAL_GetTick>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	2b64      	cmp	r3, #100	; 0x64
 8002ab8:	d901      	bls.n	8002abe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	e20b      	b.n	8002ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002abe:	4b57      	ldr	r3, [pc, #348]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1f0      	bne.n	8002aac <HAL_RCC_OscConfig+0x104>
 8002aca:	e000      	b.n	8002ace <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002acc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d06f      	beq.n	8002bba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002ada:	4b50      	ldr	r3, [pc, #320]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f003 030c 	and.w	r3, r3, #12
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d017      	beq.n	8002b16 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002ae6:	4b4d      	ldr	r3, [pc, #308]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002aee:	2b08      	cmp	r3, #8
 8002af0:	d105      	bne.n	8002afe <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002af2:	4b4a      	ldr	r3, [pc, #296]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d00b      	beq.n	8002b16 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002afe:	4b47      	ldr	r3, [pc, #284]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002b06:	2b0c      	cmp	r3, #12
 8002b08:	d11c      	bne.n	8002b44 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b0a:	4b44      	ldr	r3, [pc, #272]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d116      	bne.n	8002b44 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b16:	4b41      	ldr	r3, [pc, #260]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d005      	beq.n	8002b2e <HAL_RCC_OscConfig+0x186>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d001      	beq.n	8002b2e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e1d3      	b.n	8002ed6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b2e:	4b3b      	ldr	r3, [pc, #236]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	691b      	ldr	r3, [r3, #16]
 8002b3a:	00db      	lsls	r3, r3, #3
 8002b3c:	4937      	ldr	r1, [pc, #220]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b42:	e03a      	b.n	8002bba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d020      	beq.n	8002b8e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b4c:	4b34      	ldr	r3, [pc, #208]	; (8002c20 <HAL_RCC_OscConfig+0x278>)
 8002b4e:	2201      	movs	r2, #1
 8002b50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b52:	f7ff f91b 	bl	8001d8c <HAL_GetTick>
 8002b56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b58:	e008      	b.n	8002b6c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b5a:	f7ff f917 	bl	8001d8c <HAL_GetTick>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d901      	bls.n	8002b6c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e1b4      	b.n	8002ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b6c:	4b2b      	ldr	r3, [pc, #172]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0302 	and.w	r3, r3, #2
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d0f0      	beq.n	8002b5a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b78:	4b28      	ldr	r3, [pc, #160]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	691b      	ldr	r3, [r3, #16]
 8002b84:	00db      	lsls	r3, r3, #3
 8002b86:	4925      	ldr	r1, [pc, #148]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	600b      	str	r3, [r1, #0]
 8002b8c:	e015      	b.n	8002bba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b8e:	4b24      	ldr	r3, [pc, #144]	; (8002c20 <HAL_RCC_OscConfig+0x278>)
 8002b90:	2200      	movs	r2, #0
 8002b92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b94:	f7ff f8fa 	bl	8001d8c <HAL_GetTick>
 8002b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b9a:	e008      	b.n	8002bae <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b9c:	f7ff f8f6 	bl	8001d8c <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d901      	bls.n	8002bae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e193      	b.n	8002ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bae:	4b1b      	ldr	r3, [pc, #108]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0302 	and.w	r3, r3, #2
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d1f0      	bne.n	8002b9c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0308 	and.w	r3, r3, #8
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d036      	beq.n	8002c34 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	695b      	ldr	r3, [r3, #20]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d016      	beq.n	8002bfc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bce:	4b15      	ldr	r3, [pc, #84]	; (8002c24 <HAL_RCC_OscConfig+0x27c>)
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bd4:	f7ff f8da 	bl	8001d8c <HAL_GetTick>
 8002bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bda:	e008      	b.n	8002bee <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bdc:	f7ff f8d6 	bl	8001d8c <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d901      	bls.n	8002bee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e173      	b.n	8002ed6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bee:	4b0b      	ldr	r3, [pc, #44]	; (8002c1c <HAL_RCC_OscConfig+0x274>)
 8002bf0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bf2:	f003 0302 	and.w	r3, r3, #2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d0f0      	beq.n	8002bdc <HAL_RCC_OscConfig+0x234>
 8002bfa:	e01b      	b.n	8002c34 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bfc:	4b09      	ldr	r3, [pc, #36]	; (8002c24 <HAL_RCC_OscConfig+0x27c>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c02:	f7ff f8c3 	bl	8001d8c <HAL_GetTick>
 8002c06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c08:	e00e      	b.n	8002c28 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c0a:	f7ff f8bf 	bl	8001d8c <HAL_GetTick>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d907      	bls.n	8002c28 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	e15c      	b.n	8002ed6 <HAL_RCC_OscConfig+0x52e>
 8002c1c:	40023800 	.word	0x40023800
 8002c20:	42470000 	.word	0x42470000
 8002c24:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c28:	4b8a      	ldr	r3, [pc, #552]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002c2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c2c:	f003 0302 	and.w	r3, r3, #2
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d1ea      	bne.n	8002c0a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0304 	and.w	r3, r3, #4
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	f000 8097 	beq.w	8002d70 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c42:	2300      	movs	r3, #0
 8002c44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c46:	4b83      	ldr	r3, [pc, #524]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d10f      	bne.n	8002c72 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c52:	2300      	movs	r3, #0
 8002c54:	60bb      	str	r3, [r7, #8]
 8002c56:	4b7f      	ldr	r3, [pc, #508]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5a:	4a7e      	ldr	r2, [pc, #504]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002c5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c60:	6413      	str	r3, [r2, #64]	; 0x40
 8002c62:	4b7c      	ldr	r3, [pc, #496]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c6a:	60bb      	str	r3, [r7, #8]
 8002c6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c72:	4b79      	ldr	r3, [pc, #484]	; (8002e58 <HAL_RCC_OscConfig+0x4b0>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d118      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c7e:	4b76      	ldr	r3, [pc, #472]	; (8002e58 <HAL_RCC_OscConfig+0x4b0>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a75      	ldr	r2, [pc, #468]	; (8002e58 <HAL_RCC_OscConfig+0x4b0>)
 8002c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c8a:	f7ff f87f 	bl	8001d8c <HAL_GetTick>
 8002c8e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c90:	e008      	b.n	8002ca4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c92:	f7ff f87b 	bl	8001d8c <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d901      	bls.n	8002ca4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e118      	b.n	8002ed6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ca4:	4b6c      	ldr	r3, [pc, #432]	; (8002e58 <HAL_RCC_OscConfig+0x4b0>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d0f0      	beq.n	8002c92 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d106      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x31e>
 8002cb8:	4b66      	ldr	r3, [pc, #408]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002cba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cbc:	4a65      	ldr	r2, [pc, #404]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002cbe:	f043 0301 	orr.w	r3, r3, #1
 8002cc2:	6713      	str	r3, [r2, #112]	; 0x70
 8002cc4:	e01c      	b.n	8002d00 <HAL_RCC_OscConfig+0x358>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	2b05      	cmp	r3, #5
 8002ccc:	d10c      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x340>
 8002cce:	4b61      	ldr	r3, [pc, #388]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002cd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cd2:	4a60      	ldr	r2, [pc, #384]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002cd4:	f043 0304 	orr.w	r3, r3, #4
 8002cd8:	6713      	str	r3, [r2, #112]	; 0x70
 8002cda:	4b5e      	ldr	r3, [pc, #376]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002cdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cde:	4a5d      	ldr	r2, [pc, #372]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002ce0:	f043 0301 	orr.w	r3, r3, #1
 8002ce4:	6713      	str	r3, [r2, #112]	; 0x70
 8002ce6:	e00b      	b.n	8002d00 <HAL_RCC_OscConfig+0x358>
 8002ce8:	4b5a      	ldr	r3, [pc, #360]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002cea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cec:	4a59      	ldr	r2, [pc, #356]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002cee:	f023 0301 	bic.w	r3, r3, #1
 8002cf2:	6713      	str	r3, [r2, #112]	; 0x70
 8002cf4:	4b57      	ldr	r3, [pc, #348]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002cf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cf8:	4a56      	ldr	r2, [pc, #344]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002cfa:	f023 0304 	bic.w	r3, r3, #4
 8002cfe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d015      	beq.n	8002d34 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d08:	f7ff f840 	bl	8001d8c <HAL_GetTick>
 8002d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d0e:	e00a      	b.n	8002d26 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d10:	f7ff f83c 	bl	8001d8c <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e0d7      	b.n	8002ed6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d26:	4b4b      	ldr	r3, [pc, #300]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d0ee      	beq.n	8002d10 <HAL_RCC_OscConfig+0x368>
 8002d32:	e014      	b.n	8002d5e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d34:	f7ff f82a 	bl	8001d8c <HAL_GetTick>
 8002d38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d3a:	e00a      	b.n	8002d52 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d3c:	f7ff f826 	bl	8001d8c <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d901      	bls.n	8002d52 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e0c1      	b.n	8002ed6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d52:	4b40      	ldr	r3, [pc, #256]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002d54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d1ee      	bne.n	8002d3c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d5e:	7dfb      	ldrb	r3, [r7, #23]
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d105      	bne.n	8002d70 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d64:	4b3b      	ldr	r3, [pc, #236]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d68:	4a3a      	ldr	r2, [pc, #232]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002d6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d6e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	699b      	ldr	r3, [r3, #24]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	f000 80ad 	beq.w	8002ed4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d7a:	4b36      	ldr	r3, [pc, #216]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	f003 030c 	and.w	r3, r3, #12
 8002d82:	2b08      	cmp	r3, #8
 8002d84:	d060      	beq.n	8002e48 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	699b      	ldr	r3, [r3, #24]
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d145      	bne.n	8002e1a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d8e:	4b33      	ldr	r3, [pc, #204]	; (8002e5c <HAL_RCC_OscConfig+0x4b4>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d94:	f7fe fffa 	bl	8001d8c <HAL_GetTick>
 8002d98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d9a:	e008      	b.n	8002dae <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d9c:	f7fe fff6 	bl	8001d8c <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d901      	bls.n	8002dae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e093      	b.n	8002ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dae:	4b29      	ldr	r3, [pc, #164]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d1f0      	bne.n	8002d9c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	69da      	ldr	r2, [r3, #28]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a1b      	ldr	r3, [r3, #32]
 8002dc2:	431a      	orrs	r2, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc8:	019b      	lsls	r3, r3, #6
 8002dca:	431a      	orrs	r2, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dd0:	085b      	lsrs	r3, r3, #1
 8002dd2:	3b01      	subs	r3, #1
 8002dd4:	041b      	lsls	r3, r3, #16
 8002dd6:	431a      	orrs	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ddc:	061b      	lsls	r3, r3, #24
 8002dde:	431a      	orrs	r2, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de4:	071b      	lsls	r3, r3, #28
 8002de6:	491b      	ldr	r1, [pc, #108]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dec:	4b1b      	ldr	r3, [pc, #108]	; (8002e5c <HAL_RCC_OscConfig+0x4b4>)
 8002dee:	2201      	movs	r2, #1
 8002df0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df2:	f7fe ffcb 	bl	8001d8c <HAL_GetTick>
 8002df6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002df8:	e008      	b.n	8002e0c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dfa:	f7fe ffc7 	bl	8001d8c <HAL_GetTick>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	2b02      	cmp	r3, #2
 8002e06:	d901      	bls.n	8002e0c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002e08:	2303      	movs	r3, #3
 8002e0a:	e064      	b.n	8002ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e0c:	4b11      	ldr	r3, [pc, #68]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d0f0      	beq.n	8002dfa <HAL_RCC_OscConfig+0x452>
 8002e18:	e05c      	b.n	8002ed4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e1a:	4b10      	ldr	r3, [pc, #64]	; (8002e5c <HAL_RCC_OscConfig+0x4b4>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e20:	f7fe ffb4 	bl	8001d8c <HAL_GetTick>
 8002e24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e26:	e008      	b.n	8002e3a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e28:	f7fe ffb0 	bl	8001d8c <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e04d      	b.n	8002ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e3a:	4b06      	ldr	r3, [pc, #24]	; (8002e54 <HAL_RCC_OscConfig+0x4ac>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d1f0      	bne.n	8002e28 <HAL_RCC_OscConfig+0x480>
 8002e46:	e045      	b.n	8002ed4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	699b      	ldr	r3, [r3, #24]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d107      	bne.n	8002e60 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e040      	b.n	8002ed6 <HAL_RCC_OscConfig+0x52e>
 8002e54:	40023800 	.word	0x40023800
 8002e58:	40007000 	.word	0x40007000
 8002e5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e60:	4b1f      	ldr	r3, [pc, #124]	; (8002ee0 <HAL_RCC_OscConfig+0x538>)
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d030      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d129      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d122      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e8a:	68fa      	ldr	r2, [r7, #12]
 8002e8c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002e90:	4013      	ands	r3, r2
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d119      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea6:	085b      	lsrs	r3, r3, #1
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d10f      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d107      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d001      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e000      	b.n	8002ed6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002ed4:	2300      	movs	r3, #0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3718      	adds	r7, #24
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	40023800 	.word	0x40023800

08002ee4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e07b      	b.n	8002fee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d108      	bne.n	8002f10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f06:	d009      	beq.n	8002f1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	61da      	str	r2, [r3, #28]
 8002f0e:	e005      	b.n	8002f1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d106      	bne.n	8002f3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f7fe fd66 	bl	8001a08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2202      	movs	r2, #2
 8002f40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f52:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002f64:	431a      	orrs	r2, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f6e:	431a      	orrs	r2, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	691b      	ldr	r3, [r3, #16]
 8002f74:	f003 0302 	and.w	r3, r3, #2
 8002f78:	431a      	orrs	r2, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	695b      	ldr	r3, [r3, #20]
 8002f7e:	f003 0301 	and.w	r3, r3, #1
 8002f82:	431a      	orrs	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	699b      	ldr	r3, [r3, #24]
 8002f88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f8c:	431a      	orrs	r2, r3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	69db      	ldr	r3, [r3, #28]
 8002f92:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002f96:	431a      	orrs	r2, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6a1b      	ldr	r3, [r3, #32]
 8002f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fa0:	ea42 0103 	orr.w	r1, r2, r3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	0c1b      	lsrs	r3, r3, #16
 8002fba:	f003 0104 	and.w	r1, r3, #4
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc2:	f003 0210 	and.w	r2, r3, #16
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	69da      	ldr	r2, [r3, #28]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fdc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002fec:	2300      	movs	r3, #0
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3708      	adds	r7, #8
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}

08002ff6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ff6:	b580      	push	{r7, lr}
 8002ff8:	b088      	sub	sp, #32
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	60f8      	str	r0, [r7, #12]
 8002ffe:	60b9      	str	r1, [r7, #8]
 8003000:	603b      	str	r3, [r7, #0]
 8003002:	4613      	mov	r3, r2
 8003004:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003006:	2300      	movs	r3, #0
 8003008:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003010:	2b01      	cmp	r3, #1
 8003012:	d101      	bne.n	8003018 <HAL_SPI_Transmit+0x22>
 8003014:	2302      	movs	r3, #2
 8003016:	e12d      	b.n	8003274 <HAL_SPI_Transmit+0x27e>
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003020:	f7fe feb4 	bl	8001d8c <HAL_GetTick>
 8003024:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003026:	88fb      	ldrh	r3, [r7, #6]
 8003028:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003030:	b2db      	uxtb	r3, r3
 8003032:	2b01      	cmp	r3, #1
 8003034:	d002      	beq.n	800303c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003036:	2302      	movs	r3, #2
 8003038:	77fb      	strb	r3, [r7, #31]
    goto error;
 800303a:	e116      	b.n	800326a <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d002      	beq.n	8003048 <HAL_SPI_Transmit+0x52>
 8003042:	88fb      	ldrh	r3, [r7, #6]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d102      	bne.n	800304e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800304c:	e10d      	b.n	800326a <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2203      	movs	r2, #3
 8003052:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2200      	movs	r2, #0
 800305a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	68ba      	ldr	r2, [r7, #8]
 8003060:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	88fa      	ldrh	r2, [r7, #6]
 8003066:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	88fa      	ldrh	r2, [r7, #6]
 800306c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2200      	movs	r2, #0
 8003072:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2200      	movs	r2, #0
 800307e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2200      	movs	r2, #0
 8003084:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2200      	movs	r2, #0
 800308a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003094:	d10f      	bne.n	80030b6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80030a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80030b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030c0:	2b40      	cmp	r3, #64	; 0x40
 80030c2:	d007      	beq.n	80030d4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030dc:	d14f      	bne.n	800317e <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d002      	beq.n	80030ec <HAL_SPI_Transmit+0xf6>
 80030e6:	8afb      	ldrh	r3, [r7, #22]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d142      	bne.n	8003172 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f0:	881a      	ldrh	r2, [r3, #0]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fc:	1c9a      	adds	r2, r3, #2
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003106:	b29b      	uxth	r3, r3
 8003108:	3b01      	subs	r3, #1
 800310a:	b29a      	uxth	r2, r3
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003110:	e02f      	b.n	8003172 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f003 0302 	and.w	r3, r3, #2
 800311c:	2b02      	cmp	r3, #2
 800311e:	d112      	bne.n	8003146 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003124:	881a      	ldrh	r2, [r3, #0]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003130:	1c9a      	adds	r2, r3, #2
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800313a:	b29b      	uxth	r3, r3
 800313c:	3b01      	subs	r3, #1
 800313e:	b29a      	uxth	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	86da      	strh	r2, [r3, #54]	; 0x36
 8003144:	e015      	b.n	8003172 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003146:	f7fe fe21 	bl	8001d8c <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	69bb      	ldr	r3, [r7, #24]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	683a      	ldr	r2, [r7, #0]
 8003152:	429a      	cmp	r2, r3
 8003154:	d803      	bhi.n	800315e <HAL_SPI_Transmit+0x168>
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800315c:	d102      	bne.n	8003164 <HAL_SPI_Transmit+0x16e>
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d106      	bne.n	8003172 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003164:	2303      	movs	r3, #3
 8003166:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003170:	e07b      	b.n	800326a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003176:	b29b      	uxth	r3, r3
 8003178:	2b00      	cmp	r3, #0
 800317a:	d1ca      	bne.n	8003112 <HAL_SPI_Transmit+0x11c>
 800317c:	e050      	b.n	8003220 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d002      	beq.n	800318c <HAL_SPI_Transmit+0x196>
 8003186:	8afb      	ldrh	r3, [r7, #22]
 8003188:	2b01      	cmp	r3, #1
 800318a:	d144      	bne.n	8003216 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	330c      	adds	r3, #12
 8003196:	7812      	ldrb	r2, [r2, #0]
 8003198:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319e:	1c5a      	adds	r2, r3, #1
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	3b01      	subs	r3, #1
 80031ac:	b29a      	uxth	r2, r3
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80031b2:	e030      	b.n	8003216 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	f003 0302 	and.w	r3, r3, #2
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d113      	bne.n	80031ea <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	330c      	adds	r3, #12
 80031cc:	7812      	ldrb	r2, [r2, #0]
 80031ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d4:	1c5a      	adds	r2, r3, #1
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031de:	b29b      	uxth	r3, r3
 80031e0:	3b01      	subs	r3, #1
 80031e2:	b29a      	uxth	r2, r3
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	86da      	strh	r2, [r3, #54]	; 0x36
 80031e8:	e015      	b.n	8003216 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80031ea:	f7fe fdcf 	bl	8001d8c <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	69bb      	ldr	r3, [r7, #24]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	683a      	ldr	r2, [r7, #0]
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d803      	bhi.n	8003202 <HAL_SPI_Transmit+0x20c>
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003200:	d102      	bne.n	8003208 <HAL_SPI_Transmit+0x212>
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d106      	bne.n	8003216 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003208:	2303      	movs	r3, #3
 800320a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003214:	e029      	b.n	800326a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800321a:	b29b      	uxth	r3, r3
 800321c:	2b00      	cmp	r3, #0
 800321e:	d1c9      	bne.n	80031b4 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	6839      	ldr	r1, [r7, #0]
 8003224:	68f8      	ldr	r0, [r7, #12]
 8003226:	f000 fbdf 	bl	80039e8 <SPI_EndRxTxTransaction>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d002      	beq.n	8003236 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2220      	movs	r2, #32
 8003234:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d10a      	bne.n	8003254 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800323e:	2300      	movs	r3, #0
 8003240:	613b      	str	r3, [r7, #16]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	613b      	str	r3, [r7, #16]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	613b      	str	r3, [r7, #16]
 8003252:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003258:	2b00      	cmp	r3, #0
 800325a:	d002      	beq.n	8003262 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	77fb      	strb	r3, [r7, #31]
 8003260:	e003      	b.n	800326a <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2201      	movs	r2, #1
 8003266:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003272:	7ffb      	ldrb	r3, [r7, #31]
}
 8003274:	4618      	mov	r0, r3
 8003276:	3720      	adds	r7, #32
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}

0800327c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b088      	sub	sp, #32
 8003280:	af02      	add	r7, sp, #8
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	603b      	str	r3, [r7, #0]
 8003288:	4613      	mov	r3, r2
 800328a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800328c:	2300      	movs	r3, #0
 800328e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003296:	b2db      	uxtb	r3, r3
 8003298:	2b01      	cmp	r3, #1
 800329a:	d002      	beq.n	80032a2 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800329c:	2302      	movs	r3, #2
 800329e:	75fb      	strb	r3, [r7, #23]
    goto error;
 80032a0:	e0fb      	b.n	800349a <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032aa:	d112      	bne.n	80032d2 <HAL_SPI_Receive+0x56>
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d10e      	bne.n	80032d2 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2204      	movs	r2, #4
 80032b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80032bc:	88fa      	ldrh	r2, [r7, #6]
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	9300      	str	r3, [sp, #0]
 80032c2:	4613      	mov	r3, r2
 80032c4:	68ba      	ldr	r2, [r7, #8]
 80032c6:	68b9      	ldr	r1, [r7, #8]
 80032c8:	68f8      	ldr	r0, [r7, #12]
 80032ca:	f000 f8ef 	bl	80034ac <HAL_SPI_TransmitReceive>
 80032ce:	4603      	mov	r3, r0
 80032d0:	e0e8      	b.n	80034a4 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d101      	bne.n	80032e0 <HAL_SPI_Receive+0x64>
 80032dc:	2302      	movs	r3, #2
 80032de:	e0e1      	b.n	80034a4 <HAL_SPI_Receive+0x228>
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2201      	movs	r2, #1
 80032e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80032e8:	f7fe fd50 	bl	8001d8c <HAL_GetTick>
 80032ec:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d002      	beq.n	80032fa <HAL_SPI_Receive+0x7e>
 80032f4:	88fb      	ldrh	r3, [r7, #6]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d102      	bne.n	8003300 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80032fe:	e0cc      	b.n	800349a <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2204      	movs	r2, #4
 8003304:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2200      	movs	r2, #0
 800330c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	68ba      	ldr	r2, [r7, #8]
 8003312:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	88fa      	ldrh	r2, [r7, #6]
 8003318:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	88fa      	ldrh	r2, [r7, #6]
 800331e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2200      	movs	r2, #0
 8003324:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2200      	movs	r2, #0
 800332a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2200      	movs	r2, #0
 8003336:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2200      	movs	r2, #0
 800333c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003346:	d10f      	bne.n	8003368 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003356:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003366:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003372:	2b40      	cmp	r3, #64	; 0x40
 8003374:	d007      	beq.n	8003386 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003384:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d16a      	bne.n	8003464 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800338e:	e032      	b.n	80033f6 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	f003 0301 	and.w	r3, r3, #1
 800339a:	2b01      	cmp	r3, #1
 800339c:	d115      	bne.n	80033ca <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f103 020c 	add.w	r2, r3, #12
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033aa:	7812      	ldrb	r2, [r2, #0]
 80033ac:	b2d2      	uxtb	r2, r2
 80033ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b4:	1c5a      	adds	r2, r3, #1
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033be:	b29b      	uxth	r3, r3
 80033c0:	3b01      	subs	r3, #1
 80033c2:	b29a      	uxth	r2, r3
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80033c8:	e015      	b.n	80033f6 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80033ca:	f7fe fcdf 	bl	8001d8c <HAL_GetTick>
 80033ce:	4602      	mov	r2, r0
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	1ad3      	subs	r3, r2, r3
 80033d4:	683a      	ldr	r2, [r7, #0]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d803      	bhi.n	80033e2 <HAL_SPI_Receive+0x166>
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033e0:	d102      	bne.n	80033e8 <HAL_SPI_Receive+0x16c>
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d106      	bne.n	80033f6 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 80033e8:	2303      	movs	r3, #3
 80033ea:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80033f4:	e051      	b.n	800349a <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d1c7      	bne.n	8003390 <HAL_SPI_Receive+0x114>
 8003400:	e035      	b.n	800346e <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f003 0301 	and.w	r3, r3, #1
 800340c:	2b01      	cmp	r3, #1
 800340e:	d113      	bne.n	8003438 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68da      	ldr	r2, [r3, #12]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800341a:	b292      	uxth	r2, r2
 800341c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003422:	1c9a      	adds	r2, r3, #2
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800342c:	b29b      	uxth	r3, r3
 800342e:	3b01      	subs	r3, #1
 8003430:	b29a      	uxth	r2, r3
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003436:	e015      	b.n	8003464 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003438:	f7fe fca8 	bl	8001d8c <HAL_GetTick>
 800343c:	4602      	mov	r2, r0
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	1ad3      	subs	r3, r2, r3
 8003442:	683a      	ldr	r2, [r7, #0]
 8003444:	429a      	cmp	r2, r3
 8003446:	d803      	bhi.n	8003450 <HAL_SPI_Receive+0x1d4>
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800344e:	d102      	bne.n	8003456 <HAL_SPI_Receive+0x1da>
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d106      	bne.n	8003464 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2201      	movs	r2, #1
 800345e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003462:	e01a      	b.n	800349a <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003468:	b29b      	uxth	r3, r3
 800346a:	2b00      	cmp	r3, #0
 800346c:	d1c9      	bne.n	8003402 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800346e:	693a      	ldr	r2, [r7, #16]
 8003470:	6839      	ldr	r1, [r7, #0]
 8003472:	68f8      	ldr	r0, [r7, #12]
 8003474:	f000 fa52 	bl	800391c <SPI_EndRxTransaction>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d002      	beq.n	8003484 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2220      	movs	r2, #32
 8003482:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003488:	2b00      	cmp	r3, #0
 800348a:	d002      	beq.n	8003492 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	75fb      	strb	r3, [r7, #23]
 8003490:	e003      	b.n	800349a <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2201      	movs	r2, #1
 8003496:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2200      	movs	r2, #0
 800349e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80034a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3718      	adds	r7, #24
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}

080034ac <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b08c      	sub	sp, #48	; 0x30
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]
 80034b8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80034ba:	2301      	movs	r3, #1
 80034bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80034be:	2300      	movs	r3, #0
 80034c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d101      	bne.n	80034d2 <HAL_SPI_TransmitReceive+0x26>
 80034ce:	2302      	movs	r3, #2
 80034d0:	e198      	b.n	8003804 <HAL_SPI_TransmitReceive+0x358>
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2201      	movs	r2, #1
 80034d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80034da:	f7fe fc57 	bl	8001d8c <HAL_GetTick>
 80034de:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80034e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80034f0:	887b      	ldrh	r3, [r7, #2]
 80034f2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80034f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d00f      	beq.n	800351c <HAL_SPI_TransmitReceive+0x70>
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003502:	d107      	bne.n	8003514 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d103      	bne.n	8003514 <HAL_SPI_TransmitReceive+0x68>
 800350c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003510:	2b04      	cmp	r3, #4
 8003512:	d003      	beq.n	800351c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003514:	2302      	movs	r3, #2
 8003516:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800351a:	e16d      	b.n	80037f8 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d005      	beq.n	800352e <HAL_SPI_TransmitReceive+0x82>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d002      	beq.n	800352e <HAL_SPI_TransmitReceive+0x82>
 8003528:	887b      	ldrh	r3, [r7, #2]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d103      	bne.n	8003536 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003534:	e160      	b.n	80037f8 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800353c:	b2db      	uxtb	r3, r3
 800353e:	2b04      	cmp	r3, #4
 8003540:	d003      	beq.n	800354a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2205      	movs	r2, #5
 8003546:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2200      	movs	r2, #0
 800354e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	887a      	ldrh	r2, [r7, #2]
 800355a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	887a      	ldrh	r2, [r7, #2]
 8003560:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	68ba      	ldr	r2, [r7, #8]
 8003566:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	887a      	ldrh	r2, [r7, #2]
 800356c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	887a      	ldrh	r2, [r7, #2]
 8003572:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2200      	movs	r2, #0
 8003578:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2200      	movs	r2, #0
 800357e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800358a:	2b40      	cmp	r3, #64	; 0x40
 800358c:	d007      	beq.n	800359e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800359c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80035a6:	d17c      	bne.n	80036a2 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d002      	beq.n	80035b6 <HAL_SPI_TransmitReceive+0x10a>
 80035b0:	8b7b      	ldrh	r3, [r7, #26]
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d16a      	bne.n	800368c <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ba:	881a      	ldrh	r2, [r3, #0]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c6:	1c9a      	adds	r2, r3, #2
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	3b01      	subs	r3, #1
 80035d4:	b29a      	uxth	r2, r3
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035da:	e057      	b.n	800368c <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f003 0302 	and.w	r3, r3, #2
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d11b      	bne.n	8003622 <HAL_SPI_TransmitReceive+0x176>
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d016      	beq.n	8003622 <HAL_SPI_TransmitReceive+0x176>
 80035f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d113      	bne.n	8003622 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fe:	881a      	ldrh	r2, [r3, #0]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360a:	1c9a      	adds	r2, r3, #2
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003614:	b29b      	uxth	r3, r3
 8003616:	3b01      	subs	r3, #1
 8003618:	b29a      	uxth	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800361e:	2300      	movs	r3, #0
 8003620:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	2b01      	cmp	r3, #1
 800362e:	d119      	bne.n	8003664 <HAL_SPI_TransmitReceive+0x1b8>
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003634:	b29b      	uxth	r3, r3
 8003636:	2b00      	cmp	r3, #0
 8003638:	d014      	beq.n	8003664 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	68da      	ldr	r2, [r3, #12]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003644:	b292      	uxth	r2, r2
 8003646:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800364c:	1c9a      	adds	r2, r3, #2
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003656:	b29b      	uxth	r3, r3
 8003658:	3b01      	subs	r3, #1
 800365a:	b29a      	uxth	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003660:	2301      	movs	r3, #1
 8003662:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003664:	f7fe fb92 	bl	8001d8c <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003670:	429a      	cmp	r2, r3
 8003672:	d80b      	bhi.n	800368c <HAL_SPI_TransmitReceive+0x1e0>
 8003674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800367a:	d007      	beq.n	800368c <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800367c:	2303      	movs	r3, #3
 800367e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2201      	movs	r2, #1
 8003686:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800368a:	e0b5      	b.n	80037f8 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003690:	b29b      	uxth	r3, r3
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1a2      	bne.n	80035dc <HAL_SPI_TransmitReceive+0x130>
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800369a:	b29b      	uxth	r3, r3
 800369c:	2b00      	cmp	r3, #0
 800369e:	d19d      	bne.n	80035dc <HAL_SPI_TransmitReceive+0x130>
 80036a0:	e080      	b.n	80037a4 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d002      	beq.n	80036b0 <HAL_SPI_TransmitReceive+0x204>
 80036aa:	8b7b      	ldrh	r3, [r7, #26]
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d16f      	bne.n	8003790 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	330c      	adds	r3, #12
 80036ba:	7812      	ldrb	r2, [r2, #0]
 80036bc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c2:	1c5a      	adds	r2, r3, #1
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	3b01      	subs	r3, #1
 80036d0:	b29a      	uxth	r2, r3
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036d6:	e05b      	b.n	8003790 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f003 0302 	and.w	r3, r3, #2
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d11c      	bne.n	8003720 <HAL_SPI_TransmitReceive+0x274>
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d017      	beq.n	8003720 <HAL_SPI_TransmitReceive+0x274>
 80036f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d114      	bne.n	8003720 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	330c      	adds	r3, #12
 8003700:	7812      	ldrb	r2, [r2, #0]
 8003702:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003708:	1c5a      	adds	r2, r3, #1
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003712:	b29b      	uxth	r3, r3
 8003714:	3b01      	subs	r3, #1
 8003716:	b29a      	uxth	r2, r3
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800371c:	2300      	movs	r3, #0
 800371e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f003 0301 	and.w	r3, r3, #1
 800372a:	2b01      	cmp	r3, #1
 800372c:	d119      	bne.n	8003762 <HAL_SPI_TransmitReceive+0x2b6>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003732:	b29b      	uxth	r3, r3
 8003734:	2b00      	cmp	r3, #0
 8003736:	d014      	beq.n	8003762 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	68da      	ldr	r2, [r3, #12]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003742:	b2d2      	uxtb	r2, r2
 8003744:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800374a:	1c5a      	adds	r2, r3, #1
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003754:	b29b      	uxth	r3, r3
 8003756:	3b01      	subs	r3, #1
 8003758:	b29a      	uxth	r2, r3
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800375e:	2301      	movs	r3, #1
 8003760:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003762:	f7fe fb13 	bl	8001d8c <HAL_GetTick>
 8003766:	4602      	mov	r2, r0
 8003768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800376e:	429a      	cmp	r2, r3
 8003770:	d803      	bhi.n	800377a <HAL_SPI_TransmitReceive+0x2ce>
 8003772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003778:	d102      	bne.n	8003780 <HAL_SPI_TransmitReceive+0x2d4>
 800377a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800377c:	2b00      	cmp	r3, #0
 800377e:	d107      	bne.n	8003790 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2201      	movs	r2, #1
 800378a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800378e:	e033      	b.n	80037f8 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003794:	b29b      	uxth	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d19e      	bne.n	80036d8 <HAL_SPI_TransmitReceive+0x22c>
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800379e:	b29b      	uxth	r3, r3
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d199      	bne.n	80036d8 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80037a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037a6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80037a8:	68f8      	ldr	r0, [r7, #12]
 80037aa:	f000 f91d 	bl	80039e8 <SPI_EndRxTxTransaction>
 80037ae:	4603      	mov	r3, r0
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d006      	beq.n	80037c2 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2220      	movs	r2, #32
 80037be:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80037c0:	e01a      	b.n	80037f8 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d10a      	bne.n	80037e0 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80037ca:	2300      	movs	r3, #0
 80037cc:	617b      	str	r3, [r7, #20]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	617b      	str	r3, [r7, #20]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	617b      	str	r3, [r7, #20]
 80037de:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d003      	beq.n	80037f0 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80037ee:	e003      	b.n	80037f8 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003800:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003804:	4618      	mov	r0, r3
 8003806:	3730      	adds	r7, #48	; 0x30
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}

0800380c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b088      	sub	sp, #32
 8003810:	af00      	add	r7, sp, #0
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	60b9      	str	r1, [r7, #8]
 8003816:	603b      	str	r3, [r7, #0]
 8003818:	4613      	mov	r3, r2
 800381a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800381c:	f7fe fab6 	bl	8001d8c <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003824:	1a9b      	subs	r3, r3, r2
 8003826:	683a      	ldr	r2, [r7, #0]
 8003828:	4413      	add	r3, r2
 800382a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800382c:	f7fe faae 	bl	8001d8c <HAL_GetTick>
 8003830:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003832:	4b39      	ldr	r3, [pc, #228]	; (8003918 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	015b      	lsls	r3, r3, #5
 8003838:	0d1b      	lsrs	r3, r3, #20
 800383a:	69fa      	ldr	r2, [r7, #28]
 800383c:	fb02 f303 	mul.w	r3, r2, r3
 8003840:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003842:	e054      	b.n	80038ee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800384a:	d050      	beq.n	80038ee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800384c:	f7fe fa9e 	bl	8001d8c <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	69bb      	ldr	r3, [r7, #24]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	69fa      	ldr	r2, [r7, #28]
 8003858:	429a      	cmp	r2, r3
 800385a:	d902      	bls.n	8003862 <SPI_WaitFlagStateUntilTimeout+0x56>
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d13d      	bne.n	80038de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	685a      	ldr	r2, [r3, #4]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003870:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800387a:	d111      	bne.n	80038a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003884:	d004      	beq.n	8003890 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800388e:	d107      	bne.n	80038a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800389e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038a8:	d10f      	bne.n	80038ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80038b8:	601a      	str	r2, [r3, #0]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80038c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2201      	movs	r2, #1
 80038ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2200      	movs	r2, #0
 80038d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e017      	b.n	800390e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d101      	bne.n	80038e8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80038e4:	2300      	movs	r3, #0
 80038e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	3b01      	subs	r3, #1
 80038ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	689a      	ldr	r2, [r3, #8]
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	4013      	ands	r3, r2
 80038f8:	68ba      	ldr	r2, [r7, #8]
 80038fa:	429a      	cmp	r2, r3
 80038fc:	bf0c      	ite	eq
 80038fe:	2301      	moveq	r3, #1
 8003900:	2300      	movne	r3, #0
 8003902:	b2db      	uxtb	r3, r3
 8003904:	461a      	mov	r2, r3
 8003906:	79fb      	ldrb	r3, [r7, #7]
 8003908:	429a      	cmp	r2, r3
 800390a:	d19b      	bne.n	8003844 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800390c:	2300      	movs	r3, #0
}
 800390e:	4618      	mov	r0, r3
 8003910:	3720      	adds	r7, #32
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	20000080 	.word	0x20000080

0800391c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b086      	sub	sp, #24
 8003920:	af02      	add	r7, sp, #8
 8003922:	60f8      	str	r0, [r7, #12]
 8003924:	60b9      	str	r1, [r7, #8]
 8003926:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003930:	d111      	bne.n	8003956 <SPI_EndRxTransaction+0x3a>
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800393a:	d004      	beq.n	8003946 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003944:	d107      	bne.n	8003956 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003954:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800395e:	d12a      	bne.n	80039b6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003968:	d012      	beq.n	8003990 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	9300      	str	r3, [sp, #0]
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	2200      	movs	r2, #0
 8003972:	2180      	movs	r1, #128	; 0x80
 8003974:	68f8      	ldr	r0, [r7, #12]
 8003976:	f7ff ff49 	bl	800380c <SPI_WaitFlagStateUntilTimeout>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d02d      	beq.n	80039dc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003984:	f043 0220 	orr.w	r2, r3, #32
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800398c:	2303      	movs	r3, #3
 800398e:	e026      	b.n	80039de <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	9300      	str	r3, [sp, #0]
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	2200      	movs	r2, #0
 8003998:	2101      	movs	r1, #1
 800399a:	68f8      	ldr	r0, [r7, #12]
 800399c:	f7ff ff36 	bl	800380c <SPI_WaitFlagStateUntilTimeout>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d01a      	beq.n	80039dc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039aa:	f043 0220 	orr.w	r2, r3, #32
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80039b2:	2303      	movs	r3, #3
 80039b4:	e013      	b.n	80039de <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	9300      	str	r3, [sp, #0]
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	2200      	movs	r2, #0
 80039be:	2101      	movs	r1, #1
 80039c0:	68f8      	ldr	r0, [r7, #12]
 80039c2:	f7ff ff23 	bl	800380c <SPI_WaitFlagStateUntilTimeout>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d007      	beq.n	80039dc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039d0:	f043 0220 	orr.w	r2, r3, #32
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e000      	b.n	80039de <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80039dc:	2300      	movs	r3, #0
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3710      	adds	r7, #16
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
	...

080039e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b088      	sub	sp, #32
 80039ec:	af02      	add	r7, sp, #8
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	60b9      	str	r1, [r7, #8]
 80039f2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	9300      	str	r3, [sp, #0]
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	2201      	movs	r2, #1
 80039fc:	2102      	movs	r1, #2
 80039fe:	68f8      	ldr	r0, [r7, #12]
 8003a00:	f7ff ff04 	bl	800380c <SPI_WaitFlagStateUntilTimeout>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d007      	beq.n	8003a1a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a0e:	f043 0220 	orr.w	r2, r3, #32
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	e032      	b.n	8003a80 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003a1a:	4b1b      	ldr	r3, [pc, #108]	; (8003a88 <SPI_EndRxTxTransaction+0xa0>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a1b      	ldr	r2, [pc, #108]	; (8003a8c <SPI_EndRxTxTransaction+0xa4>)
 8003a20:	fba2 2303 	umull	r2, r3, r2, r3
 8003a24:	0d5b      	lsrs	r3, r3, #21
 8003a26:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003a2a:	fb02 f303 	mul.w	r3, r2, r3
 8003a2e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a38:	d112      	bne.n	8003a60 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	9300      	str	r3, [sp, #0]
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	2200      	movs	r2, #0
 8003a42:	2180      	movs	r1, #128	; 0x80
 8003a44:	68f8      	ldr	r0, [r7, #12]
 8003a46:	f7ff fee1 	bl	800380c <SPI_WaitFlagStateUntilTimeout>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d016      	beq.n	8003a7e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a54:	f043 0220 	orr.w	r2, r3, #32
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e00f      	b.n	8003a80 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d00a      	beq.n	8003a7c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	3b01      	subs	r3, #1
 8003a6a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a76:	2b80      	cmp	r3, #128	; 0x80
 8003a78:	d0f2      	beq.n	8003a60 <SPI_EndRxTxTransaction+0x78>
 8003a7a:	e000      	b.n	8003a7e <SPI_EndRxTxTransaction+0x96>
        break;
 8003a7c:	bf00      	nop
  }

  return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3718      	adds	r7, #24
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	20000080 	.word	0x20000080
 8003a8c:	165e9f81 	.word	0x165e9f81

08003a90 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e042      	b.n	8003b28 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d106      	bne.n	8003abc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f7fe f81e 	bl	8001af8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2224      	movs	r2, #36	; 0x24
 8003ac0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	68da      	ldr	r2, [r3, #12]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ad2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 f82b 	bl	8003b30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	691a      	ldr	r2, [r3, #16]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ae8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	695a      	ldr	r2, [r3, #20]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003af8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68da      	ldr	r2, [r3, #12]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b08:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2220      	movs	r2, #32
 8003b14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2220      	movs	r2, #32
 8003b1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003b26:	2300      	movs	r3, #0
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3708      	adds	r7, #8
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b34:	b0c0      	sub	sp, #256	; 0x100
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	691b      	ldr	r3, [r3, #16]
 8003b44:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b4c:	68d9      	ldr	r1, [r3, #12]
 8003b4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	ea40 0301 	orr.w	r3, r0, r1
 8003b58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003b5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b5e:	689a      	ldr	r2, [r3, #8]
 8003b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	431a      	orrs	r2, r3
 8003b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b74:	69db      	ldr	r3, [r3, #28]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003b88:	f021 010c 	bic.w	r1, r1, #12
 8003b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003b96:	430b      	orrs	r3, r1
 8003b98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	695b      	ldr	r3, [r3, #20]
 8003ba2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003baa:	6999      	ldr	r1, [r3, #24]
 8003bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	ea40 0301 	orr.w	r3, r0, r1
 8003bb6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	4b8f      	ldr	r3, [pc, #572]	; (8003dfc <UART_SetConfig+0x2cc>)
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d005      	beq.n	8003bd0 <UART_SetConfig+0xa0>
 8003bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	4b8d      	ldr	r3, [pc, #564]	; (8003e00 <UART_SetConfig+0x2d0>)
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d104      	bne.n	8003bda <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003bd0:	f7fe fca6 	bl	8002520 <HAL_RCC_GetPCLK2Freq>
 8003bd4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003bd8:	e003      	b.n	8003be2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003bda:	f7fe fc8d 	bl	80024f8 <HAL_RCC_GetPCLK1Freq>
 8003bde:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003be2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003be6:	69db      	ldr	r3, [r3, #28]
 8003be8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bec:	f040 810c 	bne.w	8003e08 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003bf0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003bfa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003bfe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003c02:	4622      	mov	r2, r4
 8003c04:	462b      	mov	r3, r5
 8003c06:	1891      	adds	r1, r2, r2
 8003c08:	65b9      	str	r1, [r7, #88]	; 0x58
 8003c0a:	415b      	adcs	r3, r3
 8003c0c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003c0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003c12:	4621      	mov	r1, r4
 8003c14:	eb12 0801 	adds.w	r8, r2, r1
 8003c18:	4629      	mov	r1, r5
 8003c1a:	eb43 0901 	adc.w	r9, r3, r1
 8003c1e:	f04f 0200 	mov.w	r2, #0
 8003c22:	f04f 0300 	mov.w	r3, #0
 8003c26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c32:	4690      	mov	r8, r2
 8003c34:	4699      	mov	r9, r3
 8003c36:	4623      	mov	r3, r4
 8003c38:	eb18 0303 	adds.w	r3, r8, r3
 8003c3c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003c40:	462b      	mov	r3, r5
 8003c42:	eb49 0303 	adc.w	r3, r9, r3
 8003c46:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003c4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003c56:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003c5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003c5e:	460b      	mov	r3, r1
 8003c60:	18db      	adds	r3, r3, r3
 8003c62:	653b      	str	r3, [r7, #80]	; 0x50
 8003c64:	4613      	mov	r3, r2
 8003c66:	eb42 0303 	adc.w	r3, r2, r3
 8003c6a:	657b      	str	r3, [r7, #84]	; 0x54
 8003c6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003c70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003c74:	f7fc ff42 	bl	8000afc <__aeabi_uldivmod>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	460b      	mov	r3, r1
 8003c7c:	4b61      	ldr	r3, [pc, #388]	; (8003e04 <UART_SetConfig+0x2d4>)
 8003c7e:	fba3 2302 	umull	r2, r3, r3, r2
 8003c82:	095b      	lsrs	r3, r3, #5
 8003c84:	011c      	lsls	r4, r3, #4
 8003c86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003c90:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003c94:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003c98:	4642      	mov	r2, r8
 8003c9a:	464b      	mov	r3, r9
 8003c9c:	1891      	adds	r1, r2, r2
 8003c9e:	64b9      	str	r1, [r7, #72]	; 0x48
 8003ca0:	415b      	adcs	r3, r3
 8003ca2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ca4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003ca8:	4641      	mov	r1, r8
 8003caa:	eb12 0a01 	adds.w	sl, r2, r1
 8003cae:	4649      	mov	r1, r9
 8003cb0:	eb43 0b01 	adc.w	fp, r3, r1
 8003cb4:	f04f 0200 	mov.w	r2, #0
 8003cb8:	f04f 0300 	mov.w	r3, #0
 8003cbc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003cc0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003cc4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003cc8:	4692      	mov	sl, r2
 8003cca:	469b      	mov	fp, r3
 8003ccc:	4643      	mov	r3, r8
 8003cce:	eb1a 0303 	adds.w	r3, sl, r3
 8003cd2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003cd6:	464b      	mov	r3, r9
 8003cd8:	eb4b 0303 	adc.w	r3, fp, r3
 8003cdc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003cec:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003cf0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003cf4:	460b      	mov	r3, r1
 8003cf6:	18db      	adds	r3, r3, r3
 8003cf8:	643b      	str	r3, [r7, #64]	; 0x40
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	eb42 0303 	adc.w	r3, r2, r3
 8003d00:	647b      	str	r3, [r7, #68]	; 0x44
 8003d02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003d06:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003d0a:	f7fc fef7 	bl	8000afc <__aeabi_uldivmod>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	460b      	mov	r3, r1
 8003d12:	4611      	mov	r1, r2
 8003d14:	4b3b      	ldr	r3, [pc, #236]	; (8003e04 <UART_SetConfig+0x2d4>)
 8003d16:	fba3 2301 	umull	r2, r3, r3, r1
 8003d1a:	095b      	lsrs	r3, r3, #5
 8003d1c:	2264      	movs	r2, #100	; 0x64
 8003d1e:	fb02 f303 	mul.w	r3, r2, r3
 8003d22:	1acb      	subs	r3, r1, r3
 8003d24:	00db      	lsls	r3, r3, #3
 8003d26:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003d2a:	4b36      	ldr	r3, [pc, #216]	; (8003e04 <UART_SetConfig+0x2d4>)
 8003d2c:	fba3 2302 	umull	r2, r3, r3, r2
 8003d30:	095b      	lsrs	r3, r3, #5
 8003d32:	005b      	lsls	r3, r3, #1
 8003d34:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003d38:	441c      	add	r4, r3
 8003d3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d3e:	2200      	movs	r2, #0
 8003d40:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003d44:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003d48:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003d4c:	4642      	mov	r2, r8
 8003d4e:	464b      	mov	r3, r9
 8003d50:	1891      	adds	r1, r2, r2
 8003d52:	63b9      	str	r1, [r7, #56]	; 0x38
 8003d54:	415b      	adcs	r3, r3
 8003d56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003d5c:	4641      	mov	r1, r8
 8003d5e:	1851      	adds	r1, r2, r1
 8003d60:	6339      	str	r1, [r7, #48]	; 0x30
 8003d62:	4649      	mov	r1, r9
 8003d64:	414b      	adcs	r3, r1
 8003d66:	637b      	str	r3, [r7, #52]	; 0x34
 8003d68:	f04f 0200 	mov.w	r2, #0
 8003d6c:	f04f 0300 	mov.w	r3, #0
 8003d70:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003d74:	4659      	mov	r1, fp
 8003d76:	00cb      	lsls	r3, r1, #3
 8003d78:	4651      	mov	r1, sl
 8003d7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d7e:	4651      	mov	r1, sl
 8003d80:	00ca      	lsls	r2, r1, #3
 8003d82:	4610      	mov	r0, r2
 8003d84:	4619      	mov	r1, r3
 8003d86:	4603      	mov	r3, r0
 8003d88:	4642      	mov	r2, r8
 8003d8a:	189b      	adds	r3, r3, r2
 8003d8c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003d90:	464b      	mov	r3, r9
 8003d92:	460a      	mov	r2, r1
 8003d94:	eb42 0303 	adc.w	r3, r2, r3
 8003d98:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003da8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003dac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003db0:	460b      	mov	r3, r1
 8003db2:	18db      	adds	r3, r3, r3
 8003db4:	62bb      	str	r3, [r7, #40]	; 0x28
 8003db6:	4613      	mov	r3, r2
 8003db8:	eb42 0303 	adc.w	r3, r2, r3
 8003dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003dbe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003dc2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003dc6:	f7fc fe99 	bl	8000afc <__aeabi_uldivmod>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	460b      	mov	r3, r1
 8003dce:	4b0d      	ldr	r3, [pc, #52]	; (8003e04 <UART_SetConfig+0x2d4>)
 8003dd0:	fba3 1302 	umull	r1, r3, r3, r2
 8003dd4:	095b      	lsrs	r3, r3, #5
 8003dd6:	2164      	movs	r1, #100	; 0x64
 8003dd8:	fb01 f303 	mul.w	r3, r1, r3
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	00db      	lsls	r3, r3, #3
 8003de0:	3332      	adds	r3, #50	; 0x32
 8003de2:	4a08      	ldr	r2, [pc, #32]	; (8003e04 <UART_SetConfig+0x2d4>)
 8003de4:	fba2 2303 	umull	r2, r3, r2, r3
 8003de8:	095b      	lsrs	r3, r3, #5
 8003dea:	f003 0207 	and.w	r2, r3, #7
 8003dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4422      	add	r2, r4
 8003df6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003df8:	e106      	b.n	8004008 <UART_SetConfig+0x4d8>
 8003dfa:	bf00      	nop
 8003dfc:	40011000 	.word	0x40011000
 8003e00:	40011400 	.word	0x40011400
 8003e04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003e12:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003e16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003e1a:	4642      	mov	r2, r8
 8003e1c:	464b      	mov	r3, r9
 8003e1e:	1891      	adds	r1, r2, r2
 8003e20:	6239      	str	r1, [r7, #32]
 8003e22:	415b      	adcs	r3, r3
 8003e24:	627b      	str	r3, [r7, #36]	; 0x24
 8003e26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003e2a:	4641      	mov	r1, r8
 8003e2c:	1854      	adds	r4, r2, r1
 8003e2e:	4649      	mov	r1, r9
 8003e30:	eb43 0501 	adc.w	r5, r3, r1
 8003e34:	f04f 0200 	mov.w	r2, #0
 8003e38:	f04f 0300 	mov.w	r3, #0
 8003e3c:	00eb      	lsls	r3, r5, #3
 8003e3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e42:	00e2      	lsls	r2, r4, #3
 8003e44:	4614      	mov	r4, r2
 8003e46:	461d      	mov	r5, r3
 8003e48:	4643      	mov	r3, r8
 8003e4a:	18e3      	adds	r3, r4, r3
 8003e4c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003e50:	464b      	mov	r3, r9
 8003e52:	eb45 0303 	adc.w	r3, r5, r3
 8003e56:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	2200      	movs	r2, #0
 8003e62:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003e66:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003e6a:	f04f 0200 	mov.w	r2, #0
 8003e6e:	f04f 0300 	mov.w	r3, #0
 8003e72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003e76:	4629      	mov	r1, r5
 8003e78:	008b      	lsls	r3, r1, #2
 8003e7a:	4621      	mov	r1, r4
 8003e7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e80:	4621      	mov	r1, r4
 8003e82:	008a      	lsls	r2, r1, #2
 8003e84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003e88:	f7fc fe38 	bl	8000afc <__aeabi_uldivmod>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	460b      	mov	r3, r1
 8003e90:	4b60      	ldr	r3, [pc, #384]	; (8004014 <UART_SetConfig+0x4e4>)
 8003e92:	fba3 2302 	umull	r2, r3, r3, r2
 8003e96:	095b      	lsrs	r3, r3, #5
 8003e98:	011c      	lsls	r4, r3, #4
 8003e9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003ea4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003ea8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003eac:	4642      	mov	r2, r8
 8003eae:	464b      	mov	r3, r9
 8003eb0:	1891      	adds	r1, r2, r2
 8003eb2:	61b9      	str	r1, [r7, #24]
 8003eb4:	415b      	adcs	r3, r3
 8003eb6:	61fb      	str	r3, [r7, #28]
 8003eb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ebc:	4641      	mov	r1, r8
 8003ebe:	1851      	adds	r1, r2, r1
 8003ec0:	6139      	str	r1, [r7, #16]
 8003ec2:	4649      	mov	r1, r9
 8003ec4:	414b      	adcs	r3, r1
 8003ec6:	617b      	str	r3, [r7, #20]
 8003ec8:	f04f 0200 	mov.w	r2, #0
 8003ecc:	f04f 0300 	mov.w	r3, #0
 8003ed0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ed4:	4659      	mov	r1, fp
 8003ed6:	00cb      	lsls	r3, r1, #3
 8003ed8:	4651      	mov	r1, sl
 8003eda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ede:	4651      	mov	r1, sl
 8003ee0:	00ca      	lsls	r2, r1, #3
 8003ee2:	4610      	mov	r0, r2
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	4642      	mov	r2, r8
 8003eea:	189b      	adds	r3, r3, r2
 8003eec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003ef0:	464b      	mov	r3, r9
 8003ef2:	460a      	mov	r2, r1
 8003ef4:	eb42 0303 	adc.w	r3, r2, r3
 8003ef8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	67bb      	str	r3, [r7, #120]	; 0x78
 8003f06:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003f08:	f04f 0200 	mov.w	r2, #0
 8003f0c:	f04f 0300 	mov.w	r3, #0
 8003f10:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003f14:	4649      	mov	r1, r9
 8003f16:	008b      	lsls	r3, r1, #2
 8003f18:	4641      	mov	r1, r8
 8003f1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f1e:	4641      	mov	r1, r8
 8003f20:	008a      	lsls	r2, r1, #2
 8003f22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003f26:	f7fc fde9 	bl	8000afc <__aeabi_uldivmod>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	460b      	mov	r3, r1
 8003f2e:	4611      	mov	r1, r2
 8003f30:	4b38      	ldr	r3, [pc, #224]	; (8004014 <UART_SetConfig+0x4e4>)
 8003f32:	fba3 2301 	umull	r2, r3, r3, r1
 8003f36:	095b      	lsrs	r3, r3, #5
 8003f38:	2264      	movs	r2, #100	; 0x64
 8003f3a:	fb02 f303 	mul.w	r3, r2, r3
 8003f3e:	1acb      	subs	r3, r1, r3
 8003f40:	011b      	lsls	r3, r3, #4
 8003f42:	3332      	adds	r3, #50	; 0x32
 8003f44:	4a33      	ldr	r2, [pc, #204]	; (8004014 <UART_SetConfig+0x4e4>)
 8003f46:	fba2 2303 	umull	r2, r3, r2, r3
 8003f4a:	095b      	lsrs	r3, r3, #5
 8003f4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f50:	441c      	add	r4, r3
 8003f52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f56:	2200      	movs	r2, #0
 8003f58:	673b      	str	r3, [r7, #112]	; 0x70
 8003f5a:	677a      	str	r2, [r7, #116]	; 0x74
 8003f5c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003f60:	4642      	mov	r2, r8
 8003f62:	464b      	mov	r3, r9
 8003f64:	1891      	adds	r1, r2, r2
 8003f66:	60b9      	str	r1, [r7, #8]
 8003f68:	415b      	adcs	r3, r3
 8003f6a:	60fb      	str	r3, [r7, #12]
 8003f6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f70:	4641      	mov	r1, r8
 8003f72:	1851      	adds	r1, r2, r1
 8003f74:	6039      	str	r1, [r7, #0]
 8003f76:	4649      	mov	r1, r9
 8003f78:	414b      	adcs	r3, r1
 8003f7a:	607b      	str	r3, [r7, #4]
 8003f7c:	f04f 0200 	mov.w	r2, #0
 8003f80:	f04f 0300 	mov.w	r3, #0
 8003f84:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003f88:	4659      	mov	r1, fp
 8003f8a:	00cb      	lsls	r3, r1, #3
 8003f8c:	4651      	mov	r1, sl
 8003f8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f92:	4651      	mov	r1, sl
 8003f94:	00ca      	lsls	r2, r1, #3
 8003f96:	4610      	mov	r0, r2
 8003f98:	4619      	mov	r1, r3
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	4642      	mov	r2, r8
 8003f9e:	189b      	adds	r3, r3, r2
 8003fa0:	66bb      	str	r3, [r7, #104]	; 0x68
 8003fa2:	464b      	mov	r3, r9
 8003fa4:	460a      	mov	r2, r1
 8003fa6:	eb42 0303 	adc.w	r3, r2, r3
 8003faa:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	663b      	str	r3, [r7, #96]	; 0x60
 8003fb6:	667a      	str	r2, [r7, #100]	; 0x64
 8003fb8:	f04f 0200 	mov.w	r2, #0
 8003fbc:	f04f 0300 	mov.w	r3, #0
 8003fc0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003fc4:	4649      	mov	r1, r9
 8003fc6:	008b      	lsls	r3, r1, #2
 8003fc8:	4641      	mov	r1, r8
 8003fca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003fce:	4641      	mov	r1, r8
 8003fd0:	008a      	lsls	r2, r1, #2
 8003fd2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003fd6:	f7fc fd91 	bl	8000afc <__aeabi_uldivmod>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	460b      	mov	r3, r1
 8003fde:	4b0d      	ldr	r3, [pc, #52]	; (8004014 <UART_SetConfig+0x4e4>)
 8003fe0:	fba3 1302 	umull	r1, r3, r3, r2
 8003fe4:	095b      	lsrs	r3, r3, #5
 8003fe6:	2164      	movs	r1, #100	; 0x64
 8003fe8:	fb01 f303 	mul.w	r3, r1, r3
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	011b      	lsls	r3, r3, #4
 8003ff0:	3332      	adds	r3, #50	; 0x32
 8003ff2:	4a08      	ldr	r2, [pc, #32]	; (8004014 <UART_SetConfig+0x4e4>)
 8003ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ff8:	095b      	lsrs	r3, r3, #5
 8003ffa:	f003 020f 	and.w	r2, r3, #15
 8003ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4422      	add	r2, r4
 8004006:	609a      	str	r2, [r3, #8]
}
 8004008:	bf00      	nop
 800400a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800400e:	46bd      	mov	sp, r7
 8004010:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004014:	51eb851f 	.word	0x51eb851f

08004018 <inicio>:
 */
#include "Fuzzy.h"

/////////////////////////////////

void inicio(float B[],int tama){
 8004018:	b480      	push	{r7}
 800401a:	b085      	sub	sp, #20
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	6039      	str	r1, [r7, #0]
  for(int i=0; i<tama; i++){
 8004022:	2300      	movs	r3, #0
 8004024:	60fb      	str	r3, [r7, #12]
 8004026:	e009      	b.n	800403c <inicio+0x24>
      B[i] = 0;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	4413      	add	r3, r2
 8004030:	f04f 0200 	mov.w	r2, #0
 8004034:	601a      	str	r2, [r3, #0]
  for(int i=0; i<tama; i++){
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	3301      	adds	r3, #1
 800403a:	60fb      	str	r3, [r7, #12]
 800403c:	68fa      	ldr	r2, [r7, #12]
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	429a      	cmp	r2, r3
 8004042:	dbf1      	blt.n	8004028 <inicio+0x10>
  }
}
 8004044:	bf00      	nop
 8004046:	bf00      	nop
 8004048:	3714      	adds	r7, #20
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr

08004052 <calc_size>:
  for(int i=0; i<tama; i++){
      B[i] = 0;
  }
}

int calc_size(float vec[], float paso){
 8004052:	b580      	push	{r7, lr}
 8004054:	ed2d 8b02 	vpush	{d8}
 8004058:	b084      	sub	sp, #16
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
 800405e:	ed87 0a00 	vstr	s0, [r7]
  int res = 0;
 8004062:	2300      	movs	r3, #0
 8004064:	60fb      	str	r3, [r7, #12]
  res = ((absoluto(vec[0]))+absoluto((vec[1])))/paso;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	edd3 7a00 	vldr	s15, [r3]
 800406c:	eeb0 0a67 	vmov.f32	s0, s15
 8004070:	f000 f89a 	bl	80041a8 <absoluto>
 8004074:	eeb0 8a40 	vmov.f32	s16, s0
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	3304      	adds	r3, #4
 800407c:	edd3 7a00 	vldr	s15, [r3]
 8004080:	eeb0 0a67 	vmov.f32	s0, s15
 8004084:	f000 f890 	bl	80041a8 <absoluto>
 8004088:	eef0 7a40 	vmov.f32	s15, s0
 800408c:	ee78 6a27 	vadd.f32	s13, s16, s15
 8004090:	ed97 7a00 	vldr	s14, [r7]
 8004094:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004098:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800409c:	ee17 3a90 	vmov	r3, s15
 80040a0:	60fb      	str	r3, [r7, #12]
  return res;
 80040a2:	68fb      	ldr	r3, [r7, #12]
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3710      	adds	r7, #16
 80040a8:	46bd      	mov	sp, r7
 80040aa:	ecbd 8b02 	vpop	{d8}
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <regla_simple>:

void regla_simple(float in[],float Uin[],float err,float V[], float UV[], float B[], int tam){
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b08a      	sub	sp, #40	; 0x28
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6178      	str	r0, [r7, #20]
 80040b8:	6139      	str	r1, [r7, #16]
 80040ba:	ed87 0a03 	vstr	s0, [r7, #12]
 80040be:	60ba      	str	r2, [r7, #8]
 80040c0:	607b      	str	r3, [r7, #4]
  int t=0,date=0;
 80040c2:	2300      	movs	r3, #0
 80040c4:	627b      	str	r3, [r7, #36]	; 0x24
 80040c6:	2300      	movs	r3, #0
 80040c8:	623b      	str	r3, [r7, #32]
  float r=0.0;
 80040ca:	f04f 0300 	mov.w	r3, #0
 80040ce:	61fb      	str	r3, [r7, #28]
  while(date==0){
 80040d0:	e03b      	b.n	800414a <regla_simple+0x9a>
      if(in[t]=='T' || in[t]=='t' || in[t]=='R' || in[t]=='r'){
 80040d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	697a      	ldr	r2, [r7, #20]
 80040d8:	4413      	add	r3, r2
 80040da:	edd3 7a00 	vldr	s15, [r3]
 80040de:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8004198 <regla_simple+0xe8>
 80040e2:	eef4 7a47 	vcmp.f32	s15, s14
 80040e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040ea:	d026      	beq.n	800413a <regla_simple+0x8a>
 80040ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	697a      	ldr	r2, [r7, #20]
 80040f2:	4413      	add	r3, r2
 80040f4:	edd3 7a00 	vldr	s15, [r3]
 80040f8:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800419c <regla_simple+0xec>
 80040fc:	eef4 7a47 	vcmp.f32	s15, s14
 8004100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004104:	d019      	beq.n	800413a <regla_simple+0x8a>
 8004106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	697a      	ldr	r2, [r7, #20]
 800410c:	4413      	add	r3, r2
 800410e:	edd3 7a00 	vldr	s15, [r3]
 8004112:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80041a0 <regla_simple+0xf0>
 8004116:	eef4 7a47 	vcmp.f32	s15, s14
 800411a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800411e:	d00c      	beq.n	800413a <regla_simple+0x8a>
 8004120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	697a      	ldr	r2, [r7, #20]
 8004126:	4413      	add	r3, r2
 8004128:	edd3 7a00 	vldr	s15, [r3]
 800412c:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80041a4 <regla_simple+0xf4>
 8004130:	eef4 7a47 	vcmp.f32	s15, s14
 8004134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004138:	d104      	bne.n	8004144 <regla_simple+0x94>
        date=1;
 800413a:	2301      	movs	r3, #1
 800413c:	623b      	str	r3, [r7, #32]
        t=t-1;
 800413e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004140:	3b01      	subs	r3, #1
 8004142:	627b      	str	r3, [r7, #36]	; 0x24
        }
      t=t+1;
 8004144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004146:	3301      	adds	r3, #1
 8004148:	627b      	str	r3, [r7, #36]	; 0x24
  while(date==0){
 800414a:	6a3b      	ldr	r3, [r7, #32]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d0c0      	beq.n	80040d2 <regla_simple+0x22>
    }
    if(t ==3){
 8004150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004152:	2b03      	cmp	r3, #3
 8004154:	d108      	bne.n	8004168 <regla_simple+0xb8>
      r = triangular(Uin,in,err);
 8004156:	ed97 0a03 	vldr	s0, [r7, #12]
 800415a:	6979      	ldr	r1, [r7, #20]
 800415c:	6938      	ldr	r0, [r7, #16]
 800415e:	f000 f842 	bl	80041e6 <triangular>
 8004162:	ed87 0a07 	vstr	s0, [r7, #28]
 8004166:	e00a      	b.n	800417e <regla_simple+0xce>
    }
    else if(t ==4){
 8004168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416a:	2b04      	cmp	r3, #4
 800416c:	d107      	bne.n	800417e <regla_simple+0xce>
      r = trapezoidal(Uin,in,err);
 800416e:	ed97 0a03 	vldr	s0, [r7, #12]
 8004172:	6979      	ldr	r1, [r7, #20]
 8004174:	6938      	ldr	r0, [r7, #16]
 8004176:	f000 f919 	bl	80043ac <trapezoidal>
 800417a:	ed87 0a07 	vstr	s0, [r7, #28]
    }
    inferencia_mamdani2(B,r,V,UV,tam); //First Rule
 800417e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	68b9      	ldr	r1, [r7, #8]
 8004184:	ed97 0a07 	vldr	s0, [r7, #28]
 8004188:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800418a:	f000 fa21 	bl	80045d0 <inferencia_mamdani2>
}
 800418e:	bf00      	nop
 8004190:	3728      	adds	r7, #40	; 0x28
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	42a80000 	.word	0x42a80000
 800419c:	42e80000 	.word	0x42e80000
 80041a0:	42a40000 	.word	0x42a40000
 80041a4:	42e40000 	.word	0x42e40000

080041a8 <absoluto>:
res = min(r3,res);
inferencia_mamdani2(B,res,V,UV,tam);
}

//Compute absolute value number
float absoluto(float dat){
 80041a8:	b480      	push	{r7}
 80041aa:	b085      	sub	sp, #20
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	ed87 0a01 	vstr	s0, [r7, #4]
    float res;
    if(dat <0){
 80041b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80041b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80041ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041be:	d506      	bpl.n	80041ce <absoluto+0x26>
      res = dat*(-1);
 80041c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80041c4:	eef1 7a67 	vneg.f32	s15, s15
 80041c8:	edc7 7a03 	vstr	s15, [r7, #12]
 80041cc:	e001      	b.n	80041d2 <absoluto+0x2a>
    }
    else{
      res = dat;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	60fb      	str	r3, [r7, #12]
    }
    return res;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	ee07 3a90 	vmov	s15, r3
}
 80041d8:	eeb0 0a67 	vmov.f32	s0, s15
 80041dc:	3714      	adds	r7, #20
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr

080041e6 <triangular>:

float triangular(float x[],float params[],float date){
 80041e6:	b480      	push	{r7}
 80041e8:	b089      	sub	sp, #36	; 0x24
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	60f8      	str	r0, [r7, #12]
 80041ee:	60b9      	str	r1, [r7, #8]
 80041f0:	ed87 0a01 	vstr	s0, [r7, #4]
  float y;
  if(date < params[0]){	//Zeros left
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	edd3 7a00 	vldr	s15, [r3]
 80041fa:	ed97 7a01 	vldr	s14, [r7, #4]
 80041fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004206:	d502      	bpl.n	800420e <triangular+0x28>
    y = 0;
 8004208:	f04f 0300 	mov.w	r3, #0
 800420c:	61fb      	str	r3, [r7, #28]
  }
  if(date > params[2]){ //Zeros right
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	3308      	adds	r3, #8
 8004212:	edd3 7a00 	vldr	s15, [r3]
 8004216:	ed97 7a01 	vldr	s14, [r7, #4]
 800421a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800421e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004222:	dd02      	ble.n	800422a <triangular+0x44>
    y = 0;
 8004224:	f04f 0300 	mov.w	r3, #0
 8004228:	61fb      	str	r3, [r7, #28]
  }
  if (params[0]<=date && date<= params[1]){ //First slope
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	edd3 7a00 	vldr	s15, [r3]
 8004230:	ed97 7a01 	vldr	s14, [r7, #4]
 8004234:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800423c:	db2b      	blt.n	8004296 <triangular+0xb0>
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	3304      	adds	r3, #4
 8004242:	edd3 7a00 	vldr	s15, [r3]
 8004246:	ed97 7a01 	vldr	s14, [r7, #4]
 800424a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800424e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004252:	d820      	bhi.n	8004296 <triangular+0xb0>
    float p = 1/(params[1]-params[0]);
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	3304      	adds	r3, #4
 8004258:	ed93 7a00 	vldr	s14, [r3]
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	edd3 7a00 	vldr	s15, [r3]
 8004262:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004266:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800426a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800426e:	edc7 7a06 	vstr	s15, [r7, #24]
    y = (p*(date-params[1])+1);
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	3304      	adds	r3, #4
 8004276:	edd3 7a00 	vldr	s15, [r3]
 800427a:	ed97 7a01 	vldr	s14, [r7, #4]
 800427e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004282:	edd7 7a06 	vldr	s15, [r7, #24]
 8004286:	ee67 7a27 	vmul.f32	s15, s14, s15
 800428a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800428e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004292:	edc7 7a07 	vstr	s15, [r7, #28]
  }
  if (params[1]<=date && date<= params[2]){ //Second slope
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	3304      	adds	r3, #4
 800429a:	edd3 7a00 	vldr	s15, [r3]
 800429e:	ed97 7a01 	vldr	s14, [r7, #4]
 80042a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042aa:	db2c      	blt.n	8004306 <triangular+0x120>
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	3308      	adds	r3, #8
 80042b0:	edd3 7a00 	vldr	s15, [r3]
 80042b4:	ed97 7a01 	vldr	s14, [r7, #4]
 80042b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042c0:	d821      	bhi.n	8004306 <triangular+0x120>
    float p = -1/(params[2]-params[1]);
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	3308      	adds	r3, #8
 80042c6:	ed93 7a00 	vldr	s14, [r3]
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	3304      	adds	r3, #4
 80042ce:	edd3 7a00 	vldr	s15, [r3]
 80042d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80042d6:	eeff 6a00 	vmov.f32	s13, #240	; 0xbf800000 -1.0
 80042da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042de:	edc7 7a05 	vstr	s15, [r7, #20]
    y = (p*(date-params[1])+1);
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	3304      	adds	r3, #4
 80042e6:	edd3 7a00 	vldr	s15, [r3]
 80042ea:	ed97 7a01 	vldr	s14, [r7, #4]
 80042ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 80042f2:	edd7 7a05 	vldr	s15, [r7, #20]
 80042f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80042fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004302:	edc7 7a07 	vstr	s15, [r7, #28]
  }
  if(params[0] <x[0] || params[2] >x[1]){
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	ed93 7a00 	vldr	s14, [r3]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	edd3 7a00 	vldr	s15, [r3]
 8004312:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800431a:	d40c      	bmi.n	8004336 <triangular+0x150>
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	3308      	adds	r3, #8
 8004320:	ed93 7a00 	vldr	s14, [r3]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	3304      	adds	r3, #4
 8004328:	edd3 7a00 	vldr	s15, [r3]
 800432c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004334:	dd02      	ble.n	800433c <triangular+0x156>
    y = 0;
 8004336:	f04f 0300 	mov.w	r3, #0
 800433a:	61fb      	str	r3, [r7, #28]
  }
  if((date == params[0]&& date ==params[1])|| (date == params[1]&& date ==params[2])){
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	edd3 7a00 	vldr	s15, [r3]
 8004342:	ed97 7a01 	vldr	s14, [r7, #4]
 8004346:	eeb4 7a67 	vcmp.f32	s14, s15
 800434a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800434e:	d10a      	bne.n	8004366 <triangular+0x180>
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	3304      	adds	r3, #4
 8004354:	edd3 7a00 	vldr	s15, [r3]
 8004358:	ed97 7a01 	vldr	s14, [r7, #4]
 800435c:	eeb4 7a67 	vcmp.f32	s14, s15
 8004360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004364:	d015      	beq.n	8004392 <triangular+0x1ac>
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	3304      	adds	r3, #4
 800436a:	edd3 7a00 	vldr	s15, [r3]
 800436e:	ed97 7a01 	vldr	s14, [r7, #4]
 8004372:	eeb4 7a67 	vcmp.f32	s14, s15
 8004376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800437a:	d10d      	bne.n	8004398 <triangular+0x1b2>
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	3308      	adds	r3, #8
 8004380:	edd3 7a00 	vldr	s15, [r3]
 8004384:	ed97 7a01 	vldr	s14, [r7, #4]
 8004388:	eeb4 7a67 	vcmp.f32	s14, s15
 800438c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004390:	d102      	bne.n	8004398 <triangular+0x1b2>
    y = 1;
 8004392:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004396:	61fb      	str	r3, [r7, #28]
  }
  return y;
 8004398:	69fb      	ldr	r3, [r7, #28]
 800439a:	ee07 3a90 	vmov	s15, r3
}
 800439e:	eeb0 0a67 	vmov.f32	s0, s15
 80043a2:	3724      	adds	r7, #36	; 0x24
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <trapezoidal>:

float trapezoidal(float x[],float params[],float date){
 80043ac:	b480      	push	{r7}
 80043ae:	b089      	sub	sp, #36	; 0x24
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	60b9      	str	r1, [r7, #8]
 80043b6:	ed87 0a01 	vstr	s0, [r7, #4]
  float y;
  if(date < params[0]){ // Se rellena con ceros a la izquierda
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	edd3 7a00 	vldr	s15, [r3]
 80043c0:	ed97 7a01 	vldr	s14, [r7, #4]
 80043c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043cc:	d502      	bpl.n	80043d4 <trapezoidal+0x28>
    y = 0;
 80043ce:	f04f 0300 	mov.w	r3, #0
 80043d2:	61fb      	str	r3, [r7, #28]
  }
  if(date > params[2]){ // Se rellena con ceros a la derecha
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	3308      	adds	r3, #8
 80043d8:	edd3 7a00 	vldr	s15, [r3]
 80043dc:	ed97 7a01 	vldr	s14, [r7, #4]
 80043e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043e8:	dd02      	ble.n	80043f0 <trapezoidal+0x44>
    y = 0;
 80043ea:	f04f 0300 	mov.w	r3, #0
 80043ee:	61fb      	str	r3, [r7, #28]
  }
  if (params[0]<=date && date<= params[1]){ // Primera Pendiente
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	edd3 7a00 	vldr	s15, [r3]
 80043f6:	ed97 7a01 	vldr	s14, [r7, #4]
 80043fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004402:	db2b      	blt.n	800445c <trapezoidal+0xb0>
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	3304      	adds	r3, #4
 8004408:	edd3 7a00 	vldr	s15, [r3]
 800440c:	ed97 7a01 	vldr	s14, [r7, #4]
 8004410:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004418:	d820      	bhi.n	800445c <trapezoidal+0xb0>
    float p = 1/(params[1]-params[0]);
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	3304      	adds	r3, #4
 800441e:	ed93 7a00 	vldr	s14, [r3]
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	edd3 7a00 	vldr	s15, [r3]
 8004428:	ee37 7a67 	vsub.f32	s14, s14, s15
 800442c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004430:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004434:	edc7 7a06 	vstr	s15, [r7, #24]
    y = (p*(date-params[1])+1);
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	3304      	adds	r3, #4
 800443c:	edd3 7a00 	vldr	s15, [r3]
 8004440:	ed97 7a01 	vldr	s14, [r7, #4]
 8004444:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004448:	edd7 7a06 	vldr	s15, [r7, #24]
 800444c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004450:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004454:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004458:	edc7 7a07 	vstr	s15, [r7, #28]
  }
  if(params[1]<date && date<= params[2]){ // Regin Constante
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	3304      	adds	r3, #4
 8004460:	edd3 7a00 	vldr	s15, [r3]
 8004464:	ed97 7a01 	vldr	s14, [r7, #4]
 8004468:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800446c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004470:	dd0d      	ble.n	800448e <trapezoidal+0xe2>
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	3308      	adds	r3, #8
 8004476:	edd3 7a00 	vldr	s15, [r3]
 800447a:	ed97 7a01 	vldr	s14, [r7, #4]
 800447e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004486:	d802      	bhi.n	800448e <trapezoidal+0xe2>
    y = 1;
 8004488:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800448c:	61fb      	str	r3, [r7, #28]
  }
  if (params[2]<=date && date<= params[3]){ // Segunda Pendiente
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	3308      	adds	r3, #8
 8004492:	edd3 7a00 	vldr	s15, [r3]
 8004496:	ed97 7a01 	vldr	s14, [r7, #4]
 800449a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800449e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044a2:	db2c      	blt.n	80044fe <trapezoidal+0x152>
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	330c      	adds	r3, #12
 80044a8:	edd3 7a00 	vldr	s15, [r3]
 80044ac:	ed97 7a01 	vldr	s14, [r7, #4]
 80044b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80044b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044b8:	d821      	bhi.n	80044fe <trapezoidal+0x152>
    float p = -1/(params[3]-params[2]);
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	330c      	adds	r3, #12
 80044be:	ed93 7a00 	vldr	s14, [r3]
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	3308      	adds	r3, #8
 80044c6:	edd3 7a00 	vldr	s15, [r3]
 80044ca:	ee37 7a67 	vsub.f32	s14, s14, s15
 80044ce:	eeff 6a00 	vmov.f32	s13, #240	; 0xbf800000 -1.0
 80044d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044d6:	edc7 7a05 	vstr	s15, [r7, #20]
    y = (p*(date-params[2])+1);
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	3308      	adds	r3, #8
 80044de:	edd3 7a00 	vldr	s15, [r3]
 80044e2:	ed97 7a01 	vldr	s14, [r7, #4]
 80044e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80044ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80044ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044f2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80044f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80044fa:	edc7 7a07 	vstr	s15, [r7, #28]
  }
  if(params[0] <x[0] || params[2] >x[1]){
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	ed93 7a00 	vldr	s14, [r3]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	edd3 7a00 	vldr	s15, [r3]
 800450a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800450e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004512:	d40c      	bmi.n	800452e <trapezoidal+0x182>
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	3308      	adds	r3, #8
 8004518:	ed93 7a00 	vldr	s14, [r3]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	3304      	adds	r3, #4
 8004520:	edd3 7a00 	vldr	s15, [r3]
 8004524:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800452c:	dd02      	ble.n	8004534 <trapezoidal+0x188>
    y = 0;
 800452e:	f04f 0300 	mov.w	r3, #0
 8004532:	61fb      	str	r3, [r7, #28]
  }
  if((date == params[2]&& date ==params[3])|| (date == params[0]&& date ==params[1])|| (date == params[1]&& date ==params[2])){
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	3308      	adds	r3, #8
 8004538:	edd3 7a00 	vldr	s15, [r3]
 800453c:	ed97 7a01 	vldr	s14, [r7, #4]
 8004540:	eeb4 7a67 	vcmp.f32	s14, s15
 8004544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004548:	d10a      	bne.n	8004560 <trapezoidal+0x1b4>
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	330c      	adds	r3, #12
 800454e:	edd3 7a00 	vldr	s15, [r3]
 8004552:	ed97 7a01 	vldr	s14, [r7, #4]
 8004556:	eeb4 7a67 	vcmp.f32	s14, s15
 800455a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800455e:	d02a      	beq.n	80045b6 <trapezoidal+0x20a>
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	edd3 7a00 	vldr	s15, [r3]
 8004566:	ed97 7a01 	vldr	s14, [r7, #4]
 800456a:	eeb4 7a67 	vcmp.f32	s14, s15
 800456e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004572:	d10a      	bne.n	800458a <trapezoidal+0x1de>
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	3304      	adds	r3, #4
 8004578:	edd3 7a00 	vldr	s15, [r3]
 800457c:	ed97 7a01 	vldr	s14, [r7, #4]
 8004580:	eeb4 7a67 	vcmp.f32	s14, s15
 8004584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004588:	d015      	beq.n	80045b6 <trapezoidal+0x20a>
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	3304      	adds	r3, #4
 800458e:	edd3 7a00 	vldr	s15, [r3]
 8004592:	ed97 7a01 	vldr	s14, [r7, #4]
 8004596:	eeb4 7a67 	vcmp.f32	s14, s15
 800459a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800459e:	d10d      	bne.n	80045bc <trapezoidal+0x210>
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	3308      	adds	r3, #8
 80045a4:	edd3 7a00 	vldr	s15, [r3]
 80045a8:	ed97 7a01 	vldr	s14, [r7, #4]
 80045ac:	eeb4 7a67 	vcmp.f32	s14, s15
 80045b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045b4:	d102      	bne.n	80045bc <trapezoidal+0x210>
    y = 1;
 80045b6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80045ba:	61fb      	str	r3, [r7, #28]
  }
  return y;
 80045bc:	69fb      	ldr	r3, [r7, #28]
 80045be:	ee07 3a90 	vmov	s15, r3
}
 80045c2:	eeb0 0a67 	vmov.f32	s0, s15
 80045c6:	3724      	adds	r7, #36	; 0x24
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <inferencia_mamdani2>:

void inferencia_mamdani2(float B[],float c,float stru[],float U_VOL[],int tama){ //Mamdani Inference
 80045d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045d4:	ed2d 8b02 	vpush	{d8}
 80045d8:	b09f      	sub	sp, #124	; 0x7c
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6178      	str	r0, [r7, #20]
 80045de:	ed87 0a04 	vstr	s0, [r7, #16]
 80045e2:	60f9      	str	r1, [r7, #12]
 80045e4:	60ba      	str	r2, [r7, #8]
 80045e6:	607b      	str	r3, [r7, #4]
 80045e8:	466b      	mov	r3, sp
 80045ea:	461e      	mov	r6, r3
  //float j=-12;
  //Inicio del universo discurso de voltaje
  int tipo,t=0,date = 0;
 80045ec:	2300      	movs	r3, #0
 80045ee:	673b      	str	r3, [r7, #112]	; 0x70
 80045f0:	2300      	movs	r3, #0
 80045f2:	66fb      	str	r3, [r7, #108]	; 0x6c
  while(date ==0){
 80045f4:	e03b      	b.n	800466e <inferencia_mamdani2+0x9e>
    if(stru[t]=='T' || stru[t]=='t' || stru[t]=='R' || stru[t]=='r'){
 80045f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	4413      	add	r3, r2
 80045fe:	edd3 7a00 	vldr	s15, [r3]
 8004602:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8004778 <inferencia_mamdani2+0x1a8>
 8004606:	eef4 7a47 	vcmp.f32	s15, s14
 800460a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800460e:	d026      	beq.n	800465e <inferencia_mamdani2+0x8e>
 8004610:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	68fa      	ldr	r2, [r7, #12]
 8004616:	4413      	add	r3, r2
 8004618:	edd3 7a00 	vldr	s15, [r3]
 800461c:	ed9f 7a57 	vldr	s14, [pc, #348]	; 800477c <inferencia_mamdani2+0x1ac>
 8004620:	eef4 7a47 	vcmp.f32	s15, s14
 8004624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004628:	d019      	beq.n	800465e <inferencia_mamdani2+0x8e>
 800462a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	68fa      	ldr	r2, [r7, #12]
 8004630:	4413      	add	r3, r2
 8004632:	edd3 7a00 	vldr	s15, [r3]
 8004636:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8004780 <inferencia_mamdani2+0x1b0>
 800463a:	eef4 7a47 	vcmp.f32	s15, s14
 800463e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004642:	d00c      	beq.n	800465e <inferencia_mamdani2+0x8e>
 8004644:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	68fa      	ldr	r2, [r7, #12]
 800464a:	4413      	add	r3, r2
 800464c:	edd3 7a00 	vldr	s15, [r3]
 8004650:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8004784 <inferencia_mamdani2+0x1b4>
 8004654:	eef4 7a47 	vcmp.f32	s15, s14
 8004658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800465c:	d104      	bne.n	8004668 <inferencia_mamdani2+0x98>
      date=1;
 800465e:	2301      	movs	r3, #1
 8004660:	66fb      	str	r3, [r7, #108]	; 0x6c
      t=t-1;
 8004662:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004664:	3b01      	subs	r3, #1
 8004666:	673b      	str	r3, [r7, #112]	; 0x70
    }
    t=t+1;
 8004668:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800466a:	3301      	adds	r3, #1
 800466c:	673b      	str	r3, [r7, #112]	; 0x70
  while(date ==0){
 800466e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004670:	2b00      	cmp	r3, #0
 8004672:	d0c0      	beq.n	80045f6 <inferencia_mamdani2+0x26>
  }
  float paso,j=U_VOL[0];
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	66bb      	str	r3, [r7, #104]	; 0x68

  ////////////OJO////////////
  paso = (absoluto(U_VOL[0])+absoluto(U_VOL[1]))/(tama*1.0);
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	edd3 7a00 	vldr	s15, [r3]
 8004680:	eeb0 0a67 	vmov.f32	s0, s15
 8004684:	f7ff fd90 	bl	80041a8 <absoluto>
 8004688:	eeb0 8a40 	vmov.f32	s16, s0
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	3304      	adds	r3, #4
 8004690:	edd3 7a00 	vldr	s15, [r3]
 8004694:	eeb0 0a67 	vmov.f32	s0, s15
 8004698:	f7ff fd86 	bl	80041a8 <absoluto>
 800469c:	eef0 7a40 	vmov.f32	s15, s0
 80046a0:	ee78 7a27 	vadd.f32	s15, s16, s15
 80046a4:	ee17 0a90 	vmov	r0, s15
 80046a8:	f7fb ff6e 	bl	8000588 <__aeabi_f2d>
 80046ac:	4682      	mov	sl, r0
 80046ae:	468b      	mov	fp, r1
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f7fb ff57 	bl	8000564 <__aeabi_i2d>
 80046b6:	4602      	mov	r2, r0
 80046b8:	460b      	mov	r3, r1
 80046ba:	4650      	mov	r0, sl
 80046bc:	4659      	mov	r1, fp
 80046be:	f7fc f8e5 	bl	800088c <__aeabi_ddiv>
 80046c2:	4602      	mov	r2, r0
 80046c4:	460b      	mov	r3, r1
 80046c6:	4610      	mov	r0, r2
 80046c8:	4619      	mov	r1, r3
 80046ca:	f7fc f9c7 	bl	8000a5c <__aeabi_d2f>
 80046ce:	4603      	mov	r3, r0
 80046d0:	64bb      	str	r3, [r7, #72]	; 0x48

  //Serial.println(paso,6);
  if(t ==3)
 80046d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80046d4:	2b03      	cmp	r3, #3
 80046d6:	d102      	bne.n	80046de <inferencia_mamdani2+0x10e>
  {
    tipo = 2; //Funcin Triangular
 80046d8:	2302      	movs	r3, #2
 80046da:	677b      	str	r3, [r7, #116]	; 0x74
 80046dc:	e004      	b.n	80046e8 <inferencia_mamdani2+0x118>
  }
  else if(t ==4)
 80046de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80046e0:	2b04      	cmp	r3, #4
 80046e2:	d101      	bne.n	80046e8 <inferencia_mamdani2+0x118>
  {
    tipo =1; //Funcin tipo trapezoidal
 80046e4:	2301      	movs	r3, #1
 80046e6:	677b      	str	r3, [r7, #116]	; 0x74
  }
  float v[tama]; // Tamao del vector del universo discurso de voltaje
 80046e8:	6879      	ldr	r1, [r7, #4]
 80046ea:	1e4b      	subs	r3, r1, #1
 80046ec:	647b      	str	r3, [r7, #68]	; 0x44
 80046ee:	460a      	mov	r2, r1
 80046f0:	2300      	movs	r3, #0
 80046f2:	4690      	mov	r8, r2
 80046f4:	4699      	mov	r9, r3
 80046f6:	f04f 0200 	mov.w	r2, #0
 80046fa:	f04f 0300 	mov.w	r3, #0
 80046fe:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8004702:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8004706:	ea4f 1248 	mov.w	r2, r8, lsl #5
 800470a:	460a      	mov	r2, r1
 800470c:	2300      	movs	r3, #0
 800470e:	4614      	mov	r4, r2
 8004710:	461d      	mov	r5, r3
 8004712:	f04f 0200 	mov.w	r2, #0
 8004716:	f04f 0300 	mov.w	r3, #0
 800471a:	016b      	lsls	r3, r5, #5
 800471c:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8004720:	0162      	lsls	r2, r4, #5
 8004722:	460b      	mov	r3, r1
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	3307      	adds	r3, #7
 8004728:	08db      	lsrs	r3, r3, #3
 800472a:	00db      	lsls	r3, r3, #3
 800472c:	ebad 0d03 	sub.w	sp, sp, r3
 8004730:	466b      	mov	r3, sp
 8004732:	3303      	adds	r3, #3
 8004734:	089b      	lsrs	r3, r3, #2
 8004736:	009b      	lsls	r3, r3, #2
 8004738:	643b      	str	r3, [r7, #64]	; 0x40
  for(int i=0; i <tama;i++){ //Aqui genero vector v
 800473a:	2300      	movs	r3, #0
 800473c:	667b      	str	r3, [r7, #100]	; 0x64
 800473e:	e010      	b.n	8004762 <inferencia_mamdani2+0x192>
    v[i] = j;
 8004740:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004742:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	4413      	add	r3, r2
 8004748:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800474a:	601a      	str	r2, [r3, #0]
    j = j+paso;
 800474c:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8004750:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8004754:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004758:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
  for(int i=0; i <tama;i++){ //Aqui genero vector v
 800475c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800475e:	3301      	adds	r3, #1
 8004760:	667b      	str	r3, [r7, #100]	; 0x64
 8004762:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	429a      	cmp	r2, r3
 8004768:	dbea      	blt.n	8004740 <inferencia_mamdani2+0x170>
  }
  if(tipo ==1){
 800476a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800476c:	2b01      	cmp	r3, #1
 800476e:	f040 8193 	bne.w	8004a98 <inferencia_mamdani2+0x4c8>
    for(int i =0;i<tama;i++){
 8004772:	2300      	movs	r3, #0
 8004774:	663b      	str	r3, [r7, #96]	; 0x60
 8004776:	e18a      	b.n	8004a8e <inferencia_mamdani2+0x4be>
 8004778:	42a80000 	.word	0x42a80000
 800477c:	42e80000 	.word	0x42e80000
 8004780:	42a40000 	.word	0x42a40000
 8004784:	42e40000 	.word	0x42e40000
      if(v[i]<stru[0] || v[i]==stru[0]){
 8004788:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800478a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	4413      	add	r3, r2
 8004790:	ed93 7a00 	vldr	s14, [r3]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	edd3 7a00 	vldr	s15, [r3]
 800479a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800479e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047a2:	d40d      	bmi.n	80047c0 <inferencia_mamdani2+0x1f0>
 80047a4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80047a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	4413      	add	r3, r2
 80047ac:	ed93 7a00 	vldr	s14, [r3]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	edd3 7a00 	vldr	s15, [r3]
 80047b6:	eeb4 7a67 	vcmp.f32	s14, s15
 80047ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047be:	d115      	bne.n	80047ec <inferencia_mamdani2+0x21c>
        float y=0;
 80047c0:	f04f 0300 	mov.w	r3, #0
 80047c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        if(y>B[i]){
 80047c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80047c8:	009b      	lsls	r3, r3, #2
 80047ca:	697a      	ldr	r2, [r7, #20]
 80047cc:	4413      	add	r3, r2
 80047ce:	edd3 7a00 	vldr	s15, [r3]
 80047d2:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80047d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047de:	dd05      	ble.n	80047ec <inferencia_mamdani2+0x21c>
          B[i]=y;
 80047e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	697a      	ldr	r2, [r7, #20]
 80047e6:	4413      	add	r3, r2
 80047e8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80047ea:	601a      	str	r2, [r3, #0]
        }
      }
      if(stru[0]<= v[i] && v[i]<=stru[1]){ //Primera Pendiente
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	ed93 7a00 	vldr	s14, [r3]
 80047f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80047f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	4413      	add	r3, r2
 80047fa:	edd3 7a00 	vldr	s15, [r3]
 80047fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004806:	d851      	bhi.n	80048ac <inferencia_mamdani2+0x2dc>
 8004808:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800480a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	4413      	add	r3, r2
 8004810:	ed93 7a00 	vldr	s14, [r3]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	3304      	adds	r3, #4
 8004818:	edd3 7a00 	vldr	s15, [r3]
 800481c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004824:	d842      	bhi.n	80048ac <inferencia_mamdani2+0x2dc>
        float p= 1/(stru[1]-stru[0]);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	3304      	adds	r3, #4
 800482a:	ed93 7a00 	vldr	s14, [r3]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	edd3 7a00 	vldr	s15, [r3]
 8004834:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004838:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800483c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004840:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
        float y = (p*(v[i]-stru[1]))+1;
 8004844:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004846:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	4413      	add	r3, r2
 800484c:	ed93 7a00 	vldr	s14, [r3]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	3304      	adds	r3, #4
 8004854:	edd3 7a00 	vldr	s15, [r3]
 8004858:	ee37 7a67 	vsub.f32	s14, s14, s15
 800485c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8004860:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004864:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004868:	ee77 7a87 	vadd.f32	s15, s15, s14
 800486c:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
        if(y>=c){
 8004870:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8004874:	edd7 7a04 	vldr	s15, [r7, #16]
 8004878:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800487c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004880:	db01      	blt.n	8004886 <inferencia_mamdani2+0x2b6>
          y=c;
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	65fb      	str	r3, [r7, #92]	; 0x5c
        }
        if(y>B[i]){
 8004886:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	697a      	ldr	r2, [r7, #20]
 800488c:	4413      	add	r3, r2
 800488e:	edd3 7a00 	vldr	s15, [r3]
 8004892:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8004896:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800489a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800489e:	dd05      	ble.n	80048ac <inferencia_mamdani2+0x2dc>
          B[i]=y;
 80048a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	697a      	ldr	r2, [r7, #20]
 80048a6:	4413      	add	r3, r2
 80048a8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80048aa:	601a      	str	r2, [r3, #0]
        }
      }
      if(stru[1]<=v[i] && v[i]<=stru[2]){ //Zona constante
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	3304      	adds	r3, #4
 80048b0:	ed93 7a00 	vldr	s14, [r3]
 80048b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	4413      	add	r3, r2
 80048bc:	edd3 7a00 	vldr	s15, [r3]
 80048c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80048c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048c8:	d823      	bhi.n	8004912 <inferencia_mamdani2+0x342>
 80048ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048cc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	4413      	add	r3, r2
 80048d2:	ed93 7a00 	vldr	s14, [r3]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	3308      	adds	r3, #8
 80048da:	edd3 7a00 	vldr	s15, [r3]
 80048de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80048e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048e6:	d814      	bhi.n	8004912 <inferencia_mamdani2+0x342>
        float y=c;
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	637b      	str	r3, [r7, #52]	; 0x34
        if(y>B[i]){
 80048ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	697a      	ldr	r2, [r7, #20]
 80048f2:	4413      	add	r3, r2
 80048f4:	edd3 7a00 	vldr	s15, [r3]
 80048f8:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80048fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004904:	dd05      	ble.n	8004912 <inferencia_mamdani2+0x342>
          B[i]=y;
 8004906:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004908:	009b      	lsls	r3, r3, #2
 800490a:	697a      	ldr	r2, [r7, #20]
 800490c:	4413      	add	r3, r2
 800490e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004910:	601a      	str	r2, [r3, #0]
        }
      }
      if(stru[2]<=v[i] && v[i]<=stru[3]){ //Segunda pendiente
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	3308      	adds	r3, #8
 8004916:	ed93 7a00 	vldr	s14, [r3]
 800491a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800491c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	4413      	add	r3, r2
 8004922:	edd3 7a00 	vldr	s15, [r3]
 8004926:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800492a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800492e:	d852      	bhi.n	80049d6 <inferencia_mamdani2+0x406>
 8004930:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004932:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	4413      	add	r3, r2
 8004938:	ed93 7a00 	vldr	s14, [r3]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	330c      	adds	r3, #12
 8004940:	edd3 7a00 	vldr	s15, [r3]
 8004944:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800494c:	d843      	bhi.n	80049d6 <inferencia_mamdani2+0x406>
        float p= -1/(stru[3]-stru[2]);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	330c      	adds	r3, #12
 8004952:	ed93 7a00 	vldr	s14, [r3]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	3308      	adds	r3, #8
 800495a:	edd3 7a00 	vldr	s15, [r3]
 800495e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004962:	eeff 6a00 	vmov.f32	s13, #240	; 0xbf800000 -1.0
 8004966:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800496a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        float y= (p*(v[i]-stru[2]))+1;
 800496e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004970:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004972:	009b      	lsls	r3, r3, #2
 8004974:	4413      	add	r3, r2
 8004976:	ed93 7a00 	vldr	s14, [r3]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	3308      	adds	r3, #8
 800497e:	edd3 7a00 	vldr	s15, [r3]
 8004982:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004986:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800498a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800498e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004992:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004996:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
        if(y>=c){ //Cortamos a la altura de c1
 800499a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800499e:	edd7 7a04 	vldr	s15, [r7, #16]
 80049a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049aa:	db01      	blt.n	80049b0 <inferencia_mamdani2+0x3e0>
          y=c;
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	65bb      	str	r3, [r7, #88]	; 0x58
        }
        if(y>B[i]){
 80049b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	697a      	ldr	r2, [r7, #20]
 80049b6:	4413      	add	r3, r2
 80049b8:	edd3 7a00 	vldr	s15, [r3]
 80049bc:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80049c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049c8:	dd05      	ble.n	80049d6 <inferencia_mamdani2+0x406>
          B[i]=y;
 80049ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	697a      	ldr	r2, [r7, #20]
 80049d0:	4413      	add	r3, r2
 80049d2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80049d4:	601a      	str	r2, [r3, #0]
        }
      }
      if(v[i]==stru[2] && v[i]==stru[3]){ //Ultimos puntos iguales
 80049d6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80049d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	4413      	add	r3, r2
 80049de:	ed93 7a00 	vldr	s14, [r3]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	3308      	adds	r3, #8
 80049e6:	edd3 7a00 	vldr	s15, [r3]
 80049ea:	eeb4 7a67 	vcmp.f32	s14, s15
 80049ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049f2:	d123      	bne.n	8004a3c <inferencia_mamdani2+0x46c>
 80049f4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80049f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	4413      	add	r3, r2
 80049fc:	ed93 7a00 	vldr	s14, [r3]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	330c      	adds	r3, #12
 8004a04:	edd3 7a00 	vldr	s15, [r3]
 8004a08:	eeb4 7a67 	vcmp.f32	s14, s15
 8004a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a10:	d114      	bne.n	8004a3c <inferencia_mamdani2+0x46c>
        float y=c;
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(y>B[i]){
 8004a16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	697a      	ldr	r2, [r7, #20]
 8004a1c:	4413      	add	r3, r2
 8004a1e:	edd3 7a00 	vldr	s15, [r3]
 8004a22:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8004a26:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a2e:	dd05      	ble.n	8004a3c <inferencia_mamdani2+0x46c>
          B[i]=y;
 8004a30:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a32:	009b      	lsls	r3, r3, #2
 8004a34:	697a      	ldr	r2, [r7, #20]
 8004a36:	4413      	add	r3, r2
 8004a38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a3a:	601a      	str	r2, [r3, #0]
        }
      }
      if(v[i]>stru[3]){
 8004a3c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004a3e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	4413      	add	r3, r2
 8004a44:	ed93 7a00 	vldr	s14, [r3]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	330c      	adds	r3, #12
 8004a4c:	edd3 7a00 	vldr	s15, [r3]
 8004a50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a58:	dd16      	ble.n	8004a88 <inferencia_mamdani2+0x4b8>
        float y=0;
 8004a5a:	f04f 0300 	mov.w	r3, #0
 8004a5e:	62bb      	str	r3, [r7, #40]	; 0x28
        if(y>B[i]){
 8004a60:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	697a      	ldr	r2, [r7, #20]
 8004a66:	4413      	add	r3, r2
 8004a68:	edd3 7a00 	vldr	s15, [r3]
 8004a6c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8004a70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a78:	dd06      	ble.n	8004a88 <inferencia_mamdani2+0x4b8>
          B[i]=0;
 8004a7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a7c:	009b      	lsls	r3, r3, #2
 8004a7e:	697a      	ldr	r2, [r7, #20]
 8004a80:	4413      	add	r3, r2
 8004a82:	f04f 0200 	mov.w	r2, #0
 8004a86:	601a      	str	r2, [r3, #0]
    for(int i =0;i<tama;i++){
 8004a88:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	663b      	str	r3, [r7, #96]	; 0x60
 8004a8e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	f6ff ae78 	blt.w	8004788 <inferencia_mamdani2+0x1b8>
        }
      }
    }//Se acaba el primer for
  }
  if(tipo ==2){
 8004a98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a9a:	2b02      	cmp	r3, #2
 8004a9c:	f040 80ee 	bne.w	8004c7c <inferencia_mamdani2+0x6ac>
    for(int i=0; i<tama; i++){
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	657b      	str	r3, [r7, #84]	; 0x54
 8004aa4:	e0e5      	b.n	8004c72 <inferencia_mamdani2+0x6a2>
        if(stru[0]<= v[i] && v[i]<=stru[1]){ //Primera Pendiente
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	ed93 7a00 	vldr	s14, [r3]
 8004aac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004aae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ab0:	009b      	lsls	r3, r3, #2
 8004ab2:	4413      	add	r3, r2
 8004ab4:	edd3 7a00 	vldr	s15, [r3]
 8004ab8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ac0:	d851      	bhi.n	8004b66 <inferencia_mamdani2+0x596>
 8004ac2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004ac4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	4413      	add	r3, r2
 8004aca:	ed93 7a00 	vldr	s14, [r3]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	3304      	adds	r3, #4
 8004ad2:	edd3 7a00 	vldr	s15, [r3]
 8004ad6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ade:	d842      	bhi.n	8004b66 <inferencia_mamdani2+0x596>
        float p= 1/(stru[1]-stru[0]);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	3304      	adds	r3, #4
 8004ae4:	ed93 7a00 	vldr	s14, [r3]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	edd3 7a00 	vldr	s15, [r3]
 8004aee:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004af2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004af6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004afa:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
        float y= (p*(v[i]-stru[1]))+1;
 8004afe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004b00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	4413      	add	r3, r2
 8004b06:	ed93 7a00 	vldr	s14, [r3]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	3304      	adds	r3, #4
 8004b0e:	edd3 7a00 	vldr	s15, [r3]
 8004b12:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004b16:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004b1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b1e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004b22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004b26:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        if(y >=c){ //Esto es para hacer el recorte a la altura del valor de membresia
 8004b2a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8004b2e:	edd7 7a04 	vldr	s15, [r7, #16]
 8004b32:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b3a:	db01      	blt.n	8004b40 <inferencia_mamdani2+0x570>
          y=c;
 8004b3c:	693b      	ldr	r3, [r7, #16]
 8004b3e:	653b      	str	r3, [r7, #80]	; 0x50
        }
        if(y >B[i]){ //Esto es para sacar el mximo, unir los conjuntos
 8004b40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	697a      	ldr	r2, [r7, #20]
 8004b46:	4413      	add	r3, r2
 8004b48:	edd3 7a00 	vldr	s15, [r3]
 8004b4c:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8004b50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b58:	dd05      	ble.n	8004b66 <inferencia_mamdani2+0x596>
            B[i]=y;
 8004b5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	697a      	ldr	r2, [r7, #20]
 8004b60:	4413      	add	r3, r2
 8004b62:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004b64:	601a      	str	r2, [r3, #0]
            //Serial.println(i);
        }
        }
        if(stru[1]<=v[i] && v[i]<=stru[2]){ //Segunda pendiente
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	3304      	adds	r3, #4
 8004b6a:	ed93 7a00 	vldr	s14, [r3]
 8004b6e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004b70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	4413      	add	r3, r2
 8004b76:	edd3 7a00 	vldr	s15, [r3]
 8004b7a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b82:	d852      	bhi.n	8004c2a <inferencia_mamdani2+0x65a>
 8004b84:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004b86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b88:	009b      	lsls	r3, r3, #2
 8004b8a:	4413      	add	r3, r2
 8004b8c:	ed93 7a00 	vldr	s14, [r3]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	3308      	adds	r3, #8
 8004b94:	edd3 7a00 	vldr	s15, [r3]
 8004b98:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ba0:	d843      	bhi.n	8004c2a <inferencia_mamdani2+0x65a>
        float p= -1/(stru[2]-stru[1]);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	3308      	adds	r3, #8
 8004ba6:	ed93 7a00 	vldr	s14, [r3]
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	3304      	adds	r3, #4
 8004bae:	edd3 7a00 	vldr	s15, [r3]
 8004bb2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004bb6:	eeff 6a00 	vmov.f32	s13, #240	; 0xbf800000 -1.0
 8004bba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004bbe:	edc7 7a08 	vstr	s15, [r7, #32]
        float y = (p*(v[i]-stru[1]))+1;
 8004bc2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004bc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	4413      	add	r3, r2
 8004bca:	ed93 7a00 	vldr	s14, [r3]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	3304      	adds	r3, #4
 8004bd2:	edd3 7a00 	vldr	s15, [r3]
 8004bd6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004bda:	edd7 7a08 	vldr	s15, [r7, #32]
 8004bde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004be2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004be6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004bea:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        if(y>=c){ //Hacemos el corte a la altura del valor de membresia
 8004bee:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8004bf2:	edd7 7a04 	vldr	s15, [r7, #16]
 8004bf6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bfe:	db01      	blt.n	8004c04 <inferencia_mamdani2+0x634>
          y=c;
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	64fb      	str	r3, [r7, #76]	; 0x4c
        }
        if(y>B[i]){ //Comparamos los valores de membresia
 8004c04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	697a      	ldr	r2, [r7, #20]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	edd3 7a00 	vldr	s15, [r3]
 8004c10:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8004c14:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c1c:	dd05      	ble.n	8004c2a <inferencia_mamdani2+0x65a>
          B[i]=y;
 8004c1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	697a      	ldr	r2, [r7, #20]
 8004c24:	4413      	add	r3, r2
 8004c26:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c28:	601a      	str	r2, [r3, #0]
        }
        }
        if(v[i] ==stru[1] && v[i]==stru[2]){ //Cuando los valores 2 y 3 son iguales
 8004c2a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004c2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	4413      	add	r3, r2
 8004c32:	ed93 7a00 	vldr	s14, [r3]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	3304      	adds	r3, #4
 8004c3a:	edd3 7a00 	vldr	s15, [r3]
 8004c3e:	eeb4 7a67 	vcmp.f32	s14, s15
 8004c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c46:	d111      	bne.n	8004c6c <inferencia_mamdani2+0x69c>
 8004c48:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004c4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c4c:	009b      	lsls	r3, r3, #2
 8004c4e:	4413      	add	r3, r2
 8004c50:	ed93 7a00 	vldr	s14, [r3]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	3308      	adds	r3, #8
 8004c58:	edd3 7a00 	vldr	s15, [r3]
 8004c5c:	eeb4 7a67 	vcmp.f32	s14, s15
 8004c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c64:	d102      	bne.n	8004c6c <inferencia_mamdani2+0x69c>
          float y=0; //ESTO ESTA SUJETO A CAMBIOS
 8004c66:	f04f 0300 	mov.w	r3, #0
 8004c6a:	61fb      	str	r3, [r7, #28]
    for(int i=0; i<tama; i++){
 8004c6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c6e:	3301      	adds	r3, #1
 8004c70:	657b      	str	r3, [r7, #84]	; 0x54
 8004c72:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	429a      	cmp	r2, r3
 8004c78:	f6ff af15 	blt.w	8004aa6 <inferencia_mamdani2+0x4d6>
 8004c7c:	46b5      	mov	sp, r6
        }
      }
  }
}
 8004c7e:	bf00      	nop
 8004c80:	377c      	adds	r7, #124	; 0x7c
 8004c82:	46bd      	mov	sp, r7
 8004c84:	ecbd 8b02 	vpop	{d8}
 8004c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004c8c <defusi>:

float defusi(float conju[],float U_VOL[],int tama){
 8004c8c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004c90:	ed2d 8b02 	vpush	{d8}
 8004c94:	b08d      	sub	sp, #52	; 0x34
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	60f8      	str	r0, [r7, #12]
 8004c9a:	60b9      	str	r1, [r7, #8]
 8004c9c:	607a      	str	r2, [r7, #4]
 8004c9e:	466b      	mov	r3, sp
 8004ca0:	461e      	mov	r6, r3
  float j=U_VOL[0],paso;
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
  paso = (absoluto(U_VOL[0])+absoluto(U_VOL[1]))/tama;
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	edd3 7a00 	vldr	s15, [r3]
 8004cae:	eeb0 0a67 	vmov.f32	s0, s15
 8004cb2:	f7ff fa79 	bl	80041a8 <absoluto>
 8004cb6:	eeb0 8a40 	vmov.f32	s16, s0
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	3304      	adds	r3, #4
 8004cbe:	edd3 7a00 	vldr	s15, [r3]
 8004cc2:	eeb0 0a67 	vmov.f32	s0, s15
 8004cc6:	f7ff fa6f 	bl	80041a8 <absoluto>
 8004cca:	eef0 7a40 	vmov.f32	s15, s0
 8004cce:	ee78 6a27 	vadd.f32	s13, s16, s15
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	ee07 3a90 	vmov	s15, r3
 8004cd8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004cdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ce0:	edc7 7a06 	vstr	s15, [r7, #24]
  float x[tama];
 8004ce4:	6879      	ldr	r1, [r7, #4]
 8004ce6:	1e4b      	subs	r3, r1, #1
 8004ce8:	617b      	str	r3, [r7, #20]
 8004cea:	460a      	mov	r2, r1
 8004cec:	2300      	movs	r3, #0
 8004cee:	4690      	mov	r8, r2
 8004cf0:	4699      	mov	r9, r3
 8004cf2:	f04f 0200 	mov.w	r2, #0
 8004cf6:	f04f 0300 	mov.w	r3, #0
 8004cfa:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8004cfe:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8004d02:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8004d06:	460a      	mov	r2, r1
 8004d08:	2300      	movs	r3, #0
 8004d0a:	4614      	mov	r4, r2
 8004d0c:	461d      	mov	r5, r3
 8004d0e:	f04f 0200 	mov.w	r2, #0
 8004d12:	f04f 0300 	mov.w	r3, #0
 8004d16:	016b      	lsls	r3, r5, #5
 8004d18:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8004d1c:	0162      	lsls	r2, r4, #5
 8004d1e:	460b      	mov	r3, r1
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	3307      	adds	r3, #7
 8004d24:	08db      	lsrs	r3, r3, #3
 8004d26:	00db      	lsls	r3, r3, #3
 8004d28:	ebad 0d03 	sub.w	sp, sp, r3
 8004d2c:	466b      	mov	r3, sp
 8004d2e:	3303      	adds	r3, #3
 8004d30:	089b      	lsrs	r3, r3, #2
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	613b      	str	r3, [r7, #16]
  float y0,area=0,res1=0;
 8004d36:	f04f 0300 	mov.w	r3, #0
 8004d3a:	627b      	str	r3, [r7, #36]	; 0x24
 8004d3c:	f04f 0300 	mov.w	r3, #0
 8004d40:	623b      	str	r3, [r7, #32]
  for(int i=0; i <tama;i++){
 8004d42:	2300      	movs	r3, #0
 8004d44:	61fb      	str	r3, [r7, #28]
 8004d46:	e037      	b.n	8004db8 <defusi+0x12c>
    x[i] = j;
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	69fb      	ldr	r3, [r7, #28]
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	4413      	add	r3, r2
 8004d50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d52:	601a      	str	r2, [r3, #0]
    j = j+paso;
 8004d54:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8004d58:	edd7 7a06 	vldr	s15, [r7, #24]
 8004d5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d60:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    area= area+conju[i];
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	009b      	lsls	r3, r3, #2
 8004d68:	68fa      	ldr	r2, [r7, #12]
 8004d6a:	4413      	add	r3, r2
 8004d6c:	edd3 7a00 	vldr	s15, [r3]
 8004d70:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004d74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d78:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    res1= res1+(conju[i]*x[i]);
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	009b      	lsls	r3, r3, #2
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	4413      	add	r3, r2
 8004d84:	ed93 7a00 	vldr	s14, [r3]
 8004d88:	693a      	ldr	r2, [r7, #16]
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	4413      	add	r3, r2
 8004d90:	edd3 7a00 	vldr	s15, [r3]
 8004d94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d98:	ed97 7a08 	vldr	s14, [r7, #32]
 8004d9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004da0:	edc7 7a08 	vstr	s15, [r7, #32]
    conju[i]=0;
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	68fa      	ldr	r2, [r7, #12]
 8004daa:	4413      	add	r3, r2
 8004dac:	f04f 0200 	mov.w	r2, #0
 8004db0:	601a      	str	r2, [r3, #0]
  for(int i=0; i <tama;i++){
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	3301      	adds	r3, #1
 8004db6:	61fb      	str	r3, [r7, #28]
 8004db8:	69fa      	ldr	r2, [r7, #28]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	dbc3      	blt.n	8004d48 <defusi+0xbc>
  }
  if(area ==0){
 8004dc0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004dc4:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dcc:	d103      	bne.n	8004dd6 <defusi+0x14a>
    y0 = 0;
 8004dce:	f04f 0300 	mov.w	r3, #0
 8004dd2:	62bb      	str	r3, [r7, #40]	; 0x28
 8004dd4:	e007      	b.n	8004de6 <defusi+0x15a>
  }
  else{
  y0 = res1/area;
 8004dd6:	edd7 6a08 	vldr	s13, [r7, #32]
 8004dda:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004dde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004de2:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
  }
  return y0;
 8004de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004de8:	46b5      	mov	sp, r6
 8004dea:	ee07 3a90 	vmov	s15, r3
}
 8004dee:	eeb0 0a67 	vmov.f32	s0, s15
 8004df2:	3734      	adds	r7, #52	; 0x34
 8004df4:	46bd      	mov	sp, r7
 8004df6:	ecbd 8b02 	vpop	{d8}
 8004dfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08004e00 <siprintf>:
 8004e00:	b40e      	push	{r1, r2, r3}
 8004e02:	b500      	push	{lr}
 8004e04:	b09c      	sub	sp, #112	; 0x70
 8004e06:	ab1d      	add	r3, sp, #116	; 0x74
 8004e08:	9002      	str	r0, [sp, #8]
 8004e0a:	9006      	str	r0, [sp, #24]
 8004e0c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004e10:	4809      	ldr	r0, [pc, #36]	; (8004e38 <siprintf+0x38>)
 8004e12:	9107      	str	r1, [sp, #28]
 8004e14:	9104      	str	r1, [sp, #16]
 8004e16:	4909      	ldr	r1, [pc, #36]	; (8004e3c <siprintf+0x3c>)
 8004e18:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e1c:	9105      	str	r1, [sp, #20]
 8004e1e:	6800      	ldr	r0, [r0, #0]
 8004e20:	9301      	str	r3, [sp, #4]
 8004e22:	a902      	add	r1, sp, #8
 8004e24:	f000 f992 	bl	800514c <_svfiprintf_r>
 8004e28:	9b02      	ldr	r3, [sp, #8]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	701a      	strb	r2, [r3, #0]
 8004e2e:	b01c      	add	sp, #112	; 0x70
 8004e30:	f85d eb04 	ldr.w	lr, [sp], #4
 8004e34:	b003      	add	sp, #12
 8004e36:	4770      	bx	lr
 8004e38:	200000d8 	.word	0x200000d8
 8004e3c:	ffff0208 	.word	0xffff0208

08004e40 <memset>:
 8004e40:	4402      	add	r2, r0
 8004e42:	4603      	mov	r3, r0
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d100      	bne.n	8004e4a <memset+0xa>
 8004e48:	4770      	bx	lr
 8004e4a:	f803 1b01 	strb.w	r1, [r3], #1
 8004e4e:	e7f9      	b.n	8004e44 <memset+0x4>

08004e50 <__errno>:
 8004e50:	4b01      	ldr	r3, [pc, #4]	; (8004e58 <__errno+0x8>)
 8004e52:	6818      	ldr	r0, [r3, #0]
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	200000d8 	.word	0x200000d8

08004e5c <__libc_init_array>:
 8004e5c:	b570      	push	{r4, r5, r6, lr}
 8004e5e:	4d0d      	ldr	r5, [pc, #52]	; (8004e94 <__libc_init_array+0x38>)
 8004e60:	4c0d      	ldr	r4, [pc, #52]	; (8004e98 <__libc_init_array+0x3c>)
 8004e62:	1b64      	subs	r4, r4, r5
 8004e64:	10a4      	asrs	r4, r4, #2
 8004e66:	2600      	movs	r6, #0
 8004e68:	42a6      	cmp	r6, r4
 8004e6a:	d109      	bne.n	8004e80 <__libc_init_array+0x24>
 8004e6c:	4d0b      	ldr	r5, [pc, #44]	; (8004e9c <__libc_init_array+0x40>)
 8004e6e:	4c0c      	ldr	r4, [pc, #48]	; (8004ea0 <__libc_init_array+0x44>)
 8004e70:	f000 fc6a 	bl	8005748 <_init>
 8004e74:	1b64      	subs	r4, r4, r5
 8004e76:	10a4      	asrs	r4, r4, #2
 8004e78:	2600      	movs	r6, #0
 8004e7a:	42a6      	cmp	r6, r4
 8004e7c:	d105      	bne.n	8004e8a <__libc_init_array+0x2e>
 8004e7e:	bd70      	pop	{r4, r5, r6, pc}
 8004e80:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e84:	4798      	blx	r3
 8004e86:	3601      	adds	r6, #1
 8004e88:	e7ee      	b.n	8004e68 <__libc_init_array+0xc>
 8004e8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e8e:	4798      	blx	r3
 8004e90:	3601      	adds	r6, #1
 8004e92:	e7f2      	b.n	8004e7a <__libc_init_array+0x1e>
 8004e94:	080057e0 	.word	0x080057e0
 8004e98:	080057e0 	.word	0x080057e0
 8004e9c:	080057e0 	.word	0x080057e0
 8004ea0:	080057e4 	.word	0x080057e4

08004ea4 <__retarget_lock_acquire_recursive>:
 8004ea4:	4770      	bx	lr

08004ea6 <__retarget_lock_release_recursive>:
 8004ea6:	4770      	bx	lr

08004ea8 <_free_r>:
 8004ea8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004eaa:	2900      	cmp	r1, #0
 8004eac:	d044      	beq.n	8004f38 <_free_r+0x90>
 8004eae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004eb2:	9001      	str	r0, [sp, #4]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	f1a1 0404 	sub.w	r4, r1, #4
 8004eba:	bfb8      	it	lt
 8004ebc:	18e4      	addlt	r4, r4, r3
 8004ebe:	f000 f8df 	bl	8005080 <__malloc_lock>
 8004ec2:	4a1e      	ldr	r2, [pc, #120]	; (8004f3c <_free_r+0x94>)
 8004ec4:	9801      	ldr	r0, [sp, #4]
 8004ec6:	6813      	ldr	r3, [r2, #0]
 8004ec8:	b933      	cbnz	r3, 8004ed8 <_free_r+0x30>
 8004eca:	6063      	str	r3, [r4, #4]
 8004ecc:	6014      	str	r4, [r2, #0]
 8004ece:	b003      	add	sp, #12
 8004ed0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004ed4:	f000 b8da 	b.w	800508c <__malloc_unlock>
 8004ed8:	42a3      	cmp	r3, r4
 8004eda:	d908      	bls.n	8004eee <_free_r+0x46>
 8004edc:	6825      	ldr	r5, [r4, #0]
 8004ede:	1961      	adds	r1, r4, r5
 8004ee0:	428b      	cmp	r3, r1
 8004ee2:	bf01      	itttt	eq
 8004ee4:	6819      	ldreq	r1, [r3, #0]
 8004ee6:	685b      	ldreq	r3, [r3, #4]
 8004ee8:	1949      	addeq	r1, r1, r5
 8004eea:	6021      	streq	r1, [r4, #0]
 8004eec:	e7ed      	b.n	8004eca <_free_r+0x22>
 8004eee:	461a      	mov	r2, r3
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	b10b      	cbz	r3, 8004ef8 <_free_r+0x50>
 8004ef4:	42a3      	cmp	r3, r4
 8004ef6:	d9fa      	bls.n	8004eee <_free_r+0x46>
 8004ef8:	6811      	ldr	r1, [r2, #0]
 8004efa:	1855      	adds	r5, r2, r1
 8004efc:	42a5      	cmp	r5, r4
 8004efe:	d10b      	bne.n	8004f18 <_free_r+0x70>
 8004f00:	6824      	ldr	r4, [r4, #0]
 8004f02:	4421      	add	r1, r4
 8004f04:	1854      	adds	r4, r2, r1
 8004f06:	42a3      	cmp	r3, r4
 8004f08:	6011      	str	r1, [r2, #0]
 8004f0a:	d1e0      	bne.n	8004ece <_free_r+0x26>
 8004f0c:	681c      	ldr	r4, [r3, #0]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	6053      	str	r3, [r2, #4]
 8004f12:	440c      	add	r4, r1
 8004f14:	6014      	str	r4, [r2, #0]
 8004f16:	e7da      	b.n	8004ece <_free_r+0x26>
 8004f18:	d902      	bls.n	8004f20 <_free_r+0x78>
 8004f1a:	230c      	movs	r3, #12
 8004f1c:	6003      	str	r3, [r0, #0]
 8004f1e:	e7d6      	b.n	8004ece <_free_r+0x26>
 8004f20:	6825      	ldr	r5, [r4, #0]
 8004f22:	1961      	adds	r1, r4, r5
 8004f24:	428b      	cmp	r3, r1
 8004f26:	bf04      	itt	eq
 8004f28:	6819      	ldreq	r1, [r3, #0]
 8004f2a:	685b      	ldreq	r3, [r3, #4]
 8004f2c:	6063      	str	r3, [r4, #4]
 8004f2e:	bf04      	itt	eq
 8004f30:	1949      	addeq	r1, r1, r5
 8004f32:	6021      	streq	r1, [r4, #0]
 8004f34:	6054      	str	r4, [r2, #4]
 8004f36:	e7ca      	b.n	8004ece <_free_r+0x26>
 8004f38:	b003      	add	sp, #12
 8004f3a:	bd30      	pop	{r4, r5, pc}
 8004f3c:	200002ec 	.word	0x200002ec

08004f40 <sbrk_aligned>:
 8004f40:	b570      	push	{r4, r5, r6, lr}
 8004f42:	4e0e      	ldr	r6, [pc, #56]	; (8004f7c <sbrk_aligned+0x3c>)
 8004f44:	460c      	mov	r4, r1
 8004f46:	6831      	ldr	r1, [r6, #0]
 8004f48:	4605      	mov	r5, r0
 8004f4a:	b911      	cbnz	r1, 8004f52 <sbrk_aligned+0x12>
 8004f4c:	f000 fba6 	bl	800569c <_sbrk_r>
 8004f50:	6030      	str	r0, [r6, #0]
 8004f52:	4621      	mov	r1, r4
 8004f54:	4628      	mov	r0, r5
 8004f56:	f000 fba1 	bl	800569c <_sbrk_r>
 8004f5a:	1c43      	adds	r3, r0, #1
 8004f5c:	d00a      	beq.n	8004f74 <sbrk_aligned+0x34>
 8004f5e:	1cc4      	adds	r4, r0, #3
 8004f60:	f024 0403 	bic.w	r4, r4, #3
 8004f64:	42a0      	cmp	r0, r4
 8004f66:	d007      	beq.n	8004f78 <sbrk_aligned+0x38>
 8004f68:	1a21      	subs	r1, r4, r0
 8004f6a:	4628      	mov	r0, r5
 8004f6c:	f000 fb96 	bl	800569c <_sbrk_r>
 8004f70:	3001      	adds	r0, #1
 8004f72:	d101      	bne.n	8004f78 <sbrk_aligned+0x38>
 8004f74:	f04f 34ff 	mov.w	r4, #4294967295
 8004f78:	4620      	mov	r0, r4
 8004f7a:	bd70      	pop	{r4, r5, r6, pc}
 8004f7c:	200002f0 	.word	0x200002f0

08004f80 <_malloc_r>:
 8004f80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f84:	1ccd      	adds	r5, r1, #3
 8004f86:	f025 0503 	bic.w	r5, r5, #3
 8004f8a:	3508      	adds	r5, #8
 8004f8c:	2d0c      	cmp	r5, #12
 8004f8e:	bf38      	it	cc
 8004f90:	250c      	movcc	r5, #12
 8004f92:	2d00      	cmp	r5, #0
 8004f94:	4607      	mov	r7, r0
 8004f96:	db01      	blt.n	8004f9c <_malloc_r+0x1c>
 8004f98:	42a9      	cmp	r1, r5
 8004f9a:	d905      	bls.n	8004fa8 <_malloc_r+0x28>
 8004f9c:	230c      	movs	r3, #12
 8004f9e:	603b      	str	r3, [r7, #0]
 8004fa0:	2600      	movs	r6, #0
 8004fa2:	4630      	mov	r0, r6
 8004fa4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fa8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800507c <_malloc_r+0xfc>
 8004fac:	f000 f868 	bl	8005080 <__malloc_lock>
 8004fb0:	f8d8 3000 	ldr.w	r3, [r8]
 8004fb4:	461c      	mov	r4, r3
 8004fb6:	bb5c      	cbnz	r4, 8005010 <_malloc_r+0x90>
 8004fb8:	4629      	mov	r1, r5
 8004fba:	4638      	mov	r0, r7
 8004fbc:	f7ff ffc0 	bl	8004f40 <sbrk_aligned>
 8004fc0:	1c43      	adds	r3, r0, #1
 8004fc2:	4604      	mov	r4, r0
 8004fc4:	d155      	bne.n	8005072 <_malloc_r+0xf2>
 8004fc6:	f8d8 4000 	ldr.w	r4, [r8]
 8004fca:	4626      	mov	r6, r4
 8004fcc:	2e00      	cmp	r6, #0
 8004fce:	d145      	bne.n	800505c <_malloc_r+0xdc>
 8004fd0:	2c00      	cmp	r4, #0
 8004fd2:	d048      	beq.n	8005066 <_malloc_r+0xe6>
 8004fd4:	6823      	ldr	r3, [r4, #0]
 8004fd6:	4631      	mov	r1, r6
 8004fd8:	4638      	mov	r0, r7
 8004fda:	eb04 0903 	add.w	r9, r4, r3
 8004fde:	f000 fb5d 	bl	800569c <_sbrk_r>
 8004fe2:	4581      	cmp	r9, r0
 8004fe4:	d13f      	bne.n	8005066 <_malloc_r+0xe6>
 8004fe6:	6821      	ldr	r1, [r4, #0]
 8004fe8:	1a6d      	subs	r5, r5, r1
 8004fea:	4629      	mov	r1, r5
 8004fec:	4638      	mov	r0, r7
 8004fee:	f7ff ffa7 	bl	8004f40 <sbrk_aligned>
 8004ff2:	3001      	adds	r0, #1
 8004ff4:	d037      	beq.n	8005066 <_malloc_r+0xe6>
 8004ff6:	6823      	ldr	r3, [r4, #0]
 8004ff8:	442b      	add	r3, r5
 8004ffa:	6023      	str	r3, [r4, #0]
 8004ffc:	f8d8 3000 	ldr.w	r3, [r8]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d038      	beq.n	8005076 <_malloc_r+0xf6>
 8005004:	685a      	ldr	r2, [r3, #4]
 8005006:	42a2      	cmp	r2, r4
 8005008:	d12b      	bne.n	8005062 <_malloc_r+0xe2>
 800500a:	2200      	movs	r2, #0
 800500c:	605a      	str	r2, [r3, #4]
 800500e:	e00f      	b.n	8005030 <_malloc_r+0xb0>
 8005010:	6822      	ldr	r2, [r4, #0]
 8005012:	1b52      	subs	r2, r2, r5
 8005014:	d41f      	bmi.n	8005056 <_malloc_r+0xd6>
 8005016:	2a0b      	cmp	r2, #11
 8005018:	d917      	bls.n	800504a <_malloc_r+0xca>
 800501a:	1961      	adds	r1, r4, r5
 800501c:	42a3      	cmp	r3, r4
 800501e:	6025      	str	r5, [r4, #0]
 8005020:	bf18      	it	ne
 8005022:	6059      	strne	r1, [r3, #4]
 8005024:	6863      	ldr	r3, [r4, #4]
 8005026:	bf08      	it	eq
 8005028:	f8c8 1000 	streq.w	r1, [r8]
 800502c:	5162      	str	r2, [r4, r5]
 800502e:	604b      	str	r3, [r1, #4]
 8005030:	4638      	mov	r0, r7
 8005032:	f104 060b 	add.w	r6, r4, #11
 8005036:	f000 f829 	bl	800508c <__malloc_unlock>
 800503a:	f026 0607 	bic.w	r6, r6, #7
 800503e:	1d23      	adds	r3, r4, #4
 8005040:	1af2      	subs	r2, r6, r3
 8005042:	d0ae      	beq.n	8004fa2 <_malloc_r+0x22>
 8005044:	1b9b      	subs	r3, r3, r6
 8005046:	50a3      	str	r3, [r4, r2]
 8005048:	e7ab      	b.n	8004fa2 <_malloc_r+0x22>
 800504a:	42a3      	cmp	r3, r4
 800504c:	6862      	ldr	r2, [r4, #4]
 800504e:	d1dd      	bne.n	800500c <_malloc_r+0x8c>
 8005050:	f8c8 2000 	str.w	r2, [r8]
 8005054:	e7ec      	b.n	8005030 <_malloc_r+0xb0>
 8005056:	4623      	mov	r3, r4
 8005058:	6864      	ldr	r4, [r4, #4]
 800505a:	e7ac      	b.n	8004fb6 <_malloc_r+0x36>
 800505c:	4634      	mov	r4, r6
 800505e:	6876      	ldr	r6, [r6, #4]
 8005060:	e7b4      	b.n	8004fcc <_malloc_r+0x4c>
 8005062:	4613      	mov	r3, r2
 8005064:	e7cc      	b.n	8005000 <_malloc_r+0x80>
 8005066:	230c      	movs	r3, #12
 8005068:	603b      	str	r3, [r7, #0]
 800506a:	4638      	mov	r0, r7
 800506c:	f000 f80e 	bl	800508c <__malloc_unlock>
 8005070:	e797      	b.n	8004fa2 <_malloc_r+0x22>
 8005072:	6025      	str	r5, [r4, #0]
 8005074:	e7dc      	b.n	8005030 <_malloc_r+0xb0>
 8005076:	605b      	str	r3, [r3, #4]
 8005078:	deff      	udf	#255	; 0xff
 800507a:	bf00      	nop
 800507c:	200002ec 	.word	0x200002ec

08005080 <__malloc_lock>:
 8005080:	4801      	ldr	r0, [pc, #4]	; (8005088 <__malloc_lock+0x8>)
 8005082:	f7ff bf0f 	b.w	8004ea4 <__retarget_lock_acquire_recursive>
 8005086:	bf00      	nop
 8005088:	200002e8 	.word	0x200002e8

0800508c <__malloc_unlock>:
 800508c:	4801      	ldr	r0, [pc, #4]	; (8005094 <__malloc_unlock+0x8>)
 800508e:	f7ff bf0a 	b.w	8004ea6 <__retarget_lock_release_recursive>
 8005092:	bf00      	nop
 8005094:	200002e8 	.word	0x200002e8

08005098 <__ssputs_r>:
 8005098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800509c:	688e      	ldr	r6, [r1, #8]
 800509e:	461f      	mov	r7, r3
 80050a0:	42be      	cmp	r6, r7
 80050a2:	680b      	ldr	r3, [r1, #0]
 80050a4:	4682      	mov	sl, r0
 80050a6:	460c      	mov	r4, r1
 80050a8:	4690      	mov	r8, r2
 80050aa:	d82c      	bhi.n	8005106 <__ssputs_r+0x6e>
 80050ac:	898a      	ldrh	r2, [r1, #12]
 80050ae:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80050b2:	d026      	beq.n	8005102 <__ssputs_r+0x6a>
 80050b4:	6965      	ldr	r5, [r4, #20]
 80050b6:	6909      	ldr	r1, [r1, #16]
 80050b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80050bc:	eba3 0901 	sub.w	r9, r3, r1
 80050c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80050c4:	1c7b      	adds	r3, r7, #1
 80050c6:	444b      	add	r3, r9
 80050c8:	106d      	asrs	r5, r5, #1
 80050ca:	429d      	cmp	r5, r3
 80050cc:	bf38      	it	cc
 80050ce:	461d      	movcc	r5, r3
 80050d0:	0553      	lsls	r3, r2, #21
 80050d2:	d527      	bpl.n	8005124 <__ssputs_r+0x8c>
 80050d4:	4629      	mov	r1, r5
 80050d6:	f7ff ff53 	bl	8004f80 <_malloc_r>
 80050da:	4606      	mov	r6, r0
 80050dc:	b360      	cbz	r0, 8005138 <__ssputs_r+0xa0>
 80050de:	6921      	ldr	r1, [r4, #16]
 80050e0:	464a      	mov	r2, r9
 80050e2:	f000 faeb 	bl	80056bc <memcpy>
 80050e6:	89a3      	ldrh	r3, [r4, #12]
 80050e8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80050ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050f0:	81a3      	strh	r3, [r4, #12]
 80050f2:	6126      	str	r6, [r4, #16]
 80050f4:	6165      	str	r5, [r4, #20]
 80050f6:	444e      	add	r6, r9
 80050f8:	eba5 0509 	sub.w	r5, r5, r9
 80050fc:	6026      	str	r6, [r4, #0]
 80050fe:	60a5      	str	r5, [r4, #8]
 8005100:	463e      	mov	r6, r7
 8005102:	42be      	cmp	r6, r7
 8005104:	d900      	bls.n	8005108 <__ssputs_r+0x70>
 8005106:	463e      	mov	r6, r7
 8005108:	6820      	ldr	r0, [r4, #0]
 800510a:	4632      	mov	r2, r6
 800510c:	4641      	mov	r1, r8
 800510e:	f000 faab 	bl	8005668 <memmove>
 8005112:	68a3      	ldr	r3, [r4, #8]
 8005114:	1b9b      	subs	r3, r3, r6
 8005116:	60a3      	str	r3, [r4, #8]
 8005118:	6823      	ldr	r3, [r4, #0]
 800511a:	4433      	add	r3, r6
 800511c:	6023      	str	r3, [r4, #0]
 800511e:	2000      	movs	r0, #0
 8005120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005124:	462a      	mov	r2, r5
 8005126:	f000 fad7 	bl	80056d8 <_realloc_r>
 800512a:	4606      	mov	r6, r0
 800512c:	2800      	cmp	r0, #0
 800512e:	d1e0      	bne.n	80050f2 <__ssputs_r+0x5a>
 8005130:	6921      	ldr	r1, [r4, #16]
 8005132:	4650      	mov	r0, sl
 8005134:	f7ff feb8 	bl	8004ea8 <_free_r>
 8005138:	230c      	movs	r3, #12
 800513a:	f8ca 3000 	str.w	r3, [sl]
 800513e:	89a3      	ldrh	r3, [r4, #12]
 8005140:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005144:	81a3      	strh	r3, [r4, #12]
 8005146:	f04f 30ff 	mov.w	r0, #4294967295
 800514a:	e7e9      	b.n	8005120 <__ssputs_r+0x88>

0800514c <_svfiprintf_r>:
 800514c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005150:	4698      	mov	r8, r3
 8005152:	898b      	ldrh	r3, [r1, #12]
 8005154:	061b      	lsls	r3, r3, #24
 8005156:	b09d      	sub	sp, #116	; 0x74
 8005158:	4607      	mov	r7, r0
 800515a:	460d      	mov	r5, r1
 800515c:	4614      	mov	r4, r2
 800515e:	d50e      	bpl.n	800517e <_svfiprintf_r+0x32>
 8005160:	690b      	ldr	r3, [r1, #16]
 8005162:	b963      	cbnz	r3, 800517e <_svfiprintf_r+0x32>
 8005164:	2140      	movs	r1, #64	; 0x40
 8005166:	f7ff ff0b 	bl	8004f80 <_malloc_r>
 800516a:	6028      	str	r0, [r5, #0]
 800516c:	6128      	str	r0, [r5, #16]
 800516e:	b920      	cbnz	r0, 800517a <_svfiprintf_r+0x2e>
 8005170:	230c      	movs	r3, #12
 8005172:	603b      	str	r3, [r7, #0]
 8005174:	f04f 30ff 	mov.w	r0, #4294967295
 8005178:	e0d0      	b.n	800531c <_svfiprintf_r+0x1d0>
 800517a:	2340      	movs	r3, #64	; 0x40
 800517c:	616b      	str	r3, [r5, #20]
 800517e:	2300      	movs	r3, #0
 8005180:	9309      	str	r3, [sp, #36]	; 0x24
 8005182:	2320      	movs	r3, #32
 8005184:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005188:	f8cd 800c 	str.w	r8, [sp, #12]
 800518c:	2330      	movs	r3, #48	; 0x30
 800518e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005334 <_svfiprintf_r+0x1e8>
 8005192:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005196:	f04f 0901 	mov.w	r9, #1
 800519a:	4623      	mov	r3, r4
 800519c:	469a      	mov	sl, r3
 800519e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80051a2:	b10a      	cbz	r2, 80051a8 <_svfiprintf_r+0x5c>
 80051a4:	2a25      	cmp	r2, #37	; 0x25
 80051a6:	d1f9      	bne.n	800519c <_svfiprintf_r+0x50>
 80051a8:	ebba 0b04 	subs.w	fp, sl, r4
 80051ac:	d00b      	beq.n	80051c6 <_svfiprintf_r+0x7a>
 80051ae:	465b      	mov	r3, fp
 80051b0:	4622      	mov	r2, r4
 80051b2:	4629      	mov	r1, r5
 80051b4:	4638      	mov	r0, r7
 80051b6:	f7ff ff6f 	bl	8005098 <__ssputs_r>
 80051ba:	3001      	adds	r0, #1
 80051bc:	f000 80a9 	beq.w	8005312 <_svfiprintf_r+0x1c6>
 80051c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80051c2:	445a      	add	r2, fp
 80051c4:	9209      	str	r2, [sp, #36]	; 0x24
 80051c6:	f89a 3000 	ldrb.w	r3, [sl]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	f000 80a1 	beq.w	8005312 <_svfiprintf_r+0x1c6>
 80051d0:	2300      	movs	r3, #0
 80051d2:	f04f 32ff 	mov.w	r2, #4294967295
 80051d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80051da:	f10a 0a01 	add.w	sl, sl, #1
 80051de:	9304      	str	r3, [sp, #16]
 80051e0:	9307      	str	r3, [sp, #28]
 80051e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80051e6:	931a      	str	r3, [sp, #104]	; 0x68
 80051e8:	4654      	mov	r4, sl
 80051ea:	2205      	movs	r2, #5
 80051ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051f0:	4850      	ldr	r0, [pc, #320]	; (8005334 <_svfiprintf_r+0x1e8>)
 80051f2:	f7fb f815 	bl	8000220 <memchr>
 80051f6:	9a04      	ldr	r2, [sp, #16]
 80051f8:	b9d8      	cbnz	r0, 8005232 <_svfiprintf_r+0xe6>
 80051fa:	06d0      	lsls	r0, r2, #27
 80051fc:	bf44      	itt	mi
 80051fe:	2320      	movmi	r3, #32
 8005200:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005204:	0711      	lsls	r1, r2, #28
 8005206:	bf44      	itt	mi
 8005208:	232b      	movmi	r3, #43	; 0x2b
 800520a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800520e:	f89a 3000 	ldrb.w	r3, [sl]
 8005212:	2b2a      	cmp	r3, #42	; 0x2a
 8005214:	d015      	beq.n	8005242 <_svfiprintf_r+0xf6>
 8005216:	9a07      	ldr	r2, [sp, #28]
 8005218:	4654      	mov	r4, sl
 800521a:	2000      	movs	r0, #0
 800521c:	f04f 0c0a 	mov.w	ip, #10
 8005220:	4621      	mov	r1, r4
 8005222:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005226:	3b30      	subs	r3, #48	; 0x30
 8005228:	2b09      	cmp	r3, #9
 800522a:	d94d      	bls.n	80052c8 <_svfiprintf_r+0x17c>
 800522c:	b1b0      	cbz	r0, 800525c <_svfiprintf_r+0x110>
 800522e:	9207      	str	r2, [sp, #28]
 8005230:	e014      	b.n	800525c <_svfiprintf_r+0x110>
 8005232:	eba0 0308 	sub.w	r3, r0, r8
 8005236:	fa09 f303 	lsl.w	r3, r9, r3
 800523a:	4313      	orrs	r3, r2
 800523c:	9304      	str	r3, [sp, #16]
 800523e:	46a2      	mov	sl, r4
 8005240:	e7d2      	b.n	80051e8 <_svfiprintf_r+0x9c>
 8005242:	9b03      	ldr	r3, [sp, #12]
 8005244:	1d19      	adds	r1, r3, #4
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	9103      	str	r1, [sp, #12]
 800524a:	2b00      	cmp	r3, #0
 800524c:	bfbb      	ittet	lt
 800524e:	425b      	neglt	r3, r3
 8005250:	f042 0202 	orrlt.w	r2, r2, #2
 8005254:	9307      	strge	r3, [sp, #28]
 8005256:	9307      	strlt	r3, [sp, #28]
 8005258:	bfb8      	it	lt
 800525a:	9204      	strlt	r2, [sp, #16]
 800525c:	7823      	ldrb	r3, [r4, #0]
 800525e:	2b2e      	cmp	r3, #46	; 0x2e
 8005260:	d10c      	bne.n	800527c <_svfiprintf_r+0x130>
 8005262:	7863      	ldrb	r3, [r4, #1]
 8005264:	2b2a      	cmp	r3, #42	; 0x2a
 8005266:	d134      	bne.n	80052d2 <_svfiprintf_r+0x186>
 8005268:	9b03      	ldr	r3, [sp, #12]
 800526a:	1d1a      	adds	r2, r3, #4
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	9203      	str	r2, [sp, #12]
 8005270:	2b00      	cmp	r3, #0
 8005272:	bfb8      	it	lt
 8005274:	f04f 33ff 	movlt.w	r3, #4294967295
 8005278:	3402      	adds	r4, #2
 800527a:	9305      	str	r3, [sp, #20]
 800527c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8005344 <_svfiprintf_r+0x1f8>
 8005280:	7821      	ldrb	r1, [r4, #0]
 8005282:	2203      	movs	r2, #3
 8005284:	4650      	mov	r0, sl
 8005286:	f7fa ffcb 	bl	8000220 <memchr>
 800528a:	b138      	cbz	r0, 800529c <_svfiprintf_r+0x150>
 800528c:	9b04      	ldr	r3, [sp, #16]
 800528e:	eba0 000a 	sub.w	r0, r0, sl
 8005292:	2240      	movs	r2, #64	; 0x40
 8005294:	4082      	lsls	r2, r0
 8005296:	4313      	orrs	r3, r2
 8005298:	3401      	adds	r4, #1
 800529a:	9304      	str	r3, [sp, #16]
 800529c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052a0:	4825      	ldr	r0, [pc, #148]	; (8005338 <_svfiprintf_r+0x1ec>)
 80052a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80052a6:	2206      	movs	r2, #6
 80052a8:	f7fa ffba 	bl	8000220 <memchr>
 80052ac:	2800      	cmp	r0, #0
 80052ae:	d038      	beq.n	8005322 <_svfiprintf_r+0x1d6>
 80052b0:	4b22      	ldr	r3, [pc, #136]	; (800533c <_svfiprintf_r+0x1f0>)
 80052b2:	bb1b      	cbnz	r3, 80052fc <_svfiprintf_r+0x1b0>
 80052b4:	9b03      	ldr	r3, [sp, #12]
 80052b6:	3307      	adds	r3, #7
 80052b8:	f023 0307 	bic.w	r3, r3, #7
 80052bc:	3308      	adds	r3, #8
 80052be:	9303      	str	r3, [sp, #12]
 80052c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052c2:	4433      	add	r3, r6
 80052c4:	9309      	str	r3, [sp, #36]	; 0x24
 80052c6:	e768      	b.n	800519a <_svfiprintf_r+0x4e>
 80052c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80052cc:	460c      	mov	r4, r1
 80052ce:	2001      	movs	r0, #1
 80052d0:	e7a6      	b.n	8005220 <_svfiprintf_r+0xd4>
 80052d2:	2300      	movs	r3, #0
 80052d4:	3401      	adds	r4, #1
 80052d6:	9305      	str	r3, [sp, #20]
 80052d8:	4619      	mov	r1, r3
 80052da:	f04f 0c0a 	mov.w	ip, #10
 80052de:	4620      	mov	r0, r4
 80052e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80052e4:	3a30      	subs	r2, #48	; 0x30
 80052e6:	2a09      	cmp	r2, #9
 80052e8:	d903      	bls.n	80052f2 <_svfiprintf_r+0x1a6>
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d0c6      	beq.n	800527c <_svfiprintf_r+0x130>
 80052ee:	9105      	str	r1, [sp, #20]
 80052f0:	e7c4      	b.n	800527c <_svfiprintf_r+0x130>
 80052f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80052f6:	4604      	mov	r4, r0
 80052f8:	2301      	movs	r3, #1
 80052fa:	e7f0      	b.n	80052de <_svfiprintf_r+0x192>
 80052fc:	ab03      	add	r3, sp, #12
 80052fe:	9300      	str	r3, [sp, #0]
 8005300:	462a      	mov	r2, r5
 8005302:	4b0f      	ldr	r3, [pc, #60]	; (8005340 <_svfiprintf_r+0x1f4>)
 8005304:	a904      	add	r1, sp, #16
 8005306:	4638      	mov	r0, r7
 8005308:	f3af 8000 	nop.w
 800530c:	1c42      	adds	r2, r0, #1
 800530e:	4606      	mov	r6, r0
 8005310:	d1d6      	bne.n	80052c0 <_svfiprintf_r+0x174>
 8005312:	89ab      	ldrh	r3, [r5, #12]
 8005314:	065b      	lsls	r3, r3, #25
 8005316:	f53f af2d 	bmi.w	8005174 <_svfiprintf_r+0x28>
 800531a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800531c:	b01d      	add	sp, #116	; 0x74
 800531e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005322:	ab03      	add	r3, sp, #12
 8005324:	9300      	str	r3, [sp, #0]
 8005326:	462a      	mov	r2, r5
 8005328:	4b05      	ldr	r3, [pc, #20]	; (8005340 <_svfiprintf_r+0x1f4>)
 800532a:	a904      	add	r1, sp, #16
 800532c:	4638      	mov	r0, r7
 800532e:	f000 f879 	bl	8005424 <_printf_i>
 8005332:	e7eb      	b.n	800530c <_svfiprintf_r+0x1c0>
 8005334:	080057a4 	.word	0x080057a4
 8005338:	080057ae 	.word	0x080057ae
 800533c:	00000000 	.word	0x00000000
 8005340:	08005099 	.word	0x08005099
 8005344:	080057aa 	.word	0x080057aa

08005348 <_printf_common>:
 8005348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800534c:	4616      	mov	r6, r2
 800534e:	4699      	mov	r9, r3
 8005350:	688a      	ldr	r2, [r1, #8]
 8005352:	690b      	ldr	r3, [r1, #16]
 8005354:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005358:	4293      	cmp	r3, r2
 800535a:	bfb8      	it	lt
 800535c:	4613      	movlt	r3, r2
 800535e:	6033      	str	r3, [r6, #0]
 8005360:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005364:	4607      	mov	r7, r0
 8005366:	460c      	mov	r4, r1
 8005368:	b10a      	cbz	r2, 800536e <_printf_common+0x26>
 800536a:	3301      	adds	r3, #1
 800536c:	6033      	str	r3, [r6, #0]
 800536e:	6823      	ldr	r3, [r4, #0]
 8005370:	0699      	lsls	r1, r3, #26
 8005372:	bf42      	ittt	mi
 8005374:	6833      	ldrmi	r3, [r6, #0]
 8005376:	3302      	addmi	r3, #2
 8005378:	6033      	strmi	r3, [r6, #0]
 800537a:	6825      	ldr	r5, [r4, #0]
 800537c:	f015 0506 	ands.w	r5, r5, #6
 8005380:	d106      	bne.n	8005390 <_printf_common+0x48>
 8005382:	f104 0a19 	add.w	sl, r4, #25
 8005386:	68e3      	ldr	r3, [r4, #12]
 8005388:	6832      	ldr	r2, [r6, #0]
 800538a:	1a9b      	subs	r3, r3, r2
 800538c:	42ab      	cmp	r3, r5
 800538e:	dc26      	bgt.n	80053de <_printf_common+0x96>
 8005390:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005394:	1e13      	subs	r3, r2, #0
 8005396:	6822      	ldr	r2, [r4, #0]
 8005398:	bf18      	it	ne
 800539a:	2301      	movne	r3, #1
 800539c:	0692      	lsls	r2, r2, #26
 800539e:	d42b      	bmi.n	80053f8 <_printf_common+0xb0>
 80053a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80053a4:	4649      	mov	r1, r9
 80053a6:	4638      	mov	r0, r7
 80053a8:	47c0      	blx	r8
 80053aa:	3001      	adds	r0, #1
 80053ac:	d01e      	beq.n	80053ec <_printf_common+0xa4>
 80053ae:	6823      	ldr	r3, [r4, #0]
 80053b0:	6922      	ldr	r2, [r4, #16]
 80053b2:	f003 0306 	and.w	r3, r3, #6
 80053b6:	2b04      	cmp	r3, #4
 80053b8:	bf02      	ittt	eq
 80053ba:	68e5      	ldreq	r5, [r4, #12]
 80053bc:	6833      	ldreq	r3, [r6, #0]
 80053be:	1aed      	subeq	r5, r5, r3
 80053c0:	68a3      	ldr	r3, [r4, #8]
 80053c2:	bf0c      	ite	eq
 80053c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80053c8:	2500      	movne	r5, #0
 80053ca:	4293      	cmp	r3, r2
 80053cc:	bfc4      	itt	gt
 80053ce:	1a9b      	subgt	r3, r3, r2
 80053d0:	18ed      	addgt	r5, r5, r3
 80053d2:	2600      	movs	r6, #0
 80053d4:	341a      	adds	r4, #26
 80053d6:	42b5      	cmp	r5, r6
 80053d8:	d11a      	bne.n	8005410 <_printf_common+0xc8>
 80053da:	2000      	movs	r0, #0
 80053dc:	e008      	b.n	80053f0 <_printf_common+0xa8>
 80053de:	2301      	movs	r3, #1
 80053e0:	4652      	mov	r2, sl
 80053e2:	4649      	mov	r1, r9
 80053e4:	4638      	mov	r0, r7
 80053e6:	47c0      	blx	r8
 80053e8:	3001      	adds	r0, #1
 80053ea:	d103      	bne.n	80053f4 <_printf_common+0xac>
 80053ec:	f04f 30ff 	mov.w	r0, #4294967295
 80053f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053f4:	3501      	adds	r5, #1
 80053f6:	e7c6      	b.n	8005386 <_printf_common+0x3e>
 80053f8:	18e1      	adds	r1, r4, r3
 80053fa:	1c5a      	adds	r2, r3, #1
 80053fc:	2030      	movs	r0, #48	; 0x30
 80053fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005402:	4422      	add	r2, r4
 8005404:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005408:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800540c:	3302      	adds	r3, #2
 800540e:	e7c7      	b.n	80053a0 <_printf_common+0x58>
 8005410:	2301      	movs	r3, #1
 8005412:	4622      	mov	r2, r4
 8005414:	4649      	mov	r1, r9
 8005416:	4638      	mov	r0, r7
 8005418:	47c0      	blx	r8
 800541a:	3001      	adds	r0, #1
 800541c:	d0e6      	beq.n	80053ec <_printf_common+0xa4>
 800541e:	3601      	adds	r6, #1
 8005420:	e7d9      	b.n	80053d6 <_printf_common+0x8e>
	...

08005424 <_printf_i>:
 8005424:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005428:	7e0f      	ldrb	r7, [r1, #24]
 800542a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800542c:	2f78      	cmp	r7, #120	; 0x78
 800542e:	4691      	mov	r9, r2
 8005430:	4680      	mov	r8, r0
 8005432:	460c      	mov	r4, r1
 8005434:	469a      	mov	sl, r3
 8005436:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800543a:	d807      	bhi.n	800544c <_printf_i+0x28>
 800543c:	2f62      	cmp	r7, #98	; 0x62
 800543e:	d80a      	bhi.n	8005456 <_printf_i+0x32>
 8005440:	2f00      	cmp	r7, #0
 8005442:	f000 80d4 	beq.w	80055ee <_printf_i+0x1ca>
 8005446:	2f58      	cmp	r7, #88	; 0x58
 8005448:	f000 80c0 	beq.w	80055cc <_printf_i+0x1a8>
 800544c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005450:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005454:	e03a      	b.n	80054cc <_printf_i+0xa8>
 8005456:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800545a:	2b15      	cmp	r3, #21
 800545c:	d8f6      	bhi.n	800544c <_printf_i+0x28>
 800545e:	a101      	add	r1, pc, #4	; (adr r1, 8005464 <_printf_i+0x40>)
 8005460:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005464:	080054bd 	.word	0x080054bd
 8005468:	080054d1 	.word	0x080054d1
 800546c:	0800544d 	.word	0x0800544d
 8005470:	0800544d 	.word	0x0800544d
 8005474:	0800544d 	.word	0x0800544d
 8005478:	0800544d 	.word	0x0800544d
 800547c:	080054d1 	.word	0x080054d1
 8005480:	0800544d 	.word	0x0800544d
 8005484:	0800544d 	.word	0x0800544d
 8005488:	0800544d 	.word	0x0800544d
 800548c:	0800544d 	.word	0x0800544d
 8005490:	080055d5 	.word	0x080055d5
 8005494:	080054fd 	.word	0x080054fd
 8005498:	0800558f 	.word	0x0800558f
 800549c:	0800544d 	.word	0x0800544d
 80054a0:	0800544d 	.word	0x0800544d
 80054a4:	080055f7 	.word	0x080055f7
 80054a8:	0800544d 	.word	0x0800544d
 80054ac:	080054fd 	.word	0x080054fd
 80054b0:	0800544d 	.word	0x0800544d
 80054b4:	0800544d 	.word	0x0800544d
 80054b8:	08005597 	.word	0x08005597
 80054bc:	682b      	ldr	r3, [r5, #0]
 80054be:	1d1a      	adds	r2, r3, #4
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	602a      	str	r2, [r5, #0]
 80054c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80054c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80054cc:	2301      	movs	r3, #1
 80054ce:	e09f      	b.n	8005610 <_printf_i+0x1ec>
 80054d0:	6820      	ldr	r0, [r4, #0]
 80054d2:	682b      	ldr	r3, [r5, #0]
 80054d4:	0607      	lsls	r7, r0, #24
 80054d6:	f103 0104 	add.w	r1, r3, #4
 80054da:	6029      	str	r1, [r5, #0]
 80054dc:	d501      	bpl.n	80054e2 <_printf_i+0xbe>
 80054de:	681e      	ldr	r6, [r3, #0]
 80054e0:	e003      	b.n	80054ea <_printf_i+0xc6>
 80054e2:	0646      	lsls	r6, r0, #25
 80054e4:	d5fb      	bpl.n	80054de <_printf_i+0xba>
 80054e6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80054ea:	2e00      	cmp	r6, #0
 80054ec:	da03      	bge.n	80054f6 <_printf_i+0xd2>
 80054ee:	232d      	movs	r3, #45	; 0x2d
 80054f0:	4276      	negs	r6, r6
 80054f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054f6:	485a      	ldr	r0, [pc, #360]	; (8005660 <_printf_i+0x23c>)
 80054f8:	230a      	movs	r3, #10
 80054fa:	e012      	b.n	8005522 <_printf_i+0xfe>
 80054fc:	682b      	ldr	r3, [r5, #0]
 80054fe:	6820      	ldr	r0, [r4, #0]
 8005500:	1d19      	adds	r1, r3, #4
 8005502:	6029      	str	r1, [r5, #0]
 8005504:	0605      	lsls	r5, r0, #24
 8005506:	d501      	bpl.n	800550c <_printf_i+0xe8>
 8005508:	681e      	ldr	r6, [r3, #0]
 800550a:	e002      	b.n	8005512 <_printf_i+0xee>
 800550c:	0641      	lsls	r1, r0, #25
 800550e:	d5fb      	bpl.n	8005508 <_printf_i+0xe4>
 8005510:	881e      	ldrh	r6, [r3, #0]
 8005512:	4853      	ldr	r0, [pc, #332]	; (8005660 <_printf_i+0x23c>)
 8005514:	2f6f      	cmp	r7, #111	; 0x6f
 8005516:	bf0c      	ite	eq
 8005518:	2308      	moveq	r3, #8
 800551a:	230a      	movne	r3, #10
 800551c:	2100      	movs	r1, #0
 800551e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005522:	6865      	ldr	r5, [r4, #4]
 8005524:	60a5      	str	r5, [r4, #8]
 8005526:	2d00      	cmp	r5, #0
 8005528:	bfa2      	ittt	ge
 800552a:	6821      	ldrge	r1, [r4, #0]
 800552c:	f021 0104 	bicge.w	r1, r1, #4
 8005530:	6021      	strge	r1, [r4, #0]
 8005532:	b90e      	cbnz	r6, 8005538 <_printf_i+0x114>
 8005534:	2d00      	cmp	r5, #0
 8005536:	d04b      	beq.n	80055d0 <_printf_i+0x1ac>
 8005538:	4615      	mov	r5, r2
 800553a:	fbb6 f1f3 	udiv	r1, r6, r3
 800553e:	fb03 6711 	mls	r7, r3, r1, r6
 8005542:	5dc7      	ldrb	r7, [r0, r7]
 8005544:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005548:	4637      	mov	r7, r6
 800554a:	42bb      	cmp	r3, r7
 800554c:	460e      	mov	r6, r1
 800554e:	d9f4      	bls.n	800553a <_printf_i+0x116>
 8005550:	2b08      	cmp	r3, #8
 8005552:	d10b      	bne.n	800556c <_printf_i+0x148>
 8005554:	6823      	ldr	r3, [r4, #0]
 8005556:	07de      	lsls	r6, r3, #31
 8005558:	d508      	bpl.n	800556c <_printf_i+0x148>
 800555a:	6923      	ldr	r3, [r4, #16]
 800555c:	6861      	ldr	r1, [r4, #4]
 800555e:	4299      	cmp	r1, r3
 8005560:	bfde      	ittt	le
 8005562:	2330      	movle	r3, #48	; 0x30
 8005564:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005568:	f105 35ff 	addle.w	r5, r5, #4294967295
 800556c:	1b52      	subs	r2, r2, r5
 800556e:	6122      	str	r2, [r4, #16]
 8005570:	f8cd a000 	str.w	sl, [sp]
 8005574:	464b      	mov	r3, r9
 8005576:	aa03      	add	r2, sp, #12
 8005578:	4621      	mov	r1, r4
 800557a:	4640      	mov	r0, r8
 800557c:	f7ff fee4 	bl	8005348 <_printf_common>
 8005580:	3001      	adds	r0, #1
 8005582:	d14a      	bne.n	800561a <_printf_i+0x1f6>
 8005584:	f04f 30ff 	mov.w	r0, #4294967295
 8005588:	b004      	add	sp, #16
 800558a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800558e:	6823      	ldr	r3, [r4, #0]
 8005590:	f043 0320 	orr.w	r3, r3, #32
 8005594:	6023      	str	r3, [r4, #0]
 8005596:	4833      	ldr	r0, [pc, #204]	; (8005664 <_printf_i+0x240>)
 8005598:	2778      	movs	r7, #120	; 0x78
 800559a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800559e:	6823      	ldr	r3, [r4, #0]
 80055a0:	6829      	ldr	r1, [r5, #0]
 80055a2:	061f      	lsls	r7, r3, #24
 80055a4:	f851 6b04 	ldr.w	r6, [r1], #4
 80055a8:	d402      	bmi.n	80055b0 <_printf_i+0x18c>
 80055aa:	065f      	lsls	r7, r3, #25
 80055ac:	bf48      	it	mi
 80055ae:	b2b6      	uxthmi	r6, r6
 80055b0:	07df      	lsls	r7, r3, #31
 80055b2:	bf48      	it	mi
 80055b4:	f043 0320 	orrmi.w	r3, r3, #32
 80055b8:	6029      	str	r1, [r5, #0]
 80055ba:	bf48      	it	mi
 80055bc:	6023      	strmi	r3, [r4, #0]
 80055be:	b91e      	cbnz	r6, 80055c8 <_printf_i+0x1a4>
 80055c0:	6823      	ldr	r3, [r4, #0]
 80055c2:	f023 0320 	bic.w	r3, r3, #32
 80055c6:	6023      	str	r3, [r4, #0]
 80055c8:	2310      	movs	r3, #16
 80055ca:	e7a7      	b.n	800551c <_printf_i+0xf8>
 80055cc:	4824      	ldr	r0, [pc, #144]	; (8005660 <_printf_i+0x23c>)
 80055ce:	e7e4      	b.n	800559a <_printf_i+0x176>
 80055d0:	4615      	mov	r5, r2
 80055d2:	e7bd      	b.n	8005550 <_printf_i+0x12c>
 80055d4:	682b      	ldr	r3, [r5, #0]
 80055d6:	6826      	ldr	r6, [r4, #0]
 80055d8:	6961      	ldr	r1, [r4, #20]
 80055da:	1d18      	adds	r0, r3, #4
 80055dc:	6028      	str	r0, [r5, #0]
 80055de:	0635      	lsls	r5, r6, #24
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	d501      	bpl.n	80055e8 <_printf_i+0x1c4>
 80055e4:	6019      	str	r1, [r3, #0]
 80055e6:	e002      	b.n	80055ee <_printf_i+0x1ca>
 80055e8:	0670      	lsls	r0, r6, #25
 80055ea:	d5fb      	bpl.n	80055e4 <_printf_i+0x1c0>
 80055ec:	8019      	strh	r1, [r3, #0]
 80055ee:	2300      	movs	r3, #0
 80055f0:	6123      	str	r3, [r4, #16]
 80055f2:	4615      	mov	r5, r2
 80055f4:	e7bc      	b.n	8005570 <_printf_i+0x14c>
 80055f6:	682b      	ldr	r3, [r5, #0]
 80055f8:	1d1a      	adds	r2, r3, #4
 80055fa:	602a      	str	r2, [r5, #0]
 80055fc:	681d      	ldr	r5, [r3, #0]
 80055fe:	6862      	ldr	r2, [r4, #4]
 8005600:	2100      	movs	r1, #0
 8005602:	4628      	mov	r0, r5
 8005604:	f7fa fe0c 	bl	8000220 <memchr>
 8005608:	b108      	cbz	r0, 800560e <_printf_i+0x1ea>
 800560a:	1b40      	subs	r0, r0, r5
 800560c:	6060      	str	r0, [r4, #4]
 800560e:	6863      	ldr	r3, [r4, #4]
 8005610:	6123      	str	r3, [r4, #16]
 8005612:	2300      	movs	r3, #0
 8005614:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005618:	e7aa      	b.n	8005570 <_printf_i+0x14c>
 800561a:	6923      	ldr	r3, [r4, #16]
 800561c:	462a      	mov	r2, r5
 800561e:	4649      	mov	r1, r9
 8005620:	4640      	mov	r0, r8
 8005622:	47d0      	blx	sl
 8005624:	3001      	adds	r0, #1
 8005626:	d0ad      	beq.n	8005584 <_printf_i+0x160>
 8005628:	6823      	ldr	r3, [r4, #0]
 800562a:	079b      	lsls	r3, r3, #30
 800562c:	d413      	bmi.n	8005656 <_printf_i+0x232>
 800562e:	68e0      	ldr	r0, [r4, #12]
 8005630:	9b03      	ldr	r3, [sp, #12]
 8005632:	4298      	cmp	r0, r3
 8005634:	bfb8      	it	lt
 8005636:	4618      	movlt	r0, r3
 8005638:	e7a6      	b.n	8005588 <_printf_i+0x164>
 800563a:	2301      	movs	r3, #1
 800563c:	4632      	mov	r2, r6
 800563e:	4649      	mov	r1, r9
 8005640:	4640      	mov	r0, r8
 8005642:	47d0      	blx	sl
 8005644:	3001      	adds	r0, #1
 8005646:	d09d      	beq.n	8005584 <_printf_i+0x160>
 8005648:	3501      	adds	r5, #1
 800564a:	68e3      	ldr	r3, [r4, #12]
 800564c:	9903      	ldr	r1, [sp, #12]
 800564e:	1a5b      	subs	r3, r3, r1
 8005650:	42ab      	cmp	r3, r5
 8005652:	dcf2      	bgt.n	800563a <_printf_i+0x216>
 8005654:	e7eb      	b.n	800562e <_printf_i+0x20a>
 8005656:	2500      	movs	r5, #0
 8005658:	f104 0619 	add.w	r6, r4, #25
 800565c:	e7f5      	b.n	800564a <_printf_i+0x226>
 800565e:	bf00      	nop
 8005660:	080057b5 	.word	0x080057b5
 8005664:	080057c6 	.word	0x080057c6

08005668 <memmove>:
 8005668:	4288      	cmp	r0, r1
 800566a:	b510      	push	{r4, lr}
 800566c:	eb01 0402 	add.w	r4, r1, r2
 8005670:	d902      	bls.n	8005678 <memmove+0x10>
 8005672:	4284      	cmp	r4, r0
 8005674:	4623      	mov	r3, r4
 8005676:	d807      	bhi.n	8005688 <memmove+0x20>
 8005678:	1e43      	subs	r3, r0, #1
 800567a:	42a1      	cmp	r1, r4
 800567c:	d008      	beq.n	8005690 <memmove+0x28>
 800567e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005682:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005686:	e7f8      	b.n	800567a <memmove+0x12>
 8005688:	4402      	add	r2, r0
 800568a:	4601      	mov	r1, r0
 800568c:	428a      	cmp	r2, r1
 800568e:	d100      	bne.n	8005692 <memmove+0x2a>
 8005690:	bd10      	pop	{r4, pc}
 8005692:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005696:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800569a:	e7f7      	b.n	800568c <memmove+0x24>

0800569c <_sbrk_r>:
 800569c:	b538      	push	{r3, r4, r5, lr}
 800569e:	4d06      	ldr	r5, [pc, #24]	; (80056b8 <_sbrk_r+0x1c>)
 80056a0:	2300      	movs	r3, #0
 80056a2:	4604      	mov	r4, r0
 80056a4:	4608      	mov	r0, r1
 80056a6:	602b      	str	r3, [r5, #0]
 80056a8:	f7fc fa98 	bl	8001bdc <_sbrk>
 80056ac:	1c43      	adds	r3, r0, #1
 80056ae:	d102      	bne.n	80056b6 <_sbrk_r+0x1a>
 80056b0:	682b      	ldr	r3, [r5, #0]
 80056b2:	b103      	cbz	r3, 80056b6 <_sbrk_r+0x1a>
 80056b4:	6023      	str	r3, [r4, #0]
 80056b6:	bd38      	pop	{r3, r4, r5, pc}
 80056b8:	200002e4 	.word	0x200002e4

080056bc <memcpy>:
 80056bc:	440a      	add	r2, r1
 80056be:	4291      	cmp	r1, r2
 80056c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80056c4:	d100      	bne.n	80056c8 <memcpy+0xc>
 80056c6:	4770      	bx	lr
 80056c8:	b510      	push	{r4, lr}
 80056ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80056d2:	4291      	cmp	r1, r2
 80056d4:	d1f9      	bne.n	80056ca <memcpy+0xe>
 80056d6:	bd10      	pop	{r4, pc}

080056d8 <_realloc_r>:
 80056d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056dc:	4680      	mov	r8, r0
 80056de:	4614      	mov	r4, r2
 80056e0:	460e      	mov	r6, r1
 80056e2:	b921      	cbnz	r1, 80056ee <_realloc_r+0x16>
 80056e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80056e8:	4611      	mov	r1, r2
 80056ea:	f7ff bc49 	b.w	8004f80 <_malloc_r>
 80056ee:	b92a      	cbnz	r2, 80056fc <_realloc_r+0x24>
 80056f0:	f7ff fbda 	bl	8004ea8 <_free_r>
 80056f4:	4625      	mov	r5, r4
 80056f6:	4628      	mov	r0, r5
 80056f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056fc:	f000 f81b 	bl	8005736 <_malloc_usable_size_r>
 8005700:	4284      	cmp	r4, r0
 8005702:	4607      	mov	r7, r0
 8005704:	d802      	bhi.n	800570c <_realloc_r+0x34>
 8005706:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800570a:	d812      	bhi.n	8005732 <_realloc_r+0x5a>
 800570c:	4621      	mov	r1, r4
 800570e:	4640      	mov	r0, r8
 8005710:	f7ff fc36 	bl	8004f80 <_malloc_r>
 8005714:	4605      	mov	r5, r0
 8005716:	2800      	cmp	r0, #0
 8005718:	d0ed      	beq.n	80056f6 <_realloc_r+0x1e>
 800571a:	42bc      	cmp	r4, r7
 800571c:	4622      	mov	r2, r4
 800571e:	4631      	mov	r1, r6
 8005720:	bf28      	it	cs
 8005722:	463a      	movcs	r2, r7
 8005724:	f7ff ffca 	bl	80056bc <memcpy>
 8005728:	4631      	mov	r1, r6
 800572a:	4640      	mov	r0, r8
 800572c:	f7ff fbbc 	bl	8004ea8 <_free_r>
 8005730:	e7e1      	b.n	80056f6 <_realloc_r+0x1e>
 8005732:	4635      	mov	r5, r6
 8005734:	e7df      	b.n	80056f6 <_realloc_r+0x1e>

08005736 <_malloc_usable_size_r>:
 8005736:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800573a:	1f18      	subs	r0, r3, #4
 800573c:	2b00      	cmp	r3, #0
 800573e:	bfbc      	itt	lt
 8005740:	580b      	ldrlt	r3, [r1, r0]
 8005742:	18c0      	addlt	r0, r0, r3
 8005744:	4770      	bx	lr
	...

08005748 <_init>:
 8005748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800574a:	bf00      	nop
 800574c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800574e:	bc08      	pop	{r3}
 8005750:	469e      	mov	lr, r3
 8005752:	4770      	bx	lr

08005754 <_fini>:
 8005754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005756:	bf00      	nop
 8005758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800575a:	bc08      	pop	{r3}
 800575c:	469e      	mov	lr, r3
 800575e:	4770      	bx	lr
