## ðŸ“˜ Overview
This project contains Verilog implementations of a 4-bit Ripple Carry Adder using:
- **Behavioral modeling**
- **Dataflow modeling**
- **Structural modeling**

Each implementation includes a testbench to verify functionality.


