// Seed: 1538755231
module module_0 #(
    parameter id_6 = 32'd0
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_9 = 0;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_4[1 : {  1 'b0 {  -1  }  }], id_5, _id_6;
  assign id_4[id_6][1] = -1;
  assign id_5[1 : 1?1 : 1] = id_5;
endmodule
module module_1 #(
    parameter id_1  = 32'd86,
    parameter id_10 = 32'd65,
    parameter id_14 = 32'd6
) (
    output wire id_0,
    output tri1 _id_1,
    output uwire id_2,
    output tri0 id_3,
    output tri0 id_4[id_14 : 1],
    input tri1 id_5[id_10  >>  1 : (  id_14  )  <=  id_1],
    input wire id_6,
    input wand id_7
    , id_20,
    input tri0 id_8,
    input supply0 id_9,
    input tri1 _id_10,
    output wor id_11,
    output tri0 id_12,
    input supply1 id_13,
    output tri _id_14
    , id_21,
    output tri id_15,
    input tri0 id_16,
    input supply1 id_17,
    input tri0 id_18
);
  wire [1 'b0 : $realtime] id_22, id_23;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23
  );
  nor primCall (id_4, id_17, id_21, id_20, id_9, id_22, id_7, id_8);
endmodule
